I 000050 55 1215          1425065933160 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425065933172 2015.02.27 20:38:53)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7d797e29292b682a7b6a2479797c787f782b787a)
	(_entity
		(_time 1425065933158)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425065986728 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425065986729 2015.02.27 20:39:46)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b5b5e4b2e6e4a7e7e2a5e8b6b6b5b7b3b7e7b6b3)
	(_entity
		(_time 1425065986712)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1083          1425121594547 behav
(_unit VHDL (absblock 0 6 (behav 0 13 ))
	(_version vb4)
	(_time 1425121594548 2015.02.28 12:06:34)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddad883dbdbda9b8fddced78a8b8e8bdf8b8c8b8f)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000046 55 1178          1425121850871 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425121850872 2015.02.28 12:10:50)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2ddd580d28485c4d1d49188d5d4d1d480d4d3d4d0)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_signal (_internal posNeg ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000046 55 1357          1425122162416 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425122162417 2015.02.28 12:16:02)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d3d682d28687c6d3d6938ad7d6d3d682d6d1d6d2)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_signal (_internal neg ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((neg)(input(0))))(_simpleassign BUF)(_target(2))(_sensitivity(0(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000046 55 1175          1425122424531 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425122424532 2015.02.28 12:20:24)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b2b7e5b2e7e6a7b2b7f2ebb6b7b2b7e3b7b0b7b3)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_signal (_internal neg ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000046 55 1436          1425122711571 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425122711584 2015.02.28 12:25:11)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02560a040254551400524158050401045004030400)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000046 55 1436          1425122782552 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425122782553 2015.02.28 12:26:22)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37626332326160213567746d303134316531363135)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000046 55 1549          1425122802457 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425122802458 2015.02.28 12:26:42)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9feaaa9f2afaeeffafebaa3fefffaffabfff8fffb)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000053 55 2882          1425123483115 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425123483116 2015.02.28 12:38:03)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c09594c29796d7c096829bc6c7c2c793c497c6c5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33751811 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2882          1425123593940 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425123593941 2015.02.28 12:39:53)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8acffffa2feffbea9ffebf2afaeabaefaadfeafac)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33751811 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425123628759 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425123628760 2015.02.28 12:40:28)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfffafdfbfcfebdffaebff1acaca9adaaadfeadaf)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425123628806 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425123628807 2015.02.28 12:40:28)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da8e8b89898d8fcc8bdcce83dddddedcd8dc8cddd8)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 46 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 42 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 52 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1549          1425123628853 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425123628854 2015.02.28 12:40:28)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 095d000f025f5e1f0a0e4a530e0f0a0f5b0f080f0b)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000053 55 2882          1425123628884 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425123628885 2015.02.28 12:40:28)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287c212c227e7f3e297f6b722f2e2b2e7a2d7e2f2c)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33751811 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2910          1425123967358 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425123967359 2015.02.28 12:46:07)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54075757520203425500170e535257520651025350)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33751811 514 )
		(33686019 33751811 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2910          1425123992006 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425123992007 2015.02.28 12:46:32)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9e9f93cdcacb8a9dc8dfc69b9a9f9ace99ca9b98)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33751811 514 )
		(33686019 33751811 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1459          1425124611811 behav
(_unit VHDL (absblock 0 6 (behav 0 17 ))
	(_version vb4)
	(_time 1425124611812 2015.02.28 12:56:51)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbefbdefebedecadb8bcf8e1bcbdb8bde9bdbabdb9)
	(_entity
		(_time 1425121588351)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000053 55 2910          1425124940863 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425124940864 2015.02.28 13:02:20)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 184c4d1f124e4f0e194c5b421f1e1b1e4a1d4e1f1c)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1437          1425125132162 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425125132163 2015.02.28 13:05:32)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60376960623637766367233a676663663266616662)
	(_entity
		(_time 1425125132160)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000046 55 1425          1425125297725 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425125297726 2015.02.28 13:08:17)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c184b1b4d4a4b0a1f1b5f461b1a1f1a4e1a1d1a1e)
	(_entity
		(_time 1425125132159)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000053 55 2894          1425125297787 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425125297788 2015.02.28 13:08:17)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5e0d59090c0d4c5b0e19005d5c595c085f0c5d5e)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1515          1425125319206 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425125319207 2015.02.28 13:08:39)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 050b0703025352130602465f020306035703040307)
	(_entity
		(_time 1425125132159)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000053 55 2894          1425127375335 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425127375336 2015.02.28 13:42:55)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c291c197c29495d4c3968198c5c4c1c490c794c5c6)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1515          1425127546154 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425127546155 2015.02.28 13:45:46)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07065301025150110400445d000104015501060105)
	(_entity
		(_time 1425125132159)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000046 55 1515          1425127574327 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425127574328 2015.02.28 13:46:14)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15464712124342031611564f121316134713141317)
	(_entity
		(_time 1425125132159)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000053 55 2866          1425127604045 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425127604046 2015.02.28 13:46:44)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b2b2a2f7b7d7c3d2a7f68712c2d282d792e7d2c2f)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1515          1425127638521 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425127638522 2015.02.28 13:47:18)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d784d085d28180c1d4d0948dd0d1d4d185d1d6d1d5)
	(_entity
		(_time 1425125132159)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~9}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~9}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~9}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((output)(tmp)))(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000053 55 2894          1425127738640 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425127738641 2015.02.28 13:48:58)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f1a4a1f2a7a6e7f0a5b2abf6f7f2f7a3f4a7f6f5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2866          1425127749313 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425127749314 2015.02.28 13:49:09)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f909990cbc9c8899ecbdcc598999c99cd9ac9989b)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1732          1425128840854 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425128840855 2015.02.28 14:07:20)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727725737224256472763128757471742074737470)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1795          1425128915157 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425128915158 2015.02.28 14:08:35)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b1b1e5b2e7e6a7b1b4f2ebb6b7b2b7e3b7b0b7b3)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425129106304 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425129106305 2015.02.28 14:11:46)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5f585f0b0a084b095849075a5a5f5b5c5b085b59)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425129106351 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425129106352 2015.02.28 14:11:46)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8e8983dddbd99add8a98d58b8b888a8e8ada8b8e)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 46 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 42 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 52 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1795          1425129106382 behav
(_unit VHDL (absblock 0 8 (behav 0 19 ))
	(_version vb4)
	(_time 1425129106383 2015.02.28 14:11:46)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba9f9fcfbfdfcbdabade8f1acada8adf9adaaada9)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~136 0 34 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 22 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2866          1425129106413 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425129106414 2015.02.28 14:11:46)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc9999e9b9d9cddca9f8891cccdc8cd99ce9dcccf)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1795          1425129154907 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129154908 2015.02.28 14:12:34)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30366035326667263035736a373633366236313632)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2894          1425129233797 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425129233798 2015.02.28 14:13:53)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595c0d5a520f0e4f580d1a035e5f5a5f0b5c0f5e5d)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 33686018 514 )
		(33751811 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1822          1425129343902 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129343903 2015.02.28 14:15:43)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732021727225246573763029747570752175727571)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1822          1425129523630 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129523631 2015.02.28 14:18:43)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d3d48a82d2d3928481c7de83828782d682858286)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2894          1425129535595 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425129535596 2015.02.28 14:18:55)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41134943421716574015021b464742471344174645)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751811 33686018 770 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2894          1425129596107 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425129596108 2015.02.28 14:19:56)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f7a6f5a2f4f5b4a3f6e1f8a5a4a1a4f0a7f4a5a6)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1822          1425129637775 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129637776 2015.02.28 14:20:37)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66666f66623031706663253c616065603460676064)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1822          1425129771374 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129771375 2015.02.28 14:22:51)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45444647421312534540061f424346431743444347)
	(_entity
		(_time 1425128803180)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1795          1425129968738 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425129968739 2015.02.28 14:26:08)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41404543421716574144021b464742471347404743)
	(_entity
		(_time 1425129968723)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1795          1425130113524 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425130113525 2015.02.28 14:28:33)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2858280d28485c4d2d79188d5d4d1d480d4d3d4d0)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2894          1425130160917 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425130160918 2015.02.28 14:29:20)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f3f1a3f2a5a4e5f2a7b0a9f4f5f0f5a1f6a5f4f7)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2894          1425130237248 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425130237249 2015.02.28 14:30:37)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e104a19494849081f4a5d4419181d184c1b48191a)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 48 (_process 1 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 47 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1795          1425130267808 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425130267809 2015.02.28 14:31:07)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f797b7e2b2928697f783c2578797c792d797e797d)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2894          1425130361237 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425130361238 2015.02.28 14:32:41)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74757775722223627575372e737277722671227370)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1705          1425130376603 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425130376604 2015.02.28 14:32:56)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2d2e7b292c2d6c7a7d39207d7c797c287c7b7c78)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~134 0 33 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1730          1425132520568 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425132520569 2015.02.28 15:08:40)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623730626234357462642138656461643064636460)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 19 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1820          1425132658145 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425132658146 2015.02.28 15:10:58)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc9fc8999d9a9bdaccca8f96cbcacfca9ecacdcace)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 19 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425132699984 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425132699985 2015.02.28 15:11:39)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b35643f6b6c6e2d6f3e2f613c3c393d3a3d6e3d3f)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425132700031 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425132700032 2015.02.28 15:11:40)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a64356b393d3f7c3b6c7e336d6d6e6c686c3c6d68)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 46 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 42 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 52 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1820          1425132700062 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425132700063 2015.02.28 15:11:40)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8987818782dfde9f898fcad38e8f8a8fdb8f888f8b)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 19 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2894          1425132700093 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425132700094 2015.02.28 15:11:40)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8a6a0ffa2feffbea9a9ebf2afaeabaefaadfeafac)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425132818248 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425132818249 2015.02.28 15:13:38)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24277521227371327021307e232326222522712220)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425132818295 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425132818296 2015.02.28 15:13:38)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53500251520406450255470a545457555155055451)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 46 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 42 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 52 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000053 55 2894          1425132818328 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425132818329 2015.02.28 15:13:38)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727174737224256473713128757471742077247576)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1490          1425132894173 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425132894174 2015.02.28 15:14:54)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code babbedeee9ecedacbab8f9e0bdbcb9bce8bcbbbcb8)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 5 -1
	)
)
I 000050 55 1215          1425132897231 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 17 ))
	(_version vb4)
	(_time 1425132897232 2015.02.28 15:14:57)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba5affdfbfcfebdffaebff1acaca9adaaadfeadaf)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425132897278 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 13 ))
	(_version vb4)
	(_time 1425132897279 2015.02.28 15:14:57)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad4de89898d8fcc8bdcce83dddddedcd8dc8cddd8)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 46 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 42 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 52 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1490          1425132897325 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425132897326 2015.02.28 15:14:57)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 09075b0f025f5e1f090b4a530e0f0a0f5b0f080f0b)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 5 -1
	)
)
I 000053 55 2894          1425132897356 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425132897357 2015.02.28 15:14:57)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 28267a2c227e7f3e292b6b722f2e2b2e7a2d7e2f2c)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 2894          1425132975902 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425132975903 2015.02.28 15:16:15)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbafafababadacedfafeb8a1fcfdf8fda9feadfcff)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425137315251 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425137315252 2015.02.28 16:28:35)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c6c59892c1c380c29382cc919194909790c39092)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000046 55 1490          1425137346077 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425137346078 2015.02.28 16:29:06)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ffffaaafaba9a8e9fffdbca5f8f9fcf9adf9fef9fd)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 5 -1
	)
)
I 000046 55 1490          1425137347699 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425137347700 2015.02.28 16:29:07)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56575355520001405654150c515055500450575054)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 5 -1
	)
)
I 000053 55 2894          1425137520220 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425137520221 2015.02.28 16:32:00)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f38383a6b6968293e3a7c6538393c396d3a69383b)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1820          1425137930485 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425137930486 2015.02.28 16:38:50)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad9d388898c8dccdad89980dddcd9dc88dcdbdcd8)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 3 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1730          1425138078935 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425138078936 2015.02.28 16:41:18)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb2efe9ebebeaabbdbdfee7babbbebbefbbbcbbbf)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000053 55 2922          1425138163986 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425138163987 2015.02.28 16:42:43)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9aaf0a9f2afaeeff8fbbaa3fefffaffabfcaffefd)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1730          1425138945180 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425138945181 2015.02.28 16:55:45)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f2d7a7e2b2928697f7d3c2578797c792d797e797d)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1730          1425139044013 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139044014 2015.02.28 16:57:24)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a898d84d9dcdd9c8a88c9d08d8c898cd88c8b8c88)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1730          1425139099806 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139099807 2015.02.28 16:58:19)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8386828d82d5d4958381c0d984858085d185828581)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 35 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1730          1425139380660 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139380661 2015.02.28 17:03:00)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94959c9b92c2c3829497d7ce93929792c692959296)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 36 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139638746 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139638747 2015.02.28 17:07:18)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbcb4e8edeaebaabcb2ffe6bbbabfbaeebabdbabe)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139759863 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139759864 2015.02.28 17:09:19)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd9d8898b8d8ccddbd59881dcddd8dd89dddaddd9)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139786290 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139786291 2015.02.28 17:09:46)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16414611124041001618554c111015104410171014)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 771 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139807754 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139807755 2015.02.28 17:10:07)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efbfbabcbbb9b8f9efe0acb5e8e9ece9bde9eee9ed)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139829316 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139829317 2015.02.28 17:10:29)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27242423227170312729647d202124217521262125)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425139936333 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425139936334 2015.02.28 17:12:16)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3060353532666726303e736a373633366236313632)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 39 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1773          1425140272980 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425140272981 2015.02.28 17:17:52)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d3c3f696c6d2c3a6e79603d3c393c683c3b3c38)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 770 )
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1866          1425140589379 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425140589380 2015.02.28 17:23:09)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b78782f7b7d7c3d2a2c68712c2d282d792d2a2d29)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal complement2 2 0 23 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumPlusOne 3 0 39 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425141440392 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425141440405 2015.02.28 17:37:20)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74277275722223627520372e737277722672757276)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425141459440 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425141459441 2015.02.28 17:37:39)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc9cc999d9a9bdacd988f96cbcacfca9ecacdcace)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425141467552 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425141467553 2015.02.28 17:37:47)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c7f7c7d2d2a2b6a7d283f267b7a7f7a2e7a7d7a7e)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425141476381 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425141476382 2015.02.28 17:37:56)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f8fba9f2afaeeff8adbaa3fefffaffabfff8fffb)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425141589872 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425141589873 2015.02.28 17:39:49)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c481b4e1d1a1b5a4d180f164b4a4f4a1e4a4d4a4e)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425142485989 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425142485990 2015.02.28 17:54:45)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0828382d28687c6d185938ad7d6d3d682d6d1d6d2)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425142596439 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425142596440 2015.02.28 17:56:36)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 414f1243421716574015021b464742471347404743)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 58 (_architecture (_uni ))))
		(_process
			(line__61(_architecture 0 0 61 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2946          1425142637015 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425142637016 2015.02.28 17:57:17)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c5c994c29796d7c0c3829bc6c7c2c793c497c6c5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1866          1425142866835 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425142866836 2015.02.28 18:01:06)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e292d7f292829687f2c3d2479787d782c787f787c)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 45 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425142889361 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425142889362 2015.02.28 18:01:29)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6a6e6c3d3a3b7a6d3e2f366b6a6f6a3e6a6d6a6e)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 60 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 45 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1866          1425142914227 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425142914228 2015.02.28 18:01:54)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8f8a81dbd9d8998edaccd588898c89dd898e898d)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425157345794 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425157345795 2015.02.28 22:02:25)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3969683d326e6c2f6d3c2d633e3e3b3f383f6c3f3d)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425157346121 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425157346122 2015.02.28 22:02:26)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d1df8e82d6d497d08795d8868685878387d78683)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1866          1425157346184 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425157346185 2015.02.28 22:02:26)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfefb6ebebe9e8a9beeafce5b8b9bcb9edb9beb9bd)
	(_entity
		(_time 1425129968722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 2946          1425157346230 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425157346231 2015.02.28 22:02:26)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebee7bdb9b8b9f8efecadb4e9e8ede8bcebb8e9ea)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~9}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1868          1425158001656 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158001657 2015.02.28 22:13:21)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7d25297b7b7a3b2c786e772a2b2e2b7f2b2c2b2f)
	(_entity
		(_time 1425158001654)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1872          1425158026086 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158026087 2015.02.28 22:13:46)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a999395c9cccd8c9bcfd9c09d9c999cc89c9b9c98)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425158094991 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425158094992 2015.02.28 22:14:54)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c49790c29391d290c1d09ec3c3c6c2c5c291c2c0)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425158095038 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425158095039 2015.02.28 22:14:55)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f3a0a2f2a4a6e5a2f5e7aaf4f4f7f5f1f5a5f4f1)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1872          1425158095069 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158095070 2015.02.28 22:14:55)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121215151244450413475148151411144014131410)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 3148          1425158095116 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425158095117 2015.02.28 22:14:55)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41414643421716574042021b464742471344174645)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425158290678 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425158290679 2015.02.28 22:18:10)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2c78297d7b793a782938762b2b2e2a2d2a792a28)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425158290724 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425158290725 2015.02.28 22:18:10)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5a0e58090d0f4c0b5c4e035d5d5e5c585c0c5d58)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 1872          1425158290756 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158290757 2015.02.28 22:18:10)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7a797b292c2d6c7b2f39207d7c797c287c7b7c78)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000053 55 3148          1425158290787 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425158290788 2015.02.28 22:18:10)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99999a9692cfce8f989adac39e9f9a9fcb9ccf9e9d)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2015          1425158497534 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158497535 2015.02.28 22:21:37)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 353b6530326362233336766f323336336733343337)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absPositiveNumber 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000050 55 1215          1425158500779 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425158500780 2015.02.28 22:21:40)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2edb2b0e2b5b7f4b6e7f6b8e5e5e0e4e3e4b7e4e6)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425158500826 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425158500827 2015.02.28 22:21:40)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 111e40171246440740170548161615171317471613)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2015          1425158500857 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158500858 2015.02.28 22:21:40)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303f3635326667263633736a373633366236313632)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absPositiveNumber 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3148          1425158500904 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425158500905 2015.02.28 22:21:40)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f50595c0b0908495e5c1c0558595c590d5a09585b)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33686018 50529026 514 )
		(33686019 50529026 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2017          1425158606329 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158606330 2015.02.28 22:23:26)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30353235326667263633736a373633366236313632)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~135 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~135 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 3 0 44 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absPositiveNumber 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2017          1425158940544 behav
(_unit VHDL (absblock 0 8 (behav 0 17 ))
	(_version vb4)
	(_time 1425158940545 2015.02.28 22:29:00)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bbebedb2efeeafbfb8fae3bebfbabfebbfb8bfbb)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absPositiveNumber 3 0 43 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 55 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2022          1425159128733 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159128734 2015.02.28 22:32:08)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e4b3b3e2b6b7f6e6eea3bae7e6e3e6b2e6e1e6e2)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 67 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2022          1425159138156 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159138157 2015.02.28 22:32:18)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afacaef8fbf9f8b9a9a1ecf5a8a9aca9fda9aea9ad)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 67 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3092          1425159262036 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425159262037 2015.02.28 22:34:22)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8782828982d1d0918684c4dd80818481d582d18083)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425159264033 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425159264034 2015.02.28 22:34:24)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54515156520301420051400e535356525552015250)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425159264079 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425159264080 2015.02.28 22:34:24)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8386868c82d4d695d28597da848487858185d58481)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425159264111 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159264112 2015.02.28 22:34:24)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a7f0f5a2f4f5b4a4ace1f8a5a4a1a4f0a4a3a4a0)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3092          1425159264142 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425159264143 2015.02.28 22:34:24)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c49394c29796d7c0c2829bc6c7c2c793c497c6c5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2022          1425159325918 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159325919 2015.02.28 22:35:25)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1216461512444504141c5148151411144014131410)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2022          1425159431811 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159431812 2015.02.28 22:37:11)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e2e4e3b2e1e0a1b1b9f4edb0b1b4b1e5b1b6b1b5)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 67 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425159574239 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425159574240 2015.02.28 22:39:34)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14441d13124243021517574e131217124611421310)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2022          1425159580588 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159580589 2015.02.28 22:39:40)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6e0b2e2b7b6f7e7eea2bbe6e7e2e7b3e7e0e7e3)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 1970          1425159755340 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159755341 2015.02.28 22:42:35)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d6d18c82d4d594848dc1d885848184d084838480)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1317 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~1317 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2022          1425159816445 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159816446 2015.02.28 22:43:36)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3364633632656425353c7069343530356135323531)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3092          1425159824729 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425159824730 2015.02.28 22:43:44)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fdadf81dbd9d8998e8cccd588898c89dd8ad9888b)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425159827209 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425159827210 2015.02.28 22:43:47)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6d6d3b6b686a296b3a2b6538383d393e396a393b)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425159827256 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425159827257 2015.02.28 22:43:47)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3c3c6f39393b783f687a3769696a686c6838696c)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425159827287 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425159827288 2015.02.28 22:43:47)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddf8883dbdbda9b8b82ced78a8b8e8bdf8b8c8b8f)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 68 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3092          1425159827318 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425159827319 2015.02.28 22:43:47)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adffa8fafbfbfabbacaeeef7aaabaeabffa8fbaaa9)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2022          1425160088307 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425160088308 2015.02.28 22:48:08)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a782b2e797c7d3c2c2b69702d2c292c782c2b2c28)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000050 55 1215          1425160109055 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425160109056 2015.02.28 22:48:29)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36326132326163206233226c313134303730633032)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425160109102 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425160109103 2015.02.28 22:48:29)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65613264623230733463713c626261636763336267)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425160109133 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425160109134 2015.02.28 22:48:29)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8480848a82d2d3928285c7de83828782d682858286)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3064          1425160109164 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425160109165 2015.02.28 22:48:29)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a0a4f3a2f2f3b2a5a7e7fea3a2a7a2f6a1f2a3a0)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425160313836 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425160313837 2015.02.28 22:51:53)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25277220227270337120317f222227232423702321)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425160313883 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425160313884 2015.02.28 22:51:53)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54560356520301420552400d535350525652025356)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425160313914 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425160313915 2015.02.28 22:51:53)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 737173727225246575723029747570752175727571)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3064          1425160313946 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425160313947 2015.02.28 22:51:53)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9290929d92c4c5849391d1c895949194c097c49596)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425160470461 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425160470462 2015.02.28 22:54:30)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6a1a4a7f2a1a3e0a2f3e2acf1f1f4f0f7f0a3f0f2)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425160470507 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425160470508 2015.02.28 22:54:30)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25727620227270337423317c222221232723732227)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425160470539 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425160470540 2015.02.28 22:54:30)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44134046421213524245071e434247421642454246)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3064          1425160470570 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425160470571 2015.02.28 22:54:30)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633467636235347562602039646560653166356467)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000050 55 1215          1425164387847 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425164387848 2015.02.28 23:59:47)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b494e481b1c1e5d1f4e5f114c4c494d4a4d1e4d4f)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425164388027 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425164388028 2015.02.28 23:59:48)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06040401025153105700125f010102000400500104)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425164388124 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425164388125 2015.02.28 23:59:48)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64663164623233726265273e636267623662656266)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425164388177 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425164388178 2015.02.28 23:59:48)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a0f7f5a2f4f5b4a3a1e1f8a5a4a1a4f0a7f4a5a6)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 2022          1425165023937 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425165023938 2015.03.01 00:10:23)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090f090f025f5e1f0f084a530e0f0a0f5b0f080f0b)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 1883          1425165323581 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425165323582 2015.03.01 00:15:23)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88878d8785df8f9ed98999d2dd8e8c8e8d8f8a8e8e)
	(_entity
		(_time 1425164515614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal operator1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal operator2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 1883          1425165368391 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425165368392 2015.03.01 00:16:08)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b898f84dcdc8c9dda8a9ad1de8d8f8d8e8c898d8d)
	(_entity
		(_time 1425164515614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal operator1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal operator2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3313          1425165895871 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425165895872 2015.03.01 00:24:55)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090b590e055e0e1f590718535c0f0d0f0c0e0b0c5f)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_implicit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(33686274 33686018 2 )
		(33686018 33686018 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3261          1425165982840 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425165982841 2015.03.01 00:26:22)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c493c090c593c3d294cad59e91c2c0c2c1c3c6c192)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_implicit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1871          1425166108602 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425166108603 2015.03.01 00:28:28)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c025f0b5a5b0b1a5d0d1d56590a080a090b0e0a0a)
	(_entity
		(_time 1425166108600)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425166111772 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425166111773 2015.03.01 00:28:31)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b646c6a3b3c3e7d3f6e7f316c6c696d6a6d3e6d6f)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425166111812 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425166111813 2015.03.01 00:28:31)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a858d85d9dddf9cdb8c9ed38d8d8e8c888cdc8d88)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425166111842 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425166111843 2015.03.01 00:28:31)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9a6f9fea2fffebfafa8eaf3aeafaaaffbafa8afab)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425166111882 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425166111883 2015.03.01 00:28:31)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8d7888ad28e8fced9db9b82dfdedbde8add8edfdc)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1871          1425166111912 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425166111913 2015.03.01 00:28:31)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f8a0a6f5a0f0e1a6f6e6ada2f1f3f1f2f0f5f1f1)
	(_entity
		(_time 1425166108599)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3271          1425166111942 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425166111943 2015.03.01 00:28:31)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16194210154111004618074c431012101311141340)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3297          1425166148192 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425166148193 2015.03.01 00:29:08)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a2a8f0a5f1a1b0f6a8b7fcf3a0a2a0a3a1a4a3f0)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 2 )
		(33751554 33686018 2 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3297          1425203014621 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425203014622 2015.03.01 10:43:34)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6436616565336372346a753e316260626163666132)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 50528770 2 )
		(33751554 50463234 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3271          1425203053886 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425203053887 2015.03.01 10:44:13)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c69392c591c1d096c8d79c93c0c2c0c3c1c4c390)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3271          1425203058878 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425203058879 2015.03.01 10:44:18)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46484045451141501648571c134042404341444310)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000054 55 3271          1425203124351 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425203124352 2015.03.01 10:45:24)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07090100055000115709165d520103010200050251)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1899          1425203603678 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425203603679 2015.03.01 10:53:23)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683a3c68693f697e3d687933316e3c6e616e3d6e3c)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 2177          1425204415828 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425204415829 2015.03.01 11:06:55)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e0b5b6e9b2e4f3b0b0f4bebce3b1e3ece3b0e3b1)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__27(_architecture 3 0 27 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 2177          1425204435952 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425204435953 2015.03.01 11:07:15)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 818fd68f89d68097d4d590dad887d5878887d487d5)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3297          1425204565323 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425204565324 2015.03.01 11:09:25)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddc888e8c8adacb8dd3cc8788dbd9dbd8dadfd88b)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686275 33686018 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000051 55 3726          1425204785751 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425204785752 2015.03.01 11:13:05)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eab8b7b9b2bdebfcbdbffbb1b3efbcedeeece8ecbe)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686275 33686018 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000051 55 3726          1425204794222 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425204794223 2015.03.01 11:13:14)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01510707095600175654105a580457060507030755)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686275 33686018 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000051 55 3908          1425204837154 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425204837155 2015.03.01 11:13:57)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e3e2e0b9e3b5a2e3e1a5efedb1e2b3b0b2b6b2e0)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686275 33686018 3 )
		(33686018 50528770 2 )
		(50528770 33686019 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000051 55 3856          1425205112213 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425205112214 2015.03.01 11:18:32)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a484b1d424d1b0c4d4f0b41431f4c1d1e1c181c4e)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 2177          1425205122587 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425205122588 2015.03.01 11:18:42)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f0a0f7a9f7a1b6f5f4b1fbf9a6f4a6a9a6f5a6f4)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425205131869 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425205131870 2015.03.01 11:18:51)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e6b7b1e9b5e3f4b5b7f3b9bbe7b4e5e6e4e0e4b6)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1828          1425207974372 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425207974373 2015.03.01 12:06:14)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c1929a99c3c7839e9481cfc19397929c96979391)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3349          1425208271256 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425208271257 2015.03.01 12:11:11)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4e1d49101d195d41455f111f4d494c4248494e1d)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000054 55 3349          1425208281724 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425208281725 2015.03.01 12:11:21)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2e2e2a72787c3824203a747a282c29272d2c2b78)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1948          1425208580119 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425208580120 2015.03.01 12:16:20)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9dc898909b9fdbc6c3d99799cbcfcac4cecfcbc9)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 2221          1425208709522 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425208709523 2015.03.01 12:18:29)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481b1e4a491e1a5e431c5c121c4e4a4f414b4a4e4c)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 10)))(_read(0(_index 11))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 6 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 12 -1
	)
)
I 000046 55 2221          1425208763421 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425208763422 2015.03.01 12:19:23)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2868280d98480c4d986c68886d4d0d5dbd1d0d4d6)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 10)))(_read(0(_index 11))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 6 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 12 -1
	)
)
I 000046 55 1954          1425209105142 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425209105143 2015.03.01 12:25:05)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aafaaafdf2fcf8bca1abbef0feaca8ada3a9aba9ac)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425209179523 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425209179524 2015.03.01 12:26:19)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383f3b3d396e6a2e32362c626c3e3a3f313b393b3e)
	(_entity
		(_time 1425209179521)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000050 55 1215          1425209200880 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425209200881 2015.03.01 12:26:40)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a4a3f2a2f3f1b2f0a1b0fea3a3a6a2a5a2f1a2a0)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425209200927 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425209200928 2015.03.01 12:26:40)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d3d480d28486c582d5c78ad4d4d7d5d1d585d4d1)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425209200958 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425209200959 2015.03.01 12:26:40)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f2a2a2f2a4a5e4f4f3b1a8f5f4f1f4a0f4f3f4f0)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425209201005 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425209201006 2015.03.01 12:26:41)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21217225227776372022627b262722277324772625)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1871          1425209201095 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425209201096 2015.03.01 12:26:41)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f7f2b7f2c2878692e7e6e252a797b797a787d7979)
	(_entity
		(_time 1425166108599)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3297          1425209201176 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425209201177 2015.03.01 12:26:41)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcd99999c9acadb9dc3dc9798cbc9cbc8cacfc89b)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686275 33686018 3 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425209201207 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425209201208 2015.03.01 12:26:41)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ececeabfb6bbedfab9b8fdb7b5eab8eae5eab9eab8)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425209201239 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425209201240 2015.03.01 12:26:41)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0b0c0d505c0a1d5c5e1a50520e5d0c0f0d090d5f)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425209201270 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425209201271 2015.03.01 12:26:41)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2a7d2e727c783c21243e707e2c282d2329282c2e)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425209201301 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425209201302 2015.03.01 12:26:41)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 49491e4b491f1b5f43475d131d4f4b4e404a4b4c1f)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425209201332 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425209201333 2015.03.01 12:26:41)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69693e69693f3b7f62687d333d6f6b6e606a686a6f)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425209201363 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425209201364 2015.03.01 12:26:41)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8888df8689deda9e82869cd2dc8e8a8f818b898b8e)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 1855          1425214865637 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425214865638 2015.03.01 14:01:05)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232527262574243572223279762527252624212525)
	(_entity
		(_time 1425214865635)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3359          1425214915043 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425214915044 2015.03.01 14:01:55)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2075252525772736702e317a752624262527222576)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686018 33686018 514 )
		(33751554 33686018 514 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1855          1425215274311 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425215274312 2015.03.01 14:07:54)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8782d48885d08091d68696ddd28183818280858181)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 2022          1425215305231 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425215305232 2015.03.01 14:08:25)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1a484c19181958484f0d1449484d481c484f484c)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000054 55 3303          1425215416209 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425215416210 2015.03.01 14:10:16)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d1df82d586d6c781dfc08b84d7d5d7d4d6d3d487)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1541          1425217299070 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217299071 2015.03.01 14:41:39)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b2b7e3e6e1e7a0b1b8a5ede7b0b3b0b3b1e1b0b5)
	(_entity
		(_time 1425217210865)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sottranendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_subprogram
			(_internal opposite 0 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 4 -1
	)
)
I 000046 55 1606          1425217328289 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217328290 2015.03.01 14:42:08)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad4dc88dd8c8acddadfc8808adddedddedc8cddd8)
	(_entity
		(_time 1425217210865)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sottranendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_subprogram
			(_internal opposite 0 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 1 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000046 55 2104          1425217657706 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217657707 2015.03.01 14:47:37)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e90ce919dc8ce899e9a8cc4ce999a999a98c8999c)
	(_entity
		(_time 1425217657704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000050 55 1215          1425217734942 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425217734943 2015.03.01 14:48:54)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 520755505205074406574608555550545354075456)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425217734989 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425217734990 2015.03.01 14:48:54)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d4868e82d6d497d08795d8868685878387d78683)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425217735035 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425217735036 2015.03.01 14:48:55)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e5e0e4b2e6e7a6b6b1f3eab7b6b3b6e2b6b1b6b2)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425217735067 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425217735068 2015.03.01 14:48:55)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9a9f9a9b9998d9cecc8c95c8c9ccc99dca99c8cb)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000054 55 3303          1425217735100 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425217735101 2015.03.01 14:48:55)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebbb9bcbeb9e9f8bee0ffb4bbe8eae8ebe9ecebb8)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425217735129 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425217735130 2015.03.01 14:48:55)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d580b0b505a0c1b58591c56540b590b040b580b59)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425217735160 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425217735161 2015.03.01 14:48:55)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d782b29707a2c3b7a783c7674287b2a292b2f2b79)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425217735191 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217735192 2015.03.01 14:48:55)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c191a4e161a1e5a47425816184a4e4b454f4e4a48)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425217735223 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425217735224 2015.03.01 14:48:55)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3e3d6b303d397d61657f313f6d696c6268696e3d)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425217735254 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217735255 2015.03.01 14:48:55)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8adfdc84d2dcd89c818b9ed0de8c888d83898b898c)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425217735285 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425217735286 2015.03.01 14:48:55)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fcfffea9fffbbfa3a7bdf3fdafabaea0aaa8aaaf)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2104          1425217735316 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217735317 2015.03.01 14:48:55)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99d989c969f99dec9cddb9399cecdcecdcf9fcecb)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000050 55 1215          1425217745643 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425217745644 2015.03.01 14:49:05)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20707225227775367425347a272722262126752624)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425217745690 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425217745691 2015.03.01 14:49:05)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1f1d4c1b181a591e495b1648484b494d4919484d)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425217745721 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425217745722 2015.03.01 14:49:05)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3e6b6e39383978686f2d3469686d683c686f686c)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425217745753 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425217745754 2015.03.01 14:49:05)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddd8883dbdbda9b8c8eced78a8b8e8bdf88db8a89)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000054 55 3303          1425217745786 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425217745787 2015.03.01 14:49:05)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfcaefafafbabbafca2bdf6f9aaa8aaa9abaea9fa)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425217745815 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425217745816 2015.03.01 14:49:05)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb9b9b9e909ccadd9e9fda9092cd9fcdc2cd9ecd9f)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425217745846 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425217745847 2015.03.01 14:49:05)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbbbbb8b0bceafdbcbefab0b2eebdecefede9edbf)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425217745877 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217745878 2015.03.01 14:49:05)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5a0b0c525c581c01041e505e0c080d0309080c0e)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425217745909 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425217745910 2015.03.01 14:49:05)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2979282d297f7b3f23273d737d2f2b2e202a2b2c7f)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425217745940 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217745941 2015.03.01 14:49:05)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4818494a491e1a5e43495c121c4e4a4f414b494b4e)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425217745971 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425217745984 2015.03.01 14:49:05)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77277676792125617d79632d237175707e74767471)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2104          1425217746018 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217746019 2015.03.01 14:49:06)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c79099c6c0c681969284ccc69192919290c09194)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 1855          1425217789074 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217789075 2015.03.01 14:49:49)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c89593c590c0d196c8d69d92c1c3c1c2c0c5c1c1)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425217795283 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425217795284 2015.03.01 14:49:55)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07535700025052115302135d000005010601520103)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425217795329 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425217795330 2015.03.01 14:49:55)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36626632326163206730226f313132303430603134)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425217795361 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425217795362 2015.03.01 14:49:55)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55015256520302435354160f525356530753545357)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425217795392 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425217795393 2015.03.01 14:49:55)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75217274722322637476362f727376732770237271)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425217795423 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217795424 2015.03.01 14:49:55)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c0949a95c39382c59b85cec19290929193969292)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425217795454 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425217795455 2015.03.01 14:49:55)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e7b3e6b5e4b4a5e3bda2e9e6b5b7b5b6b4b1b6e5)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425217795485 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425217795486 2015.03.01 14:49:55)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2868080d985d3c48786c3898bd486d4dbd487d486)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425217795517 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425217795518 2015.03.01 14:49:55)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a5a3a1f9a6f0e7a6a4e0aaa8f4a7f6f5f7f3f7a5)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425217795626 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217795627 2015.03.01 14:49:55)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0b5c5c00090d4954514b050b595d58565c5d595b)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425217795657 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425217795658 2015.03.01 14:49:55)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2a7d7f22282c6874706a242a787c79777d7c7b28)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425217795688 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425217795689 2015.03.01 14:49:55)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dc99e92c0cbcf8b969c89c7c99b9f9a949e9c9e9b)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425217795719 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425217795720 2015.03.01 14:49:55)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bce8bfe8e6eaeeaab6b2a8e6e8babebbb5bfbdbfba)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2104          1425217795751 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425217795752 2015.03.01 14:49:55)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db8edf89df8d8bccdbdfc9818bdcdfdcdfdd8ddcd9)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000050 55 1215          1425218466131 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425218466132 2015.03.01 15:01:06)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8adade85d9dddf9cde8f9ed08d8d888c8b8cdf8c8e)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425218466177 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425218466178 2015.03.01 15:01:06)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9e9edecb2eeecafe8bfade0bebebdbfbbbfefbebb)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425218466209 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425218466210 2015.03.01 15:01:06)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d888db8ad28e8fceded99b82dfdedbde8aded9deda)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425218466255 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425218466256 2015.03.01 15:01:06)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07570501025150110604445d000104015502510003)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425218466287 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218466288 2015.03.01 15:01:06)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26762323257121307729377c732022202321242020)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425218466318 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425218466319 2015.03.01 15:01:06)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46164345451141501648571c134042404341444310)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425218466349 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425218466350 2015.03.01 15:01:06)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65353265693264733031743e3c6331636c63306331)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425218466380 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425218466381 2015.03.01 15:01:06)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d4d38a89d38592d3d195dfdd81d28380828682d0)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425218466411 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218466412 2015.03.01 15:01:06)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f3a4f4a9f5f1b5a8adb7f9f7a5a1a4aaa0a1a5a7)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425218466443 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425218466444 2015.03.01 15:01:06)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c292c597c99490d4c8ccd69896c4c0c5cbc1c0c794)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425218466474 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218466475 2015.03.01 15:01:06)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b2e5b1e9b4b0f4e9e3f6b8b6e4e0e5ebe1e3e1e4)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425218466505 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425218466506 2015.03.01 15:01:06)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01510107095753170b0f155b550703060802000207)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2104          1425218466536 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425218466537 2015.03.01 15:01:06)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20712724767670372024327a702724272426762722)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~138 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425218475147 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425218475148 2015.03.01 15:01:15)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c5c596969593d4c4ccd19993c4c7c4c7c595c4c1)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000050 55 1215          1425218543164 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425218543165 2015.03.01 15:02:23)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74737474722321622071602e737376727572217270)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425218543210 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425218543211 2015.03.01 15:02:23)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a4a3f5a2f4f6b5f2a5b7faa4a4a7a5a1a5f5a4a1)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425218543242 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425218543243 2015.03.01 15:02:23)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c59597c29495d4c4c38198c5c4c1c490c4c3c4c0)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425218543273 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425218543274 2015.03.01 15:02:23)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6b6b2e2b7b6f7e0e2a2bbe6e7e2e7b3e4b7e6e5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425218543304 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218543305 2015.03.01 15:02:23)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0004060705570716510f115a550604060507020606)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425218543335 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425218543336 2015.03.01 15:02:23)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1b19194c4818094f110e454a191b191a181d1a49)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425218543366 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425218543367 2015.03.01 15:02:23)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3b6b3a60683e296a6b2e6466396b3936396a396b)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425218543398 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425218543399 2015.03.01 15:02:23)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5a0a5d02095f48090b4f05075b08595a585c580a)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425218543429 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218543430 2015.03.01 15:02:23)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d79797c202b2f6b76736927297b7f7a747e7f7b79)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425218543460 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425218543461 2015.03.01 15:02:23)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c989893c6cace8a969288c6c89a9e9b959f9e99ca)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425218543491 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218543492 2015.03.01 15:02:23)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbfbfefe0ede9adb0baafe1efbdb9bcb2b8bab8bd)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425218543522 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425218543523 2015.03.01 15:02:23)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdfdf89808d89cdd1d5cf818fddd9dcd2d8dad8dd)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2106          1425218543554 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425218543555 2015.03.01 15:02:23)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafff9aafdacaaedfafee8a0aafdfefdfefcacfdf8)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425218543647 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425218543648 2015.03.01 15:02:23)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57525554060107405058450d075053505351015055)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 2106          1425218727447 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425218727448 2015.03.01 15:05:27)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50020553060600475054420a005754575456065752)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000050 55 1215          1425218842074 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425218842075 2015.03.01 15:07:22)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15421513124240034110014f121217131413401311)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425218842122 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425218842123 2015.03.01 15:07:22)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44134447421311521542501d434340424642124346)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425218842154 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425218842155 2015.03.01 15:07:22)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633434636235347565622039646560653165626561)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425218842185 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425218842186 2015.03.01 15:07:22)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d5d58c82d4d5948381c1d885848184d087d48586)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425218842216 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218842217 2015.03.01 15:07:22)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f5f2f4a5f5a5b4f3adb3f8f7a4a6a4a7a5a0a4a4)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425218842247 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425218842248 2015.03.01 15:07:22)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1969195c596c6d791cfd09b94c7c5c7c4c6c3c497)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425218842278 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425218842279 2015.03.01 15:07:22)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b7e2b3e9b7e1f6b5b4f1bbb9e6b4e6e9e6b5e6b4)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425218842310 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425218842311 2015.03.01 15:07:22)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ffa8fdafa0a8fee9a8aaeea4a6faa9f8fbf9fdf9ab)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425218842341 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218842342 2015.03.01 15:07:22)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4a1a1942484c0815100a444a181c19171d1c181a)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425218842372 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425218842373 2015.03.01 15:07:22)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6a3a3b62686c2834302a646a383c39373d3c3b68)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425218842403 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425218842404 2015.03.01 15:07:22)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d09595e000b0f4b565c4907095b5f5a545e5c5e5b)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425218842434 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425218842435 2015.03.01 15:07:22)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c28787d262a2e6a76726826287a7e7b757f7d7f7a)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425218842466 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425218842467 2015.03.01 15:07:22)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bce98949fcdcb8c9b9889c1cb9c9f9c9f9dcd9c99)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425218842497 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425218842498 2015.03.01 15:07:22)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baefb9eebdeceaadbdb5a8e0eabdbebdbebcecbdb8)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 2576          1425222008866 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222008867 2015.03.01 16:00:08)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5c595c0a0d0c49595c48050a5c58595b5c58595b)
	(_entity
		(_time 1425221886496)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behav 11 -1
	)
)
I 000046 55 2576          1425222032078 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222032079 2015.03.01 16:00:32)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 070456040150511404011558570105040601050406)
	(_entity
		(_time 1425221886496)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behav 11 -1
	)
)
I 000046 55 3942          1425222302162 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222302163 2015.03.01 16:05:02)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0d5c0f5e5b5a1f0f021e535c0a0e0f0d0a0e0f0d)
	(_entity
		(_time 1425222279913)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000050 55 1215          1425222341723 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425222341724 2015.03.01 16:05:41)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9691c59892c1c380c29382cc919194909790c39092)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425222341770 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425222341771 2015.03.01 16:05:41)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c39790c29391d295c2d09dc3c3c0c2c6c292c3c6)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425222341801 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425222341802 2015.03.01 16:05:41)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e3e0b7e2b2b3f2e2e5a7bee3e2e7e2b6e2e5e2e6)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425222341848 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425222341849 2015.03.01 16:05:41)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121515151244450413115148151411144017441516)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425222341879 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222341880 2015.03.01 16:05:41)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3235323635653524633d2368673436343735303434)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425222341911 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425222341912 2015.03.01 16:05:41)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5156515355065647015f400b045755575456535407)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425222341942 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425222341943 2015.03.01 16:05:41)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70772271792771662524612b297624767976257624)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425222341973 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425222341974 2015.03.01 16:05:41)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f88dd81d0d88e99d8da9ed4d68ad9888b898d89db)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425222342004 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222342005 2015.03.01 16:05:42)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea9acf9f2f8fcb8a5a0baf4faa8aca9a7adaca8aa)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425222342035 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425222342036 2015.03.01 16:05:42)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec9cc9b92989cd8c4c0da949ac8ccc9c7cdcccb98)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425222342067 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222342068 2015.03.01 16:05:42)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edeaefbeb0bbbffbe6ecf9b7b9ebefeae4eeeceeeb)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425222342098 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425222342099 2015.03.01 16:05:42)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0b0f0a565a5e1a06021856580a0e0b050f0d0f0a)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425222342129 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425222342130 2015.03.01 16:05:42)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b2d2f2f2f7d7b3c2b2839717b2c2f2c2f2d7d2c29)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3942          1425222342162 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222342163 2015.03.01 16:05:42)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4d4f4d1a1d1c59494458151a4c48494b4c48494b)
	(_entity
		(_time 1425222279913)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000050 55 1215          1425222353579 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425222353580 2015.03.01 16:05:53)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e4b3b4e2b1b3f0b2e3f2bce1e1e4e0e7e0b3e0e2)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425222353626 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425222353627 2015.03.01 16:05:53)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15174713124240034413014c121211131713431217)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425222353657 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425222353658 2015.03.01 16:05:53)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34363131326263223235776e333237326632353236)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425222353689 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425222353690 2015.03.01 16:05:53)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535156505205044552501009545550550156055457)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425222353720 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222353721 2015.03.01 16:05:53)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7270707275257564237d6328277476747775707474)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425222353751 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425222353752 2015.03.01 16:05:53)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9193939f95c69687c19f80cbc497959794969394c7)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425222353782 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425222353783 2015.03.01 16:05:53)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b3e1e5b9e6b0a7e4e5a0eae8b7e5b7b8b7e4b7e5)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425222353813 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425222353814 2015.03.01 16:05:53)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d28082d987d1c68785c18b89d586d7d4d6d2d684)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425222353845 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222353846 2015.03.01 16:05:53)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efedefbcb0b9bdf9e4e1fbb5bbe9ede8e6ecede9eb)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425222353876 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425222353877 2015.03.01 16:05:53)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0c0f0852585c1804001a545a080c09070d0c0b58)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425222353907 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222353908 2015.03.01 16:05:53)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2f2c29707b7f3b262c3977792b2f2a242e2c2e2b)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425222353938 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425222353939 2015.03.01 16:05:53)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4f4c4f101b1f5b47435917194b4f4a444e4c4e4b)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425222353969 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425222353970 2015.03.01 16:05:53)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6f6a6c693a3c7b6c6f7e363c6b686b686a3a6b6e)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425222354016 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425222354017 2015.03.01 16:05:54)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b989d949fcdcb8c9c9889c1cb9c9f9c9f9dcd9c99)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3942          1425222354047 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222354048 2015.03.01 16:05:54)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bab8bdebeaedeca9b9b4a8e5eabcb8b9bbbcb8b9bb)
	(_entity
		(_time 1425222279913)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000050 55 1215          1425222717309 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425222717310 2015.03.01 16:11:57)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bae8ecefe9edefaceebfaee0bdbdb8bcbbbcefbcbe)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425222717418 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425222717419 2015.03.01 16:11:57)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27757022227072317621337e202023212521712025)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425222717481 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425222717482 2015.03.01 16:11:57)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65376565623332736364263f626366633763646367)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 1855          1425222717529 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222717530 2015.03.01 16:11:57)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c6939a95c39382c59b85cec19290929193969292)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425222717574 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425222717575 2015.03.01 16:11:57)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c391c497c594c4d593cdd29996c5c7c5c6c4c1c695)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425222717605 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425222717606 2015.03.01 16:11:57)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b0b7b1e9b5e3f4b7b6f3b9bbe4b6e4ebe4b7e4b6)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425222717637 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425222717638 2015.03.01 16:11:57)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01535707095600175654105a580457060507030755)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425222717668 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222717669 2015.03.01 16:11:57)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20722624297672362b2e347a742622272923222624)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425222717699 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425222717700 2015.03.01 16:11:57)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40124642491612564a4e541a144642474943424516)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425222717730 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425222717731 2015.03.01 16:11:57)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0d595c00090d49545e4b050b595d58565c5e5c59)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425222717761 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425222717762 2015.03.01 16:11:57)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2c787f22282c6874706a242a787c79777d7f7d78)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425222717793 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425222717794 2015.03.01 16:11:57)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dce9c929fcbcd8a9d9e8fc7cd9a999a999bcb9a9f)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425222717824 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425222717825 2015.03.01 16:11:57)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcefbde8b9eaecabbbbfaee6ecbbb8bbb8baeabbbe)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3942          1425222717855 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425222717856 2015.03.01 16:11:57)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dc8edc8b8e8b8acfdfd2ce838cdadedfdddadedfdd)
	(_entity
		(_time 1425222279913)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N}~126 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000053 55 3120          1425222742673 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425222742674 2015.03.01 16:12:22)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcacd9a9b9998d9cecc8c95c8c9ccc99dca99c8cb)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000047 55 3615          1425223173079 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223173080 2015.03.01 16:19:33)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16431114114214011118044c451517134011121014)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 771 )
		(33686018 50463234 771 )
		(33686018 50528770 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3948          1425223216588 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223216589 2015.03.01 16:20:16)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0b5f08585c5d18080519545b0d09080a0d09080a)
	(_entity
		(_time 1425223216586)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000050 55 1215          1425223220223 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425223220224 2015.03.01 16:20:20)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3f3c3a69696b286a3b2a6439393c383f386b383a)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425223220269 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425223220270 2015.03.01 16:20:20)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6c6f6c3b3a387b3c6b79346a6a696b6f6b3b6a6f)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425223220301 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425223220302 2015.03.01 16:20:20)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8dd982dddadb9a8a8dcfd68b8a8f8ade8a8d8a8e)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425223220347 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425223220348 2015.03.01 16:20:20)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbaeeefebedecadbab8f8e1bcbdb8bde9beedbcbf)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425223220379 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223220380 2015.03.01 16:20:20)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadb88898e8dddcc8bd5cb808fdcdedcdfddd8dcdc)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425223220410 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425223220411 2015.03.01 16:20:20)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f8aba8f5aefeefa9f7e8a3acfffdfffcfefbfcaf)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425223220441 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425223220442 2015.03.01 16:20:20)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1819191f194f190e4d4c0943411e4c1e111e4d1e4c)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425223220472 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425223220473 2015.03.01 16:20:20)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37363632396036216062266c6e3261303331353163)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425223220503 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223220504 2015.03.01 16:20:20)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57560654590105415c59430d035155505e54555153)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425223220535 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425223220536 2015.03.01 16:20:20)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76772777792024607c78622c227074717f75747320)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425223220566 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223220567 2015.03.01 16:20:20)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9594c49a99c3c7839e9481cfc19397929c96949693)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425223220597 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425223220598 2015.03.01 16:20:20)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b5e5e0b9e2e6a2bebaa0eee0b2b6b3bdb7b5b7b2)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425223220628 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425223220629 2015.03.01 16:20:20)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d38581868583c4d3d0c18983d4d7d4d7d585d4d1)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425223220659 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425223220660 2015.03.01 16:20:20)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f3a5a3a6a5a3e4f4f0e1a9a3f4f7f4f7f5a5f4f1)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425223220691 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223220692 2015.03.01 16:20:20)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1213461011454401111c004d421410111314101113)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3615          1425223220722 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223220723 2015.03.01 16:20:20)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3130653131653326363f236b623230346736353733)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 771 )
		(33686018 50463234 771 )
		(33686018 50528770 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3744          1425223243701 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223243702 2015.03.01 16:20:43)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a6fea1f1a0f6e3f3fae6aea7f7f5f1a2f3f0f2f6)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 771 )
		(33686018 50463234 771 )
		(33686018 50528770 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425223248225 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425223248226 2015.03.01 16:20:48)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3a7f6a2f7f5b6f4a5b4faa7a7a2a6a1a6f5a6a4)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425223248272 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425223248273 2015.03.01 16:20:48)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9cc89b9b989ad99ec9db96c8c8cbc9cdc999c8cd)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425223248303 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425223248304 2015.03.01 16:20:48)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebdbebdb9b8b9f8e8efadb4e9e8ede8bce8efe8ec)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425223248334 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425223248335 2015.03.01 16:20:48)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5e5e0b5b5b5a1b0c0e4e570a0b0e0b5f085b0a09)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425223248381 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223248382 2015.03.01 16:20:48)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c6f68386a6b3b2a6d332d66693a383a393b3e3a3a)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425223248412 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425223248413 2015.03.01 16:20:48)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b080f590c0c5c4d0b554a010e5d5f5d5e5c595e0d)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425223248459 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425223248460 2015.03.01 16:20:48)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ad98c84d2dd8b9cdfde9bd1d38cde8c838cdf8cde)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425223248490 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425223248491 2015.03.01 16:20:48)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9faaffea9fea8bffefcb8f2f0acffaeadafabaffd)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425223248521 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223248522 2015.03.01 16:20:48)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89b9e9dc99e9adec3c6dc929ccecacfc1cbcacecc)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425223248552 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425223248553 2015.03.01 16:20:48)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b4b1b4e9b1b5f1ede9f3bdb3e1e5e0eee4e5e2b1)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425223248584 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223248585 2015.03.01 16:20:48)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07545001095155110c06135d530105000e04060401)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425223248615 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425223248616 2015.03.01 16:20:48)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26757122297074302c28327c722024212f25272520)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425223248646 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425223248647 2015.03.01 16:20:48)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45171547161315524546571f154241424143134247)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425223248677 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425223248678 2015.03.01 16:20:48)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64363464363234736367763e346360636062326366)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425223248708 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223248709 2015.03.01 16:20:48)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d0d28881d4d590808d91dcd38581808285818082)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3744          1425223248740 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223248741 2015.03.01 16:20:48)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f0f2f1a1f7a1b4a4adb1f9f0a0a2a6f5a4a7a5a1)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 771 )
		(33686018 50463234 771 )
		(33686018 50528770 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3744          1425223570513 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223570514 2015.03.01 16:26:10)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ad88d81dade889d8d8498d0d9898b8fdc8d8e8c88)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 33686018 771 )
		(33686019 50463234 771 )
		(33686019 50528770 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425223782640 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425223782641 2015.03.01 16:29:42)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2a79287b7a783b792839772a2a2f2b2c2b782b29)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425223782767 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425223782768 2015.03.01 16:29:42)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9aefdffa2fefcbff8afbdf0aeaeadafabafffaeab)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425223782798 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425223782799 2015.03.01 16:29:42)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9ceca9cc29f9edfcfc88a93cecfcacf9bcfc8cfcb)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425223782845 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425223782846 2015.03.01 16:29:42)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f0f4a7f2a1a0e1f6f4b4adf0f1f4f1a5f2a1f0f3)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425223782876 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223782877 2015.03.01 16:29:42)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17101211154010014618064d421113111210151111)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425223782907 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425223782908 2015.03.01 16:29:42)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36313332356131206638276c633032303331343360)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425223782939 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425223782940 2015.03.01 16:29:42)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55520256590254430001440e0c5301535c53005301)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425223782970 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425223782971 2015.03.01 16:29:42)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74732375792375622321652f2d7122737072767220)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425223783001 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223783002 2015.03.01 16:29:42)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9394949c99c5c185989d87c9c79591949a90919597)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425223783032 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425223783033 2015.03.01 16:29:43)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b4b4e7b9e5e1a5b9bda7e9e7b5b1b4bab0b1b6e5)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425223783063 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223783064 2015.03.01 16:29:43)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d5d580d98480c4d9d3c68886d4d0d5dbd1d3d1d4)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425223783095 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425223783096 2015.03.01 16:29:43)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f6f6a1f9a7a3e7fbffe5aba5f7f3f6f8f2f0f2f7)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425223783126 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425223783127 2015.03.01 16:29:43)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10161717464640071013024a401714171416461712)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425223783173 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425223783174 2015.03.01 16:29:43)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f39383a3f696f28383c2d656f383b383b3969383d)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425223783204 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223783205 2015.03.01 16:29:43)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5958580a09084d5d504c010e585c5d5f585c5d5f)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3716          1425223795793 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223795794 2015.03.01 16:29:55)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b898c80d8df899c8c8599d1d8888a8edd8c8f8d89)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 33686018 771 )
		(33686019 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3688          1425223895243 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223895244 2015.03.01 16:31:35)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06535505015204110106145c550507035001020004)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 33686018 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425223928144 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425223928145 2015.03.01 16:32:08)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b898c84dbdcde9ddf8e9fd18c8c898d8a8dde8d8f)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425223928237 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425223928238 2015.03.01 16:32:08)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8eaefbae2bfbdfeb9eefcb1efefeceeeaeebeefea)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425223928315 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425223928316 2015.03.01 16:32:08)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36346533326061203037756c313035306430373034)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425223928409 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425223928410 2015.03.01 16:32:08)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9496c79b92c2c3829597d7ce93929792c691c29390)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425223928456 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223928457 2015.03.01 16:32:08)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c19797c594c4d592ccd29996c5c7c5c6c4c1c5c5)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425223928503 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425223928504 2015.03.01 16:32:08)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f3a5a0f5a6f6e7a1ffe0aba4f7f5f7f4f6f3f4a7)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425223928534 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425223928535 2015.03.01 16:32:08)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11131616194610074445004a481745171817441745)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425223928565 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425223928566 2015.03.01 16:32:08)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30323735396731266765216b693566373436323664)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425223928612 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223928613 2015.03.01 16:32:08)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d085c00090d4954514b050b595d58565c5d595b)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425223928643 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425223928644 2015.03.01 16:32:08)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7c297f22282c6874706a242a787c79777d7c7b28)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425223928674 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223928675 2015.03.01 16:32:08)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9fca92c0cbcf8b969c89c7c99b9f9a949e9c9e9b)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425223928705 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425223928706 2015.03.01 16:32:08)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbeebe8e6eaeeaab6b2a8e6e8babebbb5bfbdbfba)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425223928737 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425223928738 2015.03.01 16:32:08)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd88b89df8d8bccdbd8c9818bdcdfdcdfdd8ddcd9)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425223928768 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425223928769 2015.03.01 16:32:08)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf8ababffadabecfcf8e9a1abfcfffcfffdadfcf9)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425223928799 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223928800 2015.03.01 16:32:08)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a184c184a4d4c09191408454a1c18191b1c18191b)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000050 55 1215          1425223940686 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425223940687 2015.03.01 16:32:20)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89888d8682dedc9fdd8c9dd38e8e8b8f888fdc8f8d)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425223940733 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425223940734 2015.03.01 16:32:20)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8b9bcedb2efedaee9beace1bfbfbcbebabeeebfba)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425223940780 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425223940781 2015.03.01 16:32:20)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e6b4b4e2b1b0f1e1e6a4bde0e1e4e1b5e1e6e1e5)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425223940827 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425223940828 2015.03.01 16:32:20)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16174411124041001715554c111015104413401112)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425223940873 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223940874 2015.03.01 16:32:20)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4445114745134352154b551e114240424143464242)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425223940920 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425223940921 2015.03.01 16:32:20)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7372267375247465237d6229267577757674717625)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425223940951 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425223940952 2015.03.01 16:32:20)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9293959d99c59384c7c683c9cb94c6949b94c794c6)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425223940983 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425223940984 2015.03.01 16:32:20)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b3b5e6b9e5b3a4e5e7a3e9ebb7e4b5b6b4b0b4e6)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425223941014 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223941015 2015.03.01 16:32:21)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d08683d98783c7dadfc58b85d7d3d6d8d2d3d7d5)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425223941061 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425223941062 2015.03.01 16:32:21)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00015006095652160a0e145a540602070903020556)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425223941092 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425223941093 2015.03.01 16:32:21)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1e4f1840494d09141e0b454b191d18161c1e1c19)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425223941123 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425223941124 2015.03.01 16:32:21)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3f6e3b62686c2834302a646a383c39373d3f3d38)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425223941154 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425223941155 2015.03.01 16:32:21)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5d0a5e5f0b0d4a5d5e4f070d5a595a595b0b5a5f)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425223941201 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425223941202 2015.03.01 16:32:21)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8cdb8289dadc9b8b8f9ed6dc8b888b888ada8b8e)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425223941232 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425223941233 2015.03.01 16:32:21)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaafdf9f8fcfdb8a8a5b9f4fbada9a8aaada9a8aa)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3716          1425223941279 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425223941280 2015.03.01 16:32:21)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadb8c8d8a8ed8cdddd4c88089d9dbdf8cdddedcd8)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 33686018 771 )
		(33686019 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425224627587 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425224627588 2015.03.01 16:43:47)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1919195c29694d795c4d59bc6c6c3c7c0c794c7c5)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425224627649 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425224627650 2015.03.01 16:43:47)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ffafafaeaba8aae9aef9eba6f8f8fbf9fdf9a9f8fd)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425224627681 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425224627682 2015.03.01 16:43:47)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4e181949484908181f5d4419181d184c181f181c)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425224627712 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425224627713 2015.03.01 16:43:47)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6e383b696869283f3d7d6439383d386c3b68393a)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425224627743 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425224627744 2015.03.01 16:43:47)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d0d5c5f0c0a5a4b0c524c07085b595b585a5f5b5b)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425224627774 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425224627775 2015.03.01 16:43:47)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c2c7d7c2a2b7b6a2c726d26297a787a797b7e792a)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425224627805 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425224627806 2015.03.01 16:43:47)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bcbc894c0cc9a8dcecf8ac0c29dcf9d929dce9dcf)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425224627837 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425224627838 2015.03.01 16:43:47)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baeae9eee2edbbacedefabe1e3bfecbdbebcb8bcee)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425224627868 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425224627869 2015.03.01 16:43:47)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da8ad988828c88ccd1d4ce808edcd8ddd3d9d8dcde)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425224627899 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425224627900 2015.03.01 16:43:47)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9a9faa9f9afabeff3f7eda3adfffbfef0fafbfcaf)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425224627930 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425224627931 2015.03.01 16:43:47)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1848141f194e4a0e13190c424c1e1a1f111b191b1e)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425224627961 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425224627962 2015.03.01 16:43:47)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37673b32396165213d39236d633135303e34363431)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425224628008 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425224628009 2015.03.01 16:43:48)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66376d66363036716665743c366162616260306164)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425224628039 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425224628040 2015.03.01 16:43:48)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 85d48e8bd6d3d592828697dfd58281828183d38287)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425224628071 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425224628072 2015.03.01 16:43:48)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f4aef6a1f3f2b7a7aab6fbf4a2a6a7a5a2a6a7a5)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425224628102 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425224628103 2015.03.01 16:43:48)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c494ce94c190c6d3c3cad69e97c7c5c192c3c0c2c6)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425225011613 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425225011614 2015.03.01 16:50:11)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dc8e888f8d8b89ca88d9c886dbdbdedaddda89dad8)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425225011660 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425225011661 2015.03.01 16:50:11)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b595e0c5b5c5e1d5a0d1f520c0c0f0d090d5d0c09)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425225011691 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425225011692 2015.03.01 16:50:11)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a78282e797c7d3c2c2b69702d2c292c782c2b2c28)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425225011722 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425225011723 2015.03.01 16:50:11)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a184848191c1d5c4b4909104d4c494c184f1c4d4e)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425225011753 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425225011754 2015.03.01 16:50:11)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693b6c68653e6e7f386678333c6f6d6f6c6e6b6f6f)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425225011784 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425225011785 2015.03.01 16:50:11)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88da8d8785df8f9ed88699d2dd8e8c8e8d8f8a8dde)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425225011816 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425225011817 2015.03.01 16:50:11)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f5f0f0a9f0a6b1f2f3b6fcfea1f3a1aea1f2a1f3)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425225011847 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425225011848 2015.03.01 16:50:11)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6949193c991c7d09193d79d9fc390c1c2c0c4c092)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425225011878 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425225011879 2015.03.01 16:50:11)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b4e1b5e9b0b4f0ede8f2bcb2e0e4e1efe5e4e0e2)
	(_entity
		(_time 1425207590827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3349          1425225011909 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425225011910 2015.03.01 16:50:11)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05570503095357130f0b115f510307020c06070053)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425225011940 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425225011941 2015.03.01 16:50:11)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24762420297276322f25307e702226232d27252722)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425225011972 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425225011973 2015.03.01 16:50:11)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4311434149151155494d5719174541444a40424045)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425225012003 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425225012004 2015.03.01 16:50:12)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623165623634327562617038326566656664346560)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425225012034 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425225012035 2015.03.01 16:50:12)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d1858cd6d4d295858190d8d28586858684d48580)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425225012065 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425225012066 2015.03.01 16:50:12)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f3a7f3a1f6f7b2a2afb3fef1a7a3a2a0a7a3a2a0)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425225012096 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425225012097 2015.03.01 16:50:12)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c092c690c194c2d7c7ced29a93c3c1c596c7c4c6c2)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000050 55 1215          1425233168673 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425233168674 2015.03.01 19:06:08)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424c1c414215175416475618454540444344174446)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425233168833 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425233168834 2015.03.01 19:06:08)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded0808d89898bc88fd8ca87d9d9dad8dcd888d9dc)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425233168873 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425233168874 2015.03.01 19:06:08)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c02040a5d5a5b1a0a0d4f560b0a0f0a5e0a0d0a0e)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425233168913 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425233168914 2015.03.01 19:06:08)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b35333e6b6d6c2d3a3878613c3d383d693e6d3c3f)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425233168943 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425233168944 2015.03.01 19:06:08)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4544481c1c4c5d1a445a111e4d4f4d4e4c494d4d)
	(_entity
		(_time 1425214865634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425233168973 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425233168974 2015.03.01 19:06:08)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a64656b3e3d6d7c3a647b303f6c6e6c6f6d686f3c)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425233169003 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425233169004 2015.03.01 19:06:09)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8987d48789de889fdcdd98d2d08fdd8f808fdc8fdd)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425233169033 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425233169034 2015.03.01 19:06:09)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8a6f5ffa9ffa9befffdb9f3f1adfeafacaeaaaefc)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1946          1425233169063 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425233169064 2015.03.01 19:06:09)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c6c59dc99e9adec3c6dc929ccecacfc1cbcacecc)
	(_entity
		(_time 1425233169061)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3474          1425233169093 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425233169094 2015.03.01 19:06:09)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7e9eab4e9b1b5f1ede9f3bdb3e1e5e0eee4e5e2b1)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425233169123 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425233169124 2015.03.01 19:06:09)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06085300095054100d07125c520004010f05070500)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425233169153 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425233169154 2015.03.01 19:06:09)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 252b7021297377332f2b317f712327222c26242623)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425233169183 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425233169184 2015.03.01 19:06:09)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444b1646161214534447561e144340434042124346)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425233169213 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425233169214 2015.03.01 19:06:09)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 646b3664363234736367763e346360636062326366)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425233169243 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425233169244 2015.03.01 19:06:09)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 838dd08881d4d590808d91dcd38581808285818082)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425233169273 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425233169274 2015.03.01 19:06:09)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2acf1f0a1f6a0b5a5acb0f8f1a1a3a7f4a5a6a4a0)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 1946          1425233193673 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425233193674 2015.03.01 19:06:33)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a3fda0f9a6a2e6fbfee4aaa4f6f2f7f9f3f2f6f4)
	(_entity
		(_time 1425233169060)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 1841          1425233488973 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425233488974 2015.03.01 19:11:28)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6f3b6e3c3868793e607e353a696b696a686d6969)
	(_entity
		(_time 1425233488971)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000046 55 1841          1425234060127 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425234060128 2015.03.01 19:21:00)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7a7a7e2e2979682f716f242b787a787b797c7878)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000046 55 1841          1425234114497 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425234114498 2015.03.01 19:21:54)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecbcecbebabbebfabde3fdb6b9eae8eae9ebeeeaea)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000046 55 2157          1425236930171 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425236930172 2015.03.01 20:08:50)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac9c894cecd9d8ccd9c8bc0cf9c9e9c9f9d989c9c)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_architecture (_uni ))))
		(_signal (_internal op1Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 59 (_architecture (_uni ))))
		(_signal (_internal op2Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_internal zeroFill 3 0 41 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2157          1425236939261 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425236939262 2015.03.01 20:08:59)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20272725257727367726317a752624262527222626)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_architecture (_uni ))))
		(_signal (_internal op1Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 59 (_architecture (_uni ))))
		(_signal (_internal op2Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_internal zeroFill 3 0 41 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2157          1425237004921 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237004922 2015.03.01 20:10:04)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9a9a93ccca9a8bca9b8cc7c89b999b989a9f9b9b)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_architecture (_uni ))))
		(_signal (_internal op1Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 59 (_architecture (_uni ))))
		(_signal (_internal op2Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 60 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_internal zeroFill 3 0 41 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2337          1425237059211 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237059212 2015.03.01 20:10:59)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefdadf8fef9a9b8f9a9bff4fba8aaa8aba9aca8a8)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_architecture (_uni ))))
		(_signal (_internal op1Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 59 (_architecture (_uni ))))
		(_signal (_internal op2Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 60 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)))))
			(line__66(_architecture 3 0 66 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 4 0 19 (_architecture (_function )))
			(_internal zeroFill 5 0 41 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000046 55 2337          1425237076958 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237076959 2015.03.01 20:11:16)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07035300055000115000165d520103010200050101)
	(_entity
		(_time 1425233488970)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 58 (_architecture (_uni ))))
		(_signal (_internal op1Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 59 (_architecture (_uni ))))
		(_signal (_internal op2Tmp ~STD_LOGIC_VECTOR{0~to~N}~135 0 60 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)))))
			(line__66(_architecture 3 0 66 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 4 0 19 (_architecture (_function )))
			(_internal zeroFill 5 0 41 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000054 55 3303          1425237383962 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425237383963 2015.03.01 20:16:23)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396b6e3d356e3e2f693728636c3f3d3f3c3e3b3c6f)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000050 55 1215          1425237485082 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425237485083 2015.03.01 20:18:05)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 39396a3d326e6c2f6d3c2d633e3e3b3f383f6c3f3d)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425237485122 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425237485123 2015.03.01 20:18:05)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 68683b69623f3d7e396e7c316f6f6c6e6a6e3e6f6a)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425237485152 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425237485153 2015.03.01 20:18:05)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8787838982d1d0918186c4dd80818481d581868185)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425237485182 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425237485183 2015.03.01 20:18:05)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a6a2f1a2f0f1b0a7a5e5fca1a0a5a0f4a3f0a1a2)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1855          1425237485212 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237485213 2015.03.01 20:18:05)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c5c691c592c2d394cad49f90c3c1c3c0c2c7c3c3)
	(_entity
		(_time 1425237485210)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3303          1425237485242 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425237485243 2015.03.01 20:18:05)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e4e7b6e5b3e3f2b4eaf5beb1e2e0e2e1e3e6e1b2)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425237485282 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425237485283 2015.03.01 20:18:05)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04045602095305125150155f5d0250020d02510250)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425237485332 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425237485333 2015.03.01 20:18:05)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3232603739653324656723696b3764353634303466)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1946          1425237485362 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237485363 2015.03.01 20:18:05)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5252505159040044595c4608065450555b51505456)
	(_entity
		(_time 1425233169060)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-2}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3474          1425237485392 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425237485393 2015.03.01 20:18:05)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71717370792723677b7f652b257773767872737427)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425237485422 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237485423 2015.03.01 20:18:05)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9090929f99c6c2869b9184cac49692979993919396)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425237485452 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425237485453 2015.03.01 20:18:05)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afafadf8f0f9fdb9a5a1bbf5fba9ada8a6acaeaca9)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425237485482 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425237485483 2015.03.01 20:18:05)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecfcb9bcd989ed9cecddc949ec9cac9cac898c9cc)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425237485512 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425237485513 2015.03.01 20:18:05)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeefebbdedb8bef9e9edfcb4bee9eae9eae8b8e9ec)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425237485542 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425237485543 2015.03.01 20:18:05)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0d080e585a5b1e0e031f525d0b0f0e0c0b0f0e0c)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425237485572 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425237485573 2015.03.01 20:18:05)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2c292d7e782e3b2b223e767f2f2d297a2b282a2e)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 1938          1425237687432 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425237687433 2015.03.01 20:21:27)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a7f0f1a9f0f4b0ada8b2fcf2a0a4a1afa5a4a0a2)
	(_entity
		(_time 1425237687430)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 1940          1425238302013 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425238302014 2015.03.01 20:31:42)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b090c58000d094d50554f010f5d595c5258595d5f)
	(_entity
		(_time 1425237687429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_object 0)))(_read(0(_object 0))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3279          1425238537443 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425238537444 2015.03.01 20:35:37)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 08090a0f055f0f1e580619525d0e0c0e0d0f0a0d5e)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1841          1425238558593 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425238558594 2015.03.01 20:35:58)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaffaafcfefdadbcfba5bbf0ffacaeacafada8acac)
	(_entity
		(_time 1425238558591)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000054 55 3255          1425238573623 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425238573624 2015.03.01 20:36:13)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595f5e5b550e5e4f095748030c5f5d5f5c5e5b5c0f)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 1841          1425238667284 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425238667285 2015.03.01 20:37:47)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3838683c356f3f2e693929626d3e3c3e3d3f3a3e3e)
	(_entity
		(_time 1425238558590)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~121 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR~121 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 37 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 5 -1
	)
)
I 000050 55 1215          1425239066384 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425239066385 2015.03.01 20:44:26)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 313f6135326664276534256b363633373037643735)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425239066424 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425239066425 2015.03.01 20:44:26)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 606e30616237357631667439676764666266366762)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425239066454 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425239066455 2015.03.01 20:44:26)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f71787e2b292869797e3c2578797c792d797e797d)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425239066494 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425239066495 2015.03.01 20:44:26)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e909991c9c8c9889f9dddc499989d98cc9bc8999a)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
V 000046 55 1855          1425239066524 behav
(_unit VHDL (fulladder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239066525 2015.03.01 20:44:26)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb3bde8eceabaabecb2ace7e8bbb9bbb8babfbbbb)
	(_entity
		(_time 1425239066522)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
V 000054 55 3303          1425239066554 fullAdderTest
(_unit VHDL (fulladder_tb 0 7 (fulladdertest 0 12 ))
	(_version vb4)
	(_time 1425239066555 2015.03.01 20:44:26)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd3dd8e8c8adacb8dd3cc8788dbd9dbd8dadfd88b)
	(_entity
		(_time 1425165767368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderTest 2 -1
	)
)
I 000046 55 2177          1425239066584 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425239066585 2015.03.01 20:44:26)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf2aeaca6abfdeaa9a8eda7a5faa8faf5faa9faa8)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425239066624 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425239066625 2015.03.01 20:44:26)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b25782f707c2a3d7c7e3a70722e7d2c2f2d292d7f)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1940          1425239066654 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239066655 2015.03.01 20:44:26)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a34393f626c682c31342e606e3c383d3339383c3e)
	(_entity
		(_time 1425237687429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_object 0)))(_read(0(_object 0))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3474          1425239066684 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425239066685 2015.03.01 20:44:26)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 59575a5a590f0b4f53574d030d5f5b5e505a5b5c0f)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425239066714 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239066715 2015.03.01 20:44:26)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79777a78792f2b6f72786d232d7f7b7e707a787a7f)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425239066744 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425239066745 2015.03.01 20:44:26)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98969b9799ceca8e92968cc2cc9e9a9f919b999b9e)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425239066774 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425239066775 2015.03.01 20:44:26)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b8b3e3e6e1e7a0b7b4a5ede7b0b3b0b3b1e1b0b5)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425239066814 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425239066815 2015.03.01 20:44:26)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e9e2b5b6b0b6f1e1e5f4bcb6e1e2e1e2e0b0e1e4)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425239066844 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425239066845 2015.03.01 20:44:26)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 050b0f0601525316060b175a550307060403070604)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425239066874 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425239066875 2015.03.01 20:44:26)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 242a2e2521702633232a367e772725217223202226)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000060 55 3323          1425239155794 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 0 12 ))
	(_version vb4)
	(_time 1425239155795 2015.03.01 20:45:55)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2e787d2c2a7a6b2d736c27287b797b787a7f7b28)
	(_entity
		(_time 1425239155792)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_implicit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000050 55 1215          1425239158034 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425239158035 2015.03.01 20:45:58)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336036373264662567362769343431353235663537)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425239158074 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425239158075 2015.03.01 20:45:58)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62316763623537743364763b656566646064346560)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425239158104 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425239158105 2015.03.01 20:45:58)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2d38f82d7d6978780c2db86878287d387808783)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425239158134 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425239158135 2015.03.01 20:45:58)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f2f3f6a2f7f6b7a0a2e2fba6a7a2a7f3a4f7a6a5)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1861          1425239158174 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239158175 2015.03.01 20:45:58)
	(_source (\./../src/fullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0939594c597c7d691cfd19a95c6c4c6c5c7c2c695)
	(_entity
		(_time 1425239158172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3339          1425239158204 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 0 12 ))
	(_version vb4)
	(_time 1425239158205 2015.03.01 20:45:58)
	(_source (\./../src/fullAdder_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8c8a8c8c88d8c98fd1ce858ad9dbd9dad8ddd98a)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 50529027 514 )
		(33686018 33686018 770 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425239158234 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425239158235 2015.03.01 20:45:58)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code feadf9aea2a9ffe8abaaefa5a7f8aaf8f7f8abf8aa)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425239158264 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425239158265 2015.03.01 20:45:58)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4e1d1a404a1c0b4a480c4644184b1a191b1f1b49)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1940          1425239158294 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239158295 2015.03.01 20:45:58)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6e6d38606b6f2b36332967693b3f3a343e3f3b39)
	(_entity
		(_time 1425237687429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_object 0)))(_read(0(_object 0))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3474          1425239158324 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425239158325 2015.03.01 20:45:58)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0f0c5f060a0e4a56524806085a5e5b555f5e590a)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425239158354 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239158355 2015.03.01 20:45:58)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b282b7a202d296d707a6f212f7d797c72787a787d)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425239158384 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425239158385 2015.03.01 20:45:58)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac9ca95c2ccc88c90948ec0ce9c989d93999b999c)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425239158424 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425239158425 2015.03.01 20:45:58)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9ebeeede6efe9aeb9baabe3e9bebdbebdbfefbebb)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425239158464 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425239158465 2015.03.01 20:45:58)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8babfbbb6beb8ffefebfab2b8efecefeceebeefea)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425239158494 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425239158495 2015.03.01 20:45:58)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 075450040150511404091558570105040601050406)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425239158524 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425239158525 2015.03.01 20:45:58)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27747026217325302029357d742426227120232125)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 1873          1425239233414 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425239233415 2015.03.01 20:47:13)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a0a3f1a5f0a0b1f6f3b6fdf2a1a3a1a2a0a5a1f2)
	(_entity
		(_time 1425239233412)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 1215          1425240252446 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425240252447 2015.03.01 21:04:12)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d323d396b6a682b693829673a3a3f3b3c3b683b39)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425240252486 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425240252487 2015.03.01 21:04:12)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c636c6d3d3b397a3d6a78356b6b686a6e6a3a6b6e)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425240252516 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425240252517 2015.03.01 21:04:12)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b84dc85dbdddc9d8d8ac8d18c8d888dd98d8a8d89)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425240252556 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425240252557 2015.03.01 21:04:12)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaa5fdfdf9fcfdbcaba9e9f0adaca9acf8affcadae)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1873          1425240252586 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425240252587 2015.03.01 21:04:12)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9c6999dc59ecedf989dd8939ccfcdcfcccecbcf9c)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3504          1425240252626 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425240252627 2015.03.01 21:04:12)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f7a8a9f5afffeea8f6e9a2adfefcfefdfffafead)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33751811 2 )
		(33686018 33686018 3 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425240252656 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425240252657 2015.03.01 21:04:12)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17404310194016014243064c4e1143111e11421143)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425240252686 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425240252687 2015.03.01 21:04:12)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37606332396036216062266c6e3261303331353163)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1940          1425240252726 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425240252727 2015.03.01 21:04:12)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56015255590004405d58420c025054515f55545052)
	(_entity
		(_time 1425237687429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_object 0)))(_read(0(_object 0))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3474          1425240252756 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425240252757 2015.03.01 21:04:12)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75227174792327637f7b612f217377727c76777023)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-2}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425240252786 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425240252787 2015.03.01 21:04:12)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c3909b99c2c6829f9580cec09296939d97959792)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3586          1425240252816 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425240252817 2015.03.01 21:04:12)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e4b7e7b9e5e1a5b9bda7e9e7b5b1b4bab0b2b0b5)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425240252846 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425240252847 2015.03.01 21:04:12)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d385d081868583c4d3d0c18983d4d7d4d7d585d4d1)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425240252876 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425240252877 2015.03.01 21:04:12)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a4f1a2a6a4a2e5f5f1e0a8a2f5f6f5f6f4a4f5f0)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425240252916 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425240252917 2015.03.01 21:04:12)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1146121311464702121f034e411713121017131210)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425240252946 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425240252947 2015.03.01 21:04:12)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3067333031643227373e226a633331356637343632)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000060 55 3478          1425240348426 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425240348427 2015.03.01 21:05:48)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3037303435673726603e216a653634363537323665)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 3 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000055 55 3586          1425282200483 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425282200484 2015.03.02 08:43:20)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b287c7a202d296d71756f212f7d797c72787a787d)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 1873          1425282934624 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425282934625 2015.03.02 08:55:34)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1b404c1c1848591e1b5e151a494b494a484d491a)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3478          1425282937915 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425282937916 2015.03.02 08:55:37)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b7e2b2e7c7c2c3d7b253a717e2d2f2d2e2c292d7e)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 3 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 1873          1425283083588 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425283083589 2015.03.02 08:58:03)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35656531356232236461246f603331333032373360)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3504          1425283342002 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425283342003 2015.03.02 09:02:21)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f4a2f2a5f3a3b2f4aab5fef1a2a0a2a1a3a6a2f1)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686018 3 )
		(33686018 50528770 3 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000060 55 3504          1425308463247 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425308463248 2015.03.02 16:01:03)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b5c090c5c5c0c1d5b051a515e0d0f0d0e0c090d5e)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686018 3 )
		(33686018 50528770 3 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000060 55 3660          1425308502950 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425308502951 2015.03.02 16:01:42)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2124712425762637712f307b742725272426232774)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686018 3 )
		(33686018 50528770 3 )
		(33686018 33686018 2 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 1950          1425308727184 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425308727185 2015.03.02 16:05:27)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5a5b0b505b5f1b06031957590b0f0a040e0f0b09)
	(_entity
		(_time 1425308727182)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_object 0)))(_read(0(_object 0))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000054 55 3476          1425308747976 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425308747977 2015.03.02 16:05:47)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48181f4a491e1a5e42465c121c4e4a4f414b4a4d1e)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000054 55 3476          1425308756450 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425308756451 2015.03.02 16:05:56)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f580f5c00090d4955514b050b595d58565c5d5a09)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000054 55 3355          1425308850456 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425308850457 2015.03.02 16:07:30)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959bc29a99c3c7839f9b81cfc19397929c969790c3)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000050 55 1215          1425308897069 Behaviour
(_unit VHDL (orand 0 6 (behaviour 0 15 ))
	(_version vb4)
	(_time 1425308897070 2015.03.02 16:08:17)
	(_source (\./../src/AndOr.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaa8fefcf9fdffbcfeafbef0adada8acabacffacae)
	(_entity
		(_time 1425065933157)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behaviour 2 -1
	)
)
I 000050 55 2623          1425308897115 AndOrTest
(_unit VHDL (orand_tb 0 7 (andortest 0 11 ))
	(_version vb4)
	(_time 1425308897116 2015.03.02 16:08:17)
	(_source (\./../src/AndOr_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9db8d8ad28e8ccf88dfcd80dededddfdbdf8fdedb)
	(_entity
		(_time 1425065986711)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(OrAnd
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 44 (_component OrAnd )
		(_port
			((a)(tb_a))
			((b)(tb_b))
			((c)(tb_c))
			((d)(tb_d))
		)
		(_use (_entity . OrAnd)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_a ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ((i 2))))))
		(_signal (_internal tb_c ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal tb_d ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 40 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 50 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . AndOrTest 2 -1
	)
)
I 000046 55 2022          1425308897147 behav
(_unit VHDL (absblock 0 8 (behav 0 13 ))
	(_version vb4)
	(_time 1425308897148 2015.03.02 16:08:17)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8fafba8f2aeafeefef9bba2fffefbfeaafef9fefa)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 66 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 16 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 40 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 52 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3120          1425308897178 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 12 ))
	(_version vb4)
	(_time 1425308897179 2015.03.02 16:08:17)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181a1a1f124e4f0e191b5b421f1e1b1e4a1d4e1f1c)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686274 33686018 514 )
		(33751810 33686018 770 )
		(33751555 33751555 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1873          1425308897209 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425308897210 2015.03.02 16:08:17)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37353233356030216663266d623133313230353162)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3660          1425308897240 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425308897241 2015.03.02 16:08:17)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56545354550151400658470c035052505351545003)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686018 3 )
		(33686018 50528770 3 )
		(33686018 33686018 2 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425308897271 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425308897272 2015.03.02 16:08:17)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75772274792274632021642e2c7321737c73207321)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425308897303 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425308897304 2015.03.02 16:08:17)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9496c39b99c39582c3c185cfcd91c29390929692c0)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425308897334 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425308897335 2015.03.02 16:08:17)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b6b3e0b9e2e6a2bfbaa0eee0b2b6b3bdb7b6b2b0)
	(_entity
		(_time 1425308727181)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3355          1425308897365 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425308897366 2015.03.02 16:08:17)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d1d481d98581c5d9ddc78987d5d1d4dad0d1d685)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1954          1425308897396 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425308897397 2015.03.02 16:08:17)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f0f5a2f9a4a0e4f9f3e6a8a6f4f0f5fbf1f3f1f4)
	(_entity
		(_time 1425209083299)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2196          1425308897429 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425308897430 2015.03.02 16:08:17)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11121616464741061112034b411615161517471613)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425308897474 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425308897475 2015.03.02 16:08:17)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40434742161610574743521a104744474446164742)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425308897505 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425308897506 2015.03.02 16:08:17)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f5d59590808094c5c514d000f595d5c5e595d5c5e)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 35 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 38 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3772          1425308897537 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425308897538 2015.03.02 16:08:17)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7c787a2a2a7c6979706c242d7d7f7b28797a787c)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 33686018 514 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000054 55 3355          1425309017688 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425309017689 2015.03.02 16:10:17)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d1db84d98084c0dcd8c28c82d0d4d1dfd5d4d380)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 2176          1425309226857 behav
(_unit VHDL (b2 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425309226858 2015.03.02 16:13:46)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e6b7b2e2b3b2f7e4e2f6bbb7e2e6e7e6e2e6e7e6)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3948          1425309830388 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425309830389 2015.03.02 16:23:50)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 757b7771712223667671672a257377767473777674)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000046 55 3363          1425309995778 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425309995779 2015.03.02 16:26:35)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 767072727221206576736429257074757470747574)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 33 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3363          1425310001628 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425310001629 2015.03.02 16:26:41)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50570656520706435055420f035652535256525352)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 33 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425310396729 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 1 12 ))
	(_version vb4)
	(_time 1425310396730 2015.03.02 16:33:16)
	(_source (\./../src/B1_tb.vhd\(\./../src/b2_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b4b6e1b1e4b2a7b7b0a2eae3b3b1b5e6b7b4b6b2)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 50529026 515 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3478          1425310440259 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 1 12 ))
	(_version vb4)
	(_time 1425310440260 2015.03.02 16:34:00)
	(_source (\./../src/B1_tb.vhd\(\./../src/b2_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3969493c197c1d4c4c3d19990c0c2c695c4c7c5c1)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 50529026 515 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3456          1425310470267 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425310470268 2015.03.02 16:34:30)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f0f3a7f2a6f0e5f5f2e0a8a1f1f0f7a4f5f6f4f0)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 50529026 515 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b2Test 2 -1
	)
)
I 000047 55 3456          1425310475059 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425310475060 2015.03.02 16:34:35)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8abacfaa2fcaabfafa8baf2fbabaaadfeafacaeaa)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 33751811 771 )
		(33686018 50529026 515 )
		(33686018 50463234 770 )
		(33686018 50463234 771 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3363          1425310477999 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425310478000 2015.03.02 16:34:37)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2c2c2d7d7b7a3f2c2b3e737f2a2e2f2e2a2e2f2e)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425310521719 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425310521720 2015.03.02 16:35:21)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eceabdbabdb8eefbebecfeb6bfefeee9baebe8eaee)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 3 )
		(33686018 50529027 2 )
		(33686018 33751554 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000047 55 3474          1425311853771 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425311853772 2015.03.02 16:57:33)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 49494b4e421d4b5e4e495b131a4a4b4c1f4e4d4f4b)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 33751554 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000047 55 3448          1425311892411 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425311892412 2015.03.02 16:58:12)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a6a3f3a696e382d3d3a28606939383f6c3d3e3c38)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 1942          1425312470522 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425312470523 2015.03.02 17:07:50)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77227a76792125617c76632d237175707e74767471)
	(_entity
		(_time 1425312470520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1942          1425312940482 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425312940483 2015.03.02 17:15:40)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3868393d396e6a2e33392c626c3e3a3f313b393b3e)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3578          1425312971312 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425312971313 2015.03.02 17:16:11)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b1e1e5b9e7e3a7bbb0a5ebe5b7b3b6b8b2b0b2b7)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000055 55 3578          1425313098673 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425313098674 2015.03.02 17:18:18)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30336235396662263a31246a643632373933313336)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 1942          1425313105763 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425313105764 2015.03.02 17:18:25)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbda8e89808d89cdd0dacf818fddd9dcd2d8dad8dd)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3578          1425313108993 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425313108994 2015.03.02 17:18:28)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78767b79792e2a6e72796c222c7e7a7f717b797b7e)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000055 55 3587          1425313165073 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425313165074 2015.03.02 17:19:25)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8a8c84d2dcd89c808b9ed0de8c888d83898b898c)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 3466          1425313726114 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425313726115 2015.03.02 17:28:46)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c4c1c1e4c4b4a0f1d1e0e434e1a1e1f1f1a1e1f1f)
	(_entity
		(_time 1425313726112)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 25 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 26 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 34 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3449          1425313933464 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425313933465 2015.03.02 17:32:13)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191e481b134d1b0e1e1a0b434a1a1a1c4f1e1d1f1b)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_implicit)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 3466          1425314071554 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425314071555 2015.03.02 17:34:31)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75707071732223667477672a277377767673777676)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 25 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 26 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 32 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 34 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3423          1425314098824 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314098825 2015.03.02 17:34:58)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5d0a09585e081d0d0918505909090f5c0d0e0c08)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_implicit)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3423          1425314116174 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314116175 2015.03.02 17:35:16)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9eca9d9a99cfdacacedf979ececec89bcac9cbcf)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_implicit)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3426          1425314200232 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314200233 2015.03.02 17:36:40)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232774222377213424203179702020267524272521)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 3466          1425314214374 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425314214375 2015.03.02 17:36:54)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 68686f6d633f3e7b696d7a373a6e6a6b6b6e6a6b6b)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425314295724 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425314295725 2015.03.02 17:38:15)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 237422222277213424233179702021267524272521)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000047 55 3452          1425314305754 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314305755 2015.03.02 17:38:25)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 520701545306504555514008015151570455565450)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(50529026 33686018 2 )
		(33686018 50528771 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3452          1425314409278 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314409279 2015.03.02 17:40:09)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b7e3e5b3e0b6a3b3b7a6eee7b7b7b1e2b3b0b2b6)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(50529026 33686018 2 )
		(33686018 50528771 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3426          1425314566497 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425314566498 2015.03.02 17:42:46)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d683d081d382d4c1d1d5c48c85d5d5d380d1d2d0d4)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 3198          1425320874536 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425320874537 2015.03.02 19:27:54)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f989a91cbc89d89cccb8ac5cd989b989f989d99c9)
	(_entity
		(_time 1425320851398)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behav 15 -1
	)
)
I 000046 55 3564          1425320917920 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425320917921 2015.03.02 19:28:37)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17414111124015014515024d451013101710151141)
	(_entity
		(_time 1425320851398)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behav 18 -1
	)
)
I 000046 55 4315          1425321101875 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425321101876 2015.03.02 19:31:41)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ababfffdfbfca9bdf9abbef1f9acafacabaca9adfd)
	(_entity
		(_time 1425320851398)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000046 55 4848          1425321202573 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425321202574 2015.03.02 19:33:22)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06010101025104105406135c540102010601040050)
	(_entity
		(_time 1425320851398)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000046 55 5377          1425321294535 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425321294536 2015.03.02 19:34:54)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40411543421742561241551a124744474047424616)
	(_entity
		(_time 1425320851398)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000046 55 5977          1425321478834 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425321478835 2015.03.02 19:37:58)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2879297d7b2e3a7e2339767e2b282b2c2b2e2a7a)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000046 55 5977          1425370760865 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425370760866 2015.03.03 09:19:20)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbeede9edebbeaaeeb3a9e6eebbb8bbbcbbbebaea)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000047 55 3377          1425371014105 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425371014106 2015.03.03 09:23:34)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f4f4a4f3a5f3e6f6f2e3aba2f2f2f4a7f6f5f7f3)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 33751811 771 )
		(50463234 33686274 514 )
		(33686018 50528770 515 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3433          1425371427693 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425371427694 2015.03.03 09:30:27)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77797273732375607076652d247474722170737175)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529026 33751811 771 )
		(50463234 33686274 514 )
		(33686018 50528770 515 )
		(50529027 50463491 515 )
		(50529027 50529027 515 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3489          1425372867669 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425372867670 2015.03.03 09:54:27)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66686463633264716135743c356565633061626064)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686274 515 )
		(33686018 50463234 514 )
		(50463234 33686019 514 )
		(50463234 50463235 770 )
		(50529026 50528770 515 )
		(50528771 50529026 515 )
		(50529027 50529027 514 )
		(50529027 50529027 515 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3489          1425374005080 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425374005081 2015.03.03 10:13:25)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70222074732472677075622a237373752677747672)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528771 50529026 515 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3489          1425374274228 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425374274229 2015.03.03 10:17:54)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdedb9eceae9bfaabdb8afe7eebebeb8ebbab9bbbf)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3489          1425374289875 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425374289876 2015.03.03 10:18:09)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd9dd8b8c88decbdcd9ce868fdfdfd98adbd8dade)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3884          1425384996665 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425384996666 2015.03.03 13:16:36)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d424c4a18194f5a4d4a5f171e4e4c481b4a494b4f)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3545          1425393195684 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425393195685 2015.03.03 15:33:15)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a79292b787e283d2a2a38707929292f7c2d2e2c28)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3545          1425393430073 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425393430074 2015.03.03 15:37:10)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c0c791c395c3d6c1c0d39b92c2c2c497c6c5c7c3)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3545          1425393543263 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425393543264 2015.03.03 15:39:03)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ece8bbbabcb8eefbecedfeb6bfefefe9baebe8eaee)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000047 55 3545          1425393585153 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 1 12 ))
	(_version vb4)
	(_time 1425393585154 2015.03.03 15:39:45)
	(_source (\./../src/B3_tb.vhd\(\./../src/project_test.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ad88a81d8de889d8a8b98d0d989898fdc8d8e8c88)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b3Test 2 -1
	)
)
I 000052 55 3538          1425393628954 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425393628955 2015.03.03 15:40:28)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a7f3f1a2f0a5b1f2a6b2fdf5a0a3a2f1a0a3a1a5)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3538          1425393658442 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425393658443 2015.03.03 15:40:58)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d382d380d284d1c586d2c68981d4d7d685d4d7d5d1)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3566          1425397021005 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425397021006 2015.03.03 16:37:01)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code deda888d8989dcc88bdfcb848cd9dadb88d9dad8dc)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3622          1425397320868 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425397320869 2015.03.03 16:42:00)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37643433326035216238226d653033326130333135)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 1873          1425398008502 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425398008503 2015.03.03 16:53:28)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3f3b386a6b3b2a6d692d66693a383a393b3e3a69)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3660          1425398289864 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425398289865 2015.03.03 16:58:09)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f401a4c1c1848591f415e151a494b494a484d491a)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686018 33686018 2 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 1873          1425398294638 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425398294639 2015.03.03 16:58:14)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a2a6a4f5a2f2e3a4a0e4afa0f3f1f3f0f2f7f3a0)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3660          1425398410145 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425398410146 2015.03.03 17:00:10)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2425202125732332742a357e712220222123262271)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000052 55 3622          1425400151132 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425400151133 2015.03.03 17:29:11)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee9ecbcb9b9ecf8bbe1fbb4bce9eaebb8e9eae8ec)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3622          1425400161053 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425400161054 2015.03.03 17:29:21)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b5b9e5b2e7b2a6e5bfa5eae2b7b4b5e6b7b4b6b2)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3622          1425412280569 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425412280570 2015.03.03 20:51:20)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d590c0a5b5a0f1b580218575f0a09085b0a090b0f)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425554729357 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425554729358 2015.03.05 12:25:29)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05070503025352130307465f020306035703040307)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
V 000046 55 1873          1425554729437 behav
(_unit VHDL (fulladdern_1bit 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554729438 2015.03.05 12:25:29)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535154515504544502064209065557555654515506)
	(_entity
		(_time 1425239233411)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3660          1425554729482 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425554729483 2015.03.05 12:25:29)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8280858d85d58594d28c93d8d784868487858084d7)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425554729529 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425554729530 2015.03.05 12:25:29)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b3e4e5b9e6b0a7e4e5a0eae8b7e5b7b8b7e4b7e5)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425554729560 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425554729561 2015.03.05 12:25:29)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d28582d987d1c68785c18b89d586d7d4d6d2d684)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425554729591 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554729592 2015.03.05 12:25:29)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efedeabcb0b9bdf9e4e1fbb5bbe9ede8e6ecede9eb)
	(_entity
		(_time 1425308727181)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3355          1425554729622 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425554729623 2015.03.05 12:25:29)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0c080852585c1804001a545a080c09070d0c0b58)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1942          1425554729653 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554729654 2015.03.05 12:25:29)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2f2b29707b7f3b262c3977792b2f2a242e2c2e2b)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3587          1425554729685 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425554729686 2015.03.05 12:25:29)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d4f4b4f101b1f5b474c5917194b4f4a444e4c4e4b)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425554729716 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425554729717 2015.03.05 12:25:29)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6f6d6c693a3c7b6c6f7e363c6b686b686a3a6b6e)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(3)(0)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425554729763 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425554729764 2015.03.05 12:25:29)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b989a949fcdcb8c9c9889c1cb9c9f9c9f9dcd9c99)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425554729809 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425554729810 2015.03.05 12:25:29)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cbc999c19e9fdacacddb9699cfcbcac8cfcbcac8)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425554729869 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425554729870 2015.03.05 12:25:29)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080a090b015c0a1f080f1a525b0b090d5e0f0c0e0a)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3363          1425554729903 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554729904 2015.03.05 12:25:29)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 272526262270713427203578742125242521252425)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425554729934 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425554729935 2015.03.05 12:25:29)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46444741421244514146541c154544431041424044)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3466          1425554729965 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554729966 2015.03.05 12:25:29)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65676460633233766460773a376367666663676666)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425554730043 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425554730044 2015.03.05 12:25:30)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b1b2e2b3e7b1a4b4b0a1e9e0b0b0b6e5b4b7b5b1)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425554730104 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554730105 2015.03.05 12:25:30)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f1f1a3f2a5f0e4a0fde7a8a0f5f6f5f2f5f0f4a4)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425554730137 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425554730138 2015.03.05 12:25:30)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1112151712461307441e044b431615144716151713)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000053 55 3260          1425554798278 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425554798279 2015.03.05 12:26:38)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3c6a3b69686928383a7d6439383d386c3b68393a)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3260          1425554847527 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425554847528 2015.03.05 12:27:27)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a6f4f7a2f6f7b6a1f5e3faa7a6a3a6f2a5f6a7a4)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1863          1425554875356 behav
(_unit VHDL (adder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554875357 2015.03.05 12:27:55)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56570555540106405102440c065052505250535154)
	(_entity
		(_time 1425554875340)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 2022          1425554876450 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425554876451 2015.03.05 12:27:56)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a9bcd95c9cccd8c9c98d9c09d9c999cc89c9b9c98)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425554876496 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425554876497 2015.03.05 12:27:56)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9c89e9cc29f9edfc89c8a93cecfcacf9bcc9fcecd)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1863          1425554876528 behav
(_unit VHDL (adder 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554876529 2015.03.05 12:27:56)
	(_source (\./../src/fullAdderN_1Bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e9bfbbe4bfb8feefbcfab2b8eeeceeeceeedefea)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 0 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000060 55 3660          1425554876559 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425554876560 2015.03.05 12:27:56)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07090100055000115709165d520103010200050152)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425554876590 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425554876591 2015.03.05 12:27:56)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27297323297026317273367c7e2173212e21722173)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425554876621 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425554876622 2015.03.05 12:27:56)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46481244491147501113571d1f4310414240444012)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425554876652 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554876653 2015.03.05 12:27:56)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 656b6165693337736e6b713f316367626c66676361)
	(_entity
		(_time 1425308727181)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3355          1425554876684 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425554876685 2015.03.05 12:27:56)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 848a808a89d2d6928e8a90ded08286838d878681d2)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1942          1425554876715 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554876716 2015.03.05 12:27:56)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3ada7f4a9f5f1b5a8a2b7f9f7a5a1a4aaa0a2a0a5)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3587          1425554876746 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425554876747 2015.03.05 12:27:56)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3cdc796c99591d5c9c2d79997c5c1c4cac0c2c0c5)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425554876777 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425554876778 2015.03.05 12:27:56)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2ede1b1b6b4b2f5e2e1f0b8b2e5e6e5e6e4b4e5e0)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425554876824 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425554876825 2015.03.05 12:27:56)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 111e1316464741061612034b411615161517471613)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425554876855 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425554876856 2015.03.05 12:27:56)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303e3330316766233334226f603632333136323331)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425554876886 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425554876887 2015.03.05 12:27:56)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f414c48181b4d584f485d151c4c4e4a19484b494d)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3363          1425554876918 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554876919 2015.03.05 12:27:56)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e606d6b3939387d6e697c313d686c6d6c686c6d6c)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425554876949 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425554876950 2015.03.05 12:27:56)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d838e86dbd98f9a8a8d9fd7de8e8f88db8a898b8f)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3466          1425554876980 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554876981 2015.03.05 12:27:56)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada3aefffafafbbeaca8bff2ffabafaeaeabafaeae)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425554877011 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425554877012 2015.03.05 12:27:57)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc2cf9c9c98cedbcbcfde969fcfcfc99acbc8cace)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425554877042 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554877043 2015.03.05 12:27:57)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe4eab9bbbce9fdb9e4feb1b9ecefecebece9edbd)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425554877074 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425554877075 2015.03.05 12:27:57)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a05080d595d081c5f051f50580d0e0f5c0d0e0c08)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425554891831 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425554891832 2015.03.05 12:28:11)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e4e3e4b2e6e7a6b6b2f3eab7b6b3b6e2b6b1b6b2)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425554891878 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425554891879 2015.03.05 12:28:11)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8b8c8d8b8988c9de8a9c85d8d9dcd98dda89d8db)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425554891909 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425554891910 2015.03.05 12:28:11)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code feaaadaeafa9aee8f9aaeca4aef8faf8faf8fbf9fc)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
V 000060 55 3660          1425554891940 fullAdderN_1BitTest
(_unit VHDL (fulladdern_1bit_tb 0 7 (fulladdern_1bittest 1 12 ))
	(_version vb4)
	(_time 1425554891941 2015.03.05 12:28:11)
	(_source (\./../src/fullAdder_testbench.vhd\(\./../src/fullAdderN_1Bit_testbench.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d49481b4c4a1a0b4d130c47481b191b181a1f1b48)
	(_entity
		(_time 1425239155791)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 39 (_component fullAdderN_1Bit )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . fullAdderN_1BitTest 2 -1
	)
)
I 000046 55 2177          1425554891972 behav
(_unit VHDL (minmax 0 5 (behav 0 17 ))
	(_version vb4)
	(_time 1425554891973 2015.03.05 12:28:11)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c683b39666b3d2a69682d67653a683a353a693a68)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425554892003 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 11 ))
	(_version vb4)
	(_time 1425554892004 2015.03.05 12:28:12)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c085b5f060b5d4a0b094d0705590a5b585a5e5a08)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 16 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 21 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425554892034 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554892035 2015.03.05 12:28:12)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2f2c7a202d296d70756f212f7d797c7278797d7f)
	(_entity
		(_time 1425308727181)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3355          1425554892065 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425554892066 2015.03.05 12:28:12)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9acecd95c2ccc88c90948ec0ce9c989d9399989fcc)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1942          1425554892096 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425554892097 2015.03.05 12:28:12)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9edeeedb9efebafb2b8ade3edbfbbbeb0bab8babf)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3587          1425554892128 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425554892129 2015.03.05 12:28:12)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88c8f8ad98e8aced2d9cc828cdedadfd1dbd9dbde)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425554892159 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425554892160 2015.03.05 12:28:12)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8ada8a8a6aea8eff8fbeaa2a8fffcfffcfeaefffa)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425554892190 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425554892191 2015.03.05 12:28:12)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17424010464147001014054d471013101311411015)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425554892221 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425554892222 2015.03.05 12:28:12)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 366260363161602535322469663034353730343537)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425554892252 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425554892253 2015.03.05 12:28:12)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55010353510157425552470f065654500352515357)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3363          1425554892284 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554892285 2015.03.05 12:28:12)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74202270722322677473662b277276777672767776)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425554892315 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425554892316 2015.03.05 12:28:12)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c0c29e92c09683939486cec7979691c293909296)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3466          1425554892346 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554892347 2015.03.05 12:28:12)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e7e5e2b3e4e5a0b2b6a1ece1b5b1b0b0b5b1b0b0)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425554892377 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425554892378 2015.03.05 12:28:12)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2868485d386d0c5d5d1c08881d1d1d784d5d6d4d0)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425554892408 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425554892409 2015.03.05 12:28:12)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a4a5a0f2a6f3e7a3fee4aba3f6f5f6f1f6f3f7a7)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425554892440 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425554892441 2015.03.05 12:28:12)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1045451612471206451f054a421714154617141612)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000050 55 3564          1425554942734 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 0 12 ))
	(_version vb4)
	(_time 1425554942735 2015.03.05 12:29:02)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8789848984d0d791818895de808083818581868183)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000050 55 3589          1425555020716 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425555020717 2015.03.05 12:30:20)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287c2a2c247f783e2e283a712f2f2c2e2a2e292e2c)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2022          1425555086520 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425555086521 2015.03.05 12:31:26)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31653434326766273733726b363732376337303733)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425555086566 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425555086567 2015.03.05 12:31:26)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60346560623637766135233a676663663265366764)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425555086598 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425555086599 2015.03.05 12:31:26)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f2b7a7e2d282f69782b6d252f797b797b797a787d)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425555086644 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425555086645 2015.03.05 12:31:26)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefaabf9fff9feb8a8aebcf7a9a9aaa8aca8afa8aa)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425555086676 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425555086677 2015.03.05 12:31:26)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd999d98909accdb9899dc9694cb99cbc4cb98cb99)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425555086707 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425555086708 2015.03.05 12:31:26)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecb8bcbfb6bbedfabbe2fdb7b5e9baebe8eaeeeab8)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1948          1425555086738 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425555086739 2015.03.05 12:31:26)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c580d0a565a5e1a07021856580a0e0b050f0e0a08)
	(_entity
		(_time 1425308727181)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(0(_index 7)))(_read(0(_index 8))))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRight 3 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3355          1425555086769 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 11 ))
	(_version vb4)
	(_time 1425555086770 2015.03.05 12:31:26)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b7f2a2f707d793d21253f717f2d292c2228292e7d)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal rest_tb ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1942          1425555086800 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425555086801 2015.03.05 12:31:26)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a1e4b48121c185c414b5e101e4c484d43494b494c)
	(_entity
		(_time 1425312470519)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 20 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3587          1425555086832 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 11 ))
	(_version vb4)
	(_time 1425555086833 2015.03.05 12:31:26)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693d6869693f3b7f63687d333d6f6b6e606a686a6f)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2196          1425555086863 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425555086864 2015.03.05 12:31:26)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88dd8e86d6ded89f888b9ad2d88f8c8f8c8ede8f8a)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425555086894 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425555086895 2015.03.05 12:31:26)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8fdaefff6fef8bfafabbaf2f8afacafacaefeafaa)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425555086925 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425555086926 2015.03.05 12:31:26)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c793c097c19091d4c4c3d59897c1c5c4c6c1c5c4c6)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425555086956 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425555086957 2015.03.05 12:31:26)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b2e1b0e1b2e4f1e6e1f4bcb5e5e7e3b0e1e2e0e4)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3363          1425555086988 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425555086989 2015.03.05 12:31:26)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05510106025253160502175a560307060703070607)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425555087019 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425555087020 2015.03.05 12:31:27)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24702025227026332324367e772726217223202226)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3466          1425555087066 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425555087067 2015.03.05 12:31:27)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53075755530405405256410c015551505055515050)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425555087097 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425555087098 2015.03.05 12:31:27)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 722676767326706575716028217171772475767470)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425555087128 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425555087129 2015.03.05 12:31:27)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c7949c92c59084c09d87c8c095969592959094c4)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425555087159 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425555087160 2015.03.05 12:31:27)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e4b7e4b2e6b3a7e4bea4ebe3b6b5b4e7b6b5b7b3)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 1741          1425555210072 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425555210073 2015.03.05 12:33:30)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2ddd080d98480c4d9d5c68886d4d0d5dbd1d0d4d6)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3130          1425555257121 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425555257122 2015.03.05 12:34:17)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9ecd93c6cace8a969e88c6c89a9e9b959f9e99ca)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000054 55 3130          1425555270569 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425555270570 2015.03.05 12:34:30)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232d24272975713529213779772521242a20212675)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1885          1425566915688 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425566915689 2015.03.05 15:48:35)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b4b0e0b4e3e4a2b3e0a6eee4b2b0b2b0b2b1b3b6)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000046 55 2022          1425568593377 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425568593378 2015.03.05 16:16:33)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35656230326362233337766f323336336733343337)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425568593427 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425568593428 2015.03.05 16:16:33)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64343364623233726531273e636267623661326360)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425568593457 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425568593458 2015.03.05 16:16:33)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d3d48d84d4d39584d791d9d38587858785868481)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425568593487 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425568593488 2015.03.05 16:16:33)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2f2f5f5a4f5f2b4a4a2b0fba5a5a6a4a0a4a3a4a6)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425568593517 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425568593518 2015.03.05 16:16:33)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c292c097c995c3d49796d3999bc496c4cbc497c496)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425568593547 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425568593548 2015.03.05 16:16:33)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b1e3b2e9b6e0f7b6eff0bab8e4b7e6e5e7e3e7b5)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425568593577 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425568593578 2015.03.05 16:16:33)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00060406095652160b07145a540602070903020604)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3130          1425568593607 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425568593608 2015.03.05 16:16:33)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f191b1840494d09151d0b454b191d18161c1d1a49)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425568593637 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425568593638 2015.03.05 16:16:33)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f292b2b70797d39242d3b757b292d28262c2e2c29)
	(_entity
		(_time 1425568593635)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3614          1425568593667 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425568593668 2015.03.05 16:16:33)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e484a4c12181c58444d5a141a484c49474d4f4d48)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 16 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_implicit)
			(_generic
				((N)((i 9)))
			)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
V 000046 55 2196          1425568593697 behav
(_unit VHDL (sottrattore 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425568593698 2015.03.05 16:16:33)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6a6e6d6f3b3d7a6d6e7f373d6a696a696b3b6a6f)
	(_entity
		(_time 1425217657703)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3388          1425568593727 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 12 ))
	(_version vb4)
	(_time 1425568593728 2015.03.05 16:16:33)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8b8f8289dadc9b8b8f9ed6dc8b888b888ada8b8e)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component sottrattore )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425568593757 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425568593758 2015.03.05 16:16:33)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaaaefefefbfabfafa8bef3fcaaaeafadaaaeafad)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425568593787 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 12 ))
	(_version vb4)
	(_time 1425568593788 2015.03.05 16:16:33)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcdc99b989fc9dccbccd99198c8cace9dcccfcdc9)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 42 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 39 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 47 (_process 1 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 46 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3353          1425568593817 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425568593818 2015.03.05 16:16:33)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaece8bcb9bdbcf9eaedf8b5b9ece8e9e8ece8e9e8)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425568593847 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 12 ))
	(_version vb4)
	(_time 1425568593848 2015.03.05 16:16:33)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090f0a0a025d0b1e0e091b535a0a0b0c5f0e0d0f0b)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 40 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 26 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 27 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 32 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 36 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 37 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 45 (_process 1 ((i 0)))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 44 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3455          1425568593877 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425568593878 2015.03.05 16:16:33)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282e2b29237f7e3b292d3a777a2e2a2b2b2e2a2b2b)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425568593907 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425568593908 2015.03.05 16:16:33)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484e4b4f431c4a5f4f4b5a121b4b4b4d1e4f4c4e4a)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425568593937 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425568593938 2015.03.05 16:16:33)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67606666623065713568723d356063606760656131)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425568593967 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425568593968 2015.03.05 16:16:33)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8681878982d18490d38993dcd4818283d081828084)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000055 55 3614          1425568611337 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425568611338 2015.03.05 16:16:51)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 595b585a590f0b4f535a4d030d5f5b5e505a585a5f)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 16 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((rest)(rest_tb))
			((output)(output_tb))
		)
		(_use (_implicit)
			(_generic
				((N)((i 9)))
			)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000055 55 3342          1425568635207 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425568635208 2015.03.05 16:17:15)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c2939a99c3c7839f9781cfc19397929c96949693)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 35 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 40 (_process 1 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 39 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 3353          1425568796467 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425568796468 2015.03.05 16:19:56)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f78757b2b28296c7f786d202c797d7c7d797d7c7d)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3323          1425568833487 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425568833488 2015.03.05 16:20:33)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a4d1118494d4c091a1d0845491c1819181c181918)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal rest ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 29 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 31 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3226          1425571171896 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571171897 2015.03.05 16:59:31)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693c6d6c623e3f7a696f7b363a6f6b6a6b6f6b6a6b)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 2195          1425571212723 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425571212724 2015.03.05 17:00:12)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e3e2b0e9b4b1f5e1e2a5b9b0e5b0e5b5e5e0e5b1)
	(_entity
		(_time 1425571212721)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3385          1425571304241 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425571304242 2015.03.05 17:01:44)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 590d085a060f094e5e5d4b03095e5d5e5d5f0f5e5b)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000047 55 3884          1425571507391 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425571507392 2015.03.05 17:05:07)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b1e4b4e1b6e0f5e2e4f0b8b1e1e3e7b4e5e6e4e0)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425571524511 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571524512 2015.03.05 17:05:24)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcfce9b9b9c9dd8cbcdd99498cdc9c8c9cdc9c8c9)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3455          1425571555751 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571555752 2015.03.05 17:05:55)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9dc99a989d9cd9cbcfd89598ccc8c9c9ccc8c9c9)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3455          1425571558881 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571558882 2015.03.05 17:05:58)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5d5d09585d5c190b0f1855580c0809090c080909)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_entity (_out ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 33 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_implicit)
			(_port
				((input)(input))
				((rest)(rest))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3245          1425571579691 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571579692 2015.03.05 17:06:19)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54040052530302475550460b065256575752565757)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 2022          1425571582818 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425571582819 2015.03.05 17:06:22)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9492c79b92c2c3829296d7ce93929792c692959296)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425571582861 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425571582862 2015.03.05 17:06:22)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b5e0e7b2e5e4a5b2e6f0e9b4b5b0b5e1b6e5b4b7)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425571582891 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425571582892 2015.03.05 17:06:22)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d48180d48582c4d586c08882d4d6d4d6d4d7d5d0)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425571582921 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425571582922 2015.03.05 17:06:22)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1f7a2a1f4a6a1e7f7f1e3a8f6f6f5f7f3f7f0f7f5)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425571582951 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425571582952 2015.03.05 17:06:22)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10161717194711064544014b491644161916451644)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3856          1425571582981 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425571582982 2015.03.05 17:06:22)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3036373539673126673e216b693566373436323664)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425571583021 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425571583022 2015.03.05 17:06:23)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f49184d10191d5944485b151b494d48464c4d494b)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3130          1425571583051 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425571583052 2015.03.05 17:06:23)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e68396e32383c78646c7a343a686c69676d6c6b38)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686275 33686018 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425571583081 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425571583082 2015.03.05 17:06:23)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8bda83d0dbdf9b868f99d7d98b8f8a848e8c8e8b)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3342          1425571583111 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425571583112 2015.03.05 17:06:23)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaafbfbf6fafebaa6aeb8f6f8aaaeaba5afadafaa)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 35 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 40 (_process 1 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 39 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425571583141 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425571583142 2015.03.05 17:06:23)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccca9b99969b9edacecd8a969fca9fca9acacfca9e)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3385          1425571583171 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425571583172 2015.03.05 17:06:23)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebecbbb8efbdbbfceceff9b1bbecefecefedbdece9)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425571583201 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425571583202 2015.03.05 17:06:23)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0c5c095a5d5c19090e18555a0c08090b0c08090b)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3884          1425571583231 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425571583232 2015.03.05 17:06:23)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 292f7f28217d2b3e292f3b737a2a282c7f2e2d2f2b)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425571583261 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571583262 2015.03.05 17:06:23)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484e1e4f421f1e5b484e5a171b4e4a4b4a4e4a4b4a)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425571583291 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425571583292 2015.03.05 17:06:23)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686e3e6d623c6a7f6f6a7a323b6b6a6d3e6f6c6e6a)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50463491 2 )
		(33686018 50529027 2 )
		(50529027 50463491 3 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425571583321 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571583322 2015.03.05 17:06:23)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8781d18c83d0d194868395d8d58185848481858484)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3426          1425571583351 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425571583352 2015.03.05 17:06:23)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a0f0f4a3f2a4b1a1a5b4fcf5a5a5a3f0a1a2a0a4)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 2 )
		(50529027 50463491 3 )
		(33686018 33686019 2 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425571583381 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425571583382 2015.03.05 17:06:23)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c29191c292c7d397cad09f97c2c1c2c5c2c7c393)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425571583411 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 12 ))
	(_version vb4)
	(_time 1425571583412 2015.03.05 17:06:23)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d28186d282d7c380dac08f87d2d1d083d2d1d3d7)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000053 55 3260          1425571609521 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425571609522 2015.03.05 17:06:49)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d6d585d28180c1d682948dd0d1d4d185d281d0d3)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3260          1425571900591 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425571900592 2015.03.05 17:11:40)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d281d780d28485c4d3879188d5d4d1d480d784d5d6)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3232          1425571980658 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425571980659 2015.03.05 17:13:00)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9ac892cbcbca8b9cc9dec79a9b9e9bcf98cb9a99)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3232          1425572092342 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572092343 2015.03.05 17:14:52)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8ddf8d8b8988c9de889c85d8d9dcd98dda89d8db)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3232          1425572130902 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572130903 2015.03.05 17:15:30)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82828b8c82d4d594838cc1d885848184d087d48586)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3232          1425572277662 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572277663 2015.03.05 17:17:57)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c097c495c29697d6c1ce839ac7c6c3c692c596c7c4)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3260          1425572351812 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572351813 2015.03.05 17:19:11)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7326757272252465727c3029747570752176257477)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3260          1425572413972 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572413973 2015.03.05 17:20:13)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a6e6a3f696c6d2c3b3579603d3c393c683f6c3d3e)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000053 55 3260          1425572516520 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425572516521 2015.03.05 17:21:56)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d78587d28382c3d4db968fd2d3d6d387d083d2d1)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000051 55 3882          1425573283853 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425573283854 2015.03.05 17:34:43)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f297b2b70782e3978213e74762a79282b292d297b)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000051 55 3882          1425573326093 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425573326094 2015.03.05 17:35:26)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3463653139633522633a256f6d3162333032363260)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000054 55 3104          1425645273373 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425645273374 2015.03.06 13:34:33)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd88dc8f808b8fcbd7d8c98789dbdfdad4dedfd88b)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000055 55 3342          1425645461213 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425645461214 2015.03.06 13:37:41)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ec99991c2c8cc88949c8ac4ca989c99979d9f9d98)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 35 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 4))))))
		(_signal (_internal rest_tb ~STD_LOGIC_VECTOR{0~to~4}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 40 (_process 1 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 39 (_process (_simple)(_target(1)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000055 55 3132          1425645544923 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425645544924 2015.03.06 13:39:04)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ccfc993c6cace8a969988c6c89a9e9b959f9d9f9a)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 33686018 514 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000055 55 3132          1425645635247 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425645635248 2015.03.06 13:40:35)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71732770792723677b74652b257773767872707277)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000056 55 3553          1425646055280 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425646055281 2015.03.06 13:47:35)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3164363466676126363e236b613635363537673633)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000051 55 3882          1425663851324 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425663851337 2015.03.06 18:44:11)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c5c49f99c79186c79e81cbc995c69794969296c4)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000047 55 3940          1425664188077 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425664188078 2015.03.06 18:49:48)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8abf9adf1acfaeff8f6eaa2abfbf9fdaefffcfefa)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000047 55 3448          1425664394316 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425664394317 2015.03.06 18:53:14)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91979a9b92c59386969383cbc2929394c796959793)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000047 55 3478          1425664572053 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425664572054 2015.03.06 18:56:12)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b0b0b2e3b0e6f3e3e4f6beb7e7e7e1b2e3e0e2e6)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000052 55 3622          1425728540682 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425728540683 2015.03.07 12:42:20)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0f595e0d0b5e4a095249060e5b58590a5b585a5e)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425728542570 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425728542571 2015.03.07 12:42:22)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbe9e9efebedecadbdb9f8e1bcbdb8bde9bdbabdb9)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425728542616 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425728542617 2015.03.07 12:42:22)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eab8b8b9b9bcbdfcebe4a9b0edece9ecb8efbcedee)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425728542694 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425728542695 2015.03.07 12:42:22)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 386a6d3d346f682e3f6c2a62683e3c3e3c3e3d3f3a)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425728542788 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425728542789 2015.03.07 12:42:22)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c4c39994c1c680909684cf919192909490979092)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425728542819 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425728542820 2015.03.07 12:42:22)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e7b5e1b9e2b4a3e0e1a4eeecb3e1b3bcb3e0b3e1)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425728542850 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425728542851 2015.03.07 12:42:22)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d486d486d983d5c283dac58f8dd182d3d0d2d6d280)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425728542882 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425728542883 2015.03.07 12:42:22)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a1a3a3f9a5a1e5f8f4e7a9a7f5f1f4faf0f1f5f7)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425728542913 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425728542914 2015.03.07 12:42:22)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 124043151944400418170648461410151b11101744)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425728542975 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425728542976 2015.03.07 12:42:22)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51030052590703475a53450b055753565852505257)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425728543006 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425728543007 2015.03.07 12:42:23)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70222171792622667a75642a247672777973717376)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425728543038 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425728543039 2015.03.07 12:42:23)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fddde81d0d8dd998d8ec9d5dc89dc89d9898c89dd)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425728543084 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425728543085 2015.03.07 12:42:23)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beede8eabde8eea9b9b1ace4eeb9bab9bab8e8b9bc)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425728543116 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425728543117 2015.03.07 12:42:23)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd8f8a8a888a8bceded9cf828ddbdfdedcdbdfdedc)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425728543147 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425728543148 2015.03.07 12:42:23)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcaeaba9aea8feebfcf2eea6affffdf9aafbf8fafe)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425728543178 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425728543179 2015.03.07 12:42:23)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c4e481e4d4b4a0f1c1a0e434f1a1e1f1e1a1e1f1e)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425728543209 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425728543210 2015.03.07 12:42:23)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b696f3b6b6f392c3c3929616838393e6d3c3f3d39)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425728543256 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425728543257 2015.03.07 12:42:23)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a383e6f383d3c796b6e7835386c6869696c686969)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425728543303 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425728543304 2015.03.07 12:42:23)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cacc9293cc9a8f9f988ac2cb9b9b9dce9f9c9e9a)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425728543334 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425728543335 2015.03.07 12:42:23)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8ebeeedb2efbaaeeab7ade2eabfbcbfb8bfbabeee)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425728543365 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425728543366 2015.03.07 12:42:23)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7848184d280d5c182d9c28d85d0d3d281d0d3d1d5)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3622          1425728663361 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425728663362 2015.03.07 12:44:23)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93c6979d92c49185c69d86c9c1949796c594979591)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000052 55 3622          1425765659726 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425765659727 2015.03.07 23:00:59)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe8efb9bbbce9fdbee5feb1b9ecefeebdecefede9)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425765661551 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425765661564 2015.03.07 23:01:01)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c1e4e1b4d4a4b0a1a1e5f461b1a1f1a4e1a1d1a1e)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425765661598 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425765661599 2015.03.07 23:01:01)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3e6e396d6a6b2a3d327f663b3a3f3a6e396a3b38)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425765661676 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425765661677 2015.03.07 23:01:01)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a88d884dfddda9c8dde98d0da8c8e8c8e8c8f8d88)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425765661723 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425765661724 2015.03.07 23:01:01)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8baeaecb4efe8aebeb8aae1bfbfbcbebabeb9bebc)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425765661801 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425765661802 2015.03.07 23:01:01)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06040600095107105352175d5f0052000f00530052)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425765661863 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425765661864 2015.03.07 23:01:01)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4547454749124453124b541e1c4013424143474311)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425765661926 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425765661927 2015.03.07 23:01:01)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8381d38d89d5d195888497d9d78581848a80818587)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425765661988 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425765661989 2015.03.07 23:01:01)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c09297c99490d4c8c7d69896c4c0c5cbc1c0c794)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425765662035 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425765662036 2015.03.07 23:01:02)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f2a0a0f9a6a2e6fbf2e4aaa4f6f2f7f9f3f1f3f6)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425765662066 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425765662067 2015.03.07 23:01:02)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10124117194642061a15044a441612171913111316)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425765662097 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425765662098 2015.03.07 23:01:02)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2d7e2b70787d392d2e69757c297c2979292c297d)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425765662129 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425765662130 2015.03.07 23:01:02)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4d184c4d181e5949415c141e494a494a4818494c)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425765662160 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425765662161 2015.03.07 23:01:02)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6f3a68383a3b7e6e697f323d6b6f6e6c6b6f6e6c)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425765662191 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425765662192 2015.03.07 23:01:02)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8edb87ded88e9b8c829ed6df8f8d89da8b888a8e)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425765662222 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425765662223 2015.03.07 23:01:02)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaefbfefdfbfabfacaabef3ffaaaeafaeaaaeafae)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425765662253 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425765662254 2015.03.07 23:01:02)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc99c9b9b9fc9dcccc9d99198c8c9ce9dcccfcdc9)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425765662285 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425765662286 2015.03.07 23:01:02)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8bdbcb8bdbcf9ebeef8b5b8ece8e9e9ece8e9e9)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425765662316 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425765662317 2015.03.07 23:01:02)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090b5d0a035d0b1e0e091b535a0a0a0c5f0e0d0f0b)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425765662347 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425765662348 2015.03.07 23:01:02)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 282b7e2d227f2a3e7a273d727a2f2c2f282f2a2e7e)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425765662378 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425765662379 2015.03.07 23:01:02)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484b1e4b421f4a5e1d465d121a4f4c4d1e4f4c4e4a)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425766062846 behav
(_unit VHDL (absblock 0 8 (behav 0 12 ))
	(_version vb4)
	(_time 1425766062847 2015.03.07 23:07:42)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9ecd91c9c8c988989cddc499989d98cc989f989c)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 63 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 14 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 38 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 50 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425766062893 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425766062894 2015.03.07 23:07:42)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cccc9f999d9a9bdacdc28f96cbcacfca9ec99acbc8)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425766062924 behav
(_unit VHDL (adder 0 5 (behav 1 16 ))
	(_version vb4)
	(_time 1425766062925 2015.03.07 23:07:42)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ececbfbfbbbbbcfaebb8feb6bceae8eae8eae9ebee)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 1 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__45(_architecture 1 1 45 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 19 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425766062971 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425766062972 2015.03.07 23:07:42)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a1a481d4f4d4a0c1c1a08431d1d1e1c181c1b1c1e)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425766063002 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425766063003 2015.03.07 23:07:42)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3a3d3f626d3b2c6f6e2b61633c6e3c333c6f3c6e)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425766063034 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425766063035 2015.03.07 23:07:43)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 59595e5a590e584f0e574802005c0f5e5d5f5b5f0d)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425766063065 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766063066 2015.03.07 23:07:43)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78782f79792e2a6e737f6c222c7e7a7f717b7a7e7c)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425766063096 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425766063097 2015.03.07 23:07:43)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9797c09899c1c5819d9283cdc39195909e949592c1)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425766063127 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766063128 2015.03.07 23:07:43)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6e1e2b9e0e4a0bdb4a2ece2b0b4b1bfb5b7b5b0)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425766063158 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425766063159 2015.03.07 23:07:43)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d68184d98084c0dcd3c28c82d0d4d1dfd5d7d5d0)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425766063190 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425766063191 2015.03.07 23:07:43)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f5a2a5f9a2a7e3f7f4b3afa6f3a6f3a3f3f6f3a7)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425766063236 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425766063237 2015.03.07 23:07:43)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2425732076727433232b367e742320232022722326)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425766063268 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425766063269 2015.03.07 23:07:43)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43431544411415504047511c134541404245414042)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425766063299 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425766063300 2015.03.07 23:07:43)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6262346761366075626c7038316163673465666460)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425766063330 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766063331 2015.03.07 23:07:43)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8181d78a82d6d792818793ded28783828387838283)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425766063361 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425766063362 2015.03.07 23:07:43)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a0f6f2a2f4a2b7a7a2b2faf3a3a2a5f6a7a4a6a2)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425766063392 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766063393 2015.03.07 23:07:43)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c09690c39796d3c1c4d29f92c6c2c3c3c6c2c3c3)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425766063424 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425766063425 2015.03.07 23:07:43)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfdf89888a8bddc8d8dfcd858cdcdcda89d8dbd9dd)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425766063455 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766063456 2015.03.07 23:07:43)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code feffaaafa9a9fce8acf1eba4acf9faf9fef9fcf8a8)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425766063486 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425766063487 2015.03.07 23:07:43)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1c481b4b4a1f0b481308474f1a19184b1a191b1f)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425766408340 behav
(_unit VHDL (absblock 0 8 (behav 0 19 ))
	(_version vb4)
	(_time 1425766408341 2015.03.07 23:13:28)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35613530326362233337766f323336336733343337)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 45 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425766408418 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425766408419 2015.03.07 23:13:28)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d7838d82d5d495828dc0d984858085d186d58487)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425766408465 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425766408466 2015.03.07 23:13:28)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e6b2e6b4e5e2a4b5e6a0e8e2b4b6b4b6b4b7b5b0)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425766408527 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425766408528 2015.03.07 23:13:28)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a4f0a0f4a7a0e6f6f0e2a9f7f7f4f6f2f6f1f6f4)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425766408621 behav
(_unit VHDL (minmax 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425766408622 2015.03.07 23:13:28)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1a184c12194f581b1a5f1517481a4847481b481a)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425766408668 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425766408669 2015.03.07 23:13:28)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d292b7c202a7c6b2a736c2624782b7a797b7f7b29)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425766408699 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766408700 2015.03.07 23:13:28)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9cc89a93c6cace8a979b88c6c89a9e9b959f9e9a98)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425766408730 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425766408731 2015.03.07 23:13:28)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbefbdefe0ede9adb1beafe1efbdb9bcb2b8b9beed)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425766408761 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766408762 2015.03.07 23:13:28)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da8edc88828c88ccd1d8ce808edcd8ddd3d9dbd9dc)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425766408793 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425766408794 2015.03.07 23:13:28)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9adffa9f9afabeff3fceda3adfffbfef0faf8faff)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425766408824 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425766408825 2015.03.07 23:13:28)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194d1e1e194e4b0f1b185f434a1f4a1f4f1f1a1f4b)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425766408871 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425766408872 2015.03.07 23:13:28)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47124745161117504048551d174043404341114045)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425766408902 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425766408903 2015.03.07 23:13:28)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 673366626130317464637538376165646661656466)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425766408933 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425766408934 2015.03.07 23:13:28)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d2878d81d28491868894dcd5858783d081828084)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425766408964 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766408965 2015.03.07 23:13:28)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f1a4f7a2f2f3b6a5a3b7faf6a3a7a6a7a3a7a6a7)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425766408995 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425766408996 2015.03.07 23:13:28)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c490c594c290c6d3c3c6d69e97c7c6c192c3c0c2c6)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425766409027 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766409028 2015.03.07 23:13:29)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b7e2b5e3b4b5f0e2e7f1bcb1e5e1e0e0e5e1e0e0)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425766409058 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425766409059 2015.03.07 23:13:29)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035705000357011404031159500000065504070501)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425766409089 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766409090 2015.03.07 23:13:29)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2277262722752034702d3778702526252225202474)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425766409120 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425766409121 2015.03.07 23:13:29)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4114454242164357144f541b134645441746454743)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000053 55 3260          1425766542329 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425766542330 2015.03.07 23:15:42)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9acec895c9cccd8c9bcfd9c09d9c999cc89fcc9d9e)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000051 55 3882          1425766718391 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425766718392 2015.03.07 23:18:38)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 59595e5a590e584f0e0d4802005c0f5e5d5f5b5f0d)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000051 55 3882          1425766721649 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425766721650 2015.03.07 23:18:41)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15144812194214034241044e4c1043121113171341)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 2022          1425766728248 behav
(_unit VHDL (absblock 0 8 (behav 0 19 ))
	(_version vb4)
	(_time 1425766728249 2015.03.07 23:18:48)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd3df8e8d8a8bcadade9f86dbdadfda8edadddade)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 45 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425766728281 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425766728282 2015.03.07 23:18:48)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf3ffacadaaabeafda9bfa6fbfafffaaef9aafbf8)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425766728312 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425766728313 2015.03.07 23:18:48)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b14191c4d4c4b0d1c4f09414b1d1f1d1f1d1e1c19)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425766728344 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425766728345 2015.03.07 23:18:48)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a35383f6f6d6a2c3c3a28633d3d3e3c383c3b3c3e)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425766728375 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425766728376 2015.03.07 23:18:48)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 59560e5a590e584f0c0d4802005f0d5f505f0c5f0d)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425766728406 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425766728407 2015.03.07 23:18:48)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78772f79792f796e2f2c6923217d2e7f7c7e7a7e2c)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425766728437 behav
(_unit VHDL (divideby2 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766728438 2015.03.07 23:18:48)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98979f9799ceca8e939f8cc2cc9e9a9f919b9a9e9c)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 30 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425766728468 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425766728469 2015.03.07 23:18:48)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b8b0e3b9e1e5a1bdb2a3ede3b1b5b0beb4b5b2e1)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425766728500 behav
(_unit VHDL (divideby16 0 5 (behav 0 13 ))
	(_version vb4)
	(_time 1425766728501 2015.03.07 23:18:48)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d9d184d98084c0ddd4c28c82d0d4d1dfd5d7d5d0)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 15 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425766728531 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425766728532 2015.03.07 23:18:48)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5faf2a5f9a3a7e3fff0e1afa1f3f7f2fcf6f4f6f3)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425766728562 behav
(_unit VHDL (diff_block 0 6 (behav 0 18 ))
	(_version vb4)
	(_time 1425766728563 2015.03.07 23:18:48)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141b1413194346021615524e471247124212171246)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 64 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 65 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 42 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425766728609 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425766728610 2015.03.07 23:18:48)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434d444116151354444c5119134447444745154441)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425766728640 behav
(_unit VHDL (b1 0 4 (behav 0 12 ))
	(_version vb4)
	(_time 1425766728641 2015.03.07 23:18:48)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626d6467613534716166703d326460616364606163)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 31 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 32 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 33 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425766728671 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425766728672 2015.03.07 23:18:48)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 828d848981d68095828c90d8d1818387d485868480)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425766728702 behav
(_unit VHDL (b2 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766728703 2015.03.07 23:18:48)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1aea7f3a2f6f7b2a1a7b3fef2a7a3a2a3a7a3a2a3)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 28 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 30 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425766728734 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425766728735 2015.03.07 23:18:48)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0cfc690c294c2d7c7c2d29a93c3c2c596c7c4c6c2)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425766728765 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766728766 2015.03.07 23:18:48)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd0d9888a8889ccdedbcd808dd9dddcdcd9dddcdc)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425766728796 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425766728797 2015.03.07 23:18:48)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fef1f8aba8aafce9f9feeca4adfdfdfba8f9faf8fc)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425766728827 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425766728828 2015.03.07 23:18:48)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e101b1849491c084c110b444c191a191e191c1848)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425766728858 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425766728859 2015.03.07 23:18:48)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3338396b6a3f2b683328676f3a39386b3a393b3f)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2177          1425766735520 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425766735521 2015.03.07 23:18:55)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4215404049154354171653191b4416444b44174416)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000054 55 3104          1425766977570 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425766977571 2015.03.07 23:22:57)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c5c190c99397d3cfc7d19f91c3c7c2ccc6c7c093)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425766985822 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425766985823 2015.03.07 23:23:05)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 020c07040954501409051658560400050b01000406)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 1741          1425767007163 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425767007164 2015.03.07 23:23:27)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0d5f5c00090d49545d4b050b595d58565c5e5c59)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2195          1425767280801 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1425767280802 2015.03.07 23:28:00)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484e4d4a491f1a5e4a490e121b4e1b4e1e4e4b4e1a)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3948          1425767503915 behav
(_unit VHDL (b1 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767503916 2015.03.07 23:31:43)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d1db86d18687c2d2d5c38e81d7d3d2d0d7d3d2d0)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 27 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 32 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 33 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 35 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 40 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 41 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 42 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000046 55 2022          1425767733812 behav
(_unit VHDL (absblock 0 8 (behav 0 19 ))
	(_version vb4)
	(_time 1425767733813 2015.03.07 23:35:33)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code db888b898b8d8ccdddd99881dcddd8dd89dddaddd9)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 21 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 45 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425767733859 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425767733860 2015.03.07 23:35:33)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a59590c595c5d1c0b5f49500d0c090c580f5c0d0e)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425767733906 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425767733907 2015.03.07 23:35:33)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396a6a3c346e692f3e6d2b63693f3d3f3d3f3c3e3b)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425767733937 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425767733938 2015.03.07 23:35:33)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580b0b5b540f084e5e584a015f5f5c5e5a5e595e5c)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425767733968 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425767733969 2015.03.07 23:35:33)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77247176792076612223662c2e7123717e71227123)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425767733999 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425767734000 2015.03.07 23:35:33)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c5909999c19780c1c287cdcf93c09192909490c2)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425767734031 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425767734032 2015.03.07 23:35:34)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6e5e0e2b9e0e4a0bdb1a2ece2b0b4b1bfb5b4b0b2)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425767734062 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425767734063 2015.03.07 23:35:34)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5868387d98387c3dfd7c18f81d3d7d2dcd6d7d083)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425767734093 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425767734094 2015.03.07 23:35:34)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a7a2a4f9a2a6e2fff6e0aea0f2f6f3fdf7f5f7f2)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425767734124 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425767734125 2015.03.07 23:35:34)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 134044141945410519160749471511141a10121015)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425767734155 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1425767734156 2015.03.07 23:35:34)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 326165373965602430337468613461346434313460)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425767734187 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425767734188 2015.03.07 23:35:34)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5200025106040245555d4008025556555654045550)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425767734218 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425767734219 2015.03.07 23:35:34)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71222075712627627275632e217773727077737270)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425767734249 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425767734250 2015.03.07 23:35:34)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c3c19a91c49287909e82cac3939195c697949692)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425767734280 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767734281 2015.03.07 23:35:34)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affcfefdfbf8f9bcafa9bdf0fca9adacada9adacad)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425767734311 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425767734312 2015.03.07 23:35:34)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ce9d9f9e999accd9c9ccdc949dcdcccb98c9cac8cc)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3245          1425767734343 behav
(_unit VHDL (b3 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425767734344 2015.03.07 23:35:34)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebdbfb8b8b9b8fdefeafcb1bce8ecedede8eceded)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fullAdderN_1Bit
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 30 (_component fullAdderN_1Bit )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . fullAdderN_1Bit)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 32 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 12 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425767734374 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425767734375 2015.03.07 23:35:34)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5e5b0e5a590f1a0a0d1f575e0e0e085b0a090b0f)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425767734405 behav
(_unit VHDL (project 0 4 (behav 0 11 ))
	(_version vb4)
	(_time 1425767734406 2015.03.07 23:35:34)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e78297d7b2e3a7e2339767e2b282b2c2b2e2a7a)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 52 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 53 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 54 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 55 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 14 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425767734436 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425767734437 2015.03.07 23:35:34)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b191f481b1c495d1e455e11194c4f4e1d4c4f4d49)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 3215          1425767801735 behav
(_unit VHDL (b3 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767801736 2015.03.07 23:36:41)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e7e282f7879783d2f2a3c717c282c2d2d282c2d2d)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 26 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 27 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 28 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 34 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 42 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3226          1425767889360 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767889361 2015.03.07 23:38:09)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 787a2b7c722f2e6b787e6a272b7e7a7b7a7e7a7b7a)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3226          1425767893650 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767893651 2015.03.07 23:38:13)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a396a3a696d6c293a3c2865693c3839383c383938)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3226          1425767905303 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767905304 2015.03.07 23:38:25)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfb1b5eeebe8e9acbfb9ade0ecb9bdbcbdb9bdbcbd)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3226          1425767915428 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425767915429 2015.03.07 23:38:35)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c184e4b1d1b1a5f4c4a5e131f4a4e4f4e4a4e4f4e)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 3215          1425767930778 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425767930779 2015.03.07 23:38:50)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 42111345431514514346501d104440414144404141)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000046 55 2022          1425768782010 behav
(_unit VHDL (absblock 0 8 (behav 0 22 ))
	(_version vb4)
	(_time 1425768782011 2015.03.07 23:53:02)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56055e55520001405051150c515055500450575054)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 24 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 47 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425768782056 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425768782057 2015.03.07 23:53:02)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 84d78c8a82d2d39285d1c7de83828782d681d28380)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425768782088 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425768782089 2015.03.07 23:53:02)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f7acf3a4f3f4b2a3f0b6fef4a2a0a2a0a2a1a3a6)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425768782119 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425768782120 2015.03.07 23:53:02)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c390cb96c49493d5c5c3d19ac4c4c7c5c1c5c2c5c7)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425768782150 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425768782151 2015.03.07 23:53:02)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b1bfb1e9b5e3f4b7b6f3b9bbe4b6e4ebe4b7e4b6)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425768782181 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425768782182 2015.03.07 23:53:02)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01520407095600175655105a580457060507030755)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425768782212 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425768782213 2015.03.07 23:53:02)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20737524297672362b27347a742622272923222624)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425768782244 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425768782245 2015.03.07 23:53:02)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40131542491612564a42541a144642474943424516)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425768782275 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425768782276 2015.03.07 23:53:02)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0c0a5c00090d49545d4b050b595d58565c5e5c59)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425768782306 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425768782307 2015.03.07 23:53:02)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2d2b7f22282c68747b6a242a787c79777d7f7d78)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425768782337 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1425768782338 2015.03.07 23:53:02)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dcec892c0cacf8b9f9cdbc7ce9bce9bcb9b9e9bcf)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425768782368 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425768782369 2015.03.07 23:53:02)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bceeeee8b9eaecabbbb3aee6ecbbb8bbb8baeabbbe)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425768782400 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425768782401 2015.03.07 23:53:02)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dc8f8f8b8e8b8acfdfd8ce838cdadedfdddadedfdd)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425768782431 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425768782432 2015.03.07 23:53:02)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fba8a8aea8aff9ecfbf5e9a1a8f8fafeadfcfffdf9)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425768782462 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425768782463 2015.03.07 23:53:02)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a494a18494d4c091a1c0845491c1819181c181918)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425768782493 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425768782494 2015.03.07 23:53:02)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396a6939326d3b2e3e3b2b636a3a3b3c6f3e3d3f3b)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3215          1425768782524 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425768782525 2015.03.07 23:53:02)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580b085e530f0e4b595c4a070a5e5a5b5b5e5a5b5b)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425768782556 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425768782557 2015.03.07 23:53:02)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782b287c732c7a6f7f786a222b7b7b7d2e7f7c7e7a)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425768782602 behav
(_unit VHDL (project 0 4 (behav 0 19 ))
	(_version vb4)
	(_time 1425768782603 2015.03.07 23:53:02)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f4f4f0a2f1a4b0f4a9b3fcf4a1a2a1a6a1a4a0f0)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 60 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 61 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 62 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 63 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425768782634 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425768782635 2015.03.07 23:53:02)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6949492c291c4d093c8d39c94c1c2c390c1c2c0c4)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425907314510 behav
(_unit VHDL (absblock 0 8 (behav 0 22 ))
	(_version vb4)
	(_time 1425907314511 2015.03.09 14:21:54)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d797e7c2b2b2a6b7b7a3e277a7b7e7b2f7b7c7b7f)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 24 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 47 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425907314931 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425907314932 2015.03.09 14:21:54)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232726272275743522766079242520257126752427)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425907315040 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425907315041 2015.03.09 14:21:55)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9094959f94c7c08697c482cac09694969496959792)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425907315149 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425907315150 2015.03.09 14:21:55)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdf9f8adadaaadebfbfdefa4fafaf9fbfffbfcfbf9)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425907315243 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425907315244 2015.03.09 14:21:55)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b5f0a58000c5a4d0e0f4a00025d0f5d525d0e5d0f)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425907315321 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425907315322 2015.03.09 14:21:55)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9adf8fea9fea8bffefdb8f2f0acffaeadafabaffd)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425907315399 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425907315400 2015.03.09 14:21:55)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f3f6a7f9a1a5e1fcf0e3ada3f1f5f0fef4f5f1f3)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425907315493 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425907315494 2015.03.09 14:21:55)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54505657590206425e56400e005256535d57565102)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425907315571 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425907315572 2015.03.09 14:21:55)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a6a0f5a9f4f0b4a9a0b6f8f6a4a0a5aba1a3a1a4)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425907315664 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425907315665 2015.03.09 14:21:55)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00040306095652160a05145a540602070903010306)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425907315742 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1425907315743 2015.03.09 14:21:55)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4a4d4c12191c584c4f08141d481d4818484d481c)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425907315836 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425907315837 2015.03.09 14:21:55)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca9a8fba9fafcbbaba3bef6fcaba8aba8aafaabae)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425907315929 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425907315930 2015.03.09 14:21:55)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090d030a015e5f1a0a0d1b56590f0b0a080f0b0a08)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425907316007 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425907316008 2015.03.09 14:21:56)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57535d51510355405759450d045456520150535155)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425907316101 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425907316102 2015.03.09 14:21:56)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b1bfe4b2e2e3a6b5b3a7eae6b3b7b6b7b3b7b6b7)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425907316195 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425907316196 2015.03.09 14:21:56)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 121619101246100515100048411110174415161410)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3215          1425907316288 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425907316289 2015.03.09 14:21:56)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70747b74732726637174622f227672737376727373)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425907316382 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425907316383 2015.03.09 14:21:56)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecac59e989accd9c9cedc949dcdcdcb98c9cac8cc)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5977          1425907316460 behav
(_unit VHDL (project 0 4 (behav 0 19 ))
	(_version vb4)
	(_time 1425907316461 2015.03.09 14:21:56)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c194d1a4d4b1e0a4e1309464e1b181b1c1b1e1a4a)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_entity (_out ))))
			)
		)
		(sottrattore
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 60 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 61 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 62 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 63 (_component sottrattore )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . sottrattore)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425907316553 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425907316554 2015.03.09 14:21:56)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 797c2879722e7b6f2c776c232b7e7d7c2f7e7d7f7b)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 2022          1425907408006 behav
(_unit VHDL (absblock 0 8 (behav 0 22 ))
	(_version vb4)
	(_time 1425907408007 2015.03.09 14:23:28)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1bfe6e5b2e7e6a7b7b6f2ebb6b7b2b7e3b7b0b7b3)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 24 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 47 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1425907408103 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1425907408104 2015.03.09 14:23:28)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e010f08595859180f5b4d5409080d085c0b58090a)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1425907408181 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1425907408182 2015.03.09 14:23:28)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c535d5f0b0b0c4a5b084e060c5a585a585a595b5e)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1425907408275 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1425907408276 2015.03.09 14:23:28)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bab5bbeeefedeaacbcbaa8e3bdbdbebcb8bcbbbcbe)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1425907408368 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1425907408369 2015.03.09 14:23:28)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 18174d1f194f190e4d4c0943411e4c1e111e4d1e4c)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1425907408462 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1425907408463 2015.03.09 14:23:28)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 757a2074792274632221642e2c7023727173777321)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1425907408540 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425907408541 2015.03.09 14:23:28)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3ccc696c99591d5c8c4d79997c5c1c4cac0c1c5c7)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1425907408633 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1425907408634 2015.03.09 14:23:28)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 212e2725297773372b23357b752723262822232477)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1741          1425907408711 behav
(_unit VHDL (divideby16 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1425907408712 2015.03.09 14:23:28)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f60696f30393d79646d7b353b696d68666c6e6c69)
	(_entity
		(_time 1425568593634)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1425907408805 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1425907408806 2015.03.09 14:23:28)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdc2cb98909b9fdbc7c8d99799cbcfcac4cecccecb)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1425907408883 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1425907408884 2015.03.09 14:23:28)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b141c1c404c490d191a5d41481d481d4d1d181d49)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1425907408977 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1425907408978 2015.03.09 14:23:28)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78767879262e286f7f776a22287f7c7f7c7e2e7f7a)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1425907409055 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425907409056 2015.03.09 14:23:29)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c9c796c19190d5c5c2d49996c0c4c5c7c0c4c5c7)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1425907409148 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1425907409149 2015.03.09 14:23:29)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 242b222521702633242a367e772725217223202226)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1425907409242 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1425907409243 2015.03.09 14:23:29)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 818e878a82d6d792818793ded28783828387838283)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1425907409320 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1425907409321 2015.03.09 14:23:29)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfc0c99f9b9bcdd8c8cddd959ccccdca99c8cbc9cd)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3215          1425907409413 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1425907409414 2015.03.09 14:23:29)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d222a2c7a7a7b3e2c293f727f2b2f2e2e2b2f2e2e)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1425907409507 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1425907409508 2015.03.09 14:23:29)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b848c80dadf899c8c8b99d1d888888edd8c8f8d89)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5974          1425907409601 behav
(_unit VHDL (project 0 4 (behav 0 19 ))
	(_version vb4)
	(_time 1425907409602 2015.03.09 14:23:29)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e6edbae2bfeafebae7fdb2baefecefe8efeaeebe)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_entity (_out ))))
			)
		)
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 60 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 61 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 62 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 63 (_component diff_block )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1425907409694 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1425907409695 2015.03.09 14:23:29)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46484045421144501348531c144142431041424044)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 1747          1425908219539 behav
(_unit VHDL (divideby16 0 8 (behav 0 16 ))
	(_version vb4)
	(_time 1425908219540 2015.03.09 14:36:59)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beeebbeae2e8eca8b5bfaae4eab8bcb9b7bdbfbdb8)
	(_entity
		(_time 1425908219537)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000046 55 2022          1426015438630 behav
(_unit VHDL (absblock 0 8 (behav 0 22 ))
	(_version vb4)
	(_time 1426015438631 2015.03.10 20:23:58)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6b3c3b6968692838397d6439383d386c383f383c)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 24 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 47 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
I 000053 55 3260          1426015438911 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1426015438912 2015.03.10 20:23:58)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57025254520100415602140d505154510552015053)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
I 000046 55 1885          1426015439020 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1426015439021 2015.03.10 20:23:59)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c491c191c49394d2c390d69e94c2c0c2c0c2c1c3c6)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
I 000050 55 3589          1426015439114 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1426015439115 2015.03.10 20:23:59)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22772626247572342422307b252526242024232426)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
I 000046 55 2177          1426015439223 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1426015439224 2015.03.10 20:23:59)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fdade81d0d88e99dadb9ed4d689db898689da89db)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
I 000051 55 3882          1426015439301 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1426015439302 2015.03.10 20:23:59)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd888c8f808adccb8a89cc8684d88bdad9dbdfdb89)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
I 000046 55 1741          1426015439379 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1426015439380 2015.03.10 20:23:59)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b7e292f707d793d202c3f717f2d292c2228292d2f)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000054 55 3104          1426015439472 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1426015439473 2015.03.10 20:23:59)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89dc8b8789dfdb9f838b9dd3dd8f8b8e808a8b8cdf)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
I 000046 55 1745          1426015439566 behav
(_unit VHDL (divideby16 0 8 (behav 0 16 ))
	(_version vb4)
	(_time 1426015439567 2015.03.10 20:23:59)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b3e4b5e9b0b4f0ede7f2bcb2e0e4e1efe5e7e5e0)
	(_entity
		(_time 1426015439564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
I 000055 55 3132          1426015439644 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1426015439645 2015.03.10 20:23:59)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34613731396266223e31206e603236333d37353732)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
I 000046 55 2195          1426015439722 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1426015439723 2015.03.10 20:23:59)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d7818c89d5d0948083c4d8d184d184d4848184d0)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000056 55 3553          1426015439800 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1426015439801 2015.03.10 20:23:59)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d084d482868680c7d7dfc28a80d7d4d7d4d686d7d2)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
I 000046 55 3948          1426015439878 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1426015439879 2015.03.10 20:23:59)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4b141c4a49480d1d1a0c414e181c1d1f181c1d1f)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
I 000047 55 3940          1426015439956 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1426015439957 2015.03.10 20:23:59)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c3966693e386e7b6c627e363f6f6d693a6b686a6e)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
I 000046 55 3226          1426015440034 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1426015440035 2015.03.10 20:24:00)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baefb0ebe9edeca9babca8e5e9bcb8b9b8bcb8b9b8)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3448          1426015440110 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1426015440111 2015.03.10 20:24:00)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 085d030b025c0a1f0f0a1a525b0b0a0d5e0f0c0e0a)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
I 000046 55 3215          1426015440190 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1426015440191 2015.03.10 20:24:00)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56035d505301004557524409045054555550545555)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
I 000047 55 3478          1426015440252 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1426015440253 2015.03.10 20:24:00)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c09e9f93c19782929587cfc6969690c392919397)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
I 000046 55 5974          1426015440315 behav
(_unit VHDL (project 0 4 (behav 0 19 ))
	(_version vb4)
	(_time 1426015440316 2015.03.10 20:24:00)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d387da80d284d1c581dcc68981d4d7d4d3d4d1d585)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_entity (_out ))))
			)
		)
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 60 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 61 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 62 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 63 (_component diff_block )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
I 000052 55 3622          1426015440377 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1426015440378 2015.03.10 20:24:00)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1246431412451004471c0748401516174415161410)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
I 000046 55 1745          1426015654733 behav
(_unit VHDL (divideby16 0 8 (behav 0 16 ))
	(_version vb4)
	(_time 1426015654734 2015.03.10 20:27:34)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b6d396b303d397d606a7f313f6d696c62686a686d)
	(_entity
		(_time 1426015439563)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
V 000046 55 2022          1426016162232 behav
(_unit VHDL (absblock 0 8 (behav 0 22 ))
	(_version vb4)
	(_time 1426016162233 2015.03.10 20:36:02)
	(_source (\./../src/absBlock.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98c8c8bd28f8ecfdfde9a83dedfdadf8bdfd8dfdb)
	(_entity
		(_time 1425158001653)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~139 0 70 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__74(_architecture 1 0 74 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal sumPlusOne 2 0 24 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal absolutePositiveNumber 3 0 47 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal complement2 4 0 57 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 8 -1
	)
)
V 000053 55 3260          1426016162356 AbsBlockTest
(_unit VHDL (absblock_tb 0 7 (absblocktest 0 11 ))
	(_version vb4)
	(_time 1426016162357 2015.03.10 20:36:02)
	(_source (\./../src/absBlock_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56030255520001405703150c515055500453005152)
	(_entity
		(_time 1425123359937)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~131 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component absBlock )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(50529026 50529027 771 )
		(50529027 50529027 514 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50528770 771 )
		(33686019 33686018 514 )
	)
	(_model . AbsBlockTest 2 -1
	)
)
V 000046 55 1885          1426016162466 behav
(_unit VHDL (adder 0 5 (behav 1 18 ))
	(_version vb4)
	(_time 1426016162467 2015.03.10 20:36:02)
	(_source (\./../src/fullAdderN_1Bit.vhd\(\./../src/Adder.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3969796c49493d5c497d19993c5c7c5c7c5c6c4c1)
	(_entity
		(_time 1425554875339)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 1 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_internal sumOperators 2 1 21 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 7 -1
	)
)
V 000050 55 3589          1426016162559 AdderTest
(_unit VHDL (adder_tb 0 7 (addertest 1 11 ))
	(_version vb4)
	(_time 1426016162560 2015.03.10 20:36:02)
	(_source (\./../src/fullAdderN_1Bit_testbench.vhd\(\./../src/Adder_tb.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 217476252476713727213378262625272327202725)
	(_entity
		(_time 1425554937708)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR~13 1 16 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR~131 1 17 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR~132 1 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 1 38 (_component Adder )
		(_port
			((op1)(op1_tb))
			((op2)(op2_tb))
			((sum)(sum_tb))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 1 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 1 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 1 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 1 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 1 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 1 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 1 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 1 30 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 1 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 1 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 1 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 1 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 3 )
		(33686274 33751811 2 )
		(50529026 33686018 2 )
		(33686274 33751555 2 )
		(50463234 33686274 3 )
		(33686274 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . AdderTest 2 -1
	)
)
V 000046 55 2177          1426016162668 behav
(_unit VHDL (minmax 0 5 (behav 0 20 ))
	(_version vb4)
	(_time 1426016162669 2015.03.10 20:36:02)
	(_source (\./../src/minMax.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edb8c80d2d98f98dbda9fd5d788da888788db88da)
	(_entity
		(_time 1425203277369)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmpMin ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal tmpMax ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 9 -1
	)
)
V 000051 55 3882          1426016162762 minMaxTest
(_unit VHDL (minmax_tb 0 7 (minmaxtest 0 10 ))
	(_version vb4)
	(_time 1426016162763 2015.03.10 20:36:02)
	(_source (\./../src/MinMax_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbee9b8b0bceafdbcbffab0b2eebdecefede9edbf)
	(_entity
		(_time 1425204594866)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(minMax
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 18 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component minMax )
		(_port
			((in1)(op1_tb))
			((in2)(op2_tb))
			((min)(min_tb))
			((max)(max_tb))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 8)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal op1_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal op2_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529026 33686019 2 )
		(33686019 33686018 2 )
		(33686275 33686018 2 )
		(33686018 50529026 3 )
		(50463490 33686275 2 )
		(33686275 50528770 3 )
	)
	(_model . minMaxTest 6 -1
	)
)
V 000046 55 1741          1426016162871 behav
(_unit VHDL (divideby2 0 5 (behav 0 16 ))
	(_version vb4)
	(_time 1426016162872 2015.03.10 20:36:02)
	(_source (\./../src/DivideBy2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 590b5d5a590f0b4f525e4d030d5f5b5e505a5b5f5d)
	(_entity
		(_time 1425555203673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRight 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
V 000054 55 3104          1426016162965 divideBy2Test
(_unit VHDL (divideby2_tb 0 7 (divideby2test 0 10 ))
	(_version vb4)
	(_time 1426016162966 2015.03.10 20:36:02)
	(_source (\./../src/divideBy2_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6e4b2e2b9e0e4a0bcb4a2ece2b0b4b1bfb5b4b3e0)
	(_entity
		(_time 1425208148840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 14 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy2 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 27 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(50529026 33686019 3 )
		(33686275 50528770 2 )
	)
	(_model . divideBy2Test 4 -1
	)
)
V 000046 55 1745          1426016163043 behav
(_unit VHDL (divideby16 0 8 (behav 0 16 ))
	(_version vb4)
	(_time 1426016163044 2015.03.10 20:36:03)
	(_source (\./../src/divideBy16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04560102095256120f05105e500206030d07050702)
	(_entity
		(_time 1426015439563)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 9 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~132 0 36 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal shiftRightFourPlaces 2 0 18 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 6 -1
	)
)
V 000055 55 3132          1426016163121 divideBy16Test
(_unit VHDL (divideby16_tb 0 7 (divideby16test 0 10 ))
	(_version vb4)
	(_time 1426016163122 2015.03.10 20:36:03)
	(_source (\./../src/divideBy16_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 520057515904004458574608065450555b51535154)
	(_entity
		(_time 1425209179520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy16
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 9)))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 15 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 34 (_component divideBy16 )
		(_port
			((input)(input_tb))
			((output)(output_tb))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal input_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 27 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 31 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 39 (_process 1 ((i 0)))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)(4)))))
			(Test_Proc(_architecture 1 0 38 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 50529027 771 )
		(33686018 50528770 771 )
		(50528770 33686275 514 )
		(33751810 33686018 514 )
	)
	(_model . divideBy16Test 4 -1
	)
)
V 000046 55 2195          1426016163199 behav
(_unit VHDL (diff_block 0 6 (behav 0 25 ))
	(_version vb4)
	(_time 1426016163200 2015.03.10 20:36:03)
	(_source (\./../src/sottrattore.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f2a5f7a9f7f2b6a2a1e6faf3a6f3a6f6a6a3a6f2)
	(_entity
		(_time 1425571212720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~1310 0 71 (_architecture (_uni ))))
		(_signal (_internal tmp2 ~STD_LOGIC_VECTOR{0~to~N}~1310 0 72 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(4))(_sensitivity(0)(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal opposite 3 0 28 (_architecture (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_internal sumOperators 4 0 49 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
V 000056 55 3553          1426016163292 sottrattoreTest
(_unit VHDL (sottrattore_tb 0 7 (sottrattoretest 0 10 ))
	(_version vb4)
	(_time 1426016163293 2015.03.10 20:36:03)
	(_source (\./../src/sottrattore_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code feadfcaefda8aee9f9f1eca4aef9faf9faf8a8f9fc)
	(_entity
		(_time 1425218466564)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 36 (_component diff_block )
		(_port
			((minuendo)(min_tb))
			((sottraendo)(sot_tb))
			((differenza)(diff_tb))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 28 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal sot_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal diff_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 33 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 41 (_process 1 ((i 0)))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 40 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751554 515 )
		(33686018 50463234 770 )
		(33686275 33751554 515 )
		(33686018 50463491 770 )
		(50529026 33751554 515 )
		(50529027 50529027 515 )
		(33686018 50463235 770 )
		(50529027 50529027 771 )
	)
	(_model . sottrattoreTest 2 -1
	)
)
V 000046 55 3948          1426016163370 behav
(_unit VHDL (b1 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1426016163371 2015.03.10 20:36:03)
	(_source (\./../src/B1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c1e4c4b1e1b1a5f4f485e131c4a4e4f4d4a4e4f4d)
	(_entity
		(_time 1425223216585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(absBlock
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_out ))))
			)
		)
		(minMax
			(_object
				(_port (_internal in1 ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_entity (_in ))))
				(_port (_internal in2 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_entity (_out ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component absBlock )
		(_port
			((input)(P))
			((output)(p1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a2 0 40 (_component absBlock )
		(_port
			((input)(Q))
			((output)(q1))
		)
		(_use (_entity . absBlock)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation m 0 41 (_component minMax )
		(_port
			((in1)(p1))
			((in2)(q1))
			((min)(minOut))
			((max)(maxOut))
		)
		(_use (_entity . minMax)
			(_port
				((in1)(in1))
				((in2)(in2))
				((min)(min))
				((max)(max))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~124 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal p1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 11 -1
	)
)
V 000047 55 3940          1426016163448 b1Test
(_unit VHDL (b1_tb 0 7 (b1test 0 10 ))
	(_version vb4)
	(_time 1426016163449 2015.03.10 20:36:03)
	(_source (\./../src/B1_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac89a90cace988d9a9488c0c9999b9fcc9d9e9c98)
	(_entity
		(_time 1425222717883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR~13 0 15 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR~131 0 16 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR~132 0 17 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR~133 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B1 )
		(_port
			((P)(P_tb))
			((Q)(Q_tb))
			((minOut)(minOut_tb))
			((maxOut)(maxOut_tb))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~133 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal P_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal Q_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal minOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal maxOut_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(6)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(5)(6))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
		(50529027 50529027 771 )
		(33686019 33686018 514 )
	)
	(_model . b1Test 2 -1
	)
)
V 000046 55 3226          1426016163526 behav
(_unit VHDL (b2 0 4 (behav 0 21 ))
	(_version vb4)
	(_time 1426016163527 2015.03.10 20:36:03)
	(_source (\./../src/b2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bae8bee2bfbefbe8eefab7bbeeeaebeaeeeaebea)
	(_entity
		(_time 1425233169300)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(divideBy2
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_entity (_out ))))
			)
		)
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation d1 0 38 (_component divideBy2 )
		(_port
			((input)(min))
			((output)(tmp))
		)
		(_use (_entity . divideBy2)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_instantiation a1 0 40 (_component Adder )
		(_port
			((op1)(tmp))
			((op2)(max))
			((sum)(sumMinMax))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
V 000047 55 3448          1426016163604 b2Test
(_unit VHDL (b2_tb 0 7 (b2test 0 11 ))
	(_version vb4)
	(_time 1426016163605 2015.03.10 20:36:03)
	(_source (\./../src/b2_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36643736326234213134246c653534336031323034)
	(_entity
		(_time 1425310357726)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 16 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 17 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 37 (_component B2 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((sumMinMax)(sum_tb))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 28 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 29 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal sum_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 34 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 42 (_process 1 ((i 0)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 41 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 33686018 2 )
		(50529027 50463491 2 )
		(33686018 50528770 3 )
	)
	(_model . b2Test 2 -1
	)
)
V 000046 55 3215          1426016163698 behav
(_unit VHDL (b3 0 4 (behav 0 20 ))
	(_version vb4)
	(_time 1426016163699 2015.03.10 20:36:03)
	(_source (\./../src/b3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93c1929993c4c580929781ccc19591909095919090)
	(_entity
		(_time 1425313726111)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Adder
			(_object
				(_port (_internal op1 ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_entity (_in ))))
				(_port (_internal op2 ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_entity (_out ))))
			)
		)
		(divideBy16
			(_object
				(_port (_internal input ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_entity (_out ))))
			)
		)
	)
	(_instantiation a1 0 39 (_component Adder )
		(_port
			((op1)(min))
			((op2)(max))
			((sum)(tmp))
		)
		(_use (_entity . Adder)
			(_port
				((op1)(op1))
				((op2)(op2))
				((sum)(sum))
			)
		)
	)
	(_instantiation d1 0 41 (_component divideBy16 )
		(_port
			((input)(tmp))
			((output)(outputB3))
		)
		(_use (_entity . divideBy16)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 9 -1
	)
)
V 000047 55 3478          1426016163776 b3Test
(_unit VHDL (b3_tb 0 7 (b3test 0 12 ))
	(_version vb4)
	(_time 1426016163777 2015.03.10 20:36:03)
	(_source (\./../src/B3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b3e0b7e3b5e3f6e6e1f3bbb2e2e2e4b7e6e5e7e3)
	(_entity
		(_time 1425313906141)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR~13 0 18 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR~131 0 19 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 39 (_component B3 )
		(_port
			((min)(min_tb))
			((max)(max_tb))
			((outputB3)(outputB3_tb))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 25 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 26 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 8))))))
		(_signal (_internal min_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 30 (_architecture (_uni (_string \"000000000"\)))))
		(_signal (_internal max_tb ~STD_LOGIC_VECTOR{0~to~N_BIT-1}~13 0 31 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal outputB3_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 35 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 36 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 44 (_process 1 ((i 0)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 43 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 50528770 3 )
		(50463235 33686275 2 )
		(50529027 50529027 3 )
		(33686275 50528770 3 )
		(50528770 50529027 3 )
	)
	(_model . b3Test 2 -1
	)
)
V 000046 55 5974          1426016163870 behav
(_unit VHDL (project 0 4 (behav 0 19 ))
	(_version vb4)
	(_time 1426016163871 2015.03.10 20:36:03)
	(_source (\./../src/Project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6c3b3b6b683d296d302a656d383b383f383d3969)
	(_entity
		(_time 1425321467490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(B1
			(_object
				(_port (_internal P ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_entity (_in ))))
				(_port (_internal minOut ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_entity (_out ))))
				(_port (_internal maxOut ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_entity (_out ))))
			)
		)
		(B2
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_entity (_in ))))
				(_port (_internal sumMinMax ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_entity (_out ))))
			)
		)
		(B3
			(_object
				(_port (_internal min ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_entity (_in ))))
				(_port (_internal max ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_entity (_in ))))
				(_port (_internal outputB3 ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_entity (_out ))))
			)
		)
		(diff_block
			(_object
				(_port (_internal minuendo ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_entity (_in ))))
				(_port (_internal sottraendo ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_entity (_in ))))
				(_port (_internal differenza ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation b1Block 0 60 (_component B1 )
		(_port
			((P)(p_in))
			((Q)(q_in))
			((minOut)(minTmp))
			((maxOut)(maxTmp))
		)
		(_use (_entity . B1)
			(_port
				((P)(P))
				((Q)(Q))
				((minOut)(minOut))
				((maxOut)(maxOut))
			)
		)
	)
	(_instantiation b2Block 0 61 (_component B2 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((sumMinMax)(sumTmp))
		)
		(_use (_entity . B2)
			(_port
				((min)(min))
				((max)(max))
				((sumMinMax)(sumMinMax))
			)
		)
	)
	(_instantiation b3Block 0 62 (_component B3 )
		(_port
			((min)(mintmp))
			((max)(maxtmp))
			((outputB3)(outtmp))
		)
		(_use (_entity . B3)
			(_port
				((min)(min))
				((max)(max))
				((outputB3)(outputB3))
			)
		)
	)
	(_instantiation s 0 63 (_component diff_block )
		(_port
			((minuendo)(sumTmp))
			((sottraendo)(outtmp))
			((differenza)(output))
		)
		(_use (_entity . diff_block)
			(_port
				((minuendo)(minuendo))
				((sottraendo)(sottraendo))
				((differenza)(differenza))
			)
		)
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 \9\ (_entity ((i 9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 0))))))
		(_port (_internal p_in ~STD_LOGIC_VECTOR{0~to~N}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 1))))))
		(_port (_internal q_in ~STD_LOGIC_VECTOR{0~to~N}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 2))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{0~to~N}~124 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 3))))))
		(_signal (_internal minTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal maxTmp ~STD_LOGIC_VECTOR{0~to~N-1}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 4))))))
		(_signal (_internal sumTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal outTmp ~STD_LOGIC_VECTOR{0~to~N}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 6))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1310 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 9))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1312 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1314 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 11))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 12))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N-1}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1320 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 14))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1322 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 15))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1324 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N}~1326 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(c 17))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behav 18 -1
	)
)
V 000052 55 3622          1426016163963 ProjectTest
(_unit VHDL (project_tb 0 7 (projecttest 0 11 ))
	(_version vb4)
	(_time 1426016163964 2015.03.10 20:36:03)
	(_source (\./../src/project_test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dce9993cbca9f8bc89388c7cf9a9998cb9a999b9f)
	(_entity
		(_time 1425370971077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Project
			(_object
				(_port (_internal p_in ~STD_LOGIC_VECTOR~13 0 17 (_entity (_in ))))
				(_port (_internal q_in ~STD_LOGIC_VECTOR~131 0 18 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation I 0 38 (_component Project )
		(_port
			((p_in)(p_in_tb))
			((q_in)(q_in_tb))
			((output)(output_tb))
		)
		(_use (_entity . Project)
			(_port
				((p_in)(p_in))
				((q_in)(q_in))
				((output)(output))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_constant (_internal N ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 2)))))
		(_constant (_internal N_BIT ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 9)))))
		(_constant (_internal MckPer ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4652007308841189376)))))
		(_constant (_internal TestLen ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 24)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 9))))))
		(_signal (_internal p_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 29 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal q_in_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 30 (_architecture (_uni (_string \"0000000000"\)))))
		(_signal (_internal output_tb ~STD_LOGIC_VECTOR{0~to~N_BIT}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal clk_cycle ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal Testing ~extSTD.STANDARD.BOOLEAN 0 35 (_architecture (_uni ((i 1))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 43 (_process 1 ((i 0)))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0))(_sensitivity(0)(5)))))
			(Test_Proc(_architecture 1 0 42 (_process (_simple)(_target(1)(2)(4)(5))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 50529027 771 )
		(33686018 33686018 514 )
		(50529026 50529027 771 )
		(33686018 33686018 770 )
		(33686019 33686018 514 )
		(50529027 50529027 514 )
		(50528771 50529026 515 )
		(50529027 33686275 514 )
		(33686018 33686275 515 )
		(33686018 50463234 514 )
		(33686018 50528770 771 )
		(50463234 50463234 515 )
		(50528770 50529026 770 )
	)
	(_model . ProjectTest 2 -1
	)
)
