0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/counter_4bit.sv,1733820478,systemVerilog,,/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/d_flipflop.sv,1733819378,systemVerilog,,/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/d_latch_asyn_rstn.sv,1733818874,systemVerilog,,/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/it/Desktop/cx-203-debugging-exam/4-bit-counter/mux2x1.sv,1733814957,systemVerilog,,/home/it/debugging2/debugging2.srcs/sim_1/new/tb_counter_4bit.sv,,mux2x1,,,,,,,,
/home/it/debugging2/debugging2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/debugging2/debugging2.srcs/sim_1/new/tb_counter_4bit.sv,1733819642,systemVerilog,,,,tb_counter_4bit,,,,,,,,
/home/it/debugging2/debugging2.srcs/sim_1/new/tb_d_flipflop.sv,1733817712,systemVerilog,,,,tb_d_flipflop,,,,,,,,
/home/it/debugging2/debugging2.srcs/sim_1/new/tb_d_latch_asyn_rstn.sv,1733817190,systemVerilog,,,,tb_d_latch_asyn_rstn,,,,,,,,
/home/it/debugging2/debugging2.srcs/sim_1/new/tb_mux2x1.sv,1733813157,systemVerilog,,,,tb_mux2x1,,,,,,,,
