#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* PWM_4_PWMUDB */
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_4_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_4_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_4_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_4_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_4_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_4_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_4_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWM_4_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWM_4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_5_PWMUDB */
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_5_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_5_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_5_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_5_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_5_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_5_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_5_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB05_A0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB05_A1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB05_D0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB05_D1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_5_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB05_F0
#define PWM_5_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB05_F1
#define PWM_5_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_5_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* PWM_6_PWMUDB */
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_6_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_6_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_6_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_6_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_6_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_6_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_6_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_6_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_6_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_6_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_6_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* PWM_7_PWMUDB */
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_7_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PWM_7_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_7_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_7_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_7_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_7_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_7_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_7_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define PWM_7_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_7_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL

/* PWM_8_PWMUDB */
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_8_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_8_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_8_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_8_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_8_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_8_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_8_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_8_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_8_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_8_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_8_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PWM_9_PWMUDB */
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_9_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_9_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_9_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWM_9_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_9_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_9_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_9_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define PWM_9_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_9_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_9_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_9_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_9_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_9_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_9_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_9_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_9_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1

/* Filter_DFB */
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* PWM_10_PWMUDB */
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_10_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_10_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_10_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_10_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_10_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_10_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_10_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_10_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_10_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_10_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_10_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_10_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_10_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_10_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_10_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_10_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_10_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_10_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_10_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_10_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_10_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_10_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_10_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_10_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* PWM_11_PWMUDB */
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_11_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_11_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_11_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_11_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_11_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_11_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_11_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_11_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define PWM_11_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_11_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_11_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_11_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_11_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_11_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define PWM_11_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_11_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_11_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_11_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define PWM_11_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define PWM_11_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_11_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_11_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_11_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_11_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL

/* SS_OUT */
#define SS_OUT__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SS_OUT__0__MASK 0x10u
#define SS_OUT__0__PC CYREG_PRT12_PC4
#define SS_OUT__0__PORT 12u
#define SS_OUT__0__SHIFT 4u
#define SS_OUT__AG CYREG_PRT12_AG
#define SS_OUT__BIE CYREG_PRT12_BIE
#define SS_OUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define SS_OUT__BYP CYREG_PRT12_BYP
#define SS_OUT__DM0 CYREG_PRT12_DM0
#define SS_OUT__DM1 CYREG_PRT12_DM1
#define SS_OUT__DM2 CYREG_PRT12_DM2
#define SS_OUT__DR CYREG_PRT12_DR
#define SS_OUT__INP_DIS CYREG_PRT12_INP_DIS
#define SS_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SS_OUT__MASK 0x10u
#define SS_OUT__PORT 12u
#define SS_OUT__PRT CYREG_PRT12_PRT
#define SS_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SS_OUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SS_OUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SS_OUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SS_OUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SS_OUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SS_OUT__PS CYREG_PRT12_PS
#define SS_OUT__SHIFT 4u
#define SS_OUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define SS_OUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SS_OUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SS_OUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SS_OUT__SLW CYREG_PRT12_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* MISO_IN */
#define MISO_IN__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MISO_IN__0__MASK 0x10u
#define MISO_IN__0__PC CYREG_PRT0_PC4
#define MISO_IN__0__PORT 0u
#define MISO_IN__0__SHIFT 4u
#define MISO_IN__AG CYREG_PRT0_AG
#define MISO_IN__AMUX CYREG_PRT0_AMUX
#define MISO_IN__BIE CYREG_PRT0_BIE
#define MISO_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO_IN__BYP CYREG_PRT0_BYP
#define MISO_IN__CTL CYREG_PRT0_CTL
#define MISO_IN__DM0 CYREG_PRT0_DM0
#define MISO_IN__DM1 CYREG_PRT0_DM1
#define MISO_IN__DM2 CYREG_PRT0_DM2
#define MISO_IN__DR CYREG_PRT0_DR
#define MISO_IN__INP_DIS CYREG_PRT0_INP_DIS
#define MISO_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO_IN__LCD_EN CYREG_PRT0_LCD_EN
#define MISO_IN__MASK 0x10u
#define MISO_IN__PORT 0u
#define MISO_IN__PRT CYREG_PRT0_PRT
#define MISO_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO_IN__PS CYREG_PRT0_PS
#define MISO_IN__SHIFT 4u
#define MISO_IN__SLW CYREG_PRT0_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x04u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x04u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP2_TR1

/* Opamp_2_ABuf */
#define Opamp_2_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x02u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x02u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP1_TR1

/* SPI_DAC_BSPIM */
#define SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPI_DAC_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPI_DAC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPI_DAC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPI_DAC_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPI_DAC_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPI_DAC_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPI_DAC_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPI_DAC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPI_DAC_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPI_DAC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPI_DAC_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPI_DAC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPI_DAC_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SPI_DAC_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_DAC_BSPIM_RxStsReg__4__POS 4
#define SPI_DAC_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_DAC_BSPIM_RxStsReg__5__POS 5
#define SPI_DAC_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_DAC_BSPIM_RxStsReg__6__POS 6
#define SPI_DAC_BSPIM_RxStsReg__MASK 0x70u
#define SPI_DAC_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB14_MSK
#define SPI_DAC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SPI_DAC_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB14_ST
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SPI_DAC_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SPI_DAC_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define SPI_DAC_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define SPI_DAC_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SPI_DAC_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define SPI_DAC_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define SPI_DAC_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPI_DAC_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SPI_DAC_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define SPI_DAC_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SPI_DAC_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SPI_DAC_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB13_A0
#define SPI_DAC_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB13_A1
#define SPI_DAC_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SPI_DAC_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB13_D0
#define SPI_DAC_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB13_D1
#define SPI_DAC_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPI_DAC_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SPI_DAC_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB13_F0
#define SPI_DAC_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB13_F1
#define SPI_DAC_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPI_DAC_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_DAC_BSPIM_TxStsReg__0__POS 0
#define SPI_DAC_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_DAC_BSPIM_TxStsReg__1__POS 1
#define SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPI_DAC_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_DAC_BSPIM_TxStsReg__2__POS 2
#define SPI_DAC_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_DAC_BSPIM_TxStsReg__3__POS 3
#define SPI_DAC_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_DAC_BSPIM_TxStsReg__4__POS 4
#define SPI_DAC_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_DAC_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPI_DAC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPI_DAC_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST

/* SPI_DAC_IntClock */
#define SPI_DAC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_DAC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_DAC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_DAC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_DAC_IntClock__INDEX 0x00u
#define SPI_DAC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_DAC_IntClock__PM_ACT_MSK 0x01u
#define SPI_DAC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_DAC_IntClock__PM_STBY_MSK 0x01u

/* AUDIO_IN */
#define AUDIO_IN__0__INTTYPE CYREG_PICU4_INTTYPE7
#define AUDIO_IN__0__MASK 0x80u
#define AUDIO_IN__0__PC CYREG_PRT4_PC7
#define AUDIO_IN__0__PORT 4u
#define AUDIO_IN__0__SHIFT 7u
#define AUDIO_IN__AG CYREG_PRT4_AG
#define AUDIO_IN__AMUX CYREG_PRT4_AMUX
#define AUDIO_IN__BIE CYREG_PRT4_BIE
#define AUDIO_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define AUDIO_IN__BYP CYREG_PRT4_BYP
#define AUDIO_IN__CTL CYREG_PRT4_CTL
#define AUDIO_IN__DM0 CYREG_PRT4_DM0
#define AUDIO_IN__DM1 CYREG_PRT4_DM1
#define AUDIO_IN__DM2 CYREG_PRT4_DM2
#define AUDIO_IN__DR CYREG_PRT4_DR
#define AUDIO_IN__INP_DIS CYREG_PRT4_INP_DIS
#define AUDIO_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AUDIO_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AUDIO_IN__LCD_EN CYREG_PRT4_LCD_EN
#define AUDIO_IN__MASK 0x80u
#define AUDIO_IN__PORT 4u
#define AUDIO_IN__PRT CYREG_PRT4_PRT
#define AUDIO_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AUDIO_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AUDIO_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AUDIO_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AUDIO_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AUDIO_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AUDIO_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AUDIO_IN__PS CYREG_PRT4_PS
#define AUDIO_IN__SHIFT 7u
#define AUDIO_IN__SLW CYREG_PRT4_SLW

/* MOSI_OUT */
#define MOSI_OUT__0__INTTYPE CYREG_PICU12_INTTYPE6
#define MOSI_OUT__0__MASK 0x40u
#define MOSI_OUT__0__PC CYREG_PRT12_PC6
#define MOSI_OUT__0__PORT 12u
#define MOSI_OUT__0__SHIFT 6u
#define MOSI_OUT__AG CYREG_PRT12_AG
#define MOSI_OUT__BIE CYREG_PRT12_BIE
#define MOSI_OUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_OUT__BYP CYREG_PRT12_BYP
#define MOSI_OUT__DM0 CYREG_PRT12_DM0
#define MOSI_OUT__DM1 CYREG_PRT12_DM1
#define MOSI_OUT__DM2 CYREG_PRT12_DM2
#define MOSI_OUT__DR CYREG_PRT12_DR
#define MOSI_OUT__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_OUT__MASK 0x40u
#define MOSI_OUT__PORT 12u
#define MOSI_OUT__PRT CYREG_PRT12_PRT
#define MOSI_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_OUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_OUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_OUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_OUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_OUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_OUT__PS CYREG_PRT12_PS
#define MOSI_OUT__SHIFT 6u
#define MOSI_OUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_OUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_OUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_OUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_OUT__SLW CYREG_PRT12_SLW

/* SCLK_OUT */
#define SCLK_OUT__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SCLK_OUT__0__MASK 0x20u
#define SCLK_OUT__0__PC CYREG_PRT12_PC5
#define SCLK_OUT__0__PORT 12u
#define SCLK_OUT__0__SHIFT 5u
#define SCLK_OUT__AG CYREG_PRT12_AG
#define SCLK_OUT__BIE CYREG_PRT12_BIE
#define SCLK_OUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_OUT__BYP CYREG_PRT12_BYP
#define SCLK_OUT__DM0 CYREG_PRT12_DM0
#define SCLK_OUT__DM1 CYREG_PRT12_DM1
#define SCLK_OUT__DM2 CYREG_PRT12_DM2
#define SCLK_OUT__DR CYREG_PRT12_DR
#define SCLK_OUT__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_OUT__MASK 0x20u
#define SCLK_OUT__PORT 12u
#define SCLK_OUT__PRT CYREG_PRT12_PRT
#define SCLK_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_OUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_OUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_OUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_OUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_OUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_OUT__PS CYREG_PRT12_PS
#define SCLK_OUT__SHIFT 5u
#define SCLK_OUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_OUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_OUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_OUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_OUT__SLW CYREG_PRT12_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VREF_BUFF */
#define VREF_BUFF__0__INTTYPE CYREG_PICU0_INTTYPE7
#define VREF_BUFF__0__MASK 0x80u
#define VREF_BUFF__0__PC CYREG_PRT0_PC7
#define VREF_BUFF__0__PORT 0u
#define VREF_BUFF__0__SHIFT 7u
#define VREF_BUFF__AG CYREG_PRT0_AG
#define VREF_BUFF__AMUX CYREG_PRT0_AMUX
#define VREF_BUFF__BIE CYREG_PRT0_BIE
#define VREF_BUFF__BIT_MASK CYREG_PRT0_BIT_MASK
#define VREF_BUFF__BYP CYREG_PRT0_BYP
#define VREF_BUFF__CTL CYREG_PRT0_CTL
#define VREF_BUFF__DM0 CYREG_PRT0_DM0
#define VREF_BUFF__DM1 CYREG_PRT0_DM1
#define VREF_BUFF__DM2 CYREG_PRT0_DM2
#define VREF_BUFF__DR CYREG_PRT0_DR
#define VREF_BUFF__INP_DIS CYREG_PRT0_INP_DIS
#define VREF_BUFF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VREF_BUFF__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VREF_BUFF__LCD_EN CYREG_PRT0_LCD_EN
#define VREF_BUFF__MASK 0x80u
#define VREF_BUFF__PORT 0u
#define VREF_BUFF__PRT CYREG_PRT0_PRT
#define VREF_BUFF__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VREF_BUFF__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VREF_BUFF__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VREF_BUFF__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VREF_BUFF__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VREF_BUFF__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VREF_BUFF__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VREF_BUFF__PS CYREG_PRT0_PS
#define VREF_BUFF__SHIFT 7u
#define VREF_BUFF__SLW CYREG_PRT0_SLW

/* DAC_IN_LSB */
#define DAC_IN_LSB_sts_sts_reg__0__MASK 0x01u
#define DAC_IN_LSB_sts_sts_reg__0__POS 0
#define DAC_IN_LSB_sts_sts_reg__1__MASK 0x02u
#define DAC_IN_LSB_sts_sts_reg__1__POS 1
#define DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define DAC_IN_LSB_sts_sts_reg__2__MASK 0x04u
#define DAC_IN_LSB_sts_sts_reg__2__POS 2
#define DAC_IN_LSB_sts_sts_reg__3__MASK 0x08u
#define DAC_IN_LSB_sts_sts_reg__3__POS 3
#define DAC_IN_LSB_sts_sts_reg__4__MASK 0x10u
#define DAC_IN_LSB_sts_sts_reg__4__POS 4
#define DAC_IN_LSB_sts_sts_reg__5__MASK 0x20u
#define DAC_IN_LSB_sts_sts_reg__5__POS 5
#define DAC_IN_LSB_sts_sts_reg__6__MASK 0x40u
#define DAC_IN_LSB_sts_sts_reg__6__POS 6
#define DAC_IN_LSB_sts_sts_reg__7__MASK 0x80u
#define DAC_IN_LSB_sts_sts_reg__7__POS 7
#define DAC_IN_LSB_sts_sts_reg__MASK 0xFFu
#define DAC_IN_LSB_sts_sts_reg__MASK_REG CYREG_B1_UDB04_MSK
#define DAC_IN_LSB_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define DAC_IN_LSB_sts_sts_reg__STATUS_REG CYREG_B1_UDB04_ST

/* DAC_IN_MSB */
#define DAC_IN_MSB_sts_sts_reg__0__MASK 0x01u
#define DAC_IN_MSB_sts_sts_reg__0__POS 0
#define DAC_IN_MSB_sts_sts_reg__1__MASK 0x02u
#define DAC_IN_MSB_sts_sts_reg__1__POS 1
#define DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define DAC_IN_MSB_sts_sts_reg__2__MASK 0x04u
#define DAC_IN_MSB_sts_sts_reg__2__POS 2
#define DAC_IN_MSB_sts_sts_reg__3__MASK 0x08u
#define DAC_IN_MSB_sts_sts_reg__3__POS 3
#define DAC_IN_MSB_sts_sts_reg__MASK 0x0Fu
#define DAC_IN_MSB_sts_sts_reg__MASK_REG CYREG_B0_UDB09_MSK
#define DAC_IN_MSB_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DAC_IN_MSB_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DAC_IN_MSB_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define DAC_IN_MSB_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define DAC_IN_MSB_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define DAC_IN_MSB_sts_sts_reg__STATUS_REG CYREG_B0_UDB09_ST

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* PWM_ADC_CK_PWMHW */
#define PWM_ADC_CK_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_ADC_CK_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_ADC_CK_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_ADC_CK_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_ADC_CK_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_ADC_CK_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_ADC_CK_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_ADC_CK_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_ADC_CK_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_ADC_CK_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_ADC_CK_PWMHW__PM_ACT_MSK 0x01u
#define PWM_ADC_CK_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_ADC_CK_PWMHW__PM_STBY_MSK 0x01u
#define PWM_ADC_CK_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_ADC_CK_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_ADC_CK_PWMHW__SR0 CYREG_TMR0_SR0

/* ADC_SAR_Seq_bSAR_SEQ */
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB07_ST

/* ADC_SAR_Seq_FinalBuf */
#define ADC_SAR_Seq_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x02u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 1u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
#define ADC_SAR_Seq_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Seq_TempBuf */
#define ADC_SAR_Seq_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_SEL 0u

/* DIV_MASK_LSB */
#define DIV_MASK_LSB_Sync_ctrl_reg__0__MASK 0x01u
#define DIV_MASK_LSB_Sync_ctrl_reg__0__POS 0
#define DIV_MASK_LSB_Sync_ctrl_reg__1__MASK 0x02u
#define DIV_MASK_LSB_Sync_ctrl_reg__1__POS 1
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define DIV_MASK_LSB_Sync_ctrl_reg__2__MASK 0x04u
#define DIV_MASK_LSB_Sync_ctrl_reg__2__POS 2
#define DIV_MASK_LSB_Sync_ctrl_reg__3__MASK 0x08u
#define DIV_MASK_LSB_Sync_ctrl_reg__3__POS 3
#define DIV_MASK_LSB_Sync_ctrl_reg__4__MASK 0x10u
#define DIV_MASK_LSB_Sync_ctrl_reg__4__POS 4
#define DIV_MASK_LSB_Sync_ctrl_reg__5__MASK 0x20u
#define DIV_MASK_LSB_Sync_ctrl_reg__5__POS 5
#define DIV_MASK_LSB_Sync_ctrl_reg__6__MASK 0x40u
#define DIV_MASK_LSB_Sync_ctrl_reg__6__POS 6
#define DIV_MASK_LSB_Sync_ctrl_reg__7__MASK 0x80u
#define DIV_MASK_LSB_Sync_ctrl_reg__7__POS 7
#define DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define DIV_MASK_LSB_Sync_ctrl_reg__MASK 0xFFu
#define DIV_MASK_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define DIV_MASK_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define DIV_MASK_LSB_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* DIV_MASK_MSB */
#define DIV_MASK_MSB_Sync_ctrl_reg__0__MASK 0x01u
#define DIV_MASK_MSB_Sync_ctrl_reg__0__POS 0
#define DIV_MASK_MSB_Sync_ctrl_reg__1__MASK 0x02u
#define DIV_MASK_MSB_Sync_ctrl_reg__1__POS 1
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define DIV_MASK_MSB_Sync_ctrl_reg__2__MASK 0x04u
#define DIV_MASK_MSB_Sync_ctrl_reg__2__POS 2
#define DIV_MASK_MSB_Sync_ctrl_reg__3__MASK 0x08u
#define DIV_MASK_MSB_Sync_ctrl_reg__3__POS 3
#define DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define DIV_MASK_MSB_Sync_ctrl_reg__MASK 0x0Fu
#define DIV_MASK_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DIV_MASK_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DIV_MASK_MSB_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* ADC_1_OUT_LSB */
#define ADC_1_OUT_LSB_Sync_ctrl_reg__0__MASK 0x01u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__0__POS 0
#define ADC_1_OUT_LSB_Sync_ctrl_reg__1__MASK 0x02u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__1__POS 1
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ADC_1_OUT_LSB_Sync_ctrl_reg__2__MASK 0x04u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__2__POS 2
#define ADC_1_OUT_LSB_Sync_ctrl_reg__3__MASK 0x08u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__3__POS 3
#define ADC_1_OUT_LSB_Sync_ctrl_reg__4__MASK 0x10u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__4__POS 4
#define ADC_1_OUT_LSB_Sync_ctrl_reg__5__MASK 0x20u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__5__POS 5
#define ADC_1_OUT_LSB_Sync_ctrl_reg__6__MASK 0x40u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__6__POS 6
#define ADC_1_OUT_LSB_Sync_ctrl_reg__7__MASK 0x80u
#define ADC_1_OUT_LSB_Sync_ctrl_reg__7__POS 7
#define ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__MASK 0xFFu
#define ADC_1_OUT_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ADC_1_OUT_LSB_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* ADC_1_OUT_MSB */
#define ADC_1_OUT_MSB_Sync_ctrl_reg__0__MASK 0x01u
#define ADC_1_OUT_MSB_Sync_ctrl_reg__0__POS 0
#define ADC_1_OUT_MSB_Sync_ctrl_reg__1__MASK 0x02u
#define ADC_1_OUT_MSB_Sync_ctrl_reg__1__POS 1
#define ADC_1_OUT_MSB_Sync_ctrl_reg__2__MASK 0x04u
#define ADC_1_OUT_MSB_Sync_ctrl_reg__2__POS 2
#define ADC_1_OUT_MSB_Sync_ctrl_reg__3__MASK 0x08u
#define ADC_1_OUT_MSB_Sync_ctrl_reg__3__POS 3
#define ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__MASK 0x0Fu
#define ADC_1_OUT_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_1_OUT_MSB_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* ADC_REG_CLOCK */
#define ADC_REG_CLOCK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_REG_CLOCK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_REG_CLOCK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_REG_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_REG_CLOCK__INDEX 0x02u
#define ADC_REG_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_REG_CLOCK__PM_ACT_MSK 0x04u
#define ADC_REG_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_REG_CLOCK__PM_STBY_MSK 0x04u

/* PWM_1_CONTROL */
#define PWM_1_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PWM_1_CONTROL__0__MASK 0x08u
#define PWM_1_CONTROL__0__PC CYREG_PRT4_PC3
#define PWM_1_CONTROL__0__PORT 4u
#define PWM_1_CONTROL__0__SHIFT 3u
#define PWM_1_CONTROL__AG CYREG_PRT4_AG
#define PWM_1_CONTROL__AMUX CYREG_PRT4_AMUX
#define PWM_1_CONTROL__BIE CYREG_PRT4_BIE
#define PWM_1_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define PWM_1_CONTROL__BYP CYREG_PRT4_BYP
#define PWM_1_CONTROL__CTL CYREG_PRT4_CTL
#define PWM_1_CONTROL__DM0 CYREG_PRT4_DM0
#define PWM_1_CONTROL__DM1 CYREG_PRT4_DM1
#define PWM_1_CONTROL__DM2 CYREG_PRT4_DM2
#define PWM_1_CONTROL__DR CYREG_PRT4_DR
#define PWM_1_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define PWM_1_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PWM_1_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PWM_1_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define PWM_1_CONTROL__MASK 0x08u
#define PWM_1_CONTROL__PORT 4u
#define PWM_1_CONTROL__PRT CYREG_PRT4_PRT
#define PWM_1_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PWM_1_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PWM_1_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PWM_1_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PWM_1_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PWM_1_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PWM_1_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PWM_1_CONTROL__PS CYREG_PRT4_PS
#define PWM_1_CONTROL__SHIFT 3u
#define PWM_1_CONTROL__SLW CYREG_PRT4_SLW

/* DIV_MUX_CONTROL */
#define DIV_MUX_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE1
#define DIV_MUX_CONTROL__0__MASK 0x02u
#define DIV_MUX_CONTROL__0__PC CYREG_PRT4_PC1
#define DIV_MUX_CONTROL__0__PORT 4u
#define DIV_MUX_CONTROL__0__SHIFT 1u
#define DIV_MUX_CONTROL__AG CYREG_PRT4_AG
#define DIV_MUX_CONTROL__AMUX CYREG_PRT4_AMUX
#define DIV_MUX_CONTROL__BIE CYREG_PRT4_BIE
#define DIV_MUX_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define DIV_MUX_CONTROL__BYP CYREG_PRT4_BYP
#define DIV_MUX_CONTROL__CTL CYREG_PRT4_CTL
#define DIV_MUX_CONTROL__DM0 CYREG_PRT4_DM0
#define DIV_MUX_CONTROL__DM1 CYREG_PRT4_DM1
#define DIV_MUX_CONTROL__DM2 CYREG_PRT4_DM2
#define DIV_MUX_CONTROL__DR CYREG_PRT4_DR
#define DIV_MUX_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define DIV_MUX_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define DIV_MUX_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DIV_MUX_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define DIV_MUX_CONTROL__MASK 0x02u
#define DIV_MUX_CONTROL__PORT 4u
#define DIV_MUX_CONTROL__PRT CYREG_PRT4_PRT
#define DIV_MUX_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DIV_MUX_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DIV_MUX_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DIV_MUX_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DIV_MUX_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DIV_MUX_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DIV_MUX_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DIV_MUX_CONTROL__PS CYREG_PRT4_PS
#define DIV_MUX_CONTROL__SHIFT 1u
#define DIV_MUX_CONTROL__SLW CYREG_PRT4_SLW

/* PWM_DIV_CONTROL */
#define PWM_DIV_CONTROL__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PWM_DIV_CONTROL__0__MASK 0x20u
#define PWM_DIV_CONTROL__0__PC CYREG_PRT1_PC5
#define PWM_DIV_CONTROL__0__PORT 1u
#define PWM_DIV_CONTROL__0__SHIFT 5u
#define PWM_DIV_CONTROL__AG CYREG_PRT1_AG
#define PWM_DIV_CONTROL__AMUX CYREG_PRT1_AMUX
#define PWM_DIV_CONTROL__BIE CYREG_PRT1_BIE
#define PWM_DIV_CONTROL__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_DIV_CONTROL__BYP CYREG_PRT1_BYP
#define PWM_DIV_CONTROL__CTL CYREG_PRT1_CTL
#define PWM_DIV_CONTROL__DM0 CYREG_PRT1_DM0
#define PWM_DIV_CONTROL__DM1 CYREG_PRT1_DM1
#define PWM_DIV_CONTROL__DM2 CYREG_PRT1_DM2
#define PWM_DIV_CONTROL__DR CYREG_PRT1_DR
#define PWM_DIV_CONTROL__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_DIV_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_DIV_CONTROL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_DIV_CONTROL__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_DIV_CONTROL__MASK 0x20u
#define PWM_DIV_CONTROL__PORT 1u
#define PWM_DIV_CONTROL__PRT CYREG_PRT1_PRT
#define PWM_DIV_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_DIV_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_DIV_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_DIV_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_DIV_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_DIV_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_DIV_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_DIV_CONTROL__PS CYREG_PRT1_PS
#define PWM_DIV_CONTROL__SHIFT 5u
#define PWM_DIV_CONTROL__SLW CYREG_PRT1_SLW

/* MASK_OFF_CONTROL */
#define MASK_OFF_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE2
#define MASK_OFF_CONTROL__0__MASK 0x04u
#define MASK_OFF_CONTROL__0__PC CYREG_PRT4_PC2
#define MASK_OFF_CONTROL__0__PORT 4u
#define MASK_OFF_CONTROL__0__SHIFT 2u
#define MASK_OFF_CONTROL__AG CYREG_PRT4_AG
#define MASK_OFF_CONTROL__AMUX CYREG_PRT4_AMUX
#define MASK_OFF_CONTROL__BIE CYREG_PRT4_BIE
#define MASK_OFF_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define MASK_OFF_CONTROL__BYP CYREG_PRT4_BYP
#define MASK_OFF_CONTROL__CTL CYREG_PRT4_CTL
#define MASK_OFF_CONTROL__DM0 CYREG_PRT4_DM0
#define MASK_OFF_CONTROL__DM1 CYREG_PRT4_DM1
#define MASK_OFF_CONTROL__DM2 CYREG_PRT4_DM2
#define MASK_OFF_CONTROL__DR CYREG_PRT4_DR
#define MASK_OFF_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define MASK_OFF_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MASK_OFF_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MASK_OFF_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define MASK_OFF_CONTROL__MASK 0x04u
#define MASK_OFF_CONTROL__PORT 4u
#define MASK_OFF_CONTROL__PRT CYREG_PRT4_PRT
#define MASK_OFF_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MASK_OFF_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MASK_OFF_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MASK_OFF_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MASK_OFF_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MASK_OFF_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MASK_OFF_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MASK_OFF_CONTROL__PS CYREG_PRT4_PS
#define MASK_OFF_CONTROL__SHIFT 2u
#define MASK_OFF_CONTROL__SLW CYREG_PRT4_SLW

/* SAMPLE_RATE_CONTROL */
#define SAMPLE_RATE_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE0
#define SAMPLE_RATE_CONTROL__0__MASK 0x01u
#define SAMPLE_RATE_CONTROL__0__PC CYREG_PRT4_PC0
#define SAMPLE_RATE_CONTROL__0__PORT 4u
#define SAMPLE_RATE_CONTROL__0__SHIFT 0u
#define SAMPLE_RATE_CONTROL__AG CYREG_PRT4_AG
#define SAMPLE_RATE_CONTROL__AMUX CYREG_PRT4_AMUX
#define SAMPLE_RATE_CONTROL__BIE CYREG_PRT4_BIE
#define SAMPLE_RATE_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define SAMPLE_RATE_CONTROL__BYP CYREG_PRT4_BYP
#define SAMPLE_RATE_CONTROL__CTL CYREG_PRT4_CTL
#define SAMPLE_RATE_CONTROL__DM0 CYREG_PRT4_DM0
#define SAMPLE_RATE_CONTROL__DM1 CYREG_PRT4_DM1
#define SAMPLE_RATE_CONTROL__DM2 CYREG_PRT4_DM2
#define SAMPLE_RATE_CONTROL__DR CYREG_PRT4_DR
#define SAMPLE_RATE_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define SAMPLE_RATE_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SAMPLE_RATE_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SAMPLE_RATE_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define SAMPLE_RATE_CONTROL__MASK 0x01u
#define SAMPLE_RATE_CONTROL__PORT 4u
#define SAMPLE_RATE_CONTROL__PRT CYREG_PRT4_PRT
#define SAMPLE_RATE_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SAMPLE_RATE_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SAMPLE_RATE_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SAMPLE_RATE_CONTROL__PS CYREG_PRT4_PS
#define SAMPLE_RATE_CONTROL__SHIFT 0u
#define SAMPLE_RATE_CONTROL__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "ADC_DAC"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE6
#define Dedicated_Output__MASK 0x40u
#define Dedicated_Output__PC CYREG_PRT3_PC6
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 6u
#define Dedicated_Output_1__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output_1__MASK 0x01u
#define Dedicated_Output_1__PC CYREG_PRT0_PC0
#define Dedicated_Output_1__PORT 0u
#define Dedicated_Output_1__SHIFT 0u
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
