<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rv740_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rv740_dpm.c<span style="font-size: 80%;"> (source / <a href="rv740_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">214</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2011 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;rv740d.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;rv770_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : 
<a name="32"><span class="lineNum">      32 </span>            : struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev);</a>
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span><span class="lineNoCov">          0 : u32 rv740_get_decoded_reference_divider(u32 encoded_ref)</span>
<span class="lineNum">      35 </span>            : {
<span class="lineNum">      36 </span>            :         u32 ref = 0;
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :         switch (encoded_ref) {</span>
<span class="lineNum">      39 </span>            :         case 0:
<span class="lineNum">      40 </span>            :                 ref = 1;
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      42 </span>            :         case 16:
<span class="lineNum">      43 </span>            :                 ref = 2;
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      45 </span>            :         case 17:
<span class="lineNum">      46 </span>            :                 ref = 3;
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      48 </span>            :         case 18:
<span class="lineNum">      49 </span>            :                 ref = 2;
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      51 </span>            :         case 19:
<span class="lineNum">      52 </span>            :                 ref = 3;
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      54 </span>            :         case 20:
<span class="lineNum">      55 </span>            :                 ref = 4;
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      57 </span>            :         case 21:
<span class="lineNum">      58 </span>            :                 ref = 5;
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      60 </span>            :         default:
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid encoded Reference Divider\n&quot;);</span>
<span class="lineNum">      62 </span>            :                 ref = 0;
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      64 </span>            :         }
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         return ref;</span>
<span class="lineNum">      67 </span>            : }
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : struct dll_speed_setting {
<span class="lineNum">      70 </span>            :         u16 min;
<span class="lineNum">      71 </span>            :         u16 max;
<span class="lineNum">      72 </span>            :         u32 dll_speed;
<span class="lineNum">      73 </span>            : };
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            : static struct dll_speed_setting dll_speed_table[16] =
<span class="lineNum">      76 </span>            : {
<span class="lineNum">      77 </span>            :         { 270, 320, 0x0f },
<span class="lineNum">      78 </span>            :         { 240, 270, 0x0e },
<span class="lineNum">      79 </span>            :         { 200, 240, 0x0d },
<span class="lineNum">      80 </span>            :         { 180, 200, 0x0c },
<span class="lineNum">      81 </span>            :         { 160, 180, 0x0b },
<span class="lineNum">      82 </span>            :         { 140, 160, 0x0a },
<span class="lineNum">      83 </span>            :         { 120, 140, 0x09 },
<span class="lineNum">      84 </span>            :         { 110, 120, 0x08 },
<span class="lineNum">      85 </span>            :         {  95, 110, 0x07 },
<span class="lineNum">      86 </span>            :         {  85,  95, 0x06 },
<span class="lineNum">      87 </span>            :         {  78,  85, 0x05 },
<span class="lineNum">      88 </span>            :         {  70,  78, 0x04 },
<span class="lineNum">      89 </span>            :         {  65,  70, 0x03 },
<span class="lineNum">      90 </span>            :         {  60,  65, 0x02 },
<span class="lineNum">      91 </span>            :         {  42,  60, 0x01 },
<span class="lineNum">      92 </span>            :         {  00,  42, 0x00 }
<a name="93"><span class="lineNum">      93 </span>            : };</a>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 : u32 rv740_get_dll_speed(bool is_gddr5, u32 memory_clock)</span>
<span class="lineNum">      96 </span>            : {
<span class="lineNum">      97 </span>            :         int i;
<span class="lineNum">      98 </span>            :         u32 factor;
<span class="lineNum">      99 </span>            :         u16 data_rate;
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         if (is_gddr5)</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 factor = 4;</span>
<span class="lineNum">     103 </span>            :         else
<span class="lineNum">     104 </span>            :                 factor = 2;
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         data_rate = (u16)(memory_clock * factor / 1000);</span>
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         if (data_rate &lt; dll_speed_table[0].max) {</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                         if (data_rate &gt; dll_speed_table[i].min &amp;&amp;</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                             data_rate &lt;= dll_speed_table[i].max)</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                                 return dll_speed_table[i].dll_speed;</span>
<span class="lineNum">     113 </span>            :                 }
<span class="lineNum">     114 </span>            :         }
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span>            :         DRM_DEBUG_KMS(&quot;Target MCLK greater than largest MCLK in DLL speed table\n&quot;);
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         return 0x0f;</span>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 : int rv740_populate_sclk_value(struct radeon_device *rdev, u32 engine_clock,</span>
<span class="lineNum">     122 </span>            :                               RV770_SMC_SCLK_VALUE *sclk)
<span class="lineNum">     123 </span>            : {
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = pi-&gt;clk_regs.rv770.cg_spll_func_cntl;</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = pi-&gt;clk_regs.rv770.cg_spll_func_cntl_2;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = pi-&gt;clk_regs.rv770.cg_spll_func_cntl_3;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum = pi-&gt;clk_regs.rv770.cg_spll_spread_spectrum;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum_2 = pi-&gt;clk_regs.rv770.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">     131 </span>            :         u64 tmp;
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">     133 </span>            :         u32 reference_divider;
<span class="lineNum">     134 </span>            :         u32 fbdiv;
<span class="lineNum">     135 </span>            :         int ret;
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     138 </span>            :                                              engine_clock, false, &amp;dividers);
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         reference_divider = 1 + dividers.ref_div;</span>
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         tmp = (u64) engine_clock * reference_divider * dividers.post_div * 16384;</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         do_div(tmp, reference_clock);</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         fbdiv = (u32) tmp;</span>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~(SPLL_PDIV_A_MASK | SPLL_REF_DIV_MASK);</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_REF_DIV(dividers.ref_div);</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_PDIV_A(dividers.post_div);</span>
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(2);</span>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 &amp;= ~SPLL_FB_DIV_MASK;</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_DITHEN;</span>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         if (pi-&gt;sclk_ss) {</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 u32 vco_freq = engine_clock * dividers.post_div;</span>
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">     164 </span>            :                                                      ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                         u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);</span>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= CLK_S(clk_s);</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= SSEN;</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 |= CLK_V(clk_v);</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         sclk-&gt;sclk_value = cpu_to_be32(engine_clock);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL = cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM = cpu_to_be32(cg_spll_spread_spectrum);</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         sclk-&gt;vCG_SPLL_SPREAD_SPECTRUM_2 = cpu_to_be32(cg_spll_spread_spectrum_2);</span>
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : int rv740_populate_mclk_value(struct radeon_device *rdev,</span>
<span class="lineNum">     188 </span>            :                               u32 engine_clock, u32 memory_clock,
<span class="lineNum">     189 </span>            :                               RV7XX_SMC_MCLK_VALUE *mclk)
<span class="lineNum">     190 </span>            : {
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl = pi-&gt;clk_regs.rv770.mpll_ad_func_cntl;</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl_2 = pi-&gt;clk_regs.rv770.mpll_ad_func_cntl_2;</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl = pi-&gt;clk_regs.rv770.mpll_dq_func_cntl;</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl_2 = pi-&gt;clk_regs.rv770.mpll_dq_func_cntl_2;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = pi-&gt;clk_regs.rv770.mclk_pwrmgt_cntl;</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         u32 dll_cntl = pi-&gt;clk_regs.rv770.dll_cntl;</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         u32 mpll_ss1 = pi-&gt;clk_regs.rv770.mpll_ss1;</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         u32 mpll_ss2 = pi-&gt;clk_regs.rv770.mpll_ss2;</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">     201 </span>            :         u32 ibias;
<span class="lineNum">     202 </span>            :         u32 dll_speed;
<span class="lineNum">     203 </span>            :         int ret;
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_MEMORY_PLL_PARAM,</span>
<span class="lineNum">     206 </span>            :                                              memory_clock, false, &amp;dividers);
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         ibias = rv770_map_clkf_to_ibias(rdev, dividers.whole_fb_div);</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl &amp;= ~(CLKR_MASK |</span>
<span class="lineNum">     213 </span>            :                                YCLK_POST_DIV_MASK |
<span class="lineNum">     214 </span>            :                                CLKF_MASK |
<span class="lineNum">     215 </span>            :                                CLKFRAC_MASK |
<span class="lineNum">     216 </span>            :                                IBIAS_MASK);
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKR(dividers.ref_div);</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKF(dividers.whole_fb_div);</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= CLKFRAC(dividers.frac_fb_div);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= IBIAS(ibias);</span>
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         if (dividers.vco_mode)</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 mpll_ad_func_cntl_2 |= VCO_MODE;</span>
<span class="lineNum">     225 </span>            :         else
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 mpll_ad_func_cntl_2 &amp;= ~VCO_MODE;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl &amp;= ~(CLKR_MASK |</span>
<span class="lineNum">     230 </span>            :                                        YCLK_POST_DIV_MASK |
<span class="lineNum">     231 </span>            :                                        CLKF_MASK |
<span class="lineNum">     232 </span>            :                                        CLKFRAC_MASK |
<span class="lineNum">     233 </span>            :                                        IBIAS_MASK);
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKR(dividers.ref_div);</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div);</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKF(dividers.whole_fb_div);</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= CLKFRAC(dividers.frac_fb_div);</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= IBIAS(ibias);</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 if (dividers.vco_mode)</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl_2 |= VCO_MODE;</span>
<span class="lineNum">     242 </span>            :                 else
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                         mpll_dq_func_cntl_2 &amp;= ~VCO_MODE;</span>
<span class="lineNum">     244 </span>            :         }
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_ss) {</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 u32 vco_freq = memory_clock * dividers.post_div;</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">     251 </span>            :                                                      ASIC_INTERNAL_MEMORY_SS, vco_freq)) {
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         u32 reference_clock = rdev-&gt;clock.mpll.reference_freq;</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                         u32 decoded_ref = rv740_get_decoded_reference_divider(dividers.ref_div);</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (decoded_ref * ss.rate);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                         u32 clk_v = 0x40000 * ss.percentage *</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                                 (dividers.whole_fb_div + (dividers.frac_fb_div / 8)) / (clk_s * 10000);</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :                         mpll_ss1 &amp;= ~CLKV_MASK;</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                         mpll_ss1 |= CLKV(clk_v);</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                         mpll_ss2 &amp;= ~CLKS_MASK;</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :                         mpll_ss2 |= CLKS(clk_s);</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         dll_speed = rv740_get_dll_speed(pi-&gt;mem_gddr5,</span>
<span class="lineNum">     267 </span>            :                                         memory_clock);
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~DLL_SPEED_MASK;</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= DLL_SPEED(dll_speed);</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.mclk_value = cpu_to_be32(memory_clock);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2);</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_SS = cpu_to_be32(mpll_ss1);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         mclk-&gt;mclk770.vMPLL_SS2 = cpu_to_be32(mpll_ss2);</span>
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 : void rv740_read_clock_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.cg_spll_func_cntl =</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.cg_spll_func_cntl_2 =</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.cg_spll_func_cntl_3 =</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.cg_spll_spread_spectrum =</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.cg_spll_spread_spectrum_2 =</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 RREG32(CG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_ad_func_cntl =</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 RREG32(MPLL_AD_FUNC_CNTL);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_ad_func_cntl_2 =</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 RREG32(MPLL_AD_FUNC_CNTL_2);</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_dq_func_cntl =</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 RREG32(MPLL_DQ_FUNC_CNTL);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_dq_func_cntl_2 =</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 RREG32(MPLL_DQ_FUNC_CNTL_2);</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mclk_pwrmgt_cntl =</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 RREG32(MCLK_PWRMGT_CNTL);</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.dll_cntl = RREG32(DLL_CNTL);</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_ss1 = RREG32(MPLL_SS1);</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         pi-&gt;clk_regs.rv770.mpll_ss2 = RREG32(MPLL_SS2);</span>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span><span class="lineNoCov">          0 : int rv740_populate_smc_acpi_state(struct radeon_device *rdev,</span>
<span class="lineNum">     316 </span>            :                                   RV770_SMC_STATETABLE *table)
<span class="lineNum">     317 </span>            : {
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         struct rv7xx_power_info *pi = rv770_get_pi(rdev);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl = pi-&gt;clk_regs.rv770.mpll_ad_func_cntl;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         u32 mpll_ad_func_cntl_2 = pi-&gt;clk_regs.rv770.mpll_ad_func_cntl_2;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl = pi-&gt;clk_regs.rv770.mpll_dq_func_cntl;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         u32 mpll_dq_func_cntl_2 = pi-&gt;clk_regs.rv770.mpll_dq_func_cntl_2;</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = pi-&gt;clk_regs.rv770.cg_spll_func_cntl;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = pi-&gt;clk_regs.rv770.cg_spll_func_cntl_2;</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = pi-&gt;clk_regs.rv770.cg_spll_func_cntl_3;</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = pi-&gt;clk_regs.rv770.mclk_pwrmgt_cntl;</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         u32 dll_cntl = pi-&gt;clk_regs.rv770.dll_cntl;</span>
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState = table-&gt;initialState;</span>
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.flags &amp;= ~PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc) {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 rv770_populate_vddc_value(rdev, pi-&gt;acpi_vddc,</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE =</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_gen2 ?</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2 : 0;</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2XSP =</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         pi-&gt;acpi_pcie_gen2;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 rv770_populate_vddc_value(rdev, pi-&gt;min_vddc_in_table,</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                                           &amp;table-&gt;ACPIState.levels[0].vddc);</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 table-&gt;ACPIState.levels[0].gen2PCIE = 0;</span>
<span class="lineNum">     345 </span>            :         }
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl_2 |= BIAS_GEN_PDNB | RESET_EN;</span>
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         mpll_dq_func_cntl_2 |= BYPASS | BIAS_GEN_PDNB | RESET_EN;</span>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= (MRDCKA0_RESET |</span>
<span class="lineNum">     352 </span>            :                              MRDCKA1_RESET |
<span class="lineNum">     353 </span>            :                              MRDCKB0_RESET |
<span class="lineNum">     354 </span>            :                              MRDCKB1_RESET |
<span class="lineNum">     355 </span>            :                              MRDCKC0_RESET |
<span class="lineNum">     356 </span>            :                              MRDCKC1_RESET |
<span class="lineNum">     357 </span>            :                              MRDCKD0_RESET |
<span class="lineNum">     358 </span>            :                              MRDCKD1_RESET);
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         dll_cntl |= (MRDCKA0_BYPASS |</span>
<span class="lineNum">     361 </span>            :                      MRDCKA1_BYPASS |
<span class="lineNum">     362 </span>            :                      MRDCKB0_BYPASS |
<span class="lineNum">     363 </span>            :                      MRDCKB1_BYPASS |
<span class="lineNum">     364 </span>            :                      MRDCKC0_BYPASS |
<span class="lineNum">     365 </span>            :                      MRDCKC1_BYPASS |
<span class="lineNum">     366 </span>            :                      MRDCKD0_BYPASS |
<span class="lineNum">     367 </span>            :                      MRDCKD1_BYPASS);
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_RESET | SPLL_SLEEP | SPLL_BYPASS_EN;</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(4);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl);</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].mclk.mclk770.mclk_value = 0;</span>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL = cpu_to_be32(spll_func_cntl);</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 = cpu_to_be32(spll_func_cntl_2);</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 = cpu_to_be32(spll_func_cntl_3);</span>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[0].sclk.sclk_value = 0;</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[1] = table-&gt;ACPIState.levels[0];</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         table-&gt;ACPIState.levels[2] = table-&gt;ACPIState.levels[0];</span>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         rv770_populate_mvdd_value(rdev, 0, &amp;table-&gt;ACPIState.levels[0].mvdd);</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="395"><span class="lineNum">     395 </span>            : }</a>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span><span class="lineNoCov">          0 : void rv740_enable_mclk_spread_spectrum(struct radeon_device *rdev,</span>
<span class="lineNum">     398 </span>            :                                        bool enable)
<span class="lineNum">     399 </span>            : {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 WREG32_P(MPLL_CNTL_MODE, SS_SSEN, ~SS_SSEN);</span>
<span class="lineNum">     402 </span>            :         else
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 WREG32_P(MPLL_CNTL_MODE, 0, ~SS_SSEN);</span>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span><span class="lineNoCov">          0 : u8 rv740_get_mclk_frequency_ratio(u32 memory_clock)</span>
<span class="lineNum">     407 </span>            : {
<span class="lineNum">     408 </span>            :         u8 mc_para_index;
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         if ((memory_clock &lt; 10000) || (memory_clock &gt; 47500))</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 mc_para_index = 0x00;</span>
<span class="lineNum">     412 </span>            :         else
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 mc_para_index = (u8)((memory_clock - 10000) / 2500);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         return mc_para_index;</span>
<span class="lineNum">     416 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
