{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671690904409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671690904409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 08:35:04 2022 " "Processing started: Thu Dec 22 08:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671690904409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671690904409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671690904409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671690905037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671690905037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671690915387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671690915387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_normalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_normalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_normalizer " "Found entity 1: adder_normalizer" {  } { { "adder_normalizer.v" "" { Text "G:/Sem 7/Logic 2/Project/adder_normalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671690915387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671690915387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671690915418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(107) " "Verilog HDL assignment warning at adder.v(107): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diff adder.v(25) " "Verilog HDL Always Construct warning at adder.v(25): inferring latch(es) for variable \"diff\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_temp adder.v(25) " "Verilog HDL Always Construct warning at adder.v(25): inferring latch(es) for variable \"mant_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_normalizer_in adder.v(25) " "Verilog HDL Always Construct warning at adder.v(25): inferring latch(es) for variable \"mant_normalizer_in\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 23 adder.v(115) " "Verilog HDL assignment warning at adder.v(115): truncated value with size 25 to match size of target (23)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done adder.v(1) " "Output port \"done\" at adder.v(1) has no driver" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[0\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[0\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[1\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[1\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[2\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[2\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[3\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[3\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[4\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[4\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[5\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[5\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[6\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[6\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[7\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[7\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[8\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[8\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[9\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[9\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[10\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[10\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[11\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[11\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[12\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[12\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[13\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[13\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[14\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[14\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[15\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[15\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[16\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[16\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[17\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[17\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[18\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[18\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[19\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[19\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[20\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[20\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[21\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[21\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[22\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[22\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[23\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[23\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_normalizer_in\[24\] adder.v(108) " "Inferred latch for \"mant_normalizer_in\[24\]\" at adder.v(108)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671690915418 "|adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_normalizer adder_normalizer:inst " "Elaborating entity \"adder_normalizer\" for hierarchy \"adder_normalizer:inst\"" {  } { { "adder.v" "inst" { Text "G:/Sem 7/Logic 2/Project/adder.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671690915418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder_normalizer.v(12) " "Verilog HDL assignment warning at adder_normalizer.v(12): truncated value with size 32 to match size of target (8)" {  } { { "adder_normalizer.v" "" { Text "G:/Sem 7/Logic 2/Project/adder_normalizer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671690915418 "|adder|adder_normalizer:inst"}
{ "Error" "EVRFX_VERI_INFINITE_LOOP" "5000 adder_normalizer.v(10) " "Verilog HDL Loop error at adder_normalizer.v(10): loop must terminate within 5000 iterations" {  } { { "adder_normalizer.v" "" { Text "G:/Sem 7/Logic 2/Project/adder_normalizer.v" 10 0 0 } }  } 0 10106 "Verilog HDL Loop error at %2!s!: loop must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1671690915782 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "adder_normalizer:inst " "Can't elaborate user hierarchy \"adder_normalizer:inst\"" {  } { { "adder.v" "inst" { Text "G:/Sem 7/Logic 2/Project/adder.v" 21 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1671690915828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671690915844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 22 08:35:15 2022 " "Processing ended: Thu Dec 22 08:35:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671690915844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671690915844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671690915844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671690915844 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 8 s " "Quartus Prime Flow was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671690916485 ""}
