%!TEX root = ../tdc_project.tex

% --------------------------------------> main title page
\begin{titlepage}
	\pdfbookmark[0]{Titlepage}{Titlepage}
	\tgherosfont

 	\begin{center}
		\begin{minipage}[b]{0.45\linewidth}
			\begin{center}
 				\vspace{0pt}	
 				\includegraphics[width=0.8\linewidth]{images./eth_logo.pdf}
				\hspace{1cm}
			\end{center}
		\end{minipage}
		\hfill
		\begin{minipage}{0.45\textwidth}
			\begin{center}
			\vspace{-1cm}
			\hspace{1cm}
 				%\includegraphics[width=0.8\linewidth]{scs_logo}
 				\flushright{Electronics Laboratory}
 				\vspace{-0.4cm}
                \flushright{Spring Semester 2018}
			\end{center}
		\end{minipage}
		
		\vspace{0.1cm}
		\hspace*{0.15cm}\rule{0.985\textwidth}{0.4pt}
		\vspace{0.1cm}
				
		{Semester Thesis Report}
		
		\vfill

		%{\Huge\textbf{ZynqNet:\\[6pt] An FPGA-Accelerated Embedded\\[10pt] Convolutional Neural Network}}
		{\Huge\textbf{Investigation and Design of a High 
Performance Digitally-Assisted Time Domain Data Converter for 5G DPLL
}}

		
		\vfill
		
		{\Large Nico Hänni}\\
		{nhaenni@student.ethz.ch}
		
		\vfill
		
		\begin{tabular}{ll}
		 Supervisors: & Tobias Grosshauser \\
		& Alberto Calatroni \\
		 \rule{0pt}{3ex}Professor: & Prof.\ Gerhard Tröster \\
		\end{tabular}\\[2mm]
		
		\vfill

		{July 2018, ETH Zürich,}\\[2mm]
		{Department of Information Technology and Electrical Engineering} \\[2mm]


 \end{center}

\end{titlepage}