
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000006f48 <.init>:
    6f48:	stp	x29, x30, [sp, #-16]!
    6f4c:	mov	x29, sp
    6f50:	bl	7e60 <*ABS*@plt+0x20>
    6f54:	ldp	x29, x30, [sp], #16
    6f58:	ret

Disassembly of section .plt:

0000000000006f60 <mbrtowc@plt-0x20>:
    6f60:	stp	x16, x30, [sp, #-16]!
    6f64:	adrp	x16, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    6f68:	ldr	x17, [x16, #4088]
    6f6c:	add	x16, x16, #0xff8
    6f70:	br	x17
    6f74:	nop
    6f78:	nop
    6f7c:	nop

0000000000006f80 <mbrtowc@plt>:
    6f80:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6f84:	ldr	x17, [x16]
    6f88:	add	x16, x16, #0x0
    6f8c:	br	x17

0000000000006f90 <memcpy@plt>:
    6f90:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6f94:	ldr	x17, [x16, #8]
    6f98:	add	x16, x16, #0x8
    6f9c:	br	x17

0000000000006fa0 <getpwnam_r@plt>:
    6fa0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6fa4:	ldr	x17, [x16, #16]
    6fa8:	add	x16, x16, #0x10
    6fac:	br	x17

0000000000006fb0 <memmove@plt>:
    6fb0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6fb4:	ldr	x17, [x16, #24]
    6fb8:	add	x16, x16, #0x18
    6fbc:	br	x17

0000000000006fc0 <scols_column_set_whint@plt>:
    6fc0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6fc4:	ldr	x17, [x16, #32]
    6fc8:	add	x16, x16, #0x20
    6fcc:	br	x17

0000000000006fd0 <getcwd@plt>:
    6fd0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6fd4:	ldr	x17, [x16, #40]
    6fd8:	add	x16, x16, #0x28
    6fdc:	br	x17

0000000000006fe0 <scols_symbols_set_branch@plt>:
    6fe0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6fe4:	ldr	x17, [x16, #48]
    6fe8:	add	x16, x16, #0x30
    6fec:	br	x17

0000000000006ff0 <setuid@plt>:
    6ff0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    6ff4:	ldr	x17, [x16, #56]
    6ff8:	add	x16, x16, #0x38
    6ffc:	br	x17

0000000000007000 <strtok@plt>:
    7000:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7004:	ldr	x17, [x16, #64]
    7008:	add	x16, x16, #0x40
    700c:	br	x17

0000000000007010 <scols_new_column@plt>:
    7010:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7014:	ldr	x17, [x16, #72]
    7018:	add	x16, x16, #0x48
    701c:	br	x17

0000000000007020 <strtoul@plt>:
    7020:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7024:	ldr	x17, [x16, #80]
    7028:	add	x16, x16, #0x50
    702c:	br	x17

0000000000007030 <strlen@plt>:
    7030:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7034:	ldr	x17, [x16, #88]
    7038:	add	x16, x16, #0x58
    703c:	br	x17

0000000000007040 <scols_column_is_strict_width@plt>:
    7040:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7044:	ldr	x17, [x16, #96]
    7048:	add	x16, x16, #0x60
    704c:	br	x17

0000000000007050 <__sched_cpufree@plt>:
    7050:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7054:	ldr	x17, [x16, #104]
    7058:	add	x16, x16, #0x68
    705c:	br	x17

0000000000007060 <fputs@plt>:
    7060:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7064:	ldr	x17, [x16, #112]
    7068:	add	x16, x16, #0x70
    706c:	br	x17

0000000000007070 <mbstowcs@plt>:
    7070:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7074:	ldr	x17, [x16, #120]
    7078:	add	x16, x16, #0x78
    707c:	br	x17

0000000000007080 <exit@plt>:
    7080:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7084:	ldr	x17, [x16, #128]
    7088:	add	x16, x16, #0x80
    708c:	br	x17

0000000000007090 <scols_column_get_safechars@plt>:
    7090:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7094:	ldr	x17, [x16, #136]
    7098:	add	x16, x16, #0x88
    709c:	br	x17

00000000000070a0 <scols_unref_symbols@plt>:
    70a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70a4:	ldr	x17, [x16, #144]
    70a8:	add	x16, x16, #0x90
    70ac:	br	x17

00000000000070b0 <raise@plt>:
    70b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70b4:	ldr	x17, [x16, #152]
    70b8:	add	x16, x16, #0x98
    70bc:	br	x17

00000000000070c0 <dup@plt>:
    70c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70c4:	ldr	x17, [x16, #160]
    70c8:	add	x16, x16, #0xa0
    70cc:	br	x17

00000000000070d0 <__libc_current_sigrtmax@plt>:
    70d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70d4:	ldr	x17, [x16, #168]
    70d8:	add	x16, x16, #0xa8
    70dc:	br	x17

00000000000070e0 <execl@plt>:
    70e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70e4:	ldr	x17, [x16, #176]
    70e8:	add	x16, x16, #0xb0
    70ec:	br	x17

00000000000070f0 <scols_table_is_noheadings@plt>:
    70f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    70f4:	ldr	x17, [x16, #184]
    70f8:	add	x16, x16, #0xb8
    70fc:	br	x17

0000000000007100 <scols_table_is_tree@plt>:
    7100:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7104:	ldr	x17, [x16, #192]
    7108:	add	x16, x16, #0xc0
    710c:	br	x17

0000000000007110 <scols_reset_iter@plt>:
    7110:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7114:	ldr	x17, [x16, #200]
    7118:	add	x16, x16, #0xc8
    711c:	br	x17

0000000000007120 <getegid@plt>:
    7120:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7124:	ldr	x17, [x16, #208]
    7128:	add	x16, x16, #0xd0
    712c:	br	x17

0000000000007130 <strtoll@plt>:
    7130:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7134:	ldr	x17, [x16, #216]
    7138:	add	x16, x16, #0xd8
    713c:	br	x17

0000000000007140 <scols_table_add_column@plt>:
    7140:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7144:	ldr	x17, [x16, #224]
    7148:	add	x16, x16, #0xe0
    714c:	br	x17

0000000000007150 <strtod@plt>:
    7150:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7154:	ldr	x17, [x16, #232]
    7158:	add	x16, x16, #0xe8
    715c:	br	x17

0000000000007160 <geteuid@plt>:
    7160:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7164:	ldr	x17, [x16, #240]
    7168:	add	x16, x16, #0xf0
    716c:	br	x17

0000000000007170 <secure_getenv@plt>:
    7170:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7174:	ldr	x17, [x16, #248]
    7178:	add	x16, x16, #0xf8
    717c:	br	x17

0000000000007180 <scols_new_line@plt>:
    7180:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7184:	ldr	x17, [x16, #256]
    7188:	add	x16, x16, #0x100
    718c:	br	x17

0000000000007190 <ttyname@plt>:
    7190:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7194:	ldr	x17, [x16, #264]
    7198:	add	x16, x16, #0x108
    719c:	br	x17

00000000000071a0 <localtime_r@plt>:
    71a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71a4:	ldr	x17, [x16, #272]
    71a8:	add	x16, x16, #0x110
    71ac:	br	x17

00000000000071b0 <setenv@plt>:
    71b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71b4:	ldr	x17, [x16, #280]
    71b8:	add	x16, x16, #0x118
    71bc:	br	x17

00000000000071c0 <readlink@plt>:
    71c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71c4:	ldr	x17, [x16, #288]
    71c8:	add	x16, x16, #0x120
    71cc:	br	x17

00000000000071d0 <fgets_unlocked@plt>:
    71d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71d4:	ldr	x17, [x16, #296]
    71d8:	add	x16, x16, #0x128
    71dc:	br	x17

00000000000071e0 <__cxa_finalize@plt>:
    71e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71e4:	ldr	x17, [x16, #304]
    71e8:	add	x16, x16, #0x130
    71ec:	br	x17

00000000000071f0 <sprintf@plt>:
    71f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    71f4:	ldr	x17, [x16, #312]
    71f8:	add	x16, x16, #0x138
    71fc:	br	x17

0000000000007200 <getuid@plt>:
    7200:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7204:	ldr	x17, [x16, #320]
    7208:	add	x16, x16, #0x140
    720c:	br	x17

0000000000007210 <pipe@plt>:
    7210:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7214:	ldr	x17, [x16, #328]
    7218:	add	x16, x16, #0x148
    721c:	br	x17

0000000000007220 <opendir@plt>:
    7220:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7224:	ldr	x17, [x16, #336]
    7228:	add	x16, x16, #0x150
    722c:	br	x17

0000000000007230 <strftime@plt>:
    7230:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7234:	ldr	x17, [x16, #344]
    7238:	add	x16, x16, #0x158
    723c:	br	x17

0000000000007240 <__cxa_atexit@plt>:
    7240:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7244:	ldr	x17, [x16, #352]
    7248:	add	x16, x16, #0x160
    724c:	br	x17

0000000000007250 <fputc@plt>:
    7250:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7254:	ldr	x17, [x16, #360]
    7258:	add	x16, x16, #0x168
    725c:	br	x17

0000000000007260 <scols_cell_get_data@plt>:
    7260:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7264:	ldr	x17, [x16, #368]
    7268:	add	x16, x16, #0x170
    726c:	br	x17

0000000000007270 <qsort@plt>:
    7270:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7274:	ldr	x17, [x16, #376]
    7278:	add	x16, x16, #0x178
    727c:	br	x17

0000000000007280 <scols_cell_copy_content@plt>:
    7280:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7284:	ldr	x17, [x16, #384]
    7288:	add	x16, x16, #0x180
    728c:	br	x17

0000000000007290 <asprintf@plt>:
    7290:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7294:	ldr	x17, [x16, #392]
    7298:	add	x16, x16, #0x188
    729c:	br	x17

00000000000072a0 <getpwuid_r@plt>:
    72a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72a4:	ldr	x17, [x16, #400]
    72a8:	add	x16, x16, #0x190
    72ac:	br	x17

00000000000072b0 <fork@plt>:
    72b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72b4:	ldr	x17, [x16, #408]
    72b8:	add	x16, x16, #0x198
    72bc:	br	x17

00000000000072c0 <strptime@plt>:
    72c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72c4:	ldr	x17, [x16, #416]
    72c8:	add	x16, x16, #0x1a0
    72cc:	br	x17

00000000000072d0 <lseek@plt>:
    72d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72d4:	ldr	x17, [x16, #424]
    72d8:	add	x16, x16, #0x1a8
    72dc:	br	x17

00000000000072e0 <scols_column_set_flags@plt>:
    72e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72e4:	ldr	x17, [x16, #432]
    72e8:	add	x16, x16, #0x1b0
    72ec:	br	x17

00000000000072f0 <__ctype_tolower_loc@plt>:
    72f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    72f4:	ldr	x17, [x16, #440]
    72f8:	add	x16, x16, #0x1b8
    72fc:	br	x17

0000000000007300 <snprintf@plt>:
    7300:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7304:	ldr	x17, [x16, #448]
    7308:	add	x16, x16, #0x1c0
    730c:	br	x17

0000000000007310 <localeconv@plt>:
    7310:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7314:	ldr	x17, [x16, #456]
    7318:	add	x16, x16, #0x1c8
    731c:	br	x17

0000000000007320 <stpcpy@plt>:
    7320:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7324:	ldr	x17, [x16, #464]
    7328:	add	x16, x16, #0x1d0
    732c:	br	x17

0000000000007330 <scols_table_get_stream@plt>:
    7330:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7334:	ldr	x17, [x16, #472]
    7338:	add	x16, x16, #0x1d8
    733c:	br	x17

0000000000007340 <scols_table_set_termwidth@plt>:
    7340:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7344:	ldr	x17, [x16, #480]
    7348:	add	x16, x16, #0x1e0
    734c:	br	x17

0000000000007350 <scols_line_alloc_cells@plt>:
    7350:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7354:	ldr	x17, [x16, #488]
    7358:	add	x16, x16, #0x1e8
    735c:	br	x17

0000000000007360 <scols_symbols_set_group_horizontal@plt>:
    7360:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7364:	ldr	x17, [x16, #496]
    7368:	add	x16, x16, #0x1f0
    736c:	br	x17

0000000000007370 <fclose@plt>:
    7370:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7374:	ldr	x17, [x16, #504]
    7378:	add	x16, x16, #0x1f8
    737c:	br	x17

0000000000007380 <scols_table_print_range@plt>:
    7380:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7384:	ldr	x17, [x16, #512]
    7388:	add	x16, x16, #0x200
    738c:	br	x17

0000000000007390 <getpid@plt>:
    7390:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7394:	ldr	x17, [x16, #520]
    7398:	add	x16, x16, #0x208
    739c:	br	x17

00000000000073a0 <nl_langinfo@plt>:
    73a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73a4:	ldr	x17, [x16, #528]
    73a8:	add	x16, x16, #0x210
    73ac:	br	x17

00000000000073b0 <strtok_r@plt>:
    73b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73b4:	ldr	x17, [x16, #536]
    73b8:	add	x16, x16, #0x218
    73bc:	br	x17

00000000000073c0 <fopen@plt>:
    73c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73c4:	ldr	x17, [x16, #544]
    73c8:	add	x16, x16, #0x220
    73cc:	br	x17

00000000000073d0 <time@plt>:
    73d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73d4:	ldr	x17, [x16, #552]
    73d8:	add	x16, x16, #0x228
    73dc:	br	x17

00000000000073e0 <scols_table_set_stream@plt>:
    73e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16, #560]
    73e8:	add	x16, x16, #0x230
    73ec:	br	x17

00000000000073f0 <scols_symbols_set_group_vertical@plt>:
    73f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #568]
    73f8:	add	x16, x16, #0x238
    73fc:	br	x17

0000000000007400 <malloc@plt>:
    7400:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #576]
    7408:	add	x16, x16, #0x240
    740c:	br	x17

0000000000007410 <scols_ref_symbols@plt>:
    7410:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #584]
    7418:	add	x16, x16, #0x248
    741c:	br	x17

0000000000007420 <setsockopt@plt>:
    7420:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #592]
    7428:	add	x16, x16, #0x250
    742c:	br	x17

0000000000007430 <wcwidth@plt>:
    7430:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #600]
    7438:	add	x16, x16, #0x258
    743c:	br	x17

0000000000007440 <scols_copy_line@plt>:
    7440:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #608]
    7448:	add	x16, x16, #0x260
    744c:	br	x17

0000000000007450 <scols_table_set_columns_iter@plt>:
    7450:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #616]
    7458:	add	x16, x16, #0x268
    745c:	br	x17

0000000000007460 <open@plt>:
    7460:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #624]
    7468:	add	x16, x16, #0x270
    746c:	br	x17

0000000000007470 <poll@plt>:
    7470:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #632]
    7478:	add	x16, x16, #0x278
    747c:	br	x17

0000000000007480 <wcswidth@plt>:
    7480:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #640]
    7488:	add	x16, x16, #0x280
    748c:	br	x17

0000000000007490 <__isoc99_fscanf@plt>:
    7490:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #648]
    7498:	add	x16, x16, #0x288
    749c:	br	x17

00000000000074a0 <getppid@plt>:
    74a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #656]
    74a8:	add	x16, x16, #0x290
    74ac:	br	x17

00000000000074b0 <__strtol_internal@plt>:
    74b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #664]
    74b8:	add	x16, x16, #0x298
    74bc:	br	x17

00000000000074c0 <sigemptyset@plt>:
    74c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #672]
    74c8:	add	x16, x16, #0x2a0
    74cc:	br	x17

00000000000074d0 <strncmp@plt>:
    74d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #680]
    74d8:	add	x16, x16, #0x2a8
    74dc:	br	x17

00000000000074e0 <__libc_current_sigrtmin@plt>:
    74e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #688]
    74e8:	add	x16, x16, #0x2b0
    74ec:	br	x17

00000000000074f0 <fgetc@plt>:
    74f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #696]
    74f8:	add	x16, x16, #0x2b8
    74fc:	br	x17

0000000000007500 <scols_column_is_customwrap@plt>:
    7500:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #704]
    7508:	add	x16, x16, #0x2c0
    750c:	br	x17

0000000000007510 <scols_column_get_header@plt>:
    7510:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #712]
    7518:	add	x16, x16, #0x2c8
    751c:	br	x17

0000000000007520 <memset@plt>:
    7520:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #720]
    7528:	add	x16, x16, #0x2d0
    752c:	br	x17

0000000000007530 <fdopen@plt>:
    7530:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #728]
    7538:	add	x16, x16, #0x2d8
    753c:	br	x17

0000000000007540 <gettimeofday@plt>:
    7540:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #736]
    7548:	add	x16, x16, #0x2e0
    754c:	br	x17

0000000000007550 <gmtime_r@plt>:
    7550:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #744]
    7558:	add	x16, x16, #0x2e8
    755c:	br	x17

0000000000007560 <scols_cell_refer_data@plt>:
    7560:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #752]
    7568:	add	x16, x16, #0x2f0
    756c:	br	x17

0000000000007570 <random@plt>:
    7570:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #760]
    7578:	add	x16, x16, #0x2f8
    757c:	br	x17

0000000000007580 <__strtoul_internal@plt>:
    7580:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #768]
    7588:	add	x16, x16, #0x300
    758c:	br	x17

0000000000007590 <scols_column_is_wrap@plt>:
    7590:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #776]
    7598:	add	x16, x16, #0x308
    759c:	br	x17

00000000000075a0 <calloc@plt>:
    75a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #784]
    75a8:	add	x16, x16, #0x310
    75ac:	br	x17

00000000000075b0 <scols_table_is_maxout@plt>:
    75b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #792]
    75b8:	add	x16, x16, #0x318
    75bc:	br	x17

00000000000075c0 <setmntent@plt>:
    75c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #800]
    75c8:	add	x16, x16, #0x320
    75cc:	br	x17

00000000000075d0 <scols_unref_line@plt>:
    75d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #808]
    75d8:	add	x16, x16, #0x328
    75dc:	br	x17

00000000000075e0 <endmntent@plt>:
    75e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #816]
    75e8:	add	x16, x16, #0x330
    75ec:	br	x17

00000000000075f0 <__xpg_basename@plt>:
    75f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #824]
    75f8:	add	x16, x16, #0x338
    75fc:	br	x17

0000000000007600 <strcasecmp@plt>:
    7600:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #832]
    7608:	add	x16, x16, #0x340
    760c:	br	x17

0000000000007610 <readdir@plt>:
    7610:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #840]
    7618:	add	x16, x16, #0x348
    761c:	br	x17

0000000000007620 <realloc@plt>:
    7620:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #848]
    7628:	add	x16, x16, #0x350
    762c:	br	x17

0000000000007630 <scols_cell_set_data@plt>:
    7630:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #856]
    7638:	add	x16, x16, #0x358
    763c:	br	x17

0000000000007640 <scols_new_table@plt>:
    7640:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #864]
    7648:	add	x16, x16, #0x360
    764c:	br	x17

0000000000007650 <strdup@plt>:
    7650:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #872]
    7658:	add	x16, x16, #0x368
    765c:	br	x17

0000000000007660 <closedir@plt>:
    7660:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #880]
    7668:	add	x16, x16, #0x370
    766c:	br	x17

0000000000007670 <strerror@plt>:
    7670:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #888]
    7678:	add	x16, x16, #0x378
    767c:	br	x17

0000000000007680 <scols_symbols_set_group_middle_child@plt>:
    7680:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #896]
    7688:	add	x16, x16, #0x380
    768c:	br	x17

0000000000007690 <close@plt>:
    7690:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #904]
    7698:	add	x16, x16, #0x388
    769c:	br	x17

00000000000076a0 <sigaction@plt>:
    76a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #912]
    76a8:	add	x16, x16, #0x390
    76ac:	br	x17

00000000000076b0 <__sched_cpualloc@plt>:
    76b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #920]
    76b8:	add	x16, x16, #0x398
    76bc:	br	x17

00000000000076c0 <strrchr@plt>:
    76c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #928]
    76c8:	add	x16, x16, #0x3a0
    76cc:	br	x17

00000000000076d0 <__gmon_start__@plt>:
    76d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #936]
    76d8:	add	x16, x16, #0x3a8
    76dc:	br	x17

00000000000076e0 <mktime@plt>:
    76e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #944]
    76e8:	add	x16, x16, #0x3b0
    76ec:	br	x17

00000000000076f0 <fdopendir@plt>:
    76f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #952]
    76f8:	add	x16, x16, #0x3b8
    76fc:	br	x17

0000000000007700 <write@plt>:
    7700:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #960]
    7708:	add	x16, x16, #0x3c0
    770c:	br	x17

0000000000007710 <scols_symbols_set_group_middle_member@plt>:
    7710:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #968]
    7718:	add	x16, x16, #0x3c8
    771c:	br	x17

0000000000007720 <abort@plt>:
    7720:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #976]
    7728:	add	x16, x16, #0x3d0
    772c:	br	x17

0000000000007730 <mkostemp@plt>:
    7730:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #984]
    7738:	add	x16, x16, #0x3d8
    773c:	br	x17

0000000000007740 <setgid@plt>:
    7740:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #992]
    7748:	add	x16, x16, #0x3e0
    774c:	br	x17

0000000000007750 <access@plt>:
    7750:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #1000]
    7758:	add	x16, x16, #0x3e8
    775c:	br	x17

0000000000007760 <scols_table_set_symbols@plt>:
    7760:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #1008]
    7768:	add	x16, x16, #0x3f0
    776c:	br	x17

0000000000007770 <scols_line_free_cells@plt>:
    7770:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #1016]
    7778:	add	x16, x16, #0x3f8
    777c:	br	x17

0000000000007780 <scols_cell_get_alignment@plt>:
    7780:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #1024]
    7788:	add	x16, x16, #0x400
    778c:	br	x17

0000000000007790 <strsep@plt>:
    7790:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #1032]
    7798:	add	x16, x16, #0x408
    779c:	br	x17

00000000000077a0 <execvp@plt>:
    77a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #1040]
    77a8:	add	x16, x16, #0x410
    77ac:	br	x17

00000000000077b0 <strcmp@plt>:
    77b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #1048]
    77b8:	add	x16, x16, #0x418
    77bc:	br	x17

00000000000077c0 <getpwuid@plt>:
    77c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #1056]
    77c8:	add	x16, x16, #0x420
    77cc:	br	x17

00000000000077d0 <warn@plt>:
    77d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #1064]
    77d8:	add	x16, x16, #0x428
    77dc:	br	x17

00000000000077e0 <__ctype_b_loc@plt>:
    77e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #1072]
    77e8:	add	x16, x16, #0x430
    77ec:	br	x17

00000000000077f0 <rewinddir@plt>:
    77f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #1080]
    77f8:	add	x16, x16, #0x438
    77fc:	br	x17

0000000000007800 <strtol@plt>:
    7800:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #1088]
    7808:	add	x16, x16, #0x440
    780c:	br	x17

0000000000007810 <wctomb@plt>:
    7810:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #1096]
    7818:	add	x16, x16, #0x448
    781c:	br	x17

0000000000007820 <scols_column_is_right@plt>:
    7820:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #1104]
    7828:	add	x16, x16, #0x450
    782c:	br	x17

0000000000007830 <scols_new_symbols@plt>:
    7830:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #1112]
    7838:	add	x16, x16, #0x458
    783c:	br	x17

0000000000007840 <free@plt>:
    7840:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #1120]
    7848:	add	x16, x16, #0x460
    784c:	br	x17

0000000000007850 <scols_get_library_version@plt>:
    7850:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #1128]
    7858:	add	x16, x16, #0x468
    785c:	br	x17

0000000000007860 <__ctype_get_mb_cur_max@plt>:
    7860:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #1136]
    7868:	add	x16, x16, #0x470
    786c:	br	x17

0000000000007870 <getgid@plt>:
    7870:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #1144]
    7878:	add	x16, x16, #0x478
    787c:	br	x17

0000000000007880 <scols_symbols_set_title_padding@plt>:
    7880:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #1152]
    7888:	add	x16, x16, #0x480
    788c:	br	x17

0000000000007890 <strncasecmp@plt>:
    7890:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #1160]
    7898:	add	x16, x16, #0x488
    789c:	br	x17

00000000000078a0 <scols_table_get_termwidth@plt>:
    78a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #1168]
    78a8:	add	x16, x16, #0x490
    78ac:	br	x17

00000000000078b0 <nanosleep@plt>:
    78b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #1176]
    78b8:	add	x16, x16, #0x498
    78bc:	br	x17

00000000000078c0 <vasprintf@plt>:
    78c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #1184]
    78c8:	add	x16, x16, #0x4a0
    78cc:	br	x17

00000000000078d0 <scols_symbols_set_group_last_member@plt>:
    78d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #1192]
    78d8:	add	x16, x16, #0x4a8
    78dc:	br	x17

00000000000078e0 <scols_reset_cell@plt>:
    78e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #1200]
    78e8:	add	x16, x16, #0x4b0
    78ec:	br	x17

00000000000078f0 <hasmntopt@plt>:
    78f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #1208]
    78f8:	add	x16, x16, #0x4b8
    78fc:	br	x17

0000000000007900 <scols_ref_line@plt>:
    7900:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #1216]
    7908:	add	x16, x16, #0x4c0
    790c:	br	x17

0000000000007910 <connect@plt>:
    7910:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #1224]
    7918:	add	x16, x16, #0x4c8
    791c:	br	x17

0000000000007920 <strndup@plt>:
    7920:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #1232]
    7928:	add	x16, x16, #0x4d0
    792c:	br	x17

0000000000007930 <strspn@plt>:
    7930:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #1240]
    7938:	add	x16, x16, #0x4d8
    793c:	br	x17

0000000000007940 <strchr@plt>:
    7940:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #1248]
    7948:	add	x16, x16, #0x4e0
    794c:	br	x17

0000000000007950 <scols_table_is_json@plt>:
    7950:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #1256]
    7958:	add	x16, x16, #0x4e8
    795c:	br	x17

0000000000007960 <scols_table_is_minout@plt>:
    7960:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #1264]
    7968:	add	x16, x16, #0x4f0
    796c:	br	x17

0000000000007970 <__isoc99_vfscanf@plt>:
    7970:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #1272]
    7978:	add	x16, x16, #0x4f8
    797c:	br	x17

0000000000007980 <scols_line_remove_child@plt>:
    7980:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #1280]
    7988:	add	x16, x16, #0x500
    798c:	br	x17

0000000000007990 <fwrite@plt>:
    7990:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #1288]
    7998:	add	x16, x16, #0x508
    799c:	br	x17

00000000000079a0 <fcntl@plt>:
    79a0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #1296]
    79a8:	add	x16, x16, #0x510
    79ac:	br	x17

00000000000079b0 <socket@plt>:
    79b0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #1304]
    79b8:	add	x16, x16, #0x518
    79bc:	br	x17

00000000000079c0 <fflush@plt>:
    79c0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #1312]
    79c8:	add	x16, x16, #0x520
    79cc:	br	x17

00000000000079d0 <strcpy@plt>:
    79d0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #1320]
    79d8:	add	x16, x16, #0x528
    79dc:	br	x17

00000000000079e0 <dirfd@plt>:
    79e0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #1328]
    79e8:	add	x16, x16, #0x530
    79ec:	br	x17

00000000000079f0 <scols_copy_column@plt>:
    79f0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #1336]
    79f8:	add	x16, x16, #0x538
    79fc:	br	x17

0000000000007a00 <scols_table_next_line@plt>:
    7a00:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #1344]
    7a08:	add	x16, x16, #0x540
    7a0c:	br	x17

0000000000007a10 <scols_unref_table@plt>:
    7a10:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #1352]
    7a18:	add	x16, x16, #0x548
    7a1c:	br	x17

0000000000007a20 <scols_column_is_tree@plt>:
    7a20:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #1360]
    7a28:	add	x16, x16, #0x550
    7a2c:	br	x17

0000000000007a30 <warnx@plt>:
    7a30:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #1368]
    7a38:	add	x16, x16, #0x558
    7a3c:	br	x17

0000000000007a40 <read@plt>:
    7a40:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #1376]
    7a48:	add	x16, x16, #0x560
    7a4c:	br	x17

0000000000007a50 <memchr@plt>:
    7a50:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #1384]
    7a58:	add	x16, x16, #0x568
    7a5c:	br	x17

0000000000007a60 <isatty@plt>:
    7a60:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #1392]
    7a68:	add	x16, x16, #0x570
    7a6c:	br	x17

0000000000007a70 <jrand48@plt>:
    7a70:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #1400]
    7a78:	add	x16, x16, #0x578
    7a7c:	br	x17

0000000000007a80 <wcstombs@plt>:
    7a80:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #1408]
    7a88:	add	x16, x16, #0x580
    7a8c:	br	x17

0000000000007a90 <scols_table_remove_lines@plt>:
    7a90:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #1416]
    7a98:	add	x16, x16, #0x588
    7a9c:	br	x17

0000000000007aa0 <select@plt>:
    7aa0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #1424]
    7aa8:	add	x16, x16, #0x590
    7aac:	br	x17

0000000000007ab0 <scols_symbols_set_right@plt>:
    7ab0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #1432]
    7ab8:	add	x16, x16, #0x598
    7abc:	br	x17

0000000000007ac0 <scols_line_add_child@plt>:
    7ac0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #1440]
    7ac8:	add	x16, x16, #0x5a0
    7acc:	br	x17

0000000000007ad0 <scols_symbols_set_group_last_child@plt>:
    7ad0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #1448]
    7ad8:	add	x16, x16, #0x5a8
    7adc:	br	x17

0000000000007ae0 <__fxstat@plt>:
    7ae0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #1456]
    7ae8:	add	x16, x16, #0x5b0
    7aec:	br	x17

0000000000007af0 <strstr@plt>:
    7af0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #1464]
    7af8:	add	x16, x16, #0x5b8
    7afc:	br	x17

0000000000007b00 <scols_column_is_noextremes@plt>:
    7b00:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #1472]
    7b08:	add	x16, x16, #0x5c0
    7b0c:	br	x17

0000000000007b10 <scols_symbols_set_cell_padding@plt>:
    7b10:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #1480]
    7b18:	add	x16, x16, #0x5c8
    7b1c:	br	x17

0000000000007b20 <dcgettext@plt>:
    7b20:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #1488]
    7b28:	add	x16, x16, #0x5d0
    7b2c:	br	x17

0000000000007b30 <srandom@plt>:
    7b30:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #1496]
    7b38:	add	x16, x16, #0x5d8
    7b3c:	br	x17

0000000000007b40 <realpath@plt>:
    7b40:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #1504]
    7b48:	add	x16, x16, #0x5e0
    7b4c:	br	x17

0000000000007b50 <scols_table_next_column@plt>:
    7b50:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #1512]
    7b58:	add	x16, x16, #0x5e8
    7b5c:	br	x17

0000000000007b60 <__isoc99_sscanf@plt>:
    7b60:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #1520]
    7b68:	add	x16, x16, #0x5f0
    7b6c:	br	x17

0000000000007b70 <vsnprintf@plt>:
    7b70:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #1528]
    7b78:	add	x16, x16, #0x5f8
    7b7c:	br	x17

0000000000007b80 <scols_table_is_export@plt>:
    7b80:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #1536]
    7b88:	add	x16, x16, #0x600
    7b8c:	br	x17

0000000000007b90 <scols_table_set_default_symbols@plt>:
    7b90:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #1544]
    7b98:	add	x16, x16, #0x608
    7b9c:	br	x17

0000000000007ba0 <getmntent@plt>:
    7ba0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #1552]
    7ba8:	add	x16, x16, #0x610
    7bac:	br	x17

0000000000007bb0 <scols_column_is_trunc@plt>:
    7bb0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1560]
    7bb8:	add	x16, x16, #0x618
    7bbc:	br	x17

0000000000007bc0 <dup2@plt>:
    7bc0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1568]
    7bc8:	add	x16, x16, #0x620
    7bcc:	br	x17

0000000000007bd0 <strncpy@plt>:
    7bd0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1576]
    7bd8:	add	x16, x16, #0x628
    7bdc:	br	x17

0000000000007be0 <errx@plt>:
    7be0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1584]
    7be8:	add	x16, x16, #0x630
    7bec:	br	x17

0000000000007bf0 <scols_column_is_hidden@plt>:
    7bf0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1592]
    7bf8:	add	x16, x16, #0x638
    7bfc:	br	x17

0000000000007c00 <getrandom@plt>:
    7c00:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1600]
    7c08:	add	x16, x16, #0x640
    7c0c:	br	x17

0000000000007c10 <iswprint@plt>:
    7c10:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1608]
    7c18:	add	x16, x16, #0x648
    7c1c:	br	x17

0000000000007c20 <scols_table_add_line@plt>:
    7c20:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1616]
    7c28:	add	x16, x16, #0x650
    7c2c:	br	x17

0000000000007c30 <umask@plt>:
    7c30:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1624]
    7c38:	add	x16, x16, #0x658
    7c3c:	br	x17

0000000000007c40 <strcspn@plt>:
    7c40:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1632]
    7c48:	add	x16, x16, #0x660
    7c4c:	br	x17

0000000000007c50 <faccessat@plt>:
    7c50:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1640]
    7c58:	add	x16, x16, #0x668
    7c5c:	br	x17

0000000000007c60 <vfprintf@plt>:
    7c60:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1648]
    7c68:	add	x16, x16, #0x670
    7c6c:	br	x17

0000000000007c70 <openat@plt>:
    7c70:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1656]
    7c78:	add	x16, x16, #0x678
    7c7c:	br	x17

0000000000007c80 <__assert_fail@plt>:
    7c80:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1664]
    7c88:	add	x16, x16, #0x680
    7c8c:	br	x17

0000000000007c90 <__errno_location@plt>:
    7c90:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1672]
    7c98:	add	x16, x16, #0x688
    7c9c:	br	x17

0000000000007ca0 <uname@plt>:
    7ca0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1680]
    7ca8:	add	x16, x16, #0x690
    7cac:	br	x17

0000000000007cb0 <getenv@plt>:
    7cb0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1688]
    7cb8:	add	x16, x16, #0x698
    7cbc:	br	x17

0000000000007cc0 <scols_symbols_set_group_first_member@plt>:
    7cc0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1696]
    7cc8:	add	x16, x16, #0x6a0
    7ccc:	br	x17

0000000000007cd0 <__xstat@plt>:
    7cd0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1704]
    7cd8:	add	x16, x16, #0x6a8
    7cdc:	br	x17

0000000000007ce0 <prctl@plt>:
    7ce0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1712]
    7ce8:	add	x16, x16, #0x6b0
    7cec:	br	x17

0000000000007cf0 <open_memstream@plt>:
    7cf0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1720]
    7cf8:	add	x16, x16, #0x6b8
    7cfc:	br	x17

0000000000007d00 <getgrgid@plt>:
    7d00:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1728]
    7d08:	add	x16, x16, #0x6c0
    7d0c:	br	x17

0000000000007d10 <scols_ref_column@plt>:
    7d10:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1736]
    7d18:	add	x16, x16, #0x6c8
    7d1c:	br	x17

0000000000007d20 <scols_symbols_set_vertical@plt>:
    7d20:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1744]
    7d28:	add	x16, x16, #0x6d0
    7d2c:	br	x17

0000000000007d30 <scols_unref_column@plt>:
    7d30:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1752]
    7d38:	add	x16, x16, #0x6d8
    7d3c:	br	x17

0000000000007d40 <syscall@plt>:
    7d40:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1760]
    7d48:	add	x16, x16, #0x6e0
    7d4c:	br	x17

0000000000007d50 <waitpid@plt>:
    7d50:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1768]
    7d58:	add	x16, x16, #0x6e8
    7d5c:	br	x17

0000000000007d60 <unlink@plt>:
    7d60:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1776]
    7d68:	add	x16, x16, #0x6f0
    7d6c:	br	x17

0000000000007d70 <getdtablesize@plt>:
    7d70:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1784]
    7d78:	add	x16, x16, #0x6f8
    7d7c:	br	x17

0000000000007d80 <getlogin@plt>:
    7d80:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1792]
    7d88:	add	x16, x16, #0x700
    7d8c:	br	x17

0000000000007d90 <mkdir@plt>:
    7d90:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1800]
    7d98:	add	x16, x16, #0x708
    7d9c:	br	x17

0000000000007da0 <scols_line_get_cell@plt>:
    7da0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1808]
    7da8:	add	x16, x16, #0x710
    7dac:	br	x17

0000000000007db0 <fprintf@plt>:
    7db0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1816]
    7db8:	add	x16, x16, #0x718
    7dbc:	br	x17

0000000000007dc0 <fgets@plt>:
    7dc0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1824]
    7dc8:	add	x16, x16, #0x720
    7dcc:	br	x17

0000000000007dd0 <scols_table_get_column@plt>:
    7dd0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1832]
    7dd8:	add	x16, x16, #0x728
    7ddc:	br	x17

0000000000007de0 <err@plt>:
    7de0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1840]
    7de8:	add	x16, x16, #0x730
    7dec:	br	x17

0000000000007df0 <ioctl@plt>:
    7df0:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1848]
    7df8:	add	x16, x16, #0x738
    7dfc:	br	x17

0000000000007e00 <scols_line_next_child@plt>:
    7e00:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1856]
    7e08:	add	x16, x16, #0x740
    7e0c:	br	x17

0000000000007e10 <__fxstatat@plt>:
    7e10:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1864]
    7e18:	add	x16, x16, #0x748
    7e1c:	br	x17

0000000000007e20 <scols_table_remove_column@plt>:
    7e20:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1872]
    7e28:	add	x16, x16, #0x750
    7e2c:	br	x17

0000000000007e30 <readlinkat@plt>:
    7e30:	adrp	x16, 3c000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1880]
    7e38:	add	x16, x16, #0x758
    7e3c:	br	x17

0000000000007e40 <*ABS*@plt>:
    7e40:	stp	x2, x3, [sp, #-16]!
    7e44:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7e48:	adrp	x3, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7e4c:	ldr	x2, [x2, #4064]
    7e50:	add	x3, x3, #0xfe8
    7e54:	br	x2
    7e58:	nop
    7e5c:	nop

Disassembly of section .text:

0000000000007e60 <scols_new_iter@@SMARTCOLS_2.25-0xd4>:
    7e60:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7e64:	ldr	x0, [x0, #4040]
    7e68:	cbz	x0, 7e70 <*ABS*@plt+0x30>
    7e6c:	b	76d0 <__gmon_start__@plt>
    7e70:	ret
    7e74:	nop
    7e78:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7e7c:	add	x0, x0, #0x7a8
    7e80:	adrp	x1, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7e84:	add	x1, x1, #0x7a8
    7e88:	cmp	x1, x0
    7e8c:	b.eq	7ea4 <*ABS*@plt+0x64>  // b.none
    7e90:	adrp	x1, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7e94:	ldr	x1, [x1, #4000]
    7e98:	cbz	x1, 7ea4 <*ABS*@plt+0x64>
    7e9c:	mov	x16, x1
    7ea0:	br	x16
    7ea4:	ret
    7ea8:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7eac:	add	x0, x0, #0x7a8
    7eb0:	adrp	x1, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7eb4:	add	x1, x1, #0x7a8
    7eb8:	sub	x1, x1, x0
    7ebc:	lsr	x2, x1, #63
    7ec0:	add	x1, x2, x1, asr #3
    7ec4:	cmp	xzr, x1, asr #1
    7ec8:	asr	x1, x1, #1
    7ecc:	b.eq	7ee4 <*ABS*@plt+0xa4>  // b.none
    7ed0:	adrp	x2, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7ed4:	ldr	x2, [x2, #4056]
    7ed8:	cbz	x2, 7ee4 <*ABS*@plt+0xa4>
    7edc:	mov	x16, x2
    7ee0:	br	x16
    7ee4:	ret
    7ee8:	stp	x29, x30, [sp, #-32]!
    7eec:	mov	x29, sp
    7ef0:	str	x19, [sp, #16]
    7ef4:	adrp	x19, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7ef8:	ldrb	w0, [x19, #1960]
    7efc:	cbnz	w0, 7f24 <*ABS*@plt+0xe4>
    7f00:	adrp	x0, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    7f04:	ldr	x0, [x0, #4008]
    7f08:	cbz	x0, 7f18 <*ABS*@plt+0xd8>
    7f0c:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
    7f10:	ldr	x0, [x0, #1904]
    7f14:	bl	71e0 <__cxa_finalize@plt>
    7f18:	bl	7e78 <*ABS*@plt+0x38>
    7f1c:	mov	w0, #0x1                   	// #1
    7f20:	strb	w0, [x19, #1960]
    7f24:	ldr	x19, [sp, #16]
    7f28:	ldp	x29, x30, [sp], #32
    7f2c:	ret
    7f30:	b	7ea8 <*ABS*@plt+0x68>

0000000000007f34 <scols_new_iter@@SMARTCOLS_2.25>:
    7f34:	stp	x29, x30, [sp, #-32]!
    7f38:	str	x19, [sp, #16]
    7f3c:	mov	w19, w0
    7f40:	mov	w0, #0x1                   	// #1
    7f44:	mov	w1, #0x18                  	// #24
    7f48:	mov	x29, sp
    7f4c:	bl	75a0 <calloc@plt>
    7f50:	cbz	x0, 7f58 <scols_new_iter@@SMARTCOLS_2.25+0x24>
    7f54:	str	w19, [x0, #16]
    7f58:	ldr	x19, [sp, #16]
    7f5c:	ldp	x29, x30, [sp], #32
    7f60:	ret

0000000000007f64 <scols_free_iter@@SMARTCOLS_2.25>:
    7f64:	b	7840 <free@plt>

0000000000007f68 <scols_reset_iter@@SMARTCOLS_2.25>:
    7f68:	cmn	w1, #0x1
    7f6c:	b.ne	7f74 <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    7f70:	ldr	w1, [x0, #16]
    7f74:	stp	xzr, xzr, [x0, #8]
    7f78:	str	xzr, [x0]
    7f7c:	str	w1, [x0, #16]
    7f80:	ret

0000000000007f84 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    7f84:	ldr	w0, [x0, #16]
    7f88:	ret

0000000000007f8c <scols_new_symbols@@SMARTCOLS_2.25>:
    7f8c:	stp	x29, x30, [sp, #-32]!
    7f90:	mov	w0, #0x1                   	// #1
    7f94:	mov	w1, #0x68                  	// #104
    7f98:	str	x19, [sp, #16]
    7f9c:	mov	x29, sp
    7fa0:	mov	w19, #0x1                   	// #1
    7fa4:	bl	75a0 <calloc@plt>
    7fa8:	cbz	x0, 7fb0 <scols_new_symbols@@SMARTCOLS_2.25+0x24>
    7fac:	str	w19, [x0]
    7fb0:	ldr	x19, [sp, #16]
    7fb4:	ldp	x29, x30, [sp], #32
    7fb8:	ret

0000000000007fbc <scols_ref_symbols@@SMARTCOLS_2.25>:
    7fbc:	cbz	x0, 7fcc <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    7fc0:	ldr	w8, [x0]
    7fc4:	add	w8, w8, #0x1
    7fc8:	str	w8, [x0]
    7fcc:	ret

0000000000007fd0 <scols_unref_symbols@@SMARTCOLS_2.25>:
    7fd0:	stp	x29, x30, [sp, #-32]!
    7fd4:	str	x19, [sp, #16]
    7fd8:	mov	x29, sp
    7fdc:	cbz	x0, 8064 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    7fe0:	ldr	w8, [x0]
    7fe4:	mov	x19, x0
    7fe8:	subs	w8, w8, #0x1
    7fec:	str	w8, [x0]
    7ff0:	b.gt	8064 <scols_unref_symbols@@SMARTCOLS_2.25+0x94>
    7ff4:	ldr	x0, [x19, #8]
    7ff8:	bl	7840 <free@plt>
    7ffc:	ldr	x0, [x19, #16]
    8000:	bl	7840 <free@plt>
    8004:	ldr	x0, [x19, #24]
    8008:	bl	7840 <free@plt>
    800c:	ldr	x0, [x19, #56]
    8010:	bl	7840 <free@plt>
    8014:	ldr	x0, [x19, #64]
    8018:	bl	7840 <free@plt>
    801c:	ldr	x0, [x19, #48]
    8020:	bl	7840 <free@plt>
    8024:	ldr	x0, [x19, #32]
    8028:	bl	7840 <free@plt>
    802c:	ldr	x0, [x19, #40]
    8030:	bl	7840 <free@plt>
    8034:	ldr	x0, [x19, #72]
    8038:	bl	7840 <free@plt>
    803c:	ldr	x0, [x19, #80]
    8040:	bl	7840 <free@plt>
    8044:	ldr	x0, [x19, #88]
    8048:	bl	7840 <free@plt>
    804c:	ldr	x0, [x19, #96]
    8050:	bl	7840 <free@plt>
    8054:	mov	x0, x19
    8058:	ldr	x19, [sp, #16]
    805c:	ldp	x29, x30, [sp], #32
    8060:	b	7840 <free@plt>
    8064:	ldr	x19, [sp, #16]
    8068:	ldp	x29, x30, [sp], #32
    806c:	ret

0000000000008070 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8070:	stp	x29, x30, [sp, #-32]!
    8074:	stp	x20, x19, [sp, #16]
    8078:	mov	x29, sp
    807c:	cbz	x0, 80a0 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x30>
    8080:	mov	x19, x0
    8084:	cbz	x1, 80a8 <scols_symbols_set_branch@@SMARTCOLS_2.25+0x38>
    8088:	mov	x0, x1
    808c:	bl	7650 <strdup@plt>
    8090:	mov	x20, x0
    8094:	cbnz	x0, 80ac <scols_symbols_set_branch@@SMARTCOLS_2.25+0x3c>
    8098:	mov	w0, #0xfffffff4            	// #-12
    809c:	b	80bc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x4c>
    80a0:	mov	w0, #0xffffffea            	// #-22
    80a4:	b	80bc <scols_symbols_set_branch@@SMARTCOLS_2.25+0x4c>
    80a8:	mov	x20, xzr
    80ac:	ldr	x0, [x19, #8]
    80b0:	bl	7840 <free@plt>
    80b4:	mov	w0, wzr
    80b8:	str	x20, [x19, #8]
    80bc:	ldp	x20, x19, [sp, #16]
    80c0:	ldp	x29, x30, [sp], #32
    80c4:	ret

00000000000080c8 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    80c8:	stp	x29, x30, [sp, #-32]!
    80cc:	stp	x20, x19, [sp, #16]
    80d0:	mov	x29, sp
    80d4:	cbz	x0, 80f8 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x30>
    80d8:	mov	x19, x0
    80dc:	cbz	x1, 8100 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x38>
    80e0:	mov	x0, x1
    80e4:	bl	7650 <strdup@plt>
    80e8:	mov	x20, x0
    80ec:	cbnz	x0, 8104 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x3c>
    80f0:	mov	w0, #0xfffffff4            	// #-12
    80f4:	b	8114 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x4c>
    80f8:	mov	w0, #0xffffffea            	// #-22
    80fc:	b	8114 <scols_symbols_set_vertical@@SMARTCOLS_2.25+0x4c>
    8100:	mov	x20, xzr
    8104:	ldr	x0, [x19, #16]
    8108:	bl	7840 <free@plt>
    810c:	mov	w0, wzr
    8110:	str	x20, [x19, #16]
    8114:	ldp	x20, x19, [sp, #16]
    8118:	ldp	x29, x30, [sp], #32
    811c:	ret

0000000000008120 <scols_symbols_set_right@@SMARTCOLS_2.25>:
    8120:	stp	x29, x30, [sp, #-32]!
    8124:	stp	x20, x19, [sp, #16]
    8128:	mov	x29, sp
    812c:	cbz	x0, 8150 <scols_symbols_set_right@@SMARTCOLS_2.25+0x30>
    8130:	mov	x19, x0
    8134:	cbz	x1, 8158 <scols_symbols_set_right@@SMARTCOLS_2.25+0x38>
    8138:	mov	x0, x1
    813c:	bl	7650 <strdup@plt>
    8140:	mov	x20, x0
    8144:	cbnz	x0, 815c <scols_symbols_set_right@@SMARTCOLS_2.25+0x3c>
    8148:	mov	w0, #0xfffffff4            	// #-12
    814c:	b	816c <scols_symbols_set_right@@SMARTCOLS_2.25+0x4c>
    8150:	mov	w0, #0xffffffea            	// #-22
    8154:	b	816c <scols_symbols_set_right@@SMARTCOLS_2.25+0x4c>
    8158:	mov	x20, xzr
    815c:	ldr	x0, [x19, #24]
    8160:	bl	7840 <free@plt>
    8164:	mov	w0, wzr
    8168:	str	x20, [x19, #24]
    816c:	ldp	x20, x19, [sp, #16]
    8170:	ldp	x29, x30, [sp], #32
    8174:	ret

0000000000008178 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8178:	stp	x29, x30, [sp, #-32]!
    817c:	stp	x20, x19, [sp, #16]
    8180:	mov	x29, sp
    8184:	cbz	x0, 81a8 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x30>
    8188:	mov	x19, x0
    818c:	cbz	x1, 81b0 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x38>
    8190:	mov	x0, x1
    8194:	bl	7650 <strdup@plt>
    8198:	mov	x20, x0
    819c:	cbnz	x0, 81b4 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x3c>
    81a0:	mov	w0, #0xfffffff4            	// #-12
    81a4:	b	81c4 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x4c>
    81a8:	mov	w0, #0xffffffea            	// #-22
    81ac:	b	81c4 <scols_symbols_set_title_padding@@SMARTCOLS_2.28+0x4c>
    81b0:	mov	x20, xzr
    81b4:	ldr	x0, [x19, #88]
    81b8:	bl	7840 <free@plt>
    81bc:	mov	w0, wzr
    81c0:	str	x20, [x19, #88]
    81c4:	ldp	x20, x19, [sp, #16]
    81c8:	ldp	x29, x30, [sp], #32
    81cc:	ret

00000000000081d0 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    81d0:	stp	x29, x30, [sp, #-32]!
    81d4:	stp	x20, x19, [sp, #16]
    81d8:	mov	x29, sp
    81dc:	cbz	x0, 8200 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x30>
    81e0:	mov	x19, x0
    81e4:	cbz	x1, 8208 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x38>
    81e8:	mov	x0, x1
    81ec:	bl	7650 <strdup@plt>
    81f0:	mov	x20, x0
    81f4:	cbnz	x0, 820c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x3c>
    81f8:	mov	w0, #0xfffffff4            	// #-12
    81fc:	b	821c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x4c>
    8200:	mov	w0, #0xffffffea            	// #-22
    8204:	b	821c <scols_symbols_set_cell_padding@@SMARTCOLS_2.29+0x4c>
    8208:	mov	x20, xzr
    820c:	ldr	x0, [x19, #96]
    8210:	bl	7840 <free@plt>
    8214:	mov	w0, wzr
    8218:	str	x20, [x19, #96]
    821c:	ldp	x20, x19, [sp, #16]
    8220:	ldp	x29, x30, [sp], #32
    8224:	ret

0000000000008228 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    8228:	stp	x29, x30, [sp, #-32]!
    822c:	stp	x20, x19, [sp, #16]
    8230:	mov	x29, sp
    8234:	cbz	x0, 8258 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x30>
    8238:	mov	x19, x0
    823c:	cbz	x1, 8260 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x38>
    8240:	mov	x0, x1
    8244:	bl	7650 <strdup@plt>
    8248:	mov	x20, x0
    824c:	cbnz	x0, 8264 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x3c>
    8250:	mov	w0, #0xfffffff4            	// #-12
    8254:	b	8274 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x4c>
    8258:	mov	w0, #0xffffffea            	// #-22
    825c:	b	8274 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34+0x4c>
    8260:	mov	x20, xzr
    8264:	ldr	x0, [x19, #32]
    8268:	bl	7840 <free@plt>
    826c:	mov	w0, wzr
    8270:	str	x20, [x19, #32]
    8274:	ldp	x20, x19, [sp, #16]
    8278:	ldp	x29, x30, [sp], #32
    827c:	ret

0000000000008280 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    8280:	stp	x29, x30, [sp, #-32]!
    8284:	stp	x20, x19, [sp, #16]
    8288:	mov	x29, sp
    828c:	cbz	x0, 82b0 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x30>
    8290:	mov	x19, x0
    8294:	cbz	x1, 82b8 <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x38>
    8298:	mov	x0, x1
    829c:	bl	7650 <strdup@plt>
    82a0:	mov	x20, x0
    82a4:	cbnz	x0, 82bc <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x3c>
    82a8:	mov	w0, #0xfffffff4            	// #-12
    82ac:	b	82cc <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x4c>
    82b0:	mov	w0, #0xffffffea            	// #-22
    82b4:	b	82cc <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34+0x4c>
    82b8:	mov	x20, xzr
    82bc:	ldr	x0, [x19, #40]
    82c0:	bl	7840 <free@plt>
    82c4:	mov	w0, wzr
    82c8:	str	x20, [x19, #40]
    82cc:	ldp	x20, x19, [sp, #16]
    82d0:	ldp	x29, x30, [sp], #32
    82d4:	ret

00000000000082d8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    82d8:	stp	x29, x30, [sp, #-32]!
    82dc:	stp	x20, x19, [sp, #16]
    82e0:	mov	x29, sp
    82e4:	cbz	x0, 8308 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x30>
    82e8:	mov	x19, x0
    82ec:	cbz	x1, 8310 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x38>
    82f0:	mov	x0, x1
    82f4:	bl	7650 <strdup@plt>
    82f8:	mov	x20, x0
    82fc:	cbnz	x0, 8314 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x3c>
    8300:	mov	w0, #0xfffffff4            	// #-12
    8304:	b	8324 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x4c>
    8308:	mov	w0, #0xffffffea            	// #-22
    830c:	b	8324 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34+0x4c>
    8310:	mov	x20, xzr
    8314:	ldr	x0, [x19, #48]
    8318:	bl	7840 <free@plt>
    831c:	mov	w0, wzr
    8320:	str	x20, [x19, #48]
    8324:	ldp	x20, x19, [sp, #16]
    8328:	ldp	x29, x30, [sp], #32
    832c:	ret

0000000000008330 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    8330:	stp	x29, x30, [sp, #-32]!
    8334:	stp	x20, x19, [sp, #16]
    8338:	mov	x29, sp
    833c:	cbz	x0, 8360 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x30>
    8340:	mov	x19, x0
    8344:	cbz	x1, 8368 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x38>
    8348:	mov	x0, x1
    834c:	bl	7650 <strdup@plt>
    8350:	mov	x20, x0
    8354:	cbnz	x0, 836c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x3c>
    8358:	mov	w0, #0xfffffff4            	// #-12
    835c:	b	837c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x4c>
    8360:	mov	w0, #0xffffffea            	// #-22
    8364:	b	837c <scols_symbols_set_group_last_member@@SMARTCOLS_2.34+0x4c>
    8368:	mov	x20, xzr
    836c:	ldr	x0, [x19, #56]
    8370:	bl	7840 <free@plt>
    8374:	mov	w0, wzr
    8378:	str	x20, [x19, #56]
    837c:	ldp	x20, x19, [sp, #16]
    8380:	ldp	x29, x30, [sp], #32
    8384:	ret

0000000000008388 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    8388:	stp	x29, x30, [sp, #-32]!
    838c:	stp	x20, x19, [sp, #16]
    8390:	mov	x29, sp
    8394:	cbz	x0, 83b8 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x30>
    8398:	mov	x19, x0
    839c:	cbz	x1, 83c0 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x38>
    83a0:	mov	x0, x1
    83a4:	bl	7650 <strdup@plt>
    83a8:	mov	x20, x0
    83ac:	cbnz	x0, 83c4 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x3c>
    83b0:	mov	w0, #0xfffffff4            	// #-12
    83b4:	b	83d4 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x4c>
    83b8:	mov	w0, #0xffffffea            	// #-22
    83bc:	b	83d4 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34+0x4c>
    83c0:	mov	x20, xzr
    83c4:	ldr	x0, [x19, #64]
    83c8:	bl	7840 <free@plt>
    83cc:	mov	w0, wzr
    83d0:	str	x20, [x19, #64]
    83d4:	ldp	x20, x19, [sp, #16]
    83d8:	ldp	x29, x30, [sp], #32
    83dc:	ret

00000000000083e0 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    83e0:	stp	x29, x30, [sp, #-32]!
    83e4:	stp	x20, x19, [sp, #16]
    83e8:	mov	x29, sp
    83ec:	cbz	x0, 8410 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x30>
    83f0:	mov	x19, x0
    83f4:	cbz	x1, 8418 <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x38>
    83f8:	mov	x0, x1
    83fc:	bl	7650 <strdup@plt>
    8400:	mov	x20, x0
    8404:	cbnz	x0, 841c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x3c>
    8408:	mov	w0, #0xfffffff4            	// #-12
    840c:	b	842c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x4c>
    8410:	mov	w0, #0xffffffea            	// #-22
    8414:	b	842c <scols_symbols_set_group_last_child@@SMARTCOLS_2.34+0x4c>
    8418:	mov	x20, xzr
    841c:	ldr	x0, [x19, #72]
    8420:	bl	7840 <free@plt>
    8424:	mov	w0, wzr
    8428:	str	x20, [x19, #72]
    842c:	ldp	x20, x19, [sp, #16]
    8430:	ldp	x29, x30, [sp], #32
    8434:	ret

0000000000008438 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    8438:	stp	x29, x30, [sp, #-32]!
    843c:	stp	x20, x19, [sp, #16]
    8440:	mov	x29, sp
    8444:	cbz	x0, 8468 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x30>
    8448:	mov	x19, x0
    844c:	cbz	x1, 8470 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x38>
    8450:	mov	x0, x1
    8454:	bl	7650 <strdup@plt>
    8458:	mov	x20, x0
    845c:	cbnz	x0, 8474 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x3c>
    8460:	mov	w0, #0xfffffff4            	// #-12
    8464:	b	8484 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x4c>
    8468:	mov	w0, #0xffffffea            	// #-22
    846c:	b	8484 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34+0x4c>
    8470:	mov	x20, xzr
    8474:	ldr	x0, [x19, #80]
    8478:	bl	7840 <free@plt>
    847c:	mov	w0, wzr
    8480:	str	x20, [x19, #80]
    8484:	ldp	x20, x19, [sp, #16]
    8488:	ldp	x29, x30, [sp], #32
    848c:	ret

0000000000008490 <scols_copy_symbols@@SMARTCOLS_2.25>:
    8490:	stp	x29, x30, [sp, #-48]!
    8494:	str	x21, [sp, #16]
    8498:	stp	x20, x19, [sp, #32]
    849c:	mov	x29, sp
    84a0:	cbz	x0, 86c4 <scols_copy_symbols@@SMARTCOLS_2.25+0x234>
    84a4:	mov	x20, x0
    84a8:	mov	w0, #0x1                   	// #1
    84ac:	mov	w1, #0x68                  	// #104
    84b0:	mov	w21, #0x1                   	// #1
    84b4:	bl	75a0 <calloc@plt>
    84b8:	mov	x19, x0
    84bc:	cbz	x0, 869c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    84c0:	str	w21, [x19]
    84c4:	ldr	x0, [x20, #8]
    84c8:	cbz	x0, 84e0 <scols_copy_symbols@@SMARTCOLS_2.25+0x50>
    84cc:	bl	7650 <strdup@plt>
    84d0:	cbz	x0, 8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    84d4:	mov	x21, x0
    84d8:	ldr	x0, [x19, #8]
    84dc:	b	84e4 <scols_copy_symbols@@SMARTCOLS_2.25+0x54>
    84e0:	mov	x21, xzr
    84e4:	bl	7840 <free@plt>
    84e8:	str	x21, [x19, #8]
    84ec:	ldr	x0, [x20, #16]
    84f0:	cbz	x0, 8504 <scols_copy_symbols@@SMARTCOLS_2.25+0x74>
    84f4:	bl	7650 <strdup@plt>
    84f8:	mov	x21, x0
    84fc:	cbnz	x0, 8508 <scols_copy_symbols@@SMARTCOLS_2.25+0x78>
    8500:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    8504:	mov	x21, xzr
    8508:	ldr	x0, [x19, #16]
    850c:	bl	7840 <free@plt>
    8510:	str	x21, [x19, #16]
    8514:	ldr	x0, [x20, #24]
    8518:	cbz	x0, 852c <scols_copy_symbols@@SMARTCOLS_2.25+0x9c>
    851c:	bl	7650 <strdup@plt>
    8520:	mov	x21, x0
    8524:	cbnz	x0, 8530 <scols_copy_symbols@@SMARTCOLS_2.25+0xa0>
    8528:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    852c:	mov	x21, xzr
    8530:	ldr	x0, [x19, #24]
    8534:	bl	7840 <free@plt>
    8538:	str	x21, [x19, #24]
    853c:	ldr	x0, [x20, #32]
    8540:	cbz	x0, 8554 <scols_copy_symbols@@SMARTCOLS_2.25+0xc4>
    8544:	bl	7650 <strdup@plt>
    8548:	mov	x21, x0
    854c:	cbnz	x0, 8558 <scols_copy_symbols@@SMARTCOLS_2.25+0xc8>
    8550:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    8554:	mov	x21, xzr
    8558:	ldr	x0, [x19, #32]
    855c:	bl	7840 <free@plt>
    8560:	str	x21, [x19, #32]
    8564:	ldr	x0, [x20, #40]
    8568:	cbz	x0, 857c <scols_copy_symbols@@SMARTCOLS_2.25+0xec>
    856c:	bl	7650 <strdup@plt>
    8570:	mov	x21, x0
    8574:	cbnz	x0, 8580 <scols_copy_symbols@@SMARTCOLS_2.25+0xf0>
    8578:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    857c:	mov	x21, xzr
    8580:	ldr	x0, [x19, #40]
    8584:	bl	7840 <free@plt>
    8588:	str	x21, [x19, #40]
    858c:	ldr	x0, [x20, #48]
    8590:	cbz	x0, 85a4 <scols_copy_symbols@@SMARTCOLS_2.25+0x114>
    8594:	bl	7650 <strdup@plt>
    8598:	mov	x21, x0
    859c:	cbnz	x0, 85a8 <scols_copy_symbols@@SMARTCOLS_2.25+0x118>
    85a0:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    85a4:	mov	x21, xzr
    85a8:	ldr	x0, [x19, #48]
    85ac:	bl	7840 <free@plt>
    85b0:	str	x21, [x19, #48]
    85b4:	ldr	x0, [x20, #56]
    85b8:	cbz	x0, 85cc <scols_copy_symbols@@SMARTCOLS_2.25+0x13c>
    85bc:	bl	7650 <strdup@plt>
    85c0:	mov	x21, x0
    85c4:	cbnz	x0, 85d0 <scols_copy_symbols@@SMARTCOLS_2.25+0x140>
    85c8:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    85cc:	mov	x21, xzr
    85d0:	ldr	x0, [x19, #56]
    85d4:	bl	7840 <free@plt>
    85d8:	str	x21, [x19, #56]
    85dc:	ldr	x0, [x20, #64]
    85e0:	cbz	x0, 85f4 <scols_copy_symbols@@SMARTCOLS_2.25+0x164>
    85e4:	bl	7650 <strdup@plt>
    85e8:	mov	x21, x0
    85ec:	cbnz	x0, 85f8 <scols_copy_symbols@@SMARTCOLS_2.25+0x168>
    85f0:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    85f4:	mov	x21, xzr
    85f8:	ldr	x0, [x19, #64]
    85fc:	bl	7840 <free@plt>
    8600:	str	x21, [x19, #64]
    8604:	ldr	x0, [x20, #80]
    8608:	cbz	x0, 861c <scols_copy_symbols@@SMARTCOLS_2.25+0x18c>
    860c:	bl	7650 <strdup@plt>
    8610:	mov	x21, x0
    8614:	cbnz	x0, 8620 <scols_copy_symbols@@SMARTCOLS_2.25+0x190>
    8618:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    861c:	mov	x21, xzr
    8620:	ldr	x0, [x19, #80]
    8624:	bl	7840 <free@plt>
    8628:	str	x21, [x19, #80]
    862c:	ldr	x0, [x20, #72]
    8630:	cbz	x0, 8644 <scols_copy_symbols@@SMARTCOLS_2.25+0x1b4>
    8634:	bl	7650 <strdup@plt>
    8638:	mov	x21, x0
    863c:	cbnz	x0, 8648 <scols_copy_symbols@@SMARTCOLS_2.25+0x1b8>
    8640:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    8644:	mov	x21, xzr
    8648:	ldr	x0, [x19, #72]
    864c:	bl	7840 <free@plt>
    8650:	str	x21, [x19, #72]
    8654:	ldr	x0, [x20, #88]
    8658:	cbz	x0, 866c <scols_copy_symbols@@SMARTCOLS_2.25+0x1dc>
    865c:	bl	7650 <strdup@plt>
    8660:	mov	x21, x0
    8664:	cbnz	x0, 8670 <scols_copy_symbols@@SMARTCOLS_2.25+0x1e0>
    8668:	b	8690 <scols_copy_symbols@@SMARTCOLS_2.25+0x200>
    866c:	mov	x21, xzr
    8670:	ldr	x0, [x19, #88]
    8674:	bl	7840 <free@plt>
    8678:	str	x21, [x19, #88]
    867c:	ldr	x0, [x20, #96]
    8680:	cbz	x0, 86b0 <scols_copy_symbols@@SMARTCOLS_2.25+0x220>
    8684:	bl	7650 <strdup@plt>
    8688:	mov	x20, x0
    868c:	cbnz	x0, 86b4 <scols_copy_symbols@@SMARTCOLS_2.25+0x224>
    8690:	mov	x0, x19
    8694:	bl	70a0 <scols_unref_symbols@plt>
    8698:	mov	x19, xzr
    869c:	mov	x0, x19
    86a0:	ldp	x20, x19, [sp, #32]
    86a4:	ldr	x21, [sp, #16]
    86a8:	ldp	x29, x30, [sp], #48
    86ac:	ret
    86b0:	mov	x20, xzr
    86b4:	ldr	x0, [x19, #96]
    86b8:	bl	7840 <free@plt>
    86bc:	str	x20, [x19, #96]
    86c0:	b	869c <scols_copy_symbols@@SMARTCOLS_2.25+0x20c>
    86c4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    86c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    86cc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    86d0:	add	x0, x0, #0xb60
    86d4:	add	x1, x1, #0xb63
    86d8:	add	x3, x3, #0xb7e
    86dc:	mov	w2, #0x101                 	// #257
    86e0:	bl	7c80 <__assert_fail@plt>

00000000000086e4 <scols_reset_cell@@SMARTCOLS_2.25>:
    86e4:	cbz	x0, 8720 <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    86e8:	stp	x29, x30, [sp, #-32]!
    86ec:	str	x19, [sp, #16]
    86f0:	mov	x19, x0
    86f4:	ldr	x0, [x0]
    86f8:	mov	x29, sp
    86fc:	bl	7840 <free@plt>
    8700:	ldr	x0, [x19, #8]
    8704:	bl	7840 <free@plt>
    8708:	movi	v0.2d, #0x0
    870c:	stp	q0, q0, [x19]
    8710:	ldr	x19, [sp, #16]
    8714:	mov	w0, wzr
    8718:	ldp	x29, x30, [sp], #32
    871c:	ret
    8720:	mov	w0, #0xffffffea            	// #-22
    8724:	ret

0000000000008728 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8728:	stp	x29, x30, [sp, #-32]!
    872c:	stp	x20, x19, [sp, #16]
    8730:	mov	x29, sp
    8734:	cbz	x0, 8758 <scols_cell_set_data@@SMARTCOLS_2.25+0x30>
    8738:	mov	x19, x0
    873c:	cbz	x1, 8760 <scols_cell_set_data@@SMARTCOLS_2.25+0x38>
    8740:	mov	x0, x1
    8744:	bl	7650 <strdup@plt>
    8748:	mov	x20, x0
    874c:	cbnz	x0, 8764 <scols_cell_set_data@@SMARTCOLS_2.25+0x3c>
    8750:	mov	w0, #0xfffffff4            	// #-12
    8754:	b	8774 <scols_cell_set_data@@SMARTCOLS_2.25+0x4c>
    8758:	mov	w0, #0xffffffea            	// #-22
    875c:	b	8774 <scols_cell_set_data@@SMARTCOLS_2.25+0x4c>
    8760:	mov	x20, xzr
    8764:	ldr	x0, [x19]
    8768:	bl	7840 <free@plt>
    876c:	mov	w0, wzr
    8770:	str	x20, [x19]
    8774:	ldp	x20, x19, [sp, #16]
    8778:	ldp	x29, x30, [sp], #32
    877c:	ret

0000000000008780 <scols_cell_refer_data@@SMARTCOLS_2.25>:
    8780:	cbz	x0, 87b4 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8784:	stp	x29, x30, [sp, #-32]!
    8788:	stp	x20, x19, [sp, #16]
    878c:	mov	x20, x0
    8790:	ldr	x0, [x0]
    8794:	mov	x29, sp
    8798:	mov	x19, x1
    879c:	bl	7840 <free@plt>
    87a0:	str	x19, [x20]
    87a4:	ldp	x20, x19, [sp, #16]
    87a8:	mov	w0, wzr
    87ac:	ldp	x29, x30, [sp], #32
    87b0:	ret
    87b4:	mov	w0, #0xffffffea            	// #-22
    87b8:	ret

00000000000087bc <scols_cell_get_data@@SMARTCOLS_2.25>:
    87bc:	cbz	x0, 87c4 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    87c0:	ldr	x0, [x0]
    87c4:	ret

00000000000087c8 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    87c8:	cbz	x0, 87dc <scols_cell_set_userdata@@SMARTCOLS_2.25+0x14>
    87cc:	mov	x8, x0
    87d0:	mov	w0, wzr
    87d4:	str	x1, [x8, #16]
    87d8:	ret
    87dc:	mov	w0, #0xffffffea            	// #-22
    87e0:	ret

00000000000087e4 <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    87e4:	ldr	x0, [x0, #16]
    87e8:	ret

00000000000087ec <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    87ec:	cmp	x0, x1
    87f0:	b.eq	8824 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x38>  // b.none
    87f4:	cbz	x0, 87fc <scols_cmpstr_cells@@SMARTCOLS_2.25+0x10>
    87f8:	ldr	x0, [x0]
    87fc:	cbz	x1, 882c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x40>
    8800:	ldr	x1, [x1]
    8804:	orr	x8, x0, x1
    8808:	cmp	x8, #0x0
    880c:	csetm	w8, ne  // ne = any
    8810:	cmp	x0, #0x0
    8814:	csinc	w8, w8, wzr, eq  // eq = none
    8818:	cbz	x0, 883c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    881c:	cbz	x1, 883c <scols_cmpstr_cells@@SMARTCOLS_2.25+0x50>
    8820:	b	77b0 <strcmp@plt>
    8824:	mov	w0, wzr
    8828:	ret
    882c:	cmp	x0, #0x0
    8830:	csetm	w8, ne  // ne = any
    8834:	csinc	w0, w8, wzr, eq  // eq = none
    8838:	ret
    883c:	mov	w0, w8
    8840:	ret

0000000000008844 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8844:	stp	x29, x30, [sp, #-32]!
    8848:	stp	x20, x19, [sp, #16]
    884c:	mov	x20, x1
    8850:	mov	x19, x0
    8854:	mov	x29, sp
    8858:	cbz	x1, 8880 <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    885c:	bl	77e0 <__ctype_b_loc@plt>
    8860:	ldr	x8, [x0]
    8864:	ldrsb	x9, [x20]
    8868:	ldrh	w8, [x8, x9, lsl #1]
    886c:	tbz	w8, #10, 8880 <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8870:	mov	x0, x20
    8874:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    8878:	mov	x20, x0
    887c:	cbz	x0, 88ac <scols_cell_set_color@@SMARTCOLS_2.25+0x68>
    8880:	cbz	x19, 88ac <scols_cell_set_color@@SMARTCOLS_2.25+0x68>
    8884:	cbz	x20, 8898 <scols_cell_set_color@@SMARTCOLS_2.25+0x54>
    8888:	mov	x0, x20
    888c:	bl	7650 <strdup@plt>
    8890:	mov	x20, x0
    8894:	cbz	x0, 88b4 <scols_cell_set_color@@SMARTCOLS_2.25+0x70>
    8898:	ldr	x0, [x19, #8]
    889c:	bl	7840 <free@plt>
    88a0:	mov	w0, wzr
    88a4:	str	x20, [x19, #8]
    88a8:	b	88b8 <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    88ac:	mov	w0, #0xffffffea            	// #-22
    88b0:	b	88b8 <scols_cell_set_color@@SMARTCOLS_2.25+0x74>
    88b4:	mov	w0, #0xfffffff4            	// #-12
    88b8:	ldp	x20, x19, [sp, #16]
    88bc:	ldp	x29, x30, [sp], #32
    88c0:	ret

00000000000088c4 <scols_cell_get_color@@SMARTCOLS_2.25>:
    88c4:	ldr	x0, [x0, #8]
    88c8:	ret

00000000000088cc <scols_cell_set_flags@@SMARTCOLS_2.28>:
    88cc:	cbz	x0, 88e0 <scols_cell_set_flags@@SMARTCOLS_2.28+0x14>
    88d0:	mov	x8, x0
    88d4:	mov	w0, wzr
    88d8:	str	w1, [x8, #24]
    88dc:	ret
    88e0:	mov	w0, #0xffffffea            	// #-22
    88e4:	ret

00000000000088e8 <scols_cell_get_flags@@SMARTCOLS_2.28>:
    88e8:	ldr	w0, [x0, #24]
    88ec:	ret

00000000000088f0 <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    88f0:	ldr	w8, [x0, #24]
    88f4:	and	w9, w8, #0x1
    88f8:	tst	w8, #0x2
    88fc:	mov	w8, #0x2                   	// #2
    8900:	csel	w0, w9, w8, eq  // eq = none
    8904:	ret

0000000000008908 <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8908:	stp	x29, x30, [sp, #-48]!
    890c:	stp	x20, x19, [sp, #32]
    8910:	mov	x19, x1
    8914:	mov	x20, x0
    8918:	stp	x22, x21, [sp, #16]
    891c:	mov	x29, sp
    8920:	cbz	x1, 8930 <scols_cell_copy_content@@SMARTCOLS_2.25+0x28>
    8924:	ldr	x0, [x19]
    8928:	cbnz	x20, 8938 <scols_cell_copy_content@@SMARTCOLS_2.25+0x30>
    892c:	b	89a0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x98>
    8930:	mov	x0, xzr
    8934:	cbz	x20, 89a0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x98>
    8938:	cbz	x0, 894c <scols_cell_copy_content@@SMARTCOLS_2.25+0x44>
    893c:	bl	7650 <strdup@plt>
    8940:	mov	x21, x0
    8944:	cbnz	x0, 8950 <scols_cell_copy_content@@SMARTCOLS_2.25+0x48>
    8948:	b	8998 <scols_cell_copy_content@@SMARTCOLS_2.25+0x90>
    894c:	mov	x21, xzr
    8950:	ldr	x0, [x20]
    8954:	bl	7840 <free@plt>
    8958:	str	x21, [x20]
    895c:	ldr	x21, [x19, #8]
    8960:	cbz	x21, 89a8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xa0>
    8964:	bl	77e0 <__ctype_b_loc@plt>
    8968:	ldr	x8, [x0]
    896c:	ldrsb	x9, [x21]
    8970:	ldrh	w8, [x8, x9, lsl #1]
    8974:	tbz	w8, #10, 8988 <scols_cell_copy_content@@SMARTCOLS_2.25+0x80>
    8978:	mov	x0, x21
    897c:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    8980:	mov	x21, x0
    8984:	cbz	x0, 89a0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x98>
    8988:	mov	x0, x21
    898c:	bl	7650 <strdup@plt>
    8990:	mov	x22, x0
    8994:	cbnz	x0, 89ac <scols_cell_copy_content@@SMARTCOLS_2.25+0xa4>
    8998:	mov	w21, #0xfffffff4            	// #-12
    899c:	b	89c4 <scols_cell_copy_content@@SMARTCOLS_2.25+0xbc>
    89a0:	mov	w21, #0xffffffea            	// #-22
    89a4:	b	89c4 <scols_cell_copy_content@@SMARTCOLS_2.25+0xbc>
    89a8:	mov	x22, xzr
    89ac:	ldr	x0, [x20, #8]
    89b0:	bl	7840 <free@plt>
    89b4:	str	x22, [x20, #8]
    89b8:	ldr	x8, [x19, #16]
    89bc:	mov	w21, wzr
    89c0:	str	x8, [x20, #16]
    89c4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    89c8:	ldr	x8, [x8, #4024]
    89cc:	ldrb	w8, [x8]
    89d0:	tbnz	w8, #2, 89e8 <scols_cell_copy_content@@SMARTCOLS_2.25+0xe0>
    89d4:	mov	w0, w21
    89d8:	ldp	x20, x19, [sp, #32]
    89dc:	ldp	x22, x21, [sp, #16]
    89e0:	ldp	x29, x30, [sp], #48
    89e4:	ret
    89e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    89ec:	ldr	x8, [x8, #4016]
    89f0:	ldr	x20, [x8]
    89f4:	bl	7390 <getpid@plt>
    89f8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    89fc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8a00:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8a04:	mov	w2, w0
    8a08:	add	x1, x1, #0xbcb
    8a0c:	add	x3, x3, #0xbd9
    8a10:	add	x4, x4, #0xbe6
    8a14:	mov	x0, x20
    8a18:	bl	7db0 <fprintf@plt>
    8a1c:	mov	x0, x19
    8a20:	bl	8a28 <scols_cell_copy_content@@SMARTCOLS_2.25+0x120>
    8a24:	b	89d4 <scols_cell_copy_content@@SMARTCOLS_2.25+0xcc>
    8a28:	sub	sp, sp, #0x110
    8a2c:	stp	x29, x30, [sp, #240]
    8a30:	add	x29, sp, #0xf0
    8a34:	stp	x28, x19, [sp, #256]
    8a38:	stp	x2, x3, [x29, #-112]
    8a3c:	stp	x4, x5, [x29, #-96]
    8a40:	stp	x6, x7, [x29, #-80]
    8a44:	stp	q1, q2, [sp, #16]
    8a48:	stp	q3, q4, [sp, #48]
    8a4c:	str	q0, [sp]
    8a50:	stp	q5, q6, [sp, #80]
    8a54:	str	q7, [sp, #112]
    8a58:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8a5c:	ldr	x19, [x19, #4016]
    8a60:	cbz	x0, 8a8c <scols_cell_copy_content@@SMARTCOLS_2.25+0x184>
    8a64:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8a68:	ldr	x9, [x9, #4024]
    8a6c:	ldrb	w9, [x9, #3]
    8a70:	tbnz	w9, #0, 8a8c <scols_cell_copy_content@@SMARTCOLS_2.25+0x184>
    8a74:	mov	x8, x0
    8a78:	ldr	x0, [x19]
    8a7c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8a80:	add	x1, x1, #0xbf0
    8a84:	mov	x2, x8
    8a88:	bl	7db0 <fprintf@plt>
    8a8c:	mov	x8, #0xffffffffffffffd0    	// #-48
    8a90:	mov	x10, sp
    8a94:	sub	x11, x29, #0x70
    8a98:	movk	x8, #0xff80, lsl #32
    8a9c:	add	x9, x29, #0x20
    8aa0:	add	x10, x10, #0x80
    8aa4:	add	x11, x11, #0x30
    8aa8:	stp	x10, x8, [x29, #-16]
    8aac:	stp	x9, x11, [x29, #-32]
    8ab0:	ldp	q0, q1, [x29, #-32]
    8ab4:	ldr	x0, [x19]
    8ab8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8abc:	add	x1, x1, #0xbeb
    8ac0:	sub	x2, x29, #0x40
    8ac4:	stp	q0, q1, [x29, #-64]
    8ac8:	bl	7c60 <vfprintf@plt>
    8acc:	ldr	x1, [x19]
    8ad0:	mov	w0, #0xa                   	// #10
    8ad4:	bl	7250 <fputc@plt>
    8ad8:	ldp	x28, x19, [sp, #256]
    8adc:	ldp	x29, x30, [sp, #240]
    8ae0:	add	sp, sp, #0x110
    8ae4:	ret

0000000000008ae8 <scols_new_column@@SMARTCOLS_2.25>:
    8ae8:	stp	x29, x30, [sp, #-32]!
    8aec:	mov	w0, #0x1                   	// #1
    8af0:	mov	w1, #0xe8                  	// #232
    8af4:	stp	x20, x19, [sp, #16]
    8af8:	mov	x29, sp
    8afc:	bl	75a0 <calloc@plt>
    8b00:	mov	x19, x0
    8b04:	cbz	x0, 8b28 <scols_new_column@@SMARTCOLS_2.25+0x40>
    8b08:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8b0c:	ldr	x8, [x8, #4024]
    8b10:	ldrb	w8, [x8]
    8b14:	tbnz	w8, #5, 8b38 <scols_new_column@@SMARTCOLS_2.25+0x50>
    8b18:	mov	w8, #0x1                   	// #1
    8b1c:	add	x9, x19, #0xc8
    8b20:	str	w8, [x19]
    8b24:	stp	x9, x9, [x19, #200]
    8b28:	mov	x0, x19
    8b2c:	ldp	x20, x19, [sp, #16]
    8b30:	ldp	x29, x30, [sp], #32
    8b34:	ret
    8b38:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8b3c:	ldr	x8, [x8, #4016]
    8b40:	ldr	x20, [x8]
    8b44:	bl	7390 <getpid@plt>
    8b48:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8b4c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8b50:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8b54:	mov	w2, w0
    8b58:	add	x1, x1, #0xbcb
    8b5c:	add	x3, x3, #0xbd9
    8b60:	add	x4, x4, #0xbf7
    8b64:	mov	x0, x20
    8b68:	bl	7db0 <fprintf@plt>
    8b6c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8b70:	add	x1, x1, #0xbfd
    8b74:	mov	x0, x19
    8b78:	bl	8b80 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8b7c:	b	8b18 <scols_new_column@@SMARTCOLS_2.25+0x30>
    8b80:	sub	sp, sp, #0x120
    8b84:	stp	x29, x30, [sp, #240]
    8b88:	add	x29, sp, #0xf0
    8b8c:	str	x28, [sp, #256]
    8b90:	stp	x20, x19, [sp, #272]
    8b94:	stp	x2, x3, [x29, #-112]
    8b98:	stp	x4, x5, [x29, #-96]
    8b9c:	stp	x6, x7, [x29, #-80]
    8ba0:	stp	q1, q2, [sp, #16]
    8ba4:	stp	q3, q4, [sp, #48]
    8ba8:	str	q0, [sp]
    8bac:	stp	q5, q6, [sp, #80]
    8bb0:	str	q7, [sp, #112]
    8bb4:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8bb8:	ldr	x20, [x20, #4016]
    8bbc:	mov	x19, x1
    8bc0:	cbz	x0, 8bec <scols_new_column@@SMARTCOLS_2.25+0x104>
    8bc4:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8bc8:	ldr	x9, [x9, #4024]
    8bcc:	ldrb	w9, [x9, #3]
    8bd0:	tbnz	w9, #0, 8bec <scols_new_column@@SMARTCOLS_2.25+0x104>
    8bd4:	mov	x8, x0
    8bd8:	ldr	x0, [x20]
    8bdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8be0:	add	x1, x1, #0xbf0
    8be4:	mov	x2, x8
    8be8:	bl	7db0 <fprintf@plt>
    8bec:	mov	x8, #0xffffffffffffffd0    	// #-48
    8bf0:	mov	x10, sp
    8bf4:	sub	x11, x29, #0x70
    8bf8:	movk	x8, #0xff80, lsl #32
    8bfc:	add	x9, x29, #0x30
    8c00:	add	x10, x10, #0x80
    8c04:	add	x11, x11, #0x30
    8c08:	stp	x10, x8, [x29, #-16]
    8c0c:	stp	x9, x11, [x29, #-32]
    8c10:	ldp	q0, q1, [x29, #-32]
    8c14:	ldr	x0, [x20]
    8c18:	sub	x2, x29, #0x40
    8c1c:	mov	x1, x19
    8c20:	stp	q0, q1, [x29, #-64]
    8c24:	bl	7c60 <vfprintf@plt>
    8c28:	ldr	x1, [x20]
    8c2c:	mov	w0, #0xa                   	// #10
    8c30:	bl	7250 <fputc@plt>
    8c34:	ldp	x20, x19, [sp, #272]
    8c38:	ldr	x28, [sp, #256]
    8c3c:	ldp	x29, x30, [sp, #240]
    8c40:	add	sp, sp, #0x120
    8c44:	ret

0000000000008c48 <scols_ref_column@@SMARTCOLS_2.25>:
    8c48:	cbz	x0, 8c58 <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8c4c:	ldr	w8, [x0]
    8c50:	add	w8, w8, #0x1
    8c54:	str	w8, [x0]
    8c58:	ret

0000000000008c5c <scols_unref_column@@SMARTCOLS_2.25>:
    8c5c:	stp	x29, x30, [sp, #-32]!
    8c60:	stp	x20, x19, [sp, #16]
    8c64:	mov	x29, sp
    8c68:	cbz	x0, 8ccc <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8c6c:	ldr	w8, [x0]
    8c70:	mov	x19, x0
    8c74:	subs	w8, w8, #0x1
    8c78:	str	w8, [x0]
    8c7c:	b.gt	8ccc <scols_unref_column@@SMARTCOLS_2.25+0x70>
    8c80:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8c84:	ldr	x8, [x8, #4024]
    8c88:	ldrb	w8, [x8]
    8c8c:	tbnz	w8, #5, 8cd8 <scols_unref_column@@SMARTCOLS_2.25+0x7c>
    8c90:	ldp	x9, x8, [x19, #200]
    8c94:	add	x0, x19, #0xa8
    8c98:	str	x8, [x9, #8]
    8c9c:	str	x9, [x8]
    8ca0:	bl	78e0 <scols_reset_cell@plt>
    8ca4:	ldr	x0, [x19, #88]
    8ca8:	bl	7840 <free@plt>
    8cac:	ldr	x0, [x19, #96]
    8cb0:	bl	7840 <free@plt>
    8cb4:	ldr	x0, [x19, #120]
    8cb8:	bl	7840 <free@plt>
    8cbc:	mov	x0, x19
    8cc0:	ldp	x20, x19, [sp, #16]
    8cc4:	ldp	x29, x30, [sp], #32
    8cc8:	b	7840 <free@plt>
    8ccc:	ldp	x20, x19, [sp, #16]
    8cd0:	ldp	x29, x30, [sp], #32
    8cd4:	ret
    8cd8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8cdc:	ldr	x8, [x8, #4016]
    8ce0:	ldr	x20, [x8]
    8ce4:	bl	7390 <getpid@plt>
    8ce8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8cec:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8cf0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8cf4:	mov	w2, w0
    8cf8:	add	x1, x1, #0xbcb
    8cfc:	add	x3, x3, #0xbd9
    8d00:	add	x4, x4, #0xbf7
    8d04:	mov	x0, x20
    8d08:	bl	7db0 <fprintf@plt>
    8d0c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8d10:	add	x1, x1, #0xbfb
    8d14:	mov	x0, x19
    8d18:	bl	8b80 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8d1c:	b	8c90 <scols_unref_column@@SMARTCOLS_2.25+0x34>

0000000000008d20 <scols_copy_column@@SMARTCOLS_2.25>:
    8d20:	stp	x29, x30, [sp, #-64]!
    8d24:	str	x23, [sp, #16]
    8d28:	stp	x22, x21, [sp, #32]
    8d2c:	stp	x20, x19, [sp, #48]
    8d30:	mov	x29, sp
    8d34:	cbz	x0, 8dd0 <scols_copy_column@@SMARTCOLS_2.25+0xb0>
    8d38:	mov	x20, x0
    8d3c:	mov	w0, #0x1                   	// #1
    8d40:	mov	w1, #0xe8                  	// #232
    8d44:	bl	75a0 <calloc@plt>
    8d48:	mov	x19, x0
    8d4c:	cbz	x0, 8dd4 <scols_copy_column@@SMARTCOLS_2.25+0xb4>
    8d50:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8d54:	ldr	x23, [x23, #4024]
    8d58:	ldrb	w8, [x23]
    8d5c:	tbnz	w8, #5, 8e20 <scols_copy_column@@SMARTCOLS_2.25+0x100>
    8d60:	mov	w8, #0x1                   	// #1
    8d64:	add	x9, x19, #0xc8
    8d68:	str	w8, [x19]
    8d6c:	stp	x9, x9, [x19, #200]
    8d70:	ldr	x21, [x20, #88]
    8d74:	cbz	x21, 8dac <scols_copy_column@@SMARTCOLS_2.25+0x8c>
    8d78:	bl	77e0 <__ctype_b_loc@plt>
    8d7c:	ldr	x8, [x0]
    8d80:	ldrsb	x9, [x21]
    8d84:	ldrh	w8, [x8, x9, lsl #1]
    8d88:	tbz	w8, #10, 8d9c <scols_copy_column@@SMARTCOLS_2.25+0x7c>
    8d8c:	mov	x0, x21
    8d90:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    8d94:	mov	x21, x0
    8d98:	cbz	x0, 8dc8 <scols_copy_column@@SMARTCOLS_2.25+0xa8>
    8d9c:	mov	x0, x21
    8da0:	bl	7650 <strdup@plt>
    8da4:	mov	x21, x0
    8da8:	cbz	x0, 8dc8 <scols_copy_column@@SMARTCOLS_2.25+0xa8>
    8dac:	ldr	x0, [x19, #88]
    8db0:	bl	7840 <free@plt>
    8db4:	add	x0, x19, #0xa8
    8db8:	add	x1, x20, #0xa8
    8dbc:	str	x21, [x19, #88]
    8dc0:	bl	7280 <scols_cell_copy_content@plt>
    8dc4:	cbz	w0, 8dec <scols_copy_column@@SMARTCOLS_2.25+0xcc>
    8dc8:	mov	x0, x19
    8dcc:	bl	7d30 <scols_unref_column@plt>
    8dd0:	mov	x19, xzr
    8dd4:	mov	x0, x19
    8dd8:	ldp	x20, x19, [sp, #48]
    8ddc:	ldp	x22, x21, [sp, #32]
    8de0:	ldr	x23, [sp, #16]
    8de4:	ldp	x29, x30, [sp], #64
    8de8:	ret
    8dec:	ldr	q0, [x20, #16]
    8df0:	ldrb	w9, [x19, #224]
    8df4:	str	q0, [x19, #16]
    8df8:	ldr	q0, [x20, #32]
    8dfc:	str	q0, [x19, #32]
    8e00:	ldr	x8, [x20, #56]
    8e04:	str	x8, [x19, #56]
    8e08:	ldr	w8, [x20, #80]
    8e0c:	str	w8, [x19, #80]
    8e10:	ldrb	w8, [x20, #224]
    8e14:	bfxil	w9, w8, #0, #2
    8e18:	strb	w9, [x19, #224]
    8e1c:	b	8dd4 <scols_copy_column@@SMARTCOLS_2.25+0xb4>
    8e20:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8e24:	ldr	x22, [x22, #4016]
    8e28:	ldr	x21, [x22]
    8e2c:	bl	7390 <getpid@plt>
    8e30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e34:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e38:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e3c:	mov	w2, w0
    8e40:	add	x1, x1, #0xbcb
    8e44:	add	x3, x3, #0xbd9
    8e48:	add	x4, x4, #0xbf7
    8e4c:	mov	x0, x21
    8e50:	bl	7db0 <fprintf@plt>
    8e54:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e58:	add	x1, x1, #0xbfd
    8e5c:	mov	x0, x19
    8e60:	bl	8b80 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8e64:	ldr	w8, [x23]
    8e68:	mov	w9, #0x1                   	// #1
    8e6c:	str	w9, [x19]
    8e70:	add	x9, x19, #0xc8
    8e74:	stp	x9, x9, [x19, #200]
    8e78:	tbz	w8, #5, 8d70 <scols_copy_column@@SMARTCOLS_2.25+0x50>
    8e7c:	ldr	x21, [x22]
    8e80:	bl	7390 <getpid@plt>
    8e84:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e88:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e8c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8e90:	mov	w2, w0
    8e94:	add	x1, x1, #0xbcb
    8e98:	add	x3, x3, #0xbd9
    8e9c:	add	x4, x4, #0xbf7
    8ea0:	mov	x0, x21
    8ea4:	bl	7db0 <fprintf@plt>
    8ea8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8eac:	add	x1, x1, #0xbeb
    8eb0:	mov	x0, x20
    8eb4:	bl	8b80 <scols_new_column@@SMARTCOLS_2.25+0x98>
    8eb8:	b	8d70 <scols_copy_column@@SMARTCOLS_2.25+0x50>

0000000000008ebc <scols_column_set_color@@SMARTCOLS_2.25>:
    8ebc:	stp	x29, x30, [sp, #-32]!
    8ec0:	stp	x20, x19, [sp, #16]
    8ec4:	mov	x20, x1
    8ec8:	mov	x19, x0
    8ecc:	mov	x29, sp
    8ed0:	cbz	x1, 8ef8 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    8ed4:	bl	77e0 <__ctype_b_loc@plt>
    8ed8:	ldr	x8, [x0]
    8edc:	ldrsb	x9, [x20]
    8ee0:	ldrh	w8, [x8, x9, lsl #1]
    8ee4:	tbz	w8, #10, 8ef8 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    8ee8:	mov	x0, x20
    8eec:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    8ef0:	mov	x20, x0
    8ef4:	cbz	x0, 8f24 <scols_column_set_color@@SMARTCOLS_2.25+0x68>
    8ef8:	cbz	x19, 8f24 <scols_column_set_color@@SMARTCOLS_2.25+0x68>
    8efc:	cbz	x20, 8f10 <scols_column_set_color@@SMARTCOLS_2.25+0x54>
    8f00:	mov	x0, x20
    8f04:	bl	7650 <strdup@plt>
    8f08:	mov	x20, x0
    8f0c:	cbz	x0, 8f2c <scols_column_set_color@@SMARTCOLS_2.25+0x70>
    8f10:	ldr	x0, [x19, #88]
    8f14:	bl	7840 <free@plt>
    8f18:	mov	w0, wzr
    8f1c:	str	x20, [x19, #88]
    8f20:	b	8f30 <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    8f24:	mov	w0, #0xffffffea            	// #-22
    8f28:	b	8f30 <scols_column_set_color@@SMARTCOLS_2.25+0x74>
    8f2c:	mov	w0, #0xfffffff4            	// #-12
    8f30:	ldp	x20, x19, [sp, #16]
    8f34:	ldp	x29, x30, [sp], #32
    8f38:	ret

0000000000008f3c <scols_column_set_whint@@SMARTCOLS_2.25>:
    8f3c:	cbz	x0, 8f50 <scols_column_set_whint@@SMARTCOLS_2.25+0x14>
    8f40:	mov	x8, x0
    8f44:	mov	w0, wzr
    8f48:	str	d0, [x8, #56]
    8f4c:	ret
    8f50:	mov	w0, #0xffffffea            	// #-22
    8f54:	ret

0000000000008f58 <scols_column_get_whint@@SMARTCOLS_2.25>:
    8f58:	ldr	d0, [x0, #56]
    8f5c:	ret

0000000000008f60 <scols_column_set_flags@@SMARTCOLS_2.25>:
    8f60:	cbz	x0, 8fa0 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    8f64:	stp	x29, x30, [sp, #-48]!
    8f68:	stp	x20, x19, [sp, #32]
    8f6c:	ldr	x8, [x0, #216]
    8f70:	mov	w19, w1
    8f74:	mov	x20, x0
    8f78:	str	x21, [sp, #16]
    8f7c:	mov	x29, sp
    8f80:	cbz	x8, 8fbc <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    8f84:	ldr	w9, [x20, #80]
    8f88:	and	w9, w9, #0x2
    8f8c:	tbz	w19, #1, 8fa8 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    8f90:	cbnz	w9, 8fa8 <scols_column_set_flags@@SMARTCOLS_2.25+0x48>
    8f94:	ldr	x9, [x8, #24]
    8f98:	add	x9, x9, #0x1
    8f9c:	b	8fb8 <scols_column_set_flags@@SMARTCOLS_2.25+0x58>
    8fa0:	mov	w0, #0xffffffea            	// #-22
    8fa4:	ret
    8fa8:	tbnz	w19, #1, 8fbc <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    8fac:	cbz	w9, 8fbc <scols_column_set_flags@@SMARTCOLS_2.25+0x5c>
    8fb0:	ldr	x9, [x8, #24]
    8fb4:	sub	x9, x9, #0x1
    8fb8:	str	x9, [x8, #24]
    8fbc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8fc0:	ldr	x8, [x8, #4024]
    8fc4:	ldrb	w8, [x8]
    8fc8:	tbnz	w8, #5, 8fe4 <scols_column_set_flags@@SMARTCOLS_2.25+0x84>
    8fcc:	str	w19, [x20, #80]
    8fd0:	ldp	x20, x19, [sp, #32]
    8fd4:	ldr	x21, [sp, #16]
    8fd8:	mov	w0, wzr
    8fdc:	ldp	x29, x30, [sp], #48
    8fe0:	ret
    8fe4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    8fe8:	ldr	x8, [x8, #4016]
    8fec:	ldr	x21, [x8]
    8ff0:	bl	7390 <getpid@plt>
    8ff4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8ff8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    8ffc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9000:	mov	w2, w0
    9004:	add	x1, x1, #0xbcb
    9008:	add	x3, x3, #0xbd9
    900c:	add	x4, x4, #0xbf7
    9010:	mov	x0, x21
    9014:	bl	7db0 <fprintf@plt>
    9018:	ldr	w2, [x20, #80]
    901c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9020:	add	x1, x1, #0xc03
    9024:	mov	x0, x20
    9028:	mov	w3, w19
    902c:	bl	8b80 <scols_new_column@@SMARTCOLS_2.25+0x98>
    9030:	b	8fcc <scols_column_set_flags@@SMARTCOLS_2.25+0x6c>

0000000000009034 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    9034:	cbz	x0, 9048 <scols_column_set_json_type@@SMARTCOLS_2.33+0x14>
    9038:	mov	x8, x0
    903c:	mov	w0, wzr
    9040:	str	w1, [x8, #76]
    9044:	ret
    9048:	mov	w0, #0xffffffea            	// #-22
    904c:	ret

0000000000009050 <scols_column_get_json_type@@SMARTCOLS_2.33>:
    9050:	cbz	x0, 905c <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    9054:	ldr	w0, [x0, #76]
    9058:	ret
    905c:	mov	w0, #0xffffffea            	// #-22
    9060:	ret

0000000000009064 <scols_column_get_table@@SMARTCOLS_2.29>:
    9064:	ldr	x0, [x0, #216]
    9068:	ret

000000000000906c <scols_column_get_flags@@SMARTCOLS_2.25>:
    906c:	ldr	w0, [x0, #80]
    9070:	ret

0000000000009074 <scols_column_get_header@@SMARTCOLS_2.25>:
    9074:	add	x0, x0, #0xa8
    9078:	ret

000000000000907c <scols_column_get_color@@SMARTCOLS_2.25>:
    907c:	ldr	x0, [x0, #88]
    9080:	ret

0000000000009084 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    9084:	stp	x29, x30, [sp, #-16]!
    9088:	mov	x0, x1
    908c:	mov	x29, sp
    9090:	cbz	x1, 90a4 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    9094:	mov	w1, #0xa                   	// #10
    9098:	bl	7940 <strchr@plt>
    909c:	cbz	x0, 90a4 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    90a0:	strb	wzr, [x0], #1
    90a4:	ldp	x29, x30, [sp], #16
    90a8:	ret

00000000000090ac <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    90ac:	stp	x29, x30, [sp, #-48]!
    90b0:	str	x21, [sp, #16]
    90b4:	stp	x20, x19, [sp, #32]
    90b8:	mov	x29, sp
    90bc:	cbz	x1, 910c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    90c0:	ldrb	w8, [x1]
    90c4:	mov	x20, x1
    90c8:	cbz	w8, 910c <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>
    90cc:	mov	x19, xzr
    90d0:	mov	w1, #0xa                   	// #10
    90d4:	mov	x0, x20
    90d8:	bl	7940 <strchr@plt>
    90dc:	cbz	x0, 9114 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x68>
    90e0:	mov	x21, x0
    90e4:	sub	x1, x0, x20
    90e8:	mov	x0, x20
    90ec:	mov	x2, xzr
    90f0:	bl	15a38 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
    90f4:	ldrb	w8, [x21, #1]!
    90f8:	cmp	x19, x0
    90fc:	csel	x19, x19, x0, hi  // hi = pmore
    9100:	mov	x20, x21
    9104:	cbnz	w8, 90d0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x24>
    9108:	b	9124 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    910c:	mov	x19, xzr
    9110:	b	9124 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x78>
    9114:	mov	x0, x20
    9118:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
    911c:	cmp	x19, x0
    9120:	csel	x19, x19, x0, hi  // hi = pmore
    9124:	mov	x0, x19
    9128:	ldp	x20, x19, [sp, #32]
    912c:	ldr	x21, [sp, #16]
    9130:	ldp	x29, x30, [sp], #48
    9134:	ret

0000000000009138 <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    9138:	cbz	x0, 914c <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x14>
    913c:	mov	x8, x0
    9140:	mov	w0, wzr
    9144:	stp	x1, x2, [x8, #128]
    9148:	ret
    914c:	mov	w0, #0xffffffea            	// #-22
    9150:	ret

0000000000009154 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9154:	cbz	x0, 916c <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x18>
    9158:	mov	x8, x0
    915c:	mov	w0, wzr
    9160:	stp	x1, x2, [x8, #144]
    9164:	str	x3, [x8, #160]
    9168:	ret
    916c:	mov	w0, #0xffffffea            	// #-22
    9170:	ret

0000000000009174 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    9174:	stp	x29, x30, [sp, #-32]!
    9178:	stp	x20, x19, [sp, #16]
    917c:	mov	x29, sp
    9180:	cbz	x0, 91a4 <scols_column_set_safechars@@SMARTCOLS_2.29+0x30>
    9184:	mov	x19, x0
    9188:	cbz	x1, 91ac <scols_column_set_safechars@@SMARTCOLS_2.29+0x38>
    918c:	mov	x0, x1
    9190:	bl	7650 <strdup@plt>
    9194:	mov	x20, x0
    9198:	cbnz	x0, 91b0 <scols_column_set_safechars@@SMARTCOLS_2.29+0x3c>
    919c:	mov	w0, #0xfffffff4            	// #-12
    91a0:	b	91c0 <scols_column_set_safechars@@SMARTCOLS_2.29+0x4c>
    91a4:	mov	w0, #0xffffffea            	// #-22
    91a8:	b	91c0 <scols_column_set_safechars@@SMARTCOLS_2.29+0x4c>
    91ac:	mov	x20, xzr
    91b0:	ldr	x0, [x19, #96]
    91b4:	bl	7840 <free@plt>
    91b8:	mov	w0, wzr
    91bc:	str	x20, [x19, #96]
    91c0:	ldp	x20, x19, [sp, #16]
    91c4:	ldp	x29, x30, [sp], #32
    91c8:	ret

00000000000091cc <scols_column_get_safechars@@SMARTCOLS_2.29>:
    91cc:	ldr	x0, [x0, #96]
    91d0:	ret

00000000000091d4 <scols_column_get_width@@SMARTCOLS_2.29>:
    91d4:	ldr	x0, [x0, #16]
    91d8:	ret

00000000000091dc <scols_column_is_hidden@@SMARTCOLS_2.27>:
    91dc:	ldr	w8, [x0, #80]
    91e0:	ubfx	w0, w8, #5, #1
    91e4:	ret

00000000000091e8 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    91e8:	ldr	w8, [x0, #80]
    91ec:	and	w0, w8, #0x1
    91f0:	ret

00000000000091f4 <scols_column_is_tree@@SMARTCOLS_2.25>:
    91f4:	ldr	w8, [x0, #80]
    91f8:	ubfx	w0, w8, #1, #1
    91fc:	ret

0000000000009200 <scols_column_is_right@@SMARTCOLS_2.25>:
    9200:	ldr	w8, [x0, #80]
    9204:	ubfx	w0, w8, #2, #1
    9208:	ret

000000000000920c <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    920c:	ldr	w8, [x0, #80]
    9210:	ubfx	w0, w8, #3, #1
    9214:	ret

0000000000009218 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    9218:	ldr	w8, [x0, #80]
    921c:	ubfx	w0, w8, #4, #1
    9220:	ret

0000000000009224 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    9224:	ldr	w8, [x0, #80]
    9228:	ubfx	w0, w8, #6, #1
    922c:	ret

0000000000009230 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9230:	ldrb	w8, [x0, #80]
    9234:	tbz	w8, #6, 9250 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    9238:	ldr	x8, [x0, #144]
    923c:	cbz	x8, 9250 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x20>
    9240:	ldr	x8, [x0, #152]
    9244:	cmp	x8, #0x0
    9248:	cset	w0, ne  // ne = any
    924c:	ret
    9250:	mov	w0, wzr
    9254:	ret

0000000000009258 <scols_new_line@@SMARTCOLS_2.25>:
    9258:	stp	x29, x30, [sp, #-32]!
    925c:	mov	w0, #0x1                   	// #1
    9260:	mov	w1, #0x88                  	// #136
    9264:	stp	x20, x19, [sp, #16]
    9268:	mov	x29, sp
    926c:	bl	75a0 <calloc@plt>
    9270:	mov	x19, x0
    9274:	cbz	x0, 92bc <scols_new_line@@SMARTCOLS_2.25+0x64>
    9278:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    927c:	ldr	x8, [x8, #4024]
    9280:	ldrb	w8, [x8]
    9284:	tbnz	w8, #3, 92cc <scols_new_line@@SMARTCOLS_2.25+0x74>
    9288:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    928c:	ldr	q1, [x9, #3120]
    9290:	dup	v0.2d, x19
    9294:	mov	w8, #0x1                   	// #1
    9298:	add	x9, x19, #0x50
    929c:	add	v0.2d, v0.2d, v1.2d
    92a0:	add	x10, x19, #0x60
    92a4:	str	w8, [x19]
    92a8:	mov	v1.16b, v0.16b
    92ac:	fmov	x8, d0
    92b0:	stp	x9, x9, [x19, #80]
    92b4:	st2	{v0.2d, v1.2d}, [x8]
    92b8:	stp	x10, x10, [x19, #96]
    92bc:	mov	x0, x19
    92c0:	ldp	x20, x19, [sp, #16]
    92c4:	ldp	x29, x30, [sp], #32
    92c8:	ret
    92cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    92d0:	ldr	x8, [x8, #4016]
    92d4:	ldr	x20, [x8]
    92d8:	bl	7390 <getpid@plt>
    92dc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    92e0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    92e4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    92e8:	mov	w2, w0
    92ec:	add	x1, x1, #0xbcb
    92f0:	add	x3, x3, #0xbd9
    92f4:	add	x4, x4, #0xc40
    92f8:	mov	x0, x20
    92fc:	bl	7db0 <fprintf@plt>
    9300:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9304:	add	x1, x1, #0xbfd
    9308:	mov	x0, x19
    930c:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9310:	b	9288 <scols_new_line@@SMARTCOLS_2.25+0x30>
    9314:	sub	sp, sp, #0x120
    9318:	stp	x29, x30, [sp, #240]
    931c:	add	x29, sp, #0xf0
    9320:	str	x28, [sp, #256]
    9324:	stp	x20, x19, [sp, #272]
    9328:	stp	x2, x3, [x29, #-112]
    932c:	stp	x4, x5, [x29, #-96]
    9330:	stp	x6, x7, [x29, #-80]
    9334:	stp	q1, q2, [sp, #16]
    9338:	stp	q3, q4, [sp, #48]
    933c:	str	q0, [sp]
    9340:	stp	q5, q6, [sp, #80]
    9344:	str	q7, [sp, #112]
    9348:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    934c:	ldr	x20, [x20, #4016]
    9350:	mov	x19, x1
    9354:	cbz	x0, 9380 <scols_new_line@@SMARTCOLS_2.25+0x128>
    9358:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    935c:	ldr	x9, [x9, #4024]
    9360:	ldrb	w9, [x9, #3]
    9364:	tbnz	w9, #0, 9380 <scols_new_line@@SMARTCOLS_2.25+0x128>
    9368:	mov	x8, x0
    936c:	ldr	x0, [x20]
    9370:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9374:	add	x1, x1, #0xbf0
    9378:	mov	x2, x8
    937c:	bl	7db0 <fprintf@plt>
    9380:	mov	x8, #0xffffffffffffffd0    	// #-48
    9384:	mov	x10, sp
    9388:	sub	x11, x29, #0x70
    938c:	movk	x8, #0xff80, lsl #32
    9390:	add	x9, x29, #0x30
    9394:	add	x10, x10, #0x80
    9398:	add	x11, x11, #0x30
    939c:	stp	x10, x8, [x29, #-16]
    93a0:	stp	x9, x11, [x29, #-32]
    93a4:	ldp	q0, q1, [x29, #-32]
    93a8:	ldr	x0, [x20]
    93ac:	sub	x2, x29, #0x40
    93b0:	mov	x1, x19
    93b4:	stp	q0, q1, [x29, #-64]
    93b8:	bl	7c60 <vfprintf@plt>
    93bc:	ldr	x1, [x20]
    93c0:	mov	w0, #0xa                   	// #10
    93c4:	bl	7250 <fputc@plt>
    93c8:	ldp	x20, x19, [sp, #272]
    93cc:	ldr	x28, [sp, #256]
    93d0:	ldp	x29, x30, [sp, #240]
    93d4:	add	sp, sp, #0x120
    93d8:	ret

00000000000093dc <scols_ref_line@@SMARTCOLS_2.25>:
    93dc:	cbz	x0, 93ec <scols_ref_line@@SMARTCOLS_2.25+0x10>
    93e0:	ldr	w8, [x0]
    93e4:	add	w8, w8, #0x1
    93e8:	str	w8, [x0]
    93ec:	ret

00000000000093f0 <scols_unref_line@@SMARTCOLS_2.25>:
    93f0:	stp	x29, x30, [sp, #-32]!
    93f4:	stp	x20, x19, [sp, #16]
    93f8:	mov	x29, sp
    93fc:	cbz	x0, 9470 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    9400:	ldr	w8, [x0]
    9404:	mov	x19, x0
    9408:	subs	w8, w8, #0x1
    940c:	str	w8, [x0]
    9410:	b.gt	9470 <scols_unref_line@@SMARTCOLS_2.25+0x80>
    9414:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9418:	ldr	x8, [x8, #4024]
    941c:	ldrb	w8, [x8]
    9420:	tbnz	w8, #2, 947c <scols_unref_line@@SMARTCOLS_2.25+0x8c>
    9424:	ldp	x9, x8, [x19, #48]
    9428:	str	x8, [x9, #8]
    942c:	str	x9, [x8]
    9430:	ldp	x9, x8, [x19, #80]
    9434:	str	x8, [x9, #8]
    9438:	str	x9, [x8]
    943c:	ldp	x9, x8, [x19, #96]
    9440:	str	x8, [x9, #8]
    9444:	str	x9, [x8]
    9448:	ldr	x0, [x19, #128]
    944c:	bl	11aac <scols_get_library_version@@SMARTCOLS_2.25+0x1988>
    9450:	mov	x0, x19
    9454:	bl	7770 <scols_line_free_cells@plt>
    9458:	ldr	x0, [x19, #24]
    945c:	bl	7840 <free@plt>
    9460:	mov	x0, x19
    9464:	ldp	x20, x19, [sp, #16]
    9468:	ldp	x29, x30, [sp], #32
    946c:	b	7840 <free@plt>
    9470:	ldp	x20, x19, [sp, #16]
    9474:	ldp	x29, x30, [sp], #32
    9478:	ret
    947c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9480:	ldr	x8, [x8, #4016]
    9484:	ldr	x20, [x8]
    9488:	bl	7390 <getpid@plt>
    948c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9490:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9494:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9498:	mov	w2, w0
    949c:	add	x1, x1, #0xbcb
    94a0:	add	x3, x3, #0xbd9
    94a4:	add	x4, x4, #0xbe6
    94a8:	mov	x0, x20
    94ac:	bl	7db0 <fprintf@plt>
    94b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    94b4:	add	x1, x1, #0xbfb
    94b8:	mov	x0, x19
    94bc:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    94c0:	b	9424 <scols_unref_line@@SMARTCOLS_2.25+0x34>

00000000000094c4 <scols_line_free_cells@@SMARTCOLS_2.25>:
    94c4:	stp	x29, x30, [sp, #-48]!
    94c8:	stp	x22, x21, [sp, #16]
    94cc:	stp	x20, x19, [sp, #32]
    94d0:	mov	x29, sp
    94d4:	cbz	x0, 952c <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    94d8:	mov	x21, x0
    94dc:	mov	x19, x0
    94e0:	ldr	x0, [x21, #32]!
    94e4:	cbz	x0, 952c <scols_line_free_cells@@SMARTCOLS_2.25+0x68>
    94e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    94ec:	ldr	x8, [x8, #4024]
    94f0:	ldrb	w8, [x8]
    94f4:	tbnz	w8, #3, 953c <scols_line_free_cells@@SMARTCOLS_2.25+0x78>
    94f8:	ldr	x8, [x19, #40]
    94fc:	cbz	x8, 9524 <scols_line_free_cells@@SMARTCOLS_2.25+0x60>
    9500:	mov	x20, xzr
    9504:	mov	x22, xzr
    9508:	add	x0, x0, x20
    950c:	bl	78e0 <scols_reset_cell@plt>
    9510:	ldp	x0, x8, [x19, #32]
    9514:	add	x22, x22, #0x1
    9518:	add	x20, x20, #0x20
    951c:	cmp	x22, x8
    9520:	b.cc	9508 <scols_line_free_cells@@SMARTCOLS_2.25+0x44>  // b.lo, b.ul, b.last
    9524:	bl	7840 <free@plt>
    9528:	stp	xzr, xzr, [x21]
    952c:	ldp	x20, x19, [sp, #32]
    9530:	ldp	x22, x21, [sp, #16]
    9534:	ldp	x29, x30, [sp], #48
    9538:	ret
    953c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9540:	ldr	x8, [x8, #4016]
    9544:	ldr	x20, [x8]
    9548:	bl	7390 <getpid@plt>
    954c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9550:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9554:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9558:	mov	w2, w0
    955c:	add	x1, x1, #0xbcb
    9560:	add	x3, x3, #0xbd9
    9564:	add	x4, x4, #0xc40
    9568:	mov	x0, x20
    956c:	bl	7db0 <fprintf@plt>
    9570:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9574:	add	x1, x1, #0xc45
    9578:	mov	x0, x19
    957c:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9580:	ldr	x0, [x19, #32]
    9584:	ldr	x8, [x19, #40]
    9588:	cbnz	x8, 9500 <scols_line_free_cells@@SMARTCOLS_2.25+0x3c>
    958c:	b	9524 <scols_line_free_cells@@SMARTCOLS_2.25+0x60>

0000000000009590 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    9590:	stp	x29, x30, [sp, #-48]!
    9594:	str	x21, [sp, #16]
    9598:	stp	x20, x19, [sp, #32]
    959c:	mov	x29, sp
    95a0:	cbz	x0, 95c0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x30>
    95a4:	ldr	x8, [x0, #40]
    95a8:	mov	x20, x1
    95ac:	mov	x19, x0
    95b0:	cmp	x8, x1
    95b4:	b.ne	95c8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x38>  // b.any
    95b8:	mov	w0, wzr
    95bc:	b	9638 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    95c0:	mov	w0, #0xffffffea            	// #-22
    95c4:	b	9638 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    95c8:	cbz	x20, 961c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x8c>
    95cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    95d0:	ldr	x8, [x8, #4024]
    95d4:	ldrb	w8, [x8]
    95d8:	tbnz	w8, #3, 9648 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xb8>
    95dc:	ldr	x0, [x19, #32]
    95e0:	lsl	x1, x20, #5
    95e4:	bl	7620 <realloc@plt>
    95e8:	cbz	x0, 962c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x9c>
    95ec:	ldr	x8, [x19, #40]
    95f0:	mov	x21, x0
    95f4:	cmp	x8, x20
    95f8:	b.cs	9610 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x80>  // b.hs, b.nlast
    95fc:	add	x0, x21, x8, lsl #5
    9600:	sub	x8, x20, x8
    9604:	lsl	x2, x8, #5
    9608:	mov	w1, wzr
    960c:	bl	7520 <memset@plt>
    9610:	mov	w0, wzr
    9614:	stp	x21, x20, [x19, #32]
    9618:	b	9638 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    961c:	mov	x0, x19
    9620:	bl	7770 <scols_line_free_cells@plt>
    9624:	mov	w0, wzr
    9628:	b	9638 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xa8>
    962c:	bl	7c90 <__errno_location@plt>
    9630:	ldr	w8, [x0]
    9634:	neg	w0, w8
    9638:	ldp	x20, x19, [sp, #32]
    963c:	ldr	x21, [sp, #16]
    9640:	ldp	x29, x30, [sp], #48
    9644:	ret
    9648:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    964c:	ldr	x8, [x8, #4016]
    9650:	ldr	x21, [x8]
    9654:	bl	7390 <getpid@plt>
    9658:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    965c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9660:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9664:	mov	w2, w0
    9668:	add	x1, x1, #0xbcb
    966c:	add	x3, x3, #0xbd9
    9670:	add	x4, x4, #0xc40
    9674:	mov	x0, x21
    9678:	bl	7db0 <fprintf@plt>
    967c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9680:	add	x1, x1, #0xc50
    9684:	mov	x0, x19
    9688:	mov	x2, x20
    968c:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9690:	b	95dc <scols_line_alloc_cells@@SMARTCOLS_2.25+0x4c>
    9694:	sub	sp, sp, #0x50
    9698:	stp	x29, x30, [sp, #32]
    969c:	stp	x22, x21, [sp, #48]
    96a0:	stp	x20, x19, [sp, #64]
    96a4:	add	x29, sp, #0x20
    96a8:	cbz	x0, 96e0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x150>
    96ac:	ldr	x8, [x0, #40]
    96b0:	mov	x19, x1
    96b4:	mov	x20, x0
    96b8:	mov	w0, #0xffffffea            	// #-22
    96bc:	cmp	x8, x1
    96c0:	b.ls	9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>  // b.plast
    96c4:	mov	x21, x2
    96c8:	cmp	x8, x2
    96cc:	b.ls	9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>  // b.plast
    96d0:	cmp	x21, x19
    96d4:	b.ne	96e8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x158>  // b.any
    96d8:	mov	w0, wzr
    96dc:	b	9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>
    96e0:	mov	w0, #0xffffffea            	// #-22
    96e4:	b	9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1d8>
    96e8:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    96ec:	ldr	x9, [x9, #4024]
    96f0:	ldrb	w9, [x9]
    96f4:	tbnz	w9, #3, 977c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1ec>
    96f8:	ldr	x9, [x20, #32]
    96fc:	add	x0, x9, x21, lsl #5
    9700:	ldp	q1, q0, [x0]
    9704:	add	x9, x21, #0x1
    9708:	cmp	x9, x8
    970c:	stp	q1, q0, [sp]
    9710:	b.cs	972c <scols_line_alloc_cells@@SMARTCOLS_2.25+0x19c>  // b.hs, b.nlast
    9714:	mvn	x9, x21
    9718:	add	x8, x8, x9
    971c:	add	x1, x0, #0x20
    9720:	lsl	x2, x8, #5
    9724:	bl	6fb0 <memmove@plt>
    9728:	ldr	x8, [x20, #40]
    972c:	add	x9, x19, #0x1
    9730:	cmp	x9, x8
    9734:	b.cs	9754 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1c4>  // b.hs, b.nlast
    9738:	ldr	x9, [x20, #32]
    973c:	mvn	x10, x19
    9740:	add	x8, x8, x10
    9744:	lsl	x2, x8, #5
    9748:	add	x1, x9, x19, lsl #5
    974c:	add	x0, x1, #0x20
    9750:	bl	6fb0 <memmove@plt>
    9754:	ldr	x8, [x20, #32]
    9758:	ldp	q1, q0, [sp]
    975c:	mov	w0, wzr
    9760:	add	x8, x8, x19, lsl #5
    9764:	stp	q1, q0, [x8]
    9768:	ldp	x20, x19, [sp, #64]
    976c:	ldp	x22, x21, [sp, #48]
    9770:	ldp	x29, x30, [sp, #32]
    9774:	add	sp, sp, #0x50
    9778:	ret
    977c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9780:	ldr	x8, [x8, #4016]
    9784:	ldr	x22, [x8]
    9788:	bl	7390 <getpid@plt>
    978c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9790:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9794:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9798:	mov	w2, w0
    979c:	add	x1, x1, #0xbcb
    97a0:	add	x3, x3, #0xbd9
    97a4:	add	x4, x4, #0xc40
    97a8:	mov	x0, x22
    97ac:	bl	7db0 <fprintf@plt>
    97b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    97b4:	add	x1, x1, #0xc60
    97b8:	mov	x0, x20
    97bc:	mov	x2, x21
    97c0:	mov	x3, x19
    97c4:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    97c8:	ldr	x8, [x20, #40]
    97cc:	b	96f8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x168>

00000000000097d0 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    97d0:	cbz	x0, 97e4 <scols_line_set_userdata@@SMARTCOLS_2.25+0x14>
    97d4:	mov	x8, x0
    97d8:	mov	w0, wzr
    97dc:	str	x1, [x8, #16]
    97e0:	ret
    97e4:	mov	w0, #0xffffffea            	// #-22
    97e8:	ret

00000000000097ec <scols_line_get_userdata@@SMARTCOLS_2.25>:
    97ec:	ldr	x0, [x0, #16]
    97f0:	ret

00000000000097f4 <scols_line_remove_child@@SMARTCOLS_2.25>:
    97f4:	stp	x29, x30, [sp, #-48]!
    97f8:	stp	x20, x19, [sp, #32]
    97fc:	mov	x19, x0
    9800:	mov	w0, #0xffffffea            	// #-22
    9804:	str	x21, [sp, #16]
    9808:	mov	x29, sp
    980c:	cbz	x19, 985c <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9810:	mov	x20, x1
    9814:	cbz	x1, 985c <scols_line_remove_child@@SMARTCOLS_2.25+0x68>
    9818:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    981c:	ldr	x8, [x8, #4024]
    9820:	ldrb	w8, [x8]
    9824:	tbnz	w8, #3, 986c <scols_line_remove_child@@SMARTCOLS_2.25+0x78>
    9828:	mov	x9, x20
    982c:	ldr	x8, [x20, #88]
    9830:	ldr	x10, [x9, #80]!
    9834:	mov	x0, x20
    9838:	str	x8, [x10, #8]
    983c:	str	x10, [x8]
    9840:	str	x9, [x9]
    9844:	str	x9, [x20, #88]
    9848:	str	xzr, [x20, #112]
    984c:	bl	75d0 <scols_unref_line@plt>
    9850:	mov	x0, x19
    9854:	bl	75d0 <scols_unref_line@plt>
    9858:	mov	w0, wzr
    985c:	ldp	x20, x19, [sp, #32]
    9860:	ldr	x21, [sp, #16]
    9864:	ldp	x29, x30, [sp], #48
    9868:	ret
    986c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9870:	ldr	x8, [x8, #4016]
    9874:	ldr	x21, [x8]
    9878:	bl	7390 <getpid@plt>
    987c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9880:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9884:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9888:	mov	w2, w0
    988c:	add	x1, x1, #0xbcb
    9890:	add	x3, x3, #0xbd9
    9894:	add	x4, x4, #0xc40
    9898:	mov	x0, x21
    989c:	bl	7db0 <fprintf@plt>
    98a0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    98a4:	add	x1, x1, #0xc7e
    98a8:	mov	x0, x19
    98ac:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    98b0:	b	9828 <scols_line_remove_child@@SMARTCOLS_2.25+0x34>

00000000000098b4 <scols_line_add_child@@SMARTCOLS_2.25>:
    98b4:	stp	x29, x30, [sp, #-48]!
    98b8:	stp	x20, x19, [sp, #32]
    98bc:	mov	x20, x0
    98c0:	mov	w0, #0xffffffea            	// #-22
    98c4:	stp	x22, x21, [sp, #16]
    98c8:	mov	x29, sp
    98cc:	cbz	x20, 9960 <scols_line_add_child@@SMARTCOLS_2.25+0xac>
    98d0:	mov	x19, x1
    98d4:	cbz	x1, 9960 <scols_line_add_child@@SMARTCOLS_2.25+0xac>
    98d8:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    98dc:	ldr	x22, [x22, #4024]
    98e0:	ldrb	w8, [x22]
    98e4:	tbnz	w8, #3, 9970 <scols_line_add_child@@SMARTCOLS_2.25+0xbc>
    98e8:	ldr	w8, [x19]
    98ec:	add	w8, w8, #0x1
    98f0:	str	w8, [x19]
    98f4:	ldr	w8, [x20]
    98f8:	add	w8, w8, #0x1
    98fc:	str	w8, [x20]
    9900:	ldr	x21, [x19, #112]
    9904:	cbz	x21, 9940 <scols_line_add_child@@SMARTCOLS_2.25+0x8c>
    9908:	ldrb	w8, [x22]
    990c:	tbnz	w8, #3, 99b8 <scols_line_add_child@@SMARTCOLS_2.25+0x104>
    9910:	mov	x9, x19
    9914:	ldr	x8, [x19, #88]
    9918:	ldr	x10, [x9, #80]!
    991c:	mov	x0, x19
    9920:	str	x8, [x10, #8]
    9924:	str	x10, [x8]
    9928:	str	x9, [x9]
    992c:	str	x9, [x19, #88]
    9930:	str	xzr, [x19, #112]
    9934:	bl	75d0 <scols_unref_line@plt>
    9938:	mov	x0, x21
    993c:	bl	75d0 <scols_unref_line@plt>
    9940:	ldr	x9, [x20, #72]
    9944:	mov	w0, wzr
    9948:	add	x8, x19, #0x50
    994c:	add	x10, x20, #0x40
    9950:	str	x8, [x20, #72]
    9954:	stp	x10, x9, [x19, #80]
    9958:	str	x8, [x9]
    995c:	str	x20, [x19, #112]
    9960:	ldp	x20, x19, [sp, #32]
    9964:	ldp	x22, x21, [sp, #16]
    9968:	ldp	x29, x30, [sp], #48
    996c:	ret
    9970:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9974:	ldr	x8, [x8, #4016]
    9978:	ldr	x21, [x8]
    997c:	bl	7390 <getpid@plt>
    9980:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9984:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9988:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    998c:	mov	w2, w0
    9990:	add	x1, x1, #0xbcb
    9994:	add	x3, x3, #0xbd9
    9998:	add	x4, x4, #0xc40
    999c:	mov	x0, x21
    99a0:	bl	7db0 <fprintf@plt>
    99a4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    99a8:	add	x1, x1, #0xc8b
    99ac:	mov	x0, x20
    99b0:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    99b4:	b	98e8 <scols_line_add_child@@SMARTCOLS_2.25+0x34>
    99b8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    99bc:	ldr	x8, [x8, #4016]
    99c0:	ldr	x22, [x8]
    99c4:	bl	7390 <getpid@plt>
    99c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    99cc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    99d0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    99d4:	mov	w2, w0
    99d8:	add	x1, x1, #0xbcb
    99dc:	add	x3, x3, #0xbd9
    99e0:	add	x4, x4, #0xc40
    99e4:	mov	x0, x22
    99e8:	bl	7db0 <fprintf@plt>
    99ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    99f0:	add	x1, x1, #0xc7e
    99f4:	mov	x0, x21
    99f8:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    99fc:	b	9910 <scols_line_add_child@@SMARTCOLS_2.25+0x5c>

0000000000009a00 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9a00:	cbz	x0, 9a08 <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9a04:	ldr	x0, [x0, #112]
    9a08:	ret

0000000000009a0c <scols_line_has_children@@SMARTCOLS_2.25>:
    9a0c:	cbz	x0, 9a1c <scols_line_has_children@@SMARTCOLS_2.25+0x10>
    9a10:	ldr	x8, [x0, #64]!
    9a14:	cmp	x8, x0
    9a18:	cset	w0, ne  // ne = any
    9a1c:	ret

0000000000009a20 <scols_line_next_child@@SMARTCOLS_2.25>:
    9a20:	mov	x8, x0
    9a24:	mov	w0, #0xffffffea            	// #-22
    9a28:	cbz	x8, 9a74 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9a2c:	cbz	x1, 9a74 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9a30:	cbz	x2, 9a74 <scols_line_next_child@@SMARTCOLS_2.25+0x54>
    9a34:	str	xzr, [x2]
    9a38:	ldr	x9, [x1, #8]
    9a3c:	cbz	x9, 9a78 <scols_line_next_child@@SMARTCOLS_2.25+0x58>
    9a40:	ldr	x8, [x1]
    9a44:	cmp	x8, x9
    9a48:	b.eq	9a9c <scols_line_next_child@@SMARTCOLS_2.25+0x7c>  // b.none
    9a4c:	sub	x8, x8, #0x50
    9a50:	str	x8, [x2]
    9a54:	ldr	x8, [x1]
    9a58:	ldr	w9, [x1, #16]
    9a5c:	mov	w0, wzr
    9a60:	add	x10, x8, #0x8
    9a64:	cmp	w9, #0x0
    9a68:	csel	x8, x8, x10, eq  // eq = none
    9a6c:	ldr	x8, [x8]
    9a70:	str	x8, [x1]
    9a74:	ret
    9a78:	ldr	w10, [x1, #16]
    9a7c:	add	x9, x8, #0x40
    9a80:	add	x8, x8, #0x48
    9a84:	cmp	w10, #0x0
    9a88:	csel	x8, x9, x8, eq  // eq = none
    9a8c:	ldr	x8, [x8]
    9a90:	stp	x8, x9, [x1]
    9a94:	cmp	x8, x9
    9a98:	b.ne	9a4c <scols_line_next_child@@SMARTCOLS_2.25+0x2c>  // b.any
    9a9c:	mov	w0, #0x1                   	// #1
    9aa0:	ret
    9aa4:	mov	x8, x0
    9aa8:	mov	w0, #0xffffffea            	// #-22
    9aac:	cbz	x8, 9b00 <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9ab0:	cbz	x1, 9b00 <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9ab4:	cbz	x2, 9b00 <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    9ab8:	ldr	x9, [x8, #128]
    9abc:	cbz	x9, 9b04 <scols_line_next_child@@SMARTCOLS_2.25+0xe4>
    9ac0:	str	xzr, [x2]
    9ac4:	ldr	x9, [x1, #8]
    9ac8:	cbz	x9, 9b0c <scols_line_next_child@@SMARTCOLS_2.25+0xec>
    9acc:	ldr	x8, [x1]
    9ad0:	cmp	x8, x9
    9ad4:	b.eq	9b34 <scols_line_next_child@@SMARTCOLS_2.25+0x114>  // b.none
    9ad8:	sub	x8, x8, #0x50
    9adc:	str	x8, [x2]
    9ae0:	ldr	x8, [x1]
    9ae4:	ldr	w9, [x1, #16]
    9ae8:	mov	w0, wzr
    9aec:	add	x10, x8, #0x8
    9af0:	cmp	w9, #0x0
    9af4:	csel	x8, x8, x10, eq  // eq = none
    9af8:	ldr	x8, [x8]
    9afc:	str	x8, [x1]
    9b00:	ret
    9b04:	mov	w0, #0xffffffea            	// #-22
    9b08:	ret
    9b0c:	ldr	x8, [x8, #128]
    9b10:	ldr	w10, [x1, #16]
    9b14:	add	x9, x8, #0x20
    9b18:	add	x8, x8, #0x28
    9b1c:	cmp	w10, #0x0
    9b20:	csel	x8, x9, x8, eq  // eq = none
    9b24:	ldr	x8, [x8]
    9b28:	stp	x8, x9, [x1]
    9b2c:	cmp	x8, x9
    9b30:	b.ne	9ad8 <scols_line_next_child@@SMARTCOLS_2.25+0xb8>  // b.any
    9b34:	mov	w0, #0x1                   	// #1
    9b38:	ret

0000000000009b3c <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9b3c:	cbz	x1, 9b50 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    9b40:	cmp	x1, x0
    9b44:	b.eq	9b58 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x1c>  // b.none
    9b48:	ldr	x1, [x1, #112]
    9b4c:	cbnz	x1, 9b40 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x4>
    9b50:	mov	w0, wzr
    9b54:	ret
    9b58:	mov	w0, #0x1                   	// #1
    9b5c:	ret

0000000000009b60 <scols_line_set_color@@SMARTCOLS_2.25>:
    9b60:	stp	x29, x30, [sp, #-32]!
    9b64:	stp	x20, x19, [sp, #16]
    9b68:	mov	x20, x1
    9b6c:	mov	x19, x0
    9b70:	mov	x29, sp
    9b74:	cbz	x1, 9b9c <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9b78:	bl	77e0 <__ctype_b_loc@plt>
    9b7c:	ldr	x8, [x0]
    9b80:	ldrsb	x9, [x20]
    9b84:	ldrh	w8, [x8, x9, lsl #1]
    9b88:	tbz	w8, #3, 9b9c <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9b8c:	mov	x0, x20
    9b90:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    9b94:	mov	x20, x0
    9b98:	cbz	x0, 9bc8 <scols_line_set_color@@SMARTCOLS_2.25+0x68>
    9b9c:	cbz	x19, 9bc8 <scols_line_set_color@@SMARTCOLS_2.25+0x68>
    9ba0:	cbz	x20, 9bb4 <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9ba4:	mov	x0, x20
    9ba8:	bl	7650 <strdup@plt>
    9bac:	mov	x20, x0
    9bb0:	cbz	x0, 9bd0 <scols_line_set_color@@SMARTCOLS_2.25+0x70>
    9bb4:	ldr	x0, [x19, #24]
    9bb8:	bl	7840 <free@plt>
    9bbc:	mov	w0, wzr
    9bc0:	str	x20, [x19, #24]
    9bc4:	b	9bd4 <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9bc8:	mov	w0, #0xffffffea            	// #-22
    9bcc:	b	9bd4 <scols_line_set_color@@SMARTCOLS_2.25+0x74>
    9bd0:	mov	w0, #0xfffffff4            	// #-12
    9bd4:	ldp	x20, x19, [sp, #16]
    9bd8:	ldp	x29, x30, [sp], #32
    9bdc:	ret

0000000000009be0 <scols_line_get_color@@SMARTCOLS_2.25>:
    9be0:	ldr	x0, [x0, #24]
    9be4:	ret

0000000000009be8 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9be8:	ldr	x0, [x0, #40]
    9bec:	ret

0000000000009bf0 <scols_line_get_cell@@SMARTCOLS_2.25>:
    9bf0:	cbz	x0, 9c08 <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9bf4:	ldr	x8, [x0, #40]
    9bf8:	cmp	x8, x1
    9bfc:	b.ls	9c0c <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9c00:	ldr	x8, [x0, #32]
    9c04:	add	x0, x8, x1, lsl #5
    9c08:	ret
    9c0c:	mov	x0, xzr
    9c10:	ret

0000000000009c14 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9c14:	mov	x8, x0
    9c18:	mov	x0, xzr
    9c1c:	cbz	x8, 9c3c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9c20:	cbz	x1, 9c3c <scols_line_get_column_cell@@SMARTCOLS_2.25+0x28>
    9c24:	ldr	x9, [x1, #8]
    9c28:	ldr	x10, [x8, #40]
    9c2c:	cmp	x10, x9
    9c30:	b.ls	9c40 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x2c>  // b.plast
    9c34:	ldr	x8, [x8, #32]
    9c38:	add	x0, x8, x9, lsl #5
    9c3c:	ret
    9c40:	mov	x0, xzr
    9c44:	ret

0000000000009c48 <scols_line_set_data@@SMARTCOLS_2.25>:
    9c48:	cbz	x0, 9c6c <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9c4c:	ldr	x8, [x0, #40]
    9c50:	cmp	x8, x1
    9c54:	b.ls	9c6c <scols_line_set_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9c58:	ldr	x8, [x0, #32]
    9c5c:	cbz	x8, 9c6c <scols_line_set_data@@SMARTCOLS_2.25+0x24>
    9c60:	add	x0, x8, x1, lsl #5
    9c64:	mov	x1, x2
    9c68:	b	7630 <scols_cell_set_data@plt>
    9c6c:	mov	w0, #0xffffffea            	// #-22
    9c70:	ret

0000000000009c74 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9c74:	cbz	x0, 9c9c <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9c78:	ldr	x8, [x1, #8]
    9c7c:	ldr	x9, [x0, #40]
    9c80:	cmp	x9, x8
    9c84:	b.ls	9c9c <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9c88:	ldr	x9, [x0, #32]
    9c8c:	cbz	x9, 9c9c <scols_line_set_column_data@@SMARTCOLS_2.28+0x28>
    9c90:	add	x0, x9, x8, lsl #5
    9c94:	mov	x1, x2
    9c98:	b	7630 <scols_cell_set_data@plt>
    9c9c:	mov	w0, #0xffffffea            	// #-22
    9ca0:	ret

0000000000009ca4 <scols_line_refer_data@@SMARTCOLS_2.25>:
    9ca4:	cbz	x0, 9cc8 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9ca8:	ldr	x8, [x0, #40]
    9cac:	cmp	x8, x1
    9cb0:	b.ls	9cc8 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>  // b.plast
    9cb4:	ldr	x8, [x0, #32]
    9cb8:	cbz	x8, 9cc8 <scols_line_refer_data@@SMARTCOLS_2.25+0x24>
    9cbc:	add	x0, x8, x1, lsl #5
    9cc0:	mov	x1, x2
    9cc4:	b	7560 <scols_cell_refer_data@plt>
    9cc8:	mov	w0, #0xffffffea            	// #-22
    9ccc:	ret

0000000000009cd0 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9cd0:	cbz	x0, 9cf8 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9cd4:	ldr	x8, [x1, #8]
    9cd8:	ldr	x9, [x0, #40]
    9cdc:	cmp	x9, x8
    9ce0:	b.ls	9cf8 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>  // b.plast
    9ce4:	ldr	x9, [x0, #32]
    9ce8:	cbz	x9, 9cf8 <scols_line_refer_column_data@@SMARTCOLS_2.28+0x28>
    9cec:	add	x0, x9, x8, lsl #5
    9cf0:	mov	x1, x2
    9cf4:	b	7560 <scols_cell_refer_data@plt>
    9cf8:	mov	w0, #0xffffffea            	// #-22
    9cfc:	ret

0000000000009d00 <scols_copy_line@@SMARTCOLS_2.25>:
    9d00:	stp	x29, x30, [sp, #-48]!
    9d04:	stp	x22, x21, [sp, #16]
    9d08:	stp	x20, x19, [sp, #32]
    9d0c:	mov	x29, sp
    9d10:	cbz	x0, 9dd0 <scols_copy_line@@SMARTCOLS_2.25+0xd0>
    9d14:	mov	x20, x0
    9d18:	mov	w0, #0x1                   	// #1
    9d1c:	mov	w1, #0x88                  	// #136
    9d20:	bl	75a0 <calloc@plt>
    9d24:	mov	x19, x0
    9d28:	cbz	x0, 9dd4 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9d2c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9d30:	ldr	x22, [x22, #4024]
    9d34:	ldrb	w8, [x22]
    9d38:	tbnz	w8, #3, 9e3c <scols_copy_line@@SMARTCOLS_2.25+0x13c>
    9d3c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9d40:	ldr	q0, [x8, #3120]
    9d44:	mov	w8, #0x1                   	// #1
    9d48:	dup	v1.2d, x19
    9d4c:	str	w8, [x19]
    9d50:	add	x8, x19, #0x50
    9d54:	add	v0.2d, v1.2d, v0.2d
    9d58:	stp	x8, x8, [x19, #80]
    9d5c:	mov	v1.16b, v0.16b
    9d60:	fmov	x8, d0
    9d64:	st2	{v0.2d, v1.2d}, [x8]
    9d68:	add	x8, x19, #0x60
    9d6c:	stp	x8, x8, [x19, #96]
    9d70:	ldr	x21, [x20, #24]
    9d74:	cbz	x21, 9dac <scols_copy_line@@SMARTCOLS_2.25+0xac>
    9d78:	bl	77e0 <__ctype_b_loc@plt>
    9d7c:	ldr	x8, [x0]
    9d80:	ldrsb	x9, [x21]
    9d84:	ldrh	w8, [x8, x9, lsl #1]
    9d88:	tbz	w8, #3, 9d9c <scols_copy_line@@SMARTCOLS_2.25+0x9c>
    9d8c:	mov	x0, x21
    9d90:	bl	154cc <scols_init_debug@@SMARTCOLS_2.25+0x2148>
    9d94:	mov	x21, x0
    9d98:	cbz	x0, 9dc8 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9d9c:	mov	x0, x21
    9da0:	bl	7650 <strdup@plt>
    9da4:	mov	x21, x0
    9da8:	cbz	x0, 9dc8 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9dac:	ldr	x0, [x19, #24]
    9db0:	bl	7840 <free@plt>
    9db4:	str	x21, [x19, #24]
    9db8:	ldr	x1, [x20, #40]
    9dbc:	mov	x0, x19
    9dc0:	bl	7350 <scols_line_alloc_cells@plt>
    9dc4:	cbz	w0, 9de8 <scols_copy_line@@SMARTCOLS_2.25+0xe8>
    9dc8:	mov	x0, x19
    9dcc:	bl	75d0 <scols_unref_line@plt>
    9dd0:	mov	x19, xzr
    9dd4:	mov	x0, x19
    9dd8:	ldp	x20, x19, [sp, #32]
    9ddc:	ldp	x22, x21, [sp, #16]
    9de0:	ldp	x29, x30, [sp], #48
    9de4:	ret
    9de8:	ldr	x8, [x20, #40]
    9dec:	ldrb	w9, [x22]
    9df0:	str	x8, [x19, #40]
    9df4:	ldur	q0, [x20, #8]
    9df8:	stur	q0, [x19, #8]
    9dfc:	tbnz	w9, #3, 9e84 <scols_copy_line@@SMARTCOLS_2.25+0x184>
    9e00:	cbz	x8, 9dd4 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9e04:	mov	x21, xzr
    9e08:	mov	x22, xzr
    9e0c:	ldr	x8, [x19, #32]
    9e10:	ldr	x9, [x20, #32]
    9e14:	add	x0, x8, x21
    9e18:	add	x1, x9, x21
    9e1c:	bl	7280 <scols_cell_copy_content@plt>
    9e20:	cbnz	w0, 9dc8 <scols_copy_line@@SMARTCOLS_2.25+0xc8>
    9e24:	ldr	x8, [x19, #40]
    9e28:	add	x22, x22, #0x1
    9e2c:	add	x21, x21, #0x20
    9e30:	cmp	x22, x8
    9e34:	b.cc	9e0c <scols_copy_line@@SMARTCOLS_2.25+0x10c>  // b.lo, b.ul, b.last
    9e38:	b	9dd4 <scols_copy_line@@SMARTCOLS_2.25+0xd4>
    9e3c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9e40:	ldr	x8, [x8, #4016]
    9e44:	ldr	x21, [x8]
    9e48:	bl	7390 <getpid@plt>
    9e4c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e50:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e54:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e58:	mov	w2, w0
    9e5c:	add	x1, x1, #0xbcb
    9e60:	add	x3, x3, #0xbd9
    9e64:	add	x4, x4, #0xc40
    9e68:	mov	x0, x21
    9e6c:	bl	7db0 <fprintf@plt>
    9e70:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e74:	add	x1, x1, #0xbfd
    9e78:	mov	x0, x19
    9e7c:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9e80:	b	9d3c <scols_copy_line@@SMARTCOLS_2.25+0x3c>
    9e84:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9e88:	ldr	x8, [x8, #4016]
    9e8c:	ldr	x21, [x8]
    9e90:	bl	7390 <getpid@plt>
    9e94:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e98:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9e9c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9ea0:	mov	w2, w0
    9ea4:	add	x1, x1, #0xbcb
    9ea8:	add	x3, x3, #0xbd9
    9eac:	add	x4, x4, #0xc40
    9eb0:	mov	x0, x21
    9eb4:	bl	7db0 <fprintf@plt>
    9eb8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9ebc:	add	x1, x1, #0xbeb
    9ec0:	mov	x0, x20
    9ec4:	bl	9314 <scols_new_line@@SMARTCOLS_2.25+0xbc>
    9ec8:	ldr	x8, [x19, #40]
    9ecc:	cbnz	x8, 9e04 <scols_copy_line@@SMARTCOLS_2.25+0x104>
    9ed0:	b	9dd4 <scols_copy_line@@SMARTCOLS_2.25+0xd4>

0000000000009ed4 <scols_new_table@@SMARTCOLS_2.25>:
    9ed4:	stp	x29, x30, [sp, #-48]!
    9ed8:	mov	w0, #0x1                   	// #1
    9edc:	mov	w1, #0x100                 	// #256
    9ee0:	str	x21, [sp, #16]
    9ee4:	stp	x20, x19, [sp, #32]
    9ee8:	mov	x29, sp
    9eec:	mov	w20, #0x1                   	// #1
    9ef0:	bl	75a0 <calloc@plt>
    9ef4:	mov	x19, x0
    9ef8:	cbz	x0, 9fb8 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    9efc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9f00:	ldr	x8, [x8, #4032]
    9f04:	add	x0, x29, #0x1c
    9f08:	add	x1, x29, #0x18
    9f0c:	str	w20, [x19]
    9f10:	ldr	x8, [x8]
    9f14:	str	x8, [x19, #72]
    9f18:	bl	1aad4 <scols_init_debug@@SMARTCOLS_2.25+0x7750>
    9f1c:	adrp	x10, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9f20:	ldr	q0, [x10, #3232]
    9f24:	ldp	w10, w8, [x29, #24]
    9f28:	mov	w9, #0x50                  	// #80
    9f2c:	dup	v1.2d, x19
    9f30:	add	v0.2d, v1.2d, v0.2d
    9f34:	cmp	w8, #0x0
    9f38:	csel	w8, w8, w9, gt
    9f3c:	mov	w9, #0x18                  	// #24
    9f40:	cmp	w10, #0x0
    9f44:	csel	w9, w10, w9, gt
    9f48:	sxtw	x8, w8
    9f4c:	mov	v1.16b, v0.16b
    9f50:	fmov	x10, d0
    9f54:	sxtw	x9, w9
    9f58:	stp	x8, x9, [x19, #40]
    9f5c:	st2	{v0.2d, v1.2d}, [x10]
    9f60:	adrp	x21, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9f64:	ldr	x21, [x21, #4024]
    9f68:	add	x9, x19, #0x80
    9f6c:	stp	x9, x9, [x19, #128]
    9f70:	ldr	w8, [x21]
    9f74:	tbnz	w8, #4, 9fcc <scols_new_table@@SMARTCOLS_2.25+0xf8>
    9f78:	tbz	w8, #1, 9fb8 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    9f7c:	cbz	w8, a070 <scols_new_table@@SMARTCOLS_2.25+0x19c>
    9f80:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9f84:	add	x0, x0, #0xfbc
    9f88:	bl	7cb0 <getenv@plt>
    9f8c:	cbz	x0, 9fb8 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    9f90:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    9f94:	add	x1, x1, #0xd28
    9f98:	mov	x20, x0
    9f9c:	bl	77b0 <strcmp@plt>
    9fa0:	cbz	w0, a01c <scols_new_table@@SMARTCOLS_2.25+0x148>
    9fa4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    9fa8:	add	x1, x1, #0x6fb
    9fac:	mov	x0, x20
    9fb0:	bl	77b0 <strcmp@plt>
    9fb4:	cbz	w0, a01c <scols_new_table@@SMARTCOLS_2.25+0x148>
    9fb8:	mov	x0, x19
    9fbc:	ldp	x20, x19, [sp, #32]
    9fc0:	ldr	x21, [sp, #16]
    9fc4:	ldp	x29, x30, [sp], #48
    9fc8:	ret
    9fcc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    9fd0:	ldr	x8, [x8, #4016]
    9fd4:	ldr	x20, [x8]
    9fd8:	bl	7390 <getpid@plt>
    9fdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9fe0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9fe4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    9fe8:	mov	w2, w0
    9fec:	add	x1, x1, #0xbcb
    9ff0:	add	x3, x3, #0xbd9
    9ff4:	add	x4, x4, #0xcb0
    9ff8:	mov	x0, x20
    9ffc:	bl	7db0 <fprintf@plt>
    a000:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a004:	add	x1, x1, #0xbfd
    a008:	mov	x0, x19
    a00c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a010:	ldr	w8, [x21]
    a014:	tbnz	w8, #1, 9f7c <scols_new_table@@SMARTCOLS_2.25+0xa8>
    a018:	b	9fb8 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a01c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a020:	ldr	x8, [x8, #4016]
    a024:	ldr	x20, [x8]
    a028:	bl	7390 <getpid@plt>
    a02c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a030:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a034:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a038:	mov	w2, w0
    a03c:	add	x1, x1, #0xbcb
    a040:	add	x3, x3, #0xbd9
    a044:	add	x4, x4, #0xfd7
    a048:	mov	x0, x20
    a04c:	bl	7db0 <fprintf@plt>
    a050:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a054:	add	x1, x1, #0xfdc
    a058:	mov	x0, x19
    a05c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a060:	ldrh	w8, [x19, #248]
    a064:	orr	w8, w8, #0x8
    a068:	strh	w8, [x19, #248]
    a06c:	b	9fb8 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a070:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a074:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a078:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a07c:	add	x0, x0, #0xf72
    a080:	add	x1, x1, #0xd38
    a084:	add	x3, x3, #0xf8a
    a088:	mov	w2, #0x35                  	// #53
    a08c:	bl	7c80 <__assert_fail@plt>
    a090:	sub	sp, sp, #0x120
    a094:	stp	x29, x30, [sp, #240]
    a098:	add	x29, sp, #0xf0
    a09c:	str	x28, [sp, #256]
    a0a0:	stp	x20, x19, [sp, #272]
    a0a4:	stp	x2, x3, [x29, #-112]
    a0a8:	stp	x4, x5, [x29, #-96]
    a0ac:	stp	x6, x7, [x29, #-80]
    a0b0:	stp	q1, q2, [sp, #16]
    a0b4:	stp	q3, q4, [sp, #48]
    a0b8:	str	q0, [sp]
    a0bc:	stp	q5, q6, [sp, #80]
    a0c0:	str	q7, [sp, #112]
    a0c4:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a0c8:	ldr	x20, [x20, #4016]
    a0cc:	mov	x19, x1
    a0d0:	cbz	x0, a0fc <scols_new_table@@SMARTCOLS_2.25+0x228>
    a0d4:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a0d8:	ldr	x9, [x9, #4024]
    a0dc:	ldrb	w9, [x9, #3]
    a0e0:	tbnz	w9, #0, a0fc <scols_new_table@@SMARTCOLS_2.25+0x228>
    a0e4:	mov	x8, x0
    a0e8:	ldr	x0, [x20]
    a0ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a0f0:	add	x1, x1, #0xbf0
    a0f4:	mov	x2, x8
    a0f8:	bl	7db0 <fprintf@plt>
    a0fc:	mov	x8, #0xffffffffffffffd0    	// #-48
    a100:	mov	x10, sp
    a104:	sub	x11, x29, #0x70
    a108:	movk	x8, #0xff80, lsl #32
    a10c:	add	x9, x29, #0x30
    a110:	add	x10, x10, #0x80
    a114:	add	x11, x11, #0x30
    a118:	stp	x10, x8, [x29, #-16]
    a11c:	stp	x9, x11, [x29, #-32]
    a120:	ldp	q0, q1, [x29, #-32]
    a124:	ldr	x0, [x20]
    a128:	sub	x2, x29, #0x40
    a12c:	mov	x1, x19
    a130:	stp	q0, q1, [x29, #-64]
    a134:	bl	7c60 <vfprintf@plt>
    a138:	ldr	x1, [x20]
    a13c:	mov	w0, #0xa                   	// #10
    a140:	bl	7250 <fputc@plt>
    a144:	ldp	x20, x19, [sp, #272]
    a148:	ldr	x28, [sp, #256]
    a14c:	ldp	x29, x30, [sp, #240]
    a150:	add	sp, sp, #0x120
    a154:	ret

000000000000a158 <scols_ref_table@@SMARTCOLS_2.25>:
    a158:	cbz	x0, a168 <scols_ref_table@@SMARTCOLS_2.25+0x10>
    a15c:	ldr	w8, [x0]
    a160:	add	w8, w8, #0x1
    a164:	str	w8, [x0]
    a168:	ret

000000000000a16c <scols_unref_table@@SMARTCOLS_2.25>:
    a16c:	stp	x29, x30, [sp, #-48]!
    a170:	stp	x22, x21, [sp, #16]
    a174:	stp	x20, x19, [sp, #32]
    a178:	mov	x29, sp
    a17c:	cbz	x0, a234 <scols_unref_table@@SMARTCOLS_2.25+0xc8>
    a180:	ldr	w8, [x0]
    a184:	mov	x19, x0
    a188:	subs	w8, w8, #0x1
    a18c:	str	w8, [x0]
    a190:	b.gt	a234 <scols_unref_table@@SMARTCOLS_2.25+0xc8>
    a194:	adrp	x21, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a198:	ldr	x21, [x21, #4024]
    a19c:	ldrb	w8, [x21]
    a1a0:	tbnz	w8, #4, a278 <scols_unref_table@@SMARTCOLS_2.25+0x10c>
    a1a4:	mov	x22, x19
    a1a8:	ldr	x8, [x22, #128]!
    a1ac:	cmp	x8, x22
    a1b0:	b.eq	a1dc <scols_unref_table@@SMARTCOLS_2.25+0x70>  // b.none
    a1b4:	sub	x20, x8, #0x30
    a1b8:	mov	x0, x20
    a1bc:	bl	117e0 <scols_get_library_version@@SMARTCOLS_2.25+0x16bc>
    a1c0:	mov	x0, x20
    a1c4:	bl	119a8 <scols_get_library_version@@SMARTCOLS_2.25+0x1884>
    a1c8:	mov	x0, x20
    a1cc:	bl	11aac <scols_get_library_version@@SMARTCOLS_2.25+0x1988>
    a1d0:	ldr	x8, [x22]
    a1d4:	cmp	x8, x22
    a1d8:	b.ne	a1b4 <scols_unref_table@@SMARTCOLS_2.25+0x48>  // b.any
    a1dc:	mov	x0, x19
    a1e0:	bl	7a90 <scols_table_remove_lines@plt>
    a1e4:	mov	x8, x19
    a1e8:	ldr	x9, [x8, #112]!
    a1ec:	cmp	x9, x8
    a1f0:	b.eq	a244 <scols_unref_table@@SMARTCOLS_2.25+0xd8>  // b.none
    a1f4:	ldr	x0, [x19, #176]
    a1f8:	bl	70a0 <scols_unref_symbols@plt>
    a1fc:	add	x0, x19, #0xb8
    a200:	bl	78e0 <scols_reset_cell@plt>
    a204:	ldr	x0, [x19, #144]
    a208:	bl	7840 <free@plt>
    a20c:	ldr	x0, [x19, #88]
    a210:	bl	7840 <free@plt>
    a214:	ldr	x0, [x19, #80]
    a218:	bl	7840 <free@plt>
    a21c:	ldr	x0, [x19, #8]
    a220:	bl	7840 <free@plt>
    a224:	mov	x0, x19
    a228:	bl	7840 <free@plt>
    a22c:	ldrb	w8, [x21]
    a230:	tbnz	w8, #4, a2c0 <scols_unref_table@@SMARTCOLS_2.25+0x154>
    a234:	ldp	x20, x19, [sp, #32]
    a238:	ldp	x22, x21, [sp, #16]
    a23c:	ldp	x29, x30, [sp], #48
    a240:	ret
    a244:	ldrb	w8, [x21]
    a248:	tbnz	w8, #4, a304 <scols_unref_table@@SMARTCOLS_2.25+0x198>
    a24c:	mov	x20, x19
    a250:	ldr	x8, [x20, #96]!
    a254:	cmp	x8, x20
    a258:	b.eq	a1f4 <scols_unref_table@@SMARTCOLS_2.25+0x88>  // b.none
    a25c:	sub	x1, x8, #0xc8
    a260:	mov	x0, x19
    a264:	bl	7e20 <scols_table_remove_column@plt>
    a268:	ldr	x8, [x19, #96]
    a26c:	cmp	x8, x20
    a270:	b.ne	a25c <scols_unref_table@@SMARTCOLS_2.25+0xf0>  // b.any
    a274:	b	a1f4 <scols_unref_table@@SMARTCOLS_2.25+0x88>
    a278:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a27c:	ldr	x8, [x8, #4016]
    a280:	ldr	x20, [x8]
    a284:	bl	7390 <getpid@plt>
    a288:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a28c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a290:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a294:	mov	w2, w0
    a298:	add	x1, x1, #0xbcb
    a29c:	add	x3, x3, #0xbd9
    a2a0:	add	x4, x4, #0xcb0
    a2a4:	mov	x0, x20
    a2a8:	bl	7db0 <fprintf@plt>
    a2ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a2b0:	add	x1, x1, #0xcb4
    a2b4:	mov	x0, x19
    a2b8:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a2bc:	b	a1a4 <scols_unref_table@@SMARTCOLS_2.25+0x38>
    a2c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a2c4:	ldr	x8, [x8, #4016]
    a2c8:	ldr	x19, [x8]
    a2cc:	bl	7390 <getpid@plt>
    a2d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a2d4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a2d8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a2dc:	mov	w2, w0
    a2e0:	add	x1, x1, #0xbcb
    a2e4:	add	x3, x3, #0xbd9
    a2e8:	add	x4, x4, #0xcb0
    a2ec:	mov	x0, x19
    a2f0:	bl	7db0 <fprintf@plt>
    a2f4:	ldp	x20, x19, [sp, #32]
    a2f8:	ldp	x22, x21, [sp, #16]
    a2fc:	ldp	x29, x30, [sp], #48
    a300:	b	a55c <scols_table_remove_columns@@SMARTCOLS_2.25+0xbc>
    a304:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a308:	ldr	x8, [x8, #4016]
    a30c:	ldr	x20, [x8]
    a310:	bl	7390 <getpid@plt>
    a314:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a318:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a31c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a320:	mov	w2, w0
    a324:	add	x1, x1, #0xbcb
    a328:	add	x3, x3, #0xbd9
    a32c:	add	x4, x4, #0xcb0
    a330:	mov	x0, x20
    a334:	bl	7db0 <fprintf@plt>
    a338:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a33c:	add	x1, x1, #0xce0
    a340:	mov	x0, x19
    a344:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a348:	b	a24c <scols_unref_table@@SMARTCOLS_2.25+0xe0>

000000000000a34c <scols_table_remove_lines@@SMARTCOLS_2.25>:
    a34c:	stp	x29, x30, [sp, #-96]!
    a350:	stp	x28, x27, [sp, #16]
    a354:	stp	x26, x25, [sp, #32]
    a358:	stp	x24, x23, [sp, #48]
    a35c:	stp	x22, x21, [sp, #64]
    a360:	stp	x20, x19, [sp, #80]
    a364:	mov	x29, sp
    a368:	cbz	x0, a43c <scols_table_remove_lines@@SMARTCOLS_2.25+0xf0>
    a36c:	adrp	x26, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a370:	ldr	x26, [x26, #4024]
    a374:	mov	x19, x0
    a378:	ldrb	w8, [x26]
    a37c:	tbnz	w8, #4, a458 <scols_table_remove_lines@@SMARTCOLS_2.25+0x10c>
    a380:	mov	x27, x19
    a384:	ldr	x28, [x27, #112]!
    a388:	cmp	x28, x27
    a38c:	b.eq	a43c <scols_table_remove_lines@@SMARTCOLS_2.25+0xf0>  // b.none
    a390:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a394:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a398:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a39c:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a3a0:	add	x20, x20, #0xbcb
    a3a4:	add	x21, x21, #0xbd9
    a3a8:	add	x22, x22, #0xcb0
    a3ac:	add	x23, x23, #0xdcc
    a3b0:	b	a3ec <scols_table_remove_lines@@SMARTCOLS_2.25+0xa0>
    a3b4:	ldrb	w8, [x26]
    a3b8:	tbnz	w8, #4, a404 <scols_table_remove_lines@@SMARTCOLS_2.25+0xb8>
    a3bc:	ldp	x9, x8, [x28]
    a3c0:	mov	x0, x24
    a3c4:	str	x8, [x9, #8]
    a3c8:	str	x9, [x8]
    a3cc:	stp	x28, x28, [x28]
    a3d0:	ldr	x8, [x19, #32]
    a3d4:	sub	x8, x8, #0x1
    a3d8:	str	x8, [x19, #32]
    a3dc:	bl	75d0 <scols_unref_line@plt>
    a3e0:	ldr	x28, [x19, #112]
    a3e4:	cmp	x28, x27
    a3e8:	b.eq	a43c <scols_table_remove_lines@@SMARTCOLS_2.25+0xf0>  // b.none
    a3ec:	ldr	x0, [x28, #64]
    a3f0:	sub	x24, x28, #0x30
    a3f4:	cbz	x0, a3b4 <scols_table_remove_lines@@SMARTCOLS_2.25+0x68>
    a3f8:	mov	x1, x24
    a3fc:	bl	7980 <scols_line_remove_child@plt>
    a400:	b	a3b4 <scols_table_remove_lines@@SMARTCOLS_2.25+0x68>
    a404:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a408:	ldr	x8, [x8, #4016]
    a40c:	ldr	x25, [x8]
    a410:	bl	7390 <getpid@plt>
    a414:	mov	w2, w0
    a418:	mov	x0, x25
    a41c:	mov	x1, x20
    a420:	mov	x3, x21
    a424:	mov	x4, x22
    a428:	bl	7db0 <fprintf@plt>
    a42c:	mov	x0, x19
    a430:	mov	x1, x23
    a434:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a438:	b	a3bc <scols_table_remove_lines@@SMARTCOLS_2.25+0x70>
    a43c:	ldp	x20, x19, [sp, #80]
    a440:	ldp	x22, x21, [sp, #64]
    a444:	ldp	x24, x23, [sp, #48]
    a448:	ldp	x26, x25, [sp, #32]
    a44c:	ldp	x28, x27, [sp, #16]
    a450:	ldp	x29, x30, [sp], #96
    a454:	ret
    a458:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a45c:	ldr	x8, [x8, #4016]
    a460:	ldr	x20, [x8]
    a464:	bl	7390 <getpid@plt>
    a468:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a46c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a470:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a474:	mov	w2, w0
    a478:	add	x1, x1, #0xbcb
    a47c:	add	x3, x3, #0xbd9
    a480:	add	x4, x4, #0xcb0
    a484:	mov	x0, x20
    a488:	bl	7db0 <fprintf@plt>
    a48c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a490:	add	x1, x1, #0xdd8
    a494:	mov	x0, x19
    a498:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a49c:	b	a380 <scols_table_remove_lines@@SMARTCOLS_2.25+0x34>

000000000000a4a0 <scols_table_remove_columns@@SMARTCOLS_2.25>:
    a4a0:	stp	x29, x30, [sp, #-32]!
    a4a4:	stp	x20, x19, [sp, #16]
    a4a8:	mov	x29, sp
    a4ac:	cbz	x0, a4c4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x24>
    a4b0:	mov	x8, x0
    a4b4:	ldr	x9, [x8, #112]!
    a4b8:	mov	x19, x0
    a4bc:	cmp	x9, x8
    a4c0:	b.eq	a4cc <scols_table_remove_columns@@SMARTCOLS_2.25+0x2c>  // b.none
    a4c4:	mov	w0, #0xffffffea            	// #-22
    a4c8:	b	a508 <scols_table_remove_columns@@SMARTCOLS_2.25+0x68>
    a4cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a4d0:	ldr	x8, [x8, #4024]
    a4d4:	ldrb	w8, [x8]
    a4d8:	tbnz	w8, #4, a514 <scols_table_remove_columns@@SMARTCOLS_2.25+0x74>
    a4dc:	mov	x20, x19
    a4e0:	ldr	x8, [x20, #96]!
    a4e4:	cmp	x8, x20
    a4e8:	b.eq	a504 <scols_table_remove_columns@@SMARTCOLS_2.25+0x64>  // b.none
    a4ec:	sub	x1, x8, #0xc8
    a4f0:	mov	x0, x19
    a4f4:	bl	7e20 <scols_table_remove_column@plt>
    a4f8:	ldr	x8, [x19, #96]
    a4fc:	cmp	x8, x20
    a500:	b.ne	a4ec <scols_table_remove_columns@@SMARTCOLS_2.25+0x4c>  // b.any
    a504:	mov	w0, wzr
    a508:	ldp	x20, x19, [sp, #16]
    a50c:	ldp	x29, x30, [sp], #32
    a510:	ret
    a514:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a518:	ldr	x8, [x8, #4016]
    a51c:	ldr	x20, [x8]
    a520:	bl	7390 <getpid@plt>
    a524:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a528:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a52c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a530:	mov	w2, w0
    a534:	add	x1, x1, #0xbcb
    a538:	add	x3, x3, #0xbd9
    a53c:	add	x4, x4, #0xcb0
    a540:	mov	x0, x20
    a544:	bl	7db0 <fprintf@plt>
    a548:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a54c:	add	x1, x1, #0xce0
    a550:	mov	x0, x19
    a554:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a558:	b	a4dc <scols_table_remove_columns@@SMARTCOLS_2.25+0x3c>
    a55c:	sub	sp, sp, #0x120
    a560:	stp	x29, x30, [sp, #256]
    a564:	add	x29, sp, #0x100
    a568:	stp	x28, x19, [sp, #272]
    a56c:	stp	x1, x2, [x29, #-120]
    a570:	stp	x3, x4, [x29, #-104]
    a574:	stp	x5, x6, [x29, #-88]
    a578:	stur	x7, [x29, #-72]
    a57c:	stp	q0, q1, [sp]
    a580:	stp	q2, q3, [sp, #32]
    a584:	stp	q4, q5, [sp, #64]
    a588:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a58c:	ldr	x19, [x19, #4016]
    a590:	mov	x8, #0xffffffffffffffc8    	// #-56
    a594:	mov	x9, sp
    a598:	sub	x10, x29, #0x78
    a59c:	movk	x8, #0xff80, lsl #32
    a5a0:	add	x11, x29, #0x20
    a5a4:	add	x9, x9, #0x80
    a5a8:	add	x10, x10, #0x38
    a5ac:	stp	x9, x8, [x29, #-16]
    a5b0:	stp	x11, x10, [x29, #-32]
    a5b4:	ldr	x0, [x19]
    a5b8:	ldp	q0, q1, [x29, #-32]
    a5bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a5c0:	add	x1, x1, #0xcbf
    a5c4:	sub	x2, x29, #0x40
    a5c8:	stp	q6, q7, [sp, #96]
    a5cc:	stp	q0, q1, [x29, #-64]
    a5d0:	bl	7c60 <vfprintf@plt>
    a5d4:	ldr	x1, [x19]
    a5d8:	mov	w0, #0xa                   	// #10
    a5dc:	bl	7250 <fputc@plt>
    a5e0:	ldp	x28, x19, [sp, #272]
    a5e4:	ldp	x29, x30, [sp, #256]
    a5e8:	add	sp, sp, #0x120
    a5ec:	ret
    a5f0:	mov	x8, x0
    a5f4:	mov	w0, #0xffffffea            	// #-22
    a5f8:	cbz	x8, a644 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1a4>
    a5fc:	cbz	x1, a644 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1a4>
    a600:	cbz	x2, a644 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1a4>
    a604:	str	xzr, [x2]
    a608:	ldr	x9, [x1, #8]
    a60c:	cbz	x9, a648 <scols_table_remove_columns@@SMARTCOLS_2.25+0x1a8>
    a610:	ldr	x8, [x1]
    a614:	cmp	x8, x9
    a618:	b.eq	a66c <scols_table_remove_columns@@SMARTCOLS_2.25+0x1cc>  // b.none
    a61c:	sub	x8, x8, #0x30
    a620:	str	x8, [x2]
    a624:	ldr	x8, [x1]
    a628:	ldr	w9, [x1, #16]
    a62c:	mov	w0, wzr
    a630:	add	x10, x8, #0x8
    a634:	cmp	w9, #0x0
    a638:	csel	x8, x8, x10, eq  // eq = none
    a63c:	ldr	x8, [x8]
    a640:	str	x8, [x1]
    a644:	ret
    a648:	ldr	w10, [x1, #16]
    a64c:	add	x9, x8, #0x80
    a650:	add	x8, x8, #0x88
    a654:	cmp	w10, #0x0
    a658:	csel	x8, x9, x8, eq  // eq = none
    a65c:	ldr	x8, [x8]
    a660:	stp	x8, x9, [x1]
    a664:	cmp	x8, x9
    a668:	b.ne	a61c <scols_table_remove_columns@@SMARTCOLS_2.25+0x17c>  // b.any
    a66c:	mov	w0, #0x1                   	// #1
    a670:	ret

000000000000a674 <scols_table_set_name@@SMARTCOLS_2.27>:
    a674:	stp	x29, x30, [sp, #-32]!
    a678:	stp	x20, x19, [sp, #16]
    a67c:	mov	x29, sp
    a680:	cbz	x0, a6a4 <scols_table_set_name@@SMARTCOLS_2.27+0x30>
    a684:	mov	x19, x0
    a688:	cbz	x1, a6ac <scols_table_set_name@@SMARTCOLS_2.27+0x38>
    a68c:	mov	x0, x1
    a690:	bl	7650 <strdup@plt>
    a694:	mov	x20, x0
    a698:	cbnz	x0, a6b0 <scols_table_set_name@@SMARTCOLS_2.27+0x3c>
    a69c:	mov	w0, #0xfffffff4            	// #-12
    a6a0:	b	a6c0 <scols_table_set_name@@SMARTCOLS_2.27+0x4c>
    a6a4:	mov	w0, #0xffffffea            	// #-22
    a6a8:	b	a6c0 <scols_table_set_name@@SMARTCOLS_2.27+0x4c>
    a6ac:	mov	x20, xzr
    a6b0:	ldr	x0, [x19, #8]
    a6b4:	bl	7840 <free@plt>
    a6b8:	mov	w0, wzr
    a6bc:	str	x20, [x19, #8]
    a6c0:	ldp	x20, x19, [sp, #16]
    a6c4:	ldp	x29, x30, [sp], #32
    a6c8:	ret

000000000000a6cc <scols_table_get_name@@SMARTCOLS_2.29>:
    a6cc:	ldr	x0, [x0, #8]
    a6d0:	ret

000000000000a6d4 <scols_table_get_title@@SMARTCOLS_2.28>:
    a6d4:	add	x0, x0, #0xb8
    a6d8:	ret

000000000000a6dc <scols_table_add_column@@SMARTCOLS_2.25>:
    a6dc:	sub	sp, sp, #0x50
    a6e0:	stp	x20, x19, [sp, #64]
    a6e4:	mov	x19, x0
    a6e8:	mov	w0, #0xffffffea            	// #-22
    a6ec:	stp	x29, x30, [sp, #32]
    a6f0:	stp	x22, x21, [sp, #48]
    a6f4:	add	x29, sp, #0x20
    a6f8:	cbz	x19, a720 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a6fc:	mov	x20, x1
    a700:	cbz	x1, a720 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a704:	ldr	x8, [x20, #216]
    a708:	cbnz	x8, a71c <scols_table_add_column@@SMARTCOLS_2.25+0x40>
    a70c:	mov	x22, x20
    a710:	ldr	x8, [x22, #200]!
    a714:	cmp	x8, x22
    a718:	b.eq	a734 <scols_table_add_column@@SMARTCOLS_2.25+0x58>  // b.none
    a71c:	mov	w0, #0xffffffea            	// #-22
    a720:	ldp	x20, x19, [sp, #64]
    a724:	ldp	x22, x21, [sp, #48]
    a728:	ldp	x29, x30, [sp, #32]
    a72c:	add	sp, sp, #0x50
    a730:	ret
    a734:	ldrb	w8, [x20, #80]
    a738:	tbz	w8, #1, a748 <scols_table_add_column@@SMARTCOLS_2.25+0x6c>
    a73c:	ldr	x8, [x19, #24]
    a740:	add	x8, x8, #0x1
    a744:	str	x8, [x19, #24]
    a748:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a74c:	ldr	x8, [x8, #4024]
    a750:	ldrb	w8, [x8]
    a754:	tbnz	w8, #4, a810 <scols_table_add_column@@SMARTCOLS_2.25+0x134>
    a758:	ldr	x8, [x19, #104]
    a75c:	add	x9, x19, #0x60
    a760:	str	x22, [x19, #104]
    a764:	mov	x0, x20
    a768:	stp	x9, x8, [x20, #200]
    a76c:	str	x22, [x8]
    a770:	ldr	x8, [x19, #16]
    a774:	add	x9, x8, #0x1
    a778:	str	x9, [x19, #16]
    a77c:	str	x8, [x20, #8]
    a780:	str	x19, [x20, #216]
    a784:	bl	7d10 <scols_ref_column@plt>
    a788:	mov	x20, x19
    a78c:	ldr	x8, [x20, #112]!
    a790:	cmp	x8, x20
    a794:	b.eq	a808 <scols_table_add_column@@SMARTCOLS_2.25+0x12c>  // b.none
    a798:	add	x0, sp, #0x8
    a79c:	mov	w1, wzr
    a7a0:	bl	7110 <scols_reset_iter@plt>
    a7a4:	add	x21, x19, #0x78
    a7a8:	b	a7f4 <scols_table_add_column@@SMARTCOLS_2.25+0x118>
    a7ac:	ldr	w8, [sp, #24]
    a7b0:	mov	x9, x20
    a7b4:	cmp	w8, #0x0
    a7b8:	csel	x8, x20, x21, eq  // eq = none
    a7bc:	ldr	x8, [x8]
    a7c0:	stp	x8, x20, [sp, #8]
    a7c4:	cmp	x8, x9
    a7c8:	b.eq	a808 <scols_table_add_column@@SMARTCOLS_2.25+0x12c>  // b.none
    a7cc:	ldr	w9, [sp, #24]
    a7d0:	add	x10, x8, #0x8
    a7d4:	sub	x0, x8, #0x30
    a7d8:	cmp	w9, #0x0
    a7dc:	csel	x9, x8, x10, eq  // eq = none
    a7e0:	ldr	x9, [x9]
    a7e4:	str	x9, [sp, #8]
    a7e8:	ldr	x1, [x19, #16]
    a7ec:	bl	7350 <scols_line_alloc_cells@plt>
    a7f0:	cbnz	w0, a720 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a7f4:	ldr	x9, [sp, #16]
    a7f8:	cbz	x9, a7ac <scols_table_add_column@@SMARTCOLS_2.25+0xd0>
    a7fc:	ldr	x8, [sp, #8]
    a800:	cmp	x8, x9
    a804:	b.ne	a7cc <scols_table_add_column@@SMARTCOLS_2.25+0xf0>  // b.any
    a808:	mov	w0, wzr
    a80c:	b	a720 <scols_table_add_column@@SMARTCOLS_2.25+0x44>
    a810:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a814:	ldr	x8, [x8, #4016]
    a818:	ldr	x21, [x8]
    a81c:	bl	7390 <getpid@plt>
    a820:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a824:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a828:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a82c:	mov	w2, w0
    a830:	add	x1, x1, #0xbcb
    a834:	add	x3, x3, #0xbd9
    a838:	add	x4, x4, #0xcb0
    a83c:	mov	x0, x21
    a840:	bl	7db0 <fprintf@plt>
    a844:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a848:	add	x1, x1, #0xcc7
    a84c:	mov	x0, x19
    a850:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a854:	b	a758 <scols_table_add_column@@SMARTCOLS_2.25+0x7c>

000000000000a858 <scols_table_next_line@@SMARTCOLS_2.25>:
    a858:	mov	x8, x0
    a85c:	mov	w0, #0xffffffea            	// #-22
    a860:	cbz	x8, a8ac <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    a864:	cbz	x1, a8ac <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    a868:	cbz	x2, a8ac <scols_table_next_line@@SMARTCOLS_2.25+0x54>
    a86c:	str	xzr, [x2]
    a870:	ldr	x9, [x1, #8]
    a874:	cbz	x9, a8b0 <scols_table_next_line@@SMARTCOLS_2.25+0x58>
    a878:	ldr	x8, [x1]
    a87c:	cmp	x8, x9
    a880:	b.eq	a8d4 <scols_table_next_line@@SMARTCOLS_2.25+0x7c>  // b.none
    a884:	sub	x8, x8, #0x30
    a888:	str	x8, [x2]
    a88c:	ldr	x8, [x1]
    a890:	ldr	w9, [x1, #16]
    a894:	mov	w0, wzr
    a898:	add	x10, x8, #0x8
    a89c:	cmp	w9, #0x0
    a8a0:	csel	x8, x8, x10, eq  // eq = none
    a8a4:	ldr	x8, [x8]
    a8a8:	str	x8, [x1]
    a8ac:	ret
    a8b0:	ldr	w10, [x1, #16]
    a8b4:	add	x9, x8, #0x70
    a8b8:	add	x8, x8, #0x78
    a8bc:	cmp	w10, #0x0
    a8c0:	csel	x8, x9, x8, eq  // eq = none
    a8c4:	ldr	x8, [x8]
    a8c8:	stp	x8, x9, [x1]
    a8cc:	cmp	x8, x9
    a8d0:	b.ne	a884 <scols_table_next_line@@SMARTCOLS_2.25+0x2c>  // b.any
    a8d4:	mov	w0, #0x1                   	// #1
    a8d8:	ret

000000000000a8dc <scols_table_remove_column@@SMARTCOLS_2.25>:
    a8dc:	stp	x29, x30, [sp, #-48]!
    a8e0:	stp	x20, x19, [sp, #32]
    a8e4:	mov	x20, x0
    a8e8:	mov	w0, #0xffffffea            	// #-22
    a8ec:	str	x21, [sp, #16]
    a8f0:	mov	x29, sp
    a8f4:	cbz	x20, a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a8f8:	mov	x19, x1
    a8fc:	cbz	x1, a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a900:	mov	x8, x20
    a904:	ldr	x9, [x8, #112]!
    a908:	cmp	x9, x8
    a90c:	b.eq	a918 <scols_table_remove_column@@SMARTCOLS_2.25+0x3c>  // b.none
    a910:	mov	w0, #0xffffffea            	// #-22
    a914:	b	a974 <scols_table_remove_column@@SMARTCOLS_2.25+0x98>
    a918:	ldrb	w8, [x19, #80]
    a91c:	tbz	w8, #1, a92c <scols_table_remove_column@@SMARTCOLS_2.25+0x50>
    a920:	ldr	x8, [x20, #24]
    a924:	sub	x8, x8, #0x1
    a928:	str	x8, [x20, #24]
    a92c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a930:	ldr	x8, [x8, #4024]
    a934:	ldrb	w8, [x8]
    a938:	tbnz	w8, #4, a984 <scols_table_remove_column@@SMARTCOLS_2.25+0xa8>
    a93c:	mov	x9, x19
    a940:	ldr	x8, [x19, #208]
    a944:	ldr	x10, [x9, #200]!
    a948:	mov	x0, x19
    a94c:	str	x8, [x10, #8]
    a950:	str	x10, [x8]
    a954:	str	x9, [x9]
    a958:	str	x9, [x19, #208]
    a95c:	ldr	x8, [x20, #16]
    a960:	sub	x8, x8, #0x1
    a964:	str	x8, [x20, #16]
    a968:	str	xzr, [x19, #216]
    a96c:	bl	7d30 <scols_unref_column@plt>
    a970:	mov	w0, wzr
    a974:	ldp	x20, x19, [sp, #32]
    a978:	ldr	x21, [sp, #16]
    a97c:	ldp	x29, x30, [sp], #48
    a980:	ret
    a984:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    a988:	ldr	x8, [x8, #4016]
    a98c:	ldr	x21, [x8]
    a990:	bl	7390 <getpid@plt>
    a994:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a998:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a99c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a9a0:	mov	w2, w0
    a9a4:	add	x1, x1, #0xbcb
    a9a8:	add	x3, x3, #0xbd9
    a9ac:	add	x4, x4, #0xcb0
    a9b0:	mov	x0, x21
    a9b4:	bl	7db0 <fprintf@plt>
    a9b8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    a9bc:	add	x1, x1, #0xcd2
    a9c0:	mov	x0, x20
    a9c4:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    a9c8:	b	a93c <scols_table_remove_column@@SMARTCOLS_2.25+0x60>

000000000000a9cc <scols_table_move_column@@SMARTCOLS_2.30>:
    a9cc:	sub	sp, sp, #0x60
    a9d0:	stp	x20, x19, [sp, #80]
    a9d4:	mov	x20, x0
    a9d8:	mov	w0, #0xffffffea            	// #-22
    a9dc:	stp	x29, x30, [sp, #32]
    a9e0:	str	x23, [sp, #48]
    a9e4:	stp	x22, x21, [sp, #64]
    a9e8:	add	x29, sp, #0x20
    a9ec:	cbz	x20, ab60 <scols_table_move_column@@SMARTCOLS_2.30+0x194>
    a9f0:	mov	x19, x2
    a9f4:	cbz	x2, ab60 <scols_table_move_column@@SMARTCOLS_2.30+0x194>
    a9f8:	mov	x22, x1
    a9fc:	cbz	x1, aa18 <scols_table_move_column@@SMARTCOLS_2.30+0x4c>
    aa00:	ldr	x8, [x22, #8]
    aa04:	ldr	x21, [x19, #8]
    aa08:	add	x8, x8, #0x1
    aa0c:	cmp	x8, x21
    aa10:	b.ne	aa20 <scols_table_move_column@@SMARTCOLS_2.30+0x54>  // b.any
    aa14:	b	ab5c <scols_table_move_column@@SMARTCOLS_2.30+0x190>
    aa18:	ldr	x21, [x19, #8]
    aa1c:	cbz	x21, ab5c <scols_table_move_column@@SMARTCOLS_2.30+0x190>
    aa20:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    aa24:	ldr	x8, [x8, #4024]
    aa28:	ldrb	w8, [x8]
    aa2c:	tbnz	w8, #4, ab78 <scols_table_move_column@@SMARTCOLS_2.30+0x1ac>
    aa30:	mov	x8, x19
    aa34:	ldr	x9, [x8, #200]!
    aa38:	add	x10, x22, #0xc8
    aa3c:	add	x23, x20, #0x60
    aa40:	cmp	x22, #0x0
    aa44:	ldr	x11, [x8, #8]
    aa48:	csel	x10, x10, x23, ne  // ne = any
    aa4c:	add	x0, sp, #0x8
    aa50:	mov	w1, wzr
    aa54:	str	x11, [x9, #8]
    aa58:	str	x9, [x11]
    aa5c:	str	x8, [x8]
    aa60:	ldr	x9, [x10]
    aa64:	str	x8, [x9, #8]
    aa68:	stp	x9, x10, [x8]
    aa6c:	str	x8, [x10]
    aa70:	bl	7110 <scols_reset_iter@plt>
    aa74:	ldr	w8, [sp, #24]
    aa78:	ldr	x11, [sp, #16]
    aa7c:	add	x10, x20, #0x68
    aa80:	mov	x9, xzr
    aa84:	cmp	w8, #0x0
    aa88:	csel	x10, x23, x10, eq  // eq = none
    aa8c:	cbz	x11, aaa0 <scols_table_move_column@@SMARTCOLS_2.30+0xd4>
    aa90:	ldr	x12, [sp, #8]
    aa94:	cmp	x12, x11
    aa98:	b.ne	aab4 <scols_table_move_column@@SMARTCOLS_2.30+0xe8>  // b.any
    aa9c:	b	aadc <scols_table_move_column@@SMARTCOLS_2.30+0x110>
    aaa0:	ldr	x12, [x10]
    aaa4:	mov	x11, x23
    aaa8:	stp	x12, x23, [sp, #8]
    aaac:	cmp	x12, x11
    aab0:	b.eq	aadc <scols_table_move_column@@SMARTCOLS_2.30+0x110>  // b.none
    aab4:	add	x13, x12, #0x8
    aab8:	cmp	w8, #0x0
    aabc:	csel	x13, x12, x13, eq  // eq = none
    aac0:	ldr	x13, [x13]
    aac4:	str	x13, [sp, #8]
    aac8:	add	x13, x9, #0x1
    aacc:	stur	x9, [x12, #-192]
    aad0:	mov	x9, x13
    aad4:	cbnz	x11, aa90 <scols_table_move_column@@SMARTCOLS_2.30+0xc4>
    aad8:	b	aaa0 <scols_table_move_column@@SMARTCOLS_2.30+0xd4>
    aadc:	add	x0, sp, #0x8
    aae0:	mov	w1, wzr
    aae4:	bl	7110 <scols_reset_iter@plt>
    aae8:	add	x22, x20, #0x70
    aaec:	add	x20, x20, #0x78
    aaf0:	ldr	x9, [sp, #16]
    aaf4:	cbz	x9, ab08 <scols_table_move_column@@SMARTCOLS_2.30+0x13c>
    aaf8:	ldr	x8, [sp, #8]
    aafc:	cmp	x8, x9
    ab00:	b.ne	ab28 <scols_table_move_column@@SMARTCOLS_2.30+0x15c>  // b.any
    ab04:	b	ab5c <scols_table_move_column@@SMARTCOLS_2.30+0x190>
    ab08:	ldr	w8, [sp, #24]
    ab0c:	mov	x9, x22
    ab10:	cmp	w8, #0x0
    ab14:	csel	x8, x22, x20, eq  // eq = none
    ab18:	ldr	x8, [x8]
    ab1c:	stp	x8, x22, [sp, #8]
    ab20:	cmp	x8, x9
    ab24:	b.eq	ab5c <scols_table_move_column@@SMARTCOLS_2.30+0x190>  // b.none
    ab28:	ldr	w9, [sp, #24]
    ab2c:	add	x10, x8, #0x8
    ab30:	sub	x0, x8, #0x30
    ab34:	mov	x2, x21
    ab38:	cmp	w9, #0x0
    ab3c:	csel	x9, x8, x10, eq  // eq = none
    ab40:	ldr	x9, [x9]
    ab44:	str	x9, [sp, #8]
    ab48:	ldr	x1, [x19, #8]
    ab4c:	bl	9694 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x104>
    ab50:	ldr	x9, [sp, #16]
    ab54:	cbnz	x9, aaf8 <scols_table_move_column@@SMARTCOLS_2.30+0x12c>
    ab58:	b	ab08 <scols_table_move_column@@SMARTCOLS_2.30+0x13c>
    ab5c:	mov	w0, wzr
    ab60:	ldp	x20, x19, [sp, #80]
    ab64:	ldp	x22, x21, [sp, #64]
    ab68:	ldr	x23, [sp, #48]
    ab6c:	ldp	x29, x30, [sp, #32]
    ab70:	add	sp, sp, #0x60
    ab74:	ret
    ab78:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ab7c:	ldr	x8, [x8, #4016]
    ab80:	ldr	x21, [x8]
    ab84:	bl	7390 <getpid@plt>
    ab88:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ab8c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ab90:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ab94:	mov	w2, w0
    ab98:	add	x1, x1, #0xbcb
    ab9c:	add	x3, x3, #0xbd9
    aba0:	add	x4, x4, #0xcb0
    aba4:	mov	x0, x21
    aba8:	bl	7db0 <fprintf@plt>
    abac:	ldr	x2, [x19, #8]
    abb0:	cbz	x22, abbc <scols_table_move_column@@SMARTCOLS_2.30+0x1f0>
    abb4:	ldr	x3, [x22, #8]
    abb8:	b	abc0 <scols_table_move_column@@SMARTCOLS_2.30+0x1f4>
    abbc:	mov	x3, xzr
    abc0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    abc4:	add	x1, x1, #0xcf3
    abc8:	mov	x0, x20
    abcc:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    abd0:	ldr	x21, [x19, #8]
    abd4:	b	aa30 <scols_table_move_column@@SMARTCOLS_2.30+0x64>

000000000000abd8 <scols_table_next_column@@SMARTCOLS_2.25>:
    abd8:	mov	x8, x0
    abdc:	mov	w0, #0xffffffea            	// #-22
    abe0:	cbz	x8, ac2c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    abe4:	cbz	x1, ac2c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    abe8:	cbz	x2, ac2c <scols_table_next_column@@SMARTCOLS_2.25+0x54>
    abec:	str	xzr, [x2]
    abf0:	ldr	x9, [x1, #8]
    abf4:	cbz	x9, ac30 <scols_table_next_column@@SMARTCOLS_2.25+0x58>
    abf8:	ldr	x8, [x1]
    abfc:	cmp	x8, x9
    ac00:	b.eq	ac54 <scols_table_next_column@@SMARTCOLS_2.25+0x7c>  // b.none
    ac04:	sub	x8, x8, #0xc8
    ac08:	str	x8, [x2]
    ac0c:	ldr	x8, [x1]
    ac10:	ldr	w9, [x1, #16]
    ac14:	mov	w0, wzr
    ac18:	add	x10, x8, #0x8
    ac1c:	cmp	w9, #0x0
    ac20:	csel	x8, x8, x10, eq  // eq = none
    ac24:	ldr	x8, [x8]
    ac28:	str	x8, [x1]
    ac2c:	ret
    ac30:	ldr	w10, [x1, #16]
    ac34:	add	x9, x8, #0x60
    ac38:	add	x8, x8, #0x68
    ac3c:	cmp	w10, #0x0
    ac40:	csel	x8, x9, x8, eq  // eq = none
    ac44:	ldr	x8, [x8]
    ac48:	stp	x8, x9, [x1]
    ac4c:	cmp	x8, x9
    ac50:	b.ne	ac04 <scols_table_next_column@@SMARTCOLS_2.25+0x2c>  // b.any
    ac54:	mov	w0, #0x1                   	// #1
    ac58:	ret

000000000000ac5c <scols_table_new_column@@SMARTCOLS_2.25>:
    ac5c:	str	d8, [sp, #-64]!
    ac60:	stp	x29, x30, [sp, #16]
    ac64:	stp	x22, x21, [sp, #32]
    ac68:	stp	x20, x19, [sp, #48]
    ac6c:	mov	x29, sp
    ac70:	cbz	x0, ace8 <scols_table_new_column@@SMARTCOLS_2.25+0x8c>
    ac74:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ac78:	ldr	x8, [x8, #4024]
    ac7c:	mov	w20, w2
    ac80:	mov	v8.16b, v0.16b
    ac84:	mov	x22, x1
    ac88:	ldrb	w8, [x8]
    ac8c:	mov	x19, x0
    ac90:	tbnz	w8, #4, ad04 <scols_table_new_column@@SMARTCOLS_2.25+0xa8>
    ac94:	bl	7010 <scols_new_column@plt>
    ac98:	mov	x21, x0
    ac9c:	cbz	x0, acec <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    aca0:	mov	x0, x21
    aca4:	bl	7510 <scols_column_get_header@plt>
    aca8:	cbz	x0, ace0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    acac:	mov	x1, x22
    acb0:	bl	7630 <scols_cell_set_data@plt>
    acb4:	cbnz	w0, ace0 <scols_table_new_column@@SMARTCOLS_2.25+0x84>
    acb8:	mov	x0, x21
    acbc:	mov	v0.16b, v8.16b
    acc0:	bl	6fc0 <scols_column_set_whint@plt>
    acc4:	mov	x0, x21
    acc8:	mov	w1, w20
    accc:	bl	72e0 <scols_column_set_flags@plt>
    acd0:	mov	x0, x19
    acd4:	mov	x1, x21
    acd8:	bl	7140 <scols_table_add_column@plt>
    acdc:	cbz	w0, ad58 <scols_table_new_column@@SMARTCOLS_2.25+0xfc>
    ace0:	mov	x0, x21
    ace4:	bl	7d30 <scols_unref_column@plt>
    ace8:	mov	x21, xzr
    acec:	mov	x0, x21
    acf0:	ldp	x20, x19, [sp, #48]
    acf4:	ldp	x22, x21, [sp, #32]
    acf8:	ldp	x29, x30, [sp, #16]
    acfc:	ldr	d8, [sp], #64
    ad00:	ret
    ad04:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ad08:	ldr	x8, [x8, #4016]
    ad0c:	ldr	x21, [x8]
    ad10:	bl	7390 <getpid@plt>
    ad14:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ad18:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ad1c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ad20:	mov	w2, w0
    ad24:	add	x1, x1, #0xbcb
    ad28:	add	x3, x3, #0xbd9
    ad2c:	add	x4, x4, #0xcb0
    ad30:	mov	x0, x21
    ad34:	bl	7db0 <fprintf@plt>
    ad38:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ad3c:	add	x1, x1, #0xd0e
    ad40:	mov	x0, x19
    ad44:	mov	x2, x22
    ad48:	mov	v0.16b, v8.16b
    ad4c:	mov	w3, w20
    ad50:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ad54:	b	ac94 <scols_table_new_column@@SMARTCOLS_2.25+0x38>
    ad58:	mov	x0, x21
    ad5c:	bl	7d30 <scols_unref_column@plt>
    ad60:	b	acec <scols_table_new_column@@SMARTCOLS_2.25+0x90>

000000000000ad64 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    ad64:	mov	x8, x0
    ad68:	mov	w0, #0xffffffea            	// #-22
    ad6c:	cbz	x8, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad70:	cbz	x1, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad74:	cbz	x2, ad9c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x38>
    ad78:	ldr	x9, [x2, #216]
    ad7c:	cmp	x9, x8
    ad80:	b.eq	ad8c <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x28>  // b.none
    ad84:	mov	w0, #0xffffffea            	// #-22
    ad88:	ret
    ad8c:	mov	w0, wzr
    ad90:	add	x8, x8, #0x60
    ad94:	add	x9, x2, #0xc8
    ad98:	stp	x9, x8, [x1]
    ad9c:	ret

000000000000ada0 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    ada0:	ldr	x0, [x0, #16]
    ada4:	ret

000000000000ada8 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    ada8:	ldr	x0, [x0, #32]
    adac:	ret

000000000000adb0 <scols_table_set_stream@@SMARTCOLS_2.25>:
    adb0:	stp	x29, x30, [sp, #-48]!
    adb4:	str	x21, [sp, #16]
    adb8:	stp	x20, x19, [sp, #32]
    adbc:	mov	x29, sp
    adc0:	cbz	x0, ae3c <scols_table_set_stream@@SMARTCOLS_2.25+0x8c>
    adc4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    adc8:	ldr	x8, [x8, #4024]
    adcc:	mov	x19, x1
    add0:	mov	x20, x0
    add4:	ldrb	w8, [x8]
    add8:	tbnz	w8, #4, adf4 <scols_table_set_stream@@SMARTCOLS_2.25+0x44>
    addc:	str	x19, [x20, #72]
    ade0:	ldp	x20, x19, [sp, #32]
    ade4:	ldr	x21, [sp, #16]
    ade8:	mov	w0, wzr
    adec:	ldp	x29, x30, [sp], #48
    adf0:	ret
    adf4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    adf8:	ldr	x8, [x8, #4016]
    adfc:	ldr	x21, [x8]
    ae00:	bl	7390 <getpid@plt>
    ae04:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae08:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae0c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae10:	mov	w2, w0
    ae14:	add	x1, x1, #0xbcb
    ae18:	add	x3, x3, #0xbd9
    ae1c:	add	x4, x4, #0xcb0
    ae20:	mov	x0, x21
    ae24:	bl	7db0 <fprintf@plt>
    ae28:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae2c:	add	x1, x1, #0xd8d
    ae30:	mov	x0, x20
    ae34:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ae38:	b	addc <scols_table_set_stream@@SMARTCOLS_2.25+0x2c>
    ae3c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae40:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae44:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ae48:	add	x0, x0, #0xd35
    ae4c:	add	x1, x1, #0xd38
    ae50:	add	x3, x3, #0xd51
    ae54:	mov	w2, #0x219                 	// #537
    ae58:	bl	7c80 <__assert_fail@plt>

000000000000ae5c <scols_table_get_stream@@SMARTCOLS_2.25>:
    ae5c:	ldr	x0, [x0, #72]
    ae60:	ret

000000000000ae64 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    ae64:	cbz	x0, aea8 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x44>
    ae68:	stp	x29, x30, [sp, #-48]!
    ae6c:	str	x21, [sp, #16]
    ae70:	stp	x20, x19, [sp, #32]
    ae74:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ae78:	ldr	x8, [x8, #4024]
    ae7c:	mov	x19, x1
    ae80:	mov	x20, x0
    ae84:	mov	x29, sp
    ae88:	ldrb	w8, [x8]
    ae8c:	tbnz	w8, #4, aeb0 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x4c>
    ae90:	str	x19, [x20, #56]
    ae94:	ldp	x20, x19, [sp, #32]
    ae98:	ldr	x21, [sp, #16]
    ae9c:	mov	w0, wzr
    aea0:	ldp	x29, x30, [sp], #48
    aea4:	ret
    aea8:	mov	w0, #0xffffffea            	// #-22
    aeac:	ret
    aeb0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    aeb4:	ldr	x8, [x8, #4016]
    aeb8:	ldr	x21, [x8]
    aebc:	bl	7390 <getpid@plt>
    aec0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    aec4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    aec8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    aecc:	mov	w2, w0
    aed0:	add	x1, x1, #0xbcb
    aed4:	add	x3, x3, #0xbd9
    aed8:	add	x4, x4, #0xcb0
    aedc:	mov	x0, x21
    aee0:	bl	7db0 <fprintf@plt>
    aee4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    aee8:	add	x1, x1, #0xda8
    aeec:	mov	x0, x20
    aef0:	mov	x2, x19
    aef4:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    aef8:	b	ae90 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x2c>

000000000000aefc <scols_table_get_column@@SMARTCOLS_2.25>:
    aefc:	sub	sp, sp, #0x40
    af00:	stp	x29, x30, [sp, #32]
    af04:	stp	x20, x19, [sp, #48]
    af08:	add	x29, sp, #0x20
    af0c:	cbz	x0, af9c <scols_table_get_column@@SMARTCOLS_2.25+0xa0>
    af10:	ldr	x8, [x0, #16]
    af14:	mov	x19, x1
    af18:	mov	x20, x0
    af1c:	cmp	x8, x1
    af20:	b.ls	af90 <scols_table_get_column@@SMARTCOLS_2.25+0x94>  // b.plast
    af24:	add	x0, sp, #0x8
    af28:	mov	w1, wzr
    af2c:	bl	7110 <scols_reset_iter@plt>
    af30:	ldr	w8, [sp, #24]
    af34:	ldr	x11, [sp, #16]
    af38:	add	x9, x20, #0x60
    af3c:	add	x10, x20, #0x68
    af40:	cmp	w8, #0x0
    af44:	csel	x10, x9, x10, eq  // eq = none
    af48:	b	af80 <scols_table_get_column@@SMARTCOLS_2.25+0x84>
    af4c:	ldr	x12, [x10]
    af50:	mov	x11, x9
    af54:	stp	x12, x9, [sp, #8]
    af58:	cmp	x12, x11
    af5c:	b.eq	af90 <scols_table_get_column@@SMARTCOLS_2.25+0x94>  // b.none
    af60:	add	x13, x12, #0x8
    af64:	cmp	w8, #0x0
    af68:	csel	x13, x12, x13, eq  // eq = none
    af6c:	ldr	x13, [x13]
    af70:	str	x13, [sp, #8]
    af74:	ldur	x13, [x12, #-192]
    af78:	cmp	x13, x19
    af7c:	b.eq	af98 <scols_table_get_column@@SMARTCOLS_2.25+0x9c>  // b.none
    af80:	cbz	x11, af4c <scols_table_get_column@@SMARTCOLS_2.25+0x50>
    af84:	ldr	x12, [sp, #8]
    af88:	cmp	x12, x11
    af8c:	b.ne	af60 <scols_table_get_column@@SMARTCOLS_2.25+0x64>  // b.any
    af90:	mov	x0, xzr
    af94:	b	af9c <scols_table_get_column@@SMARTCOLS_2.25+0xa0>
    af98:	sub	x0, x12, #0xc8
    af9c:	ldp	x20, x19, [sp, #48]
    afa0:	ldp	x29, x30, [sp, #32]
    afa4:	add	sp, sp, #0x40
    afa8:	ret

000000000000afac <scols_table_add_line@@SMARTCOLS_2.25>:
    afac:	stp	x29, x30, [sp, #-48]!
    afb0:	stp	x20, x19, [sp, #32]
    afb4:	mov	x20, x0
    afb8:	mov	w0, #0xffffffea            	// #-22
    afbc:	stp	x22, x21, [sp, #16]
    afc0:	mov	x29, sp
    afc4:	cbz	x20, b044 <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afc8:	mov	x19, x1
    afcc:	cbz	x1, b044 <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afd0:	mov	x22, x19
    afd4:	ldr	x8, [x22, #48]!
    afd8:	cmp	x8, x22
    afdc:	b.eq	afe8 <scols_table_add_line@@SMARTCOLS_2.25+0x3c>  // b.none
    afe0:	mov	w0, #0xffffffea            	// #-22
    afe4:	b	b044 <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    afe8:	ldr	x1, [x20, #16]
    afec:	ldr	x8, [x19, #40]
    aff0:	cmp	x1, x8
    aff4:	b.ls	b004 <scols_table_add_line@@SMARTCOLS_2.25+0x58>  // b.plast
    aff8:	mov	x0, x19
    affc:	bl	7350 <scols_line_alloc_cells@plt>
    b000:	cbnz	w0, b044 <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    b004:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b008:	ldr	x8, [x8, #4024]
    b00c:	ldrb	w8, [x8]
    b010:	tbnz	w8, #4, b054 <scols_table_add_line@@SMARTCOLS_2.25+0xa8>
    b014:	ldr	x8, [x20, #120]
    b018:	add	x9, x20, #0x70
    b01c:	str	x22, [x20, #120]
    b020:	mov	x0, x19
    b024:	stp	x9, x8, [x19, #48]
    b028:	str	x22, [x8]
    b02c:	ldr	x8, [x20, #32]
    b030:	add	x9, x8, #0x1
    b034:	str	x9, [x20, #32]
    b038:	str	x8, [x19, #8]
    b03c:	bl	7900 <scols_ref_line@plt>
    b040:	mov	w0, wzr
    b044:	ldp	x20, x19, [sp, #32]
    b048:	ldp	x22, x21, [sp, #16]
    b04c:	ldp	x29, x30, [sp], #48
    b050:	ret
    b054:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b058:	ldr	x8, [x8, #4016]
    b05c:	ldr	x21, [x8]
    b060:	bl	7390 <getpid@plt>
    b064:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b068:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b06c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b070:	mov	w2, w0
    b074:	add	x1, x1, #0xbcb
    b078:	add	x3, x3, #0xbd9
    b07c:	add	x4, x4, #0xcb0
    b080:	mov	x0, x21
    b084:	bl	7db0 <fprintf@plt>
    b088:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b08c:	add	x1, x1, #0xdc3
    b090:	mov	x0, x20
    b094:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b098:	b	b014 <scols_table_add_line@@SMARTCOLS_2.25+0x68>

000000000000b09c <scols_table_remove_line@@SMARTCOLS_2.25>:
    b09c:	stp	x29, x30, [sp, #-48]!
    b0a0:	stp	x20, x19, [sp, #32]
    b0a4:	mov	x20, x0
    b0a8:	mov	w0, #0xffffffea            	// #-22
    b0ac:	str	x21, [sp, #16]
    b0b0:	mov	x29, sp
    b0b4:	cbz	x20, b104 <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b0b8:	mov	x19, x1
    b0bc:	cbz	x1, b104 <scols_table_remove_line@@SMARTCOLS_2.25+0x68>
    b0c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b0c4:	ldr	x8, [x8, #4024]
    b0c8:	ldrb	w8, [x8]
    b0cc:	tbnz	w8, #4, b114 <scols_table_remove_line@@SMARTCOLS_2.25+0x78>
    b0d0:	mov	x9, x19
    b0d4:	ldr	x8, [x19, #56]
    b0d8:	ldr	x10, [x9, #48]!
    b0dc:	mov	x0, x19
    b0e0:	str	x8, [x10, #8]
    b0e4:	str	x10, [x8]
    b0e8:	str	x9, [x9]
    b0ec:	str	x9, [x19, #56]
    b0f0:	ldr	x8, [x20, #32]
    b0f4:	sub	x8, x8, #0x1
    b0f8:	str	x8, [x20, #32]
    b0fc:	bl	75d0 <scols_unref_line@plt>
    b100:	mov	w0, wzr
    b104:	ldp	x20, x19, [sp, #32]
    b108:	ldr	x21, [sp, #16]
    b10c:	ldp	x29, x30, [sp], #48
    b110:	ret
    b114:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b118:	ldr	x8, [x8, #4016]
    b11c:	ldr	x21, [x8]
    b120:	bl	7390 <getpid@plt>
    b124:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b128:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b12c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b130:	mov	w2, w0
    b134:	add	x1, x1, #0xbcb
    b138:	add	x3, x3, #0xbd9
    b13c:	add	x4, x4, #0xcb0
    b140:	mov	x0, x21
    b144:	bl	7db0 <fprintf@plt>
    b148:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b14c:	add	x1, x1, #0xdcc
    b150:	mov	x0, x20
    b154:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b158:	b	b0d0 <scols_table_remove_line@@SMARTCOLS_2.25+0x34>

000000000000b15c <scols_table_new_line@@SMARTCOLS_2.25>:
    b15c:	stp	x29, x30, [sp, #-48]!
    b160:	str	x21, [sp, #16]
    b164:	stp	x20, x19, [sp, #32]
    b168:	mov	x29, sp
    b16c:	cbz	x0, b19c <scols_table_new_line@@SMARTCOLS_2.25+0x40>
    b170:	mov	x20, x1
    b174:	mov	x21, x0
    b178:	bl	7180 <scols_new_line@plt>
    b17c:	mov	x19, x0
    b180:	cbz	x0, b1a0 <scols_table_new_line@@SMARTCOLS_2.25+0x44>
    b184:	mov	x0, x21
    b188:	mov	x1, x19
    b18c:	bl	7c20 <scols_table_add_line@plt>
    b190:	cbz	w0, b1b4 <scols_table_new_line@@SMARTCOLS_2.25+0x58>
    b194:	mov	x0, x19
    b198:	bl	75d0 <scols_unref_line@plt>
    b19c:	mov	x19, xzr
    b1a0:	mov	x0, x19
    b1a4:	ldp	x20, x19, [sp, #32]
    b1a8:	ldr	x21, [sp, #16]
    b1ac:	ldp	x29, x30, [sp], #48
    b1b0:	ret
    b1b4:	cbz	x20, b1c4 <scols_table_new_line@@SMARTCOLS_2.25+0x68>
    b1b8:	mov	x0, x20
    b1bc:	mov	x1, x19
    b1c0:	bl	7ac0 <scols_line_add_child@plt>
    b1c4:	mov	x0, x19
    b1c8:	bl	75d0 <scols_unref_line@plt>
    b1cc:	b	b1a0 <scols_table_new_line@@SMARTCOLS_2.25+0x44>

000000000000b1d0 <scols_table_get_line@@SMARTCOLS_2.25>:
    b1d0:	sub	sp, sp, #0x40
    b1d4:	stp	x29, x30, [sp, #32]
    b1d8:	stp	x20, x19, [sp, #48]
    b1dc:	add	x29, sp, #0x20
    b1e0:	cbz	x0, b270 <scols_table_get_line@@SMARTCOLS_2.25+0xa0>
    b1e4:	ldr	x8, [x0, #32]
    b1e8:	mov	x19, x1
    b1ec:	mov	x20, x0
    b1f0:	cmp	x8, x1
    b1f4:	b.ls	b264 <scols_table_get_line@@SMARTCOLS_2.25+0x94>  // b.plast
    b1f8:	add	x0, sp, #0x8
    b1fc:	mov	w1, wzr
    b200:	bl	7110 <scols_reset_iter@plt>
    b204:	ldr	w8, [sp, #24]
    b208:	ldr	x11, [sp, #16]
    b20c:	add	x9, x20, #0x70
    b210:	add	x10, x20, #0x78
    b214:	cmp	w8, #0x0
    b218:	csel	x10, x9, x10, eq  // eq = none
    b21c:	b	b254 <scols_table_get_line@@SMARTCOLS_2.25+0x84>
    b220:	ldr	x12, [x10]
    b224:	mov	x11, x9
    b228:	stp	x12, x9, [sp, #8]
    b22c:	cmp	x12, x11
    b230:	b.eq	b264 <scols_table_get_line@@SMARTCOLS_2.25+0x94>  // b.none
    b234:	add	x13, x12, #0x8
    b238:	cmp	w8, #0x0
    b23c:	csel	x13, x12, x13, eq  // eq = none
    b240:	ldr	x13, [x13]
    b244:	str	x13, [sp, #8]
    b248:	ldur	x13, [x12, #-40]
    b24c:	cmp	x13, x19
    b250:	b.eq	b26c <scols_table_get_line@@SMARTCOLS_2.25+0x9c>  // b.none
    b254:	cbz	x11, b220 <scols_table_get_line@@SMARTCOLS_2.25+0x50>
    b258:	ldr	x12, [sp, #8]
    b25c:	cmp	x12, x11
    b260:	b.ne	b234 <scols_table_get_line@@SMARTCOLS_2.25+0x64>  // b.any
    b264:	mov	x0, xzr
    b268:	b	b270 <scols_table_get_line@@SMARTCOLS_2.25+0xa0>
    b26c:	sub	x0, x12, #0x30
    b270:	ldp	x20, x19, [sp, #48]
    b274:	ldp	x29, x30, [sp, #32]
    b278:	add	sp, sp, #0x40
    b27c:	ret

000000000000b280 <scols_copy_table@@SMARTCOLS_2.25>:
    b280:	sub	sp, sp, #0x80
    b284:	stp	x29, x30, [sp, #48]
    b288:	stp	x26, x25, [sp, #64]
    b28c:	stp	x24, x23, [sp, #80]
    b290:	stp	x22, x21, [sp, #96]
    b294:	stp	x20, x19, [sp, #112]
    b298:	add	x29, sp, #0x30
    b29c:	cbz	x0, b520 <scols_copy_table@@SMARTCOLS_2.25+0x2a0>
    b2a0:	mov	x20, x0
    b2a4:	bl	7640 <scols_new_table@plt>
    b2a8:	mov	x19, x0
    b2ac:	cbz	x0, b524 <scols_copy_table@@SMARTCOLS_2.25+0x2a4>
    b2b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b2b4:	ldr	x8, [x8, #4024]
    b2b8:	ldrb	w8, [x8]
    b2bc:	tbnz	w8, #4, b4a4 <scols_copy_table@@SMARTCOLS_2.25+0x224>
    b2c0:	ldr	x1, [x20, #176]
    b2c4:	cbz	x1, b2d0 <scols_copy_table@@SMARTCOLS_2.25+0x50>
    b2c8:	mov	x0, x19
    b2cc:	bl	7760 <scols_table_set_symbols@plt>
    b2d0:	mov	x0, sp
    b2d4:	mov	w1, wzr
    b2d8:	bl	7110 <scols_reset_iter@plt>
    b2dc:	add	x22, x20, #0x60
    b2e0:	add	x23, x20, #0x68
    b2e4:	ldr	x9, [sp, #8]
    b2e8:	cbz	x9, b2fc <scols_copy_table@@SMARTCOLS_2.25+0x7c>
    b2ec:	ldr	x8, [sp]
    b2f0:	cmp	x8, x9
    b2f4:	b.ne	b31c <scols_copy_table@@SMARTCOLS_2.25+0x9c>  // b.any
    b2f8:	b	b368 <scols_copy_table@@SMARTCOLS_2.25+0xe8>
    b2fc:	ldr	w8, [sp, #16]
    b300:	mov	x9, x22
    b304:	cmp	w8, #0x0
    b308:	csel	x8, x22, x23, eq  // eq = none
    b30c:	ldr	x8, [x8]
    b310:	stp	x8, x22, [sp]
    b314:	cmp	x8, x9
    b318:	b.eq	b368 <scols_copy_table@@SMARTCOLS_2.25+0xe8>  // b.none
    b31c:	ldr	w9, [sp, #16]
    b320:	add	x10, x8, #0x8
    b324:	sub	x0, x8, #0xc8
    b328:	cmp	w9, #0x0
    b32c:	csel	x9, x8, x10, eq  // eq = none
    b330:	ldr	x9, [x9]
    b334:	str	x9, [sp]
    b338:	bl	79f0 <scols_copy_column@plt>
    b33c:	cbz	x0, b518 <scols_copy_table@@SMARTCOLS_2.25+0x298>
    b340:	mov	x21, x0
    b344:	mov	x0, x19
    b348:	mov	x1, x21
    b34c:	bl	7140 <scols_table_add_column@plt>
    b350:	cbnz	w0, b518 <scols_copy_table@@SMARTCOLS_2.25+0x298>
    b354:	mov	x0, x21
    b358:	bl	7d30 <scols_unref_column@plt>
    b35c:	ldr	x9, [sp, #8]
    b360:	cbnz	x9, b2ec <scols_copy_table@@SMARTCOLS_2.25+0x6c>
    b364:	b	b2fc <scols_copy_table@@SMARTCOLS_2.25+0x7c>
    b368:	mov	x0, sp
    b36c:	mov	w1, wzr
    b370:	bl	7110 <scols_reset_iter@plt>
    b374:	add	x22, x20, #0x70
    b378:	add	x23, x20, #0x78
    b37c:	add	x24, x19, #0x70
    b380:	add	x25, x19, #0x78
    b384:	b	b390 <scols_copy_table@@SMARTCOLS_2.25+0x110>
    b388:	mov	x0, x21
    b38c:	bl	75d0 <scols_unref_line@plt>
    b390:	ldr	x8, [sp, #8]
    b394:	cbz	x8, b3a8 <scols_copy_table@@SMARTCOLS_2.25+0x128>
    b398:	ldr	x26, [sp]
    b39c:	cmp	x26, x8
    b3a0:	b.ne	b3c8 <scols_copy_table@@SMARTCOLS_2.25+0x148>  // b.any
    b3a4:	b	b48c <scols_copy_table@@SMARTCOLS_2.25+0x20c>
    b3a8:	ldr	w8, [sp, #16]
    b3ac:	cmp	w8, #0x0
    b3b0:	csel	x8, x22, x23, eq  // eq = none
    b3b4:	ldr	x26, [x8]
    b3b8:	mov	x8, x22
    b3bc:	stp	x26, x22, [sp]
    b3c0:	cmp	x26, x8
    b3c4:	b.eq	b48c <scols_copy_table@@SMARTCOLS_2.25+0x20c>  // b.none
    b3c8:	ldr	w8, [sp, #16]
    b3cc:	add	x9, x26, #0x8
    b3d0:	sub	x0, x26, #0x30
    b3d4:	cmp	w8, #0x0
    b3d8:	csel	x8, x26, x9, eq  // eq = none
    b3dc:	ldr	x8, [x8]
    b3e0:	str	x8, [sp]
    b3e4:	bl	7440 <scols_copy_line@plt>
    b3e8:	cbz	x0, b518 <scols_copy_table@@SMARTCOLS_2.25+0x298>
    b3ec:	mov	x21, x0
    b3f0:	mov	x0, x19
    b3f4:	mov	x1, x21
    b3f8:	bl	7c20 <scols_table_add_line@plt>
    b3fc:	cbnz	w0, b518 <scols_copy_table@@SMARTCOLS_2.25+0x298>
    b400:	ldr	x8, [x26, #64]
    b404:	cbz	x8, b388 <scols_copy_table@@SMARTCOLS_2.25+0x108>
    b408:	ldr	x26, [x8, #8]
    b40c:	ldr	x8, [x19, #32]
    b410:	cmp	x8, x26
    b414:	b.ls	b388 <scols_copy_table@@SMARTCOLS_2.25+0x108>  // b.plast
    b418:	add	x0, sp, #0x18
    b41c:	mov	w1, wzr
    b420:	bl	7110 <scols_reset_iter@plt>
    b424:	ldr	w8, [sp, #40]
    b428:	ldr	x10, [sp, #32]
    b42c:	cmp	w8, #0x0
    b430:	csel	x9, x24, x25, eq  // eq = none
    b434:	cbz	x10, b448 <scols_copy_table@@SMARTCOLS_2.25+0x1c8>
    b438:	ldr	x11, [sp, #24]
    b43c:	cmp	x11, x10
    b440:	b.ne	b45c <scols_copy_table@@SMARTCOLS_2.25+0x1dc>  // b.any
    b444:	b	b388 <scols_copy_table@@SMARTCOLS_2.25+0x108>
    b448:	ldr	x11, [x9]
    b44c:	mov	x10, x24
    b450:	stp	x11, x24, [sp, #24]
    b454:	cmp	x11, x10
    b458:	b.eq	b388 <scols_copy_table@@SMARTCOLS_2.25+0x108>  // b.none
    b45c:	add	x12, x11, #0x8
    b460:	cmp	w8, #0x0
    b464:	csel	x12, x11, x12, eq  // eq = none
    b468:	ldr	x12, [x12]
    b46c:	str	x12, [sp, #24]
    b470:	ldur	x12, [x11, #-40]
    b474:	cmp	x12, x26
    b478:	b.ne	b434 <scols_copy_table@@SMARTCOLS_2.25+0x1b4>  // b.any
    b47c:	sub	x0, x11, #0x30
    b480:	mov	x1, x21
    b484:	bl	7ac0 <scols_line_add_child@plt>
    b488:	b	b388 <scols_copy_table@@SMARTCOLS_2.25+0x108>
    b48c:	ldr	x0, [x20, #80]
    b490:	cbz	x0, b4f4 <scols_copy_table@@SMARTCOLS_2.25+0x274>
    b494:	bl	7650 <strdup@plt>
    b498:	mov	x21, x0
    b49c:	cbnz	x0, b4f8 <scols_copy_table@@SMARTCOLS_2.25+0x278>
    b4a0:	b	b518 <scols_copy_table@@SMARTCOLS_2.25+0x298>
    b4a4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b4a8:	ldr	x8, [x8, #4016]
    b4ac:	ldr	x21, [x8]
    b4b0:	bl	7390 <getpid@plt>
    b4b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b4b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b4bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b4c0:	mov	w2, w0
    b4c4:	add	x1, x1, #0xbcb
    b4c8:	add	x3, x3, #0xbd9
    b4cc:	add	x4, x4, #0xcb0
    b4d0:	mov	x0, x21
    b4d4:	bl	7db0 <fprintf@plt>
    b4d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b4dc:	add	x1, x1, #0xbeb
    b4e0:	mov	x0, x20
    b4e4:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b4e8:	ldr	x1, [x20, #176]
    b4ec:	cbnz	x1, b2c8 <scols_copy_table@@SMARTCOLS_2.25+0x48>
    b4f0:	b	b2d0 <scols_copy_table@@SMARTCOLS_2.25+0x50>
    b4f4:	mov	x21, xzr
    b4f8:	ldr	x0, [x19, #80]
    b4fc:	bl	7840 <free@plt>
    b500:	str	x21, [x19, #80]
    b504:	ldr	x0, [x20, #88]
    b508:	cbz	x0, b544 <scols_copy_table@@SMARTCOLS_2.25+0x2c4>
    b50c:	bl	7650 <strdup@plt>
    b510:	mov	x20, x0
    b514:	cbnz	x0, b548 <scols_copy_table@@SMARTCOLS_2.25+0x2c8>
    b518:	mov	x0, x19
    b51c:	bl	7a10 <scols_unref_table@plt>
    b520:	mov	x19, xzr
    b524:	mov	x0, x19
    b528:	ldp	x20, x19, [sp, #112]
    b52c:	ldp	x22, x21, [sp, #96]
    b530:	ldp	x24, x23, [sp, #80]
    b534:	ldp	x26, x25, [sp, #64]
    b538:	ldp	x29, x30, [sp, #48]
    b53c:	add	sp, sp, #0x80
    b540:	ret
    b544:	mov	x20, xzr
    b548:	ldr	x0, [x19, #88]
    b54c:	bl	7840 <free@plt>
    b550:	str	x20, [x19, #88]
    b554:	b	b524 <scols_copy_table@@SMARTCOLS_2.25+0x2a4>

000000000000b558 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    b558:	stp	x29, x30, [sp, #-48]!
    b55c:	stp	x22, x21, [sp, #16]
    b560:	stp	x20, x19, [sp, #32]
    b564:	mov	x29, sp
    b568:	cbz	x0, b5b4 <scols_table_set_symbols@@SMARTCOLS_2.25+0x5c>
    b56c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b570:	mov	x20, x0
    b574:	ldr	x0, [x0, #176]
    b578:	ldr	x22, [x22, #4024]
    b57c:	mov	x19, x1
    b580:	cbz	x0, b594 <scols_table_set_symbols@@SMARTCOLS_2.25+0x3c>
    b584:	ldrb	w8, [x22]
    b588:	tbnz	w8, #4, b5c8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x70>
    b58c:	bl	70a0 <scols_unref_symbols@plt>
    b590:	str	xzr, [x20, #176]
    b594:	cbz	x19, b5ac <scols_table_set_symbols@@SMARTCOLS_2.25+0x54>
    b598:	ldrb	w8, [x22]
    b59c:	tbnz	w8, #4, b614 <scols_table_set_symbols@@SMARTCOLS_2.25+0xbc>
    b5a0:	mov	x0, x19
    b5a4:	str	x19, [x20, #176]
    b5a8:	bl	7410 <scols_ref_symbols@plt>
    b5ac:	mov	w0, wzr
    b5b0:	b	b5b8 <scols_table_set_symbols@@SMARTCOLS_2.25+0x60>
    b5b4:	mov	w0, #0xffffffea            	// #-22
    b5b8:	ldp	x20, x19, [sp, #32]
    b5bc:	ldp	x22, x21, [sp, #16]
    b5c0:	ldp	x29, x30, [sp], #48
    b5c4:	ret
    b5c8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b5cc:	ldr	x8, [x8, #4016]
    b5d0:	ldr	x21, [x8]
    b5d4:	bl	7390 <getpid@plt>
    b5d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b5dc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b5e0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b5e4:	mov	w2, w0
    b5e8:	add	x1, x1, #0xbcb
    b5ec:	add	x3, x3, #0xbd9
    b5f0:	add	x4, x4, #0xcb0
    b5f4:	mov	x0, x21
    b5f8:	bl	7db0 <fprintf@plt>
    b5fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b600:	add	x1, x1, #0xe61
    b604:	mov	x0, x20
    b608:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b60c:	ldr	x0, [x20, #176]
    b610:	b	b58c <scols_table_set_symbols@@SMARTCOLS_2.25+0x34>
    b614:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b618:	ldr	x8, [x8, #4016]
    b61c:	ldr	x21, [x8]
    b620:	bl	7390 <getpid@plt>
    b624:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b628:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b62c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b630:	mov	w2, w0
    b634:	add	x1, x1, #0xbcb
    b638:	add	x3, x3, #0xbd9
    b63c:	add	x4, x4, #0xcb0
    b640:	mov	x0, x21
    b644:	bl	7db0 <fprintf@plt>
    b648:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b64c:	add	x1, x1, #0xe7a
    b650:	mov	x0, x20
    b654:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b658:	b	b5a0 <scols_table_set_symbols@@SMARTCOLS_2.25+0x48>

000000000000b65c <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    b65c:	stp	x29, x30, [sp, #-32]!
    b660:	stp	x20, x19, [sp, #16]
    b664:	mov	x29, sp
    b668:	cbz	x0, b68c <scols_table_set_column_separator@@SMARTCOLS_2.25+0x30>
    b66c:	mov	x19, x0
    b670:	cbz	x1, b694 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x38>
    b674:	mov	x0, x1
    b678:	bl	7650 <strdup@plt>
    b67c:	mov	x20, x0
    b680:	cbnz	x0, b698 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x3c>
    b684:	mov	w0, #0xfffffff4            	// #-12
    b688:	b	b6a8 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x4c>
    b68c:	mov	w0, #0xffffffea            	// #-22
    b690:	b	b6a8 <scols_table_set_column_separator@@SMARTCOLS_2.25+0x4c>
    b694:	mov	x20, xzr
    b698:	ldr	x0, [x19, #80]
    b69c:	bl	7840 <free@plt>
    b6a0:	mov	w0, wzr
    b6a4:	str	x20, [x19, #80]
    b6a8:	ldp	x20, x19, [sp, #16]
    b6ac:	ldp	x29, x30, [sp], #32
    b6b0:	ret

000000000000b6b4 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    b6b4:	stp	x29, x30, [sp, #-32]!
    b6b8:	stp	x20, x19, [sp, #16]
    b6bc:	mov	x29, sp
    b6c0:	cbz	x0, b6e4 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x30>
    b6c4:	mov	x19, x0
    b6c8:	cbz	x1, b6ec <scols_table_set_line_separator@@SMARTCOLS_2.25+0x38>
    b6cc:	mov	x0, x1
    b6d0:	bl	7650 <strdup@plt>
    b6d4:	mov	x20, x0
    b6d8:	cbnz	x0, b6f0 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x3c>
    b6dc:	mov	w0, #0xfffffff4            	// #-12
    b6e0:	b	b700 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x4c>
    b6e4:	mov	w0, #0xffffffea            	// #-22
    b6e8:	b	b700 <scols_table_set_line_separator@@SMARTCOLS_2.25+0x4c>
    b6ec:	mov	x20, xzr
    b6f0:	ldr	x0, [x19, #88]
    b6f4:	bl	7840 <free@plt>
    b6f8:	mov	w0, wzr
    b6fc:	str	x20, [x19, #88]
    b700:	ldp	x20, x19, [sp, #16]
    b704:	ldp	x29, x30, [sp], #32
    b708:	ret

000000000000b70c <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    b70c:	sub	sp, sp, #0x70
    b710:	stp	x29, x30, [sp, #16]
    b714:	stp	x28, x27, [sp, #32]
    b718:	stp	x26, x25, [sp, #48]
    b71c:	stp	x24, x23, [sp, #64]
    b720:	stp	x22, x21, [sp, #80]
    b724:	stp	x20, x19, [sp, #96]
    b728:	add	x29, sp, #0x10
    b72c:	cbz	x0, b870 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x164>
    b730:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b734:	ldr	x8, [x8, #4024]
    b738:	mov	x19, x0
    b73c:	ldrb	w8, [x8]
    b740:	tbnz	w8, #4, b8d0 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x1c4>
    b744:	bl	7830 <scols_new_symbols@plt>
    b748:	cbz	x0, b91c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x210>
    b74c:	ldrb	w8, [x19, #248]
    b750:	mov	x20, x0
    b754:	tbnz	w8, #0, b770 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x64>
    b758:	mov	w0, #0xe                   	// #14
    b75c:	bl	73a0 <nl_langinfo@plt>
    b760:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b764:	add	x1, x1, #0xe01
    b768:	bl	77b0 <strcmp@plt>
    b76c:	cbz	w0, b878 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x16c>
    b770:	adrp	x28, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b774:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b778:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b77c:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b780:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b784:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b788:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    b78c:	add	x28, x28, #0xe50
    b790:	add	x1, x1, #0xe4a
    b794:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b798:	add	x8, x8, #0xe5d
    b79c:	add	x22, x22, #0xe59
    b7a0:	add	x25, x25, #0xe55
    b7a4:	add	x26, x26, #0xe53
    b7a8:	add	x27, x27, #0x8f8
    b7ac:	add	x21, x21, #0xe4d
    b7b0:	mov	x24, x28
    b7b4:	mov	x23, x1
    b7b8:	str	x8, [sp, #8]
    b7bc:	mov	x0, x20
    b7c0:	bl	6fe0 <scols_symbols_set_branch@plt>
    b7c4:	mov	x0, x20
    b7c8:	mov	x1, x21
    b7cc:	bl	7d20 <scols_symbols_set_vertical@plt>
    b7d0:	mov	x0, x20
    b7d4:	mov	x1, x28
    b7d8:	bl	7ab0 <scols_symbols_set_right@plt>
    b7dc:	mov	x0, x20
    b7e0:	mov	x1, x27
    b7e4:	bl	7360 <scols_symbols_set_group_horizontal@plt>
    b7e8:	mov	x0, x20
    b7ec:	mov	x1, x26
    b7f0:	bl	73f0 <scols_symbols_set_group_vertical@plt>
    b7f4:	mov	x0, x20
    b7f8:	mov	x1, x25
    b7fc:	bl	7cc0 <scols_symbols_set_group_first_member@plt>
    b800:	mov	x0, x20
    b804:	mov	x1, x22
    b808:	bl	78d0 <scols_symbols_set_group_last_member@plt>
    b80c:	ldr	x1, [sp, #8]
    b810:	mov	x0, x20
    b814:	bl	7710 <scols_symbols_set_group_middle_member@plt>
    b818:	mov	x0, x20
    b81c:	mov	x1, x24
    b820:	bl	7ad0 <scols_symbols_set_group_last_child@plt>
    b824:	mov	x0, x20
    b828:	mov	x1, x23
    b82c:	bl	7680 <scols_symbols_set_group_middle_child@plt>
    b830:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    b834:	add	x21, x21, #0x623
    b838:	mov	x0, x20
    b83c:	mov	x1, x21
    b840:	bl	7880 <scols_symbols_set_title_padding@plt>
    b844:	mov	x0, x20
    b848:	mov	x1, x21
    b84c:	bl	7b10 <scols_symbols_set_cell_padding@plt>
    b850:	mov	x0, x19
    b854:	mov	x1, x20
    b858:	bl	7760 <scols_table_set_symbols@plt>
    b85c:	mov	w19, w0
    b860:	mov	x0, x20
    b864:	bl	70a0 <scols_unref_symbols@plt>
    b868:	mov	w0, w19
    b86c:	b	b920 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    b870:	mov	w0, #0xffffffea            	// #-22
    b874:	b	b920 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x214>
    b878:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b87c:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b880:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b884:	add	x8, x8, #0xe32
    b888:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b88c:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b890:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b894:	adrp	x27, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b898:	adrp	x28, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b89c:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b8a0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b8a4:	add	x23, x23, #0xe43
    b8a8:	add	x24, x24, #0xe3c
    b8ac:	str	x8, [sp, #8]
    b8b0:	add	x22, x22, #0xe28
    b8b4:	add	x25, x25, #0xe1e
    b8b8:	add	x26, x26, #0xe1a
    b8bc:	add	x27, x27, #0xe3f
    b8c0:	add	x28, x28, #0xe13
    b8c4:	add	x21, x21, #0xe0e
    b8c8:	add	x1, x1, #0xe07
    b8cc:	b	b7bc <scols_table_set_default_symbols@@SMARTCOLS_2.29+0xb0>
    b8d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b8d4:	ldr	x8, [x8, #4016]
    b8d8:	ldr	x20, [x8]
    b8dc:	bl	7390 <getpid@plt>
    b8e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b8e4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b8e8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b8ec:	mov	w2, w0
    b8f0:	add	x1, x1, #0xbcb
    b8f4:	add	x3, x3, #0xbd9
    b8f8:	add	x4, x4, #0xcb0
    b8fc:	mov	x0, x20
    b900:	bl	7db0 <fprintf@plt>
    b904:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b908:	add	x1, x1, #0xde9
    b90c:	mov	x0, x19
    b910:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    b914:	bl	7830 <scols_new_symbols@plt>
    b918:	cbnz	x0, b74c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x40>
    b91c:	mov	w0, #0xfffffff4            	// #-12
    b920:	ldp	x20, x19, [sp, #96]
    b924:	ldp	x22, x21, [sp, #80]
    b928:	ldp	x24, x23, [sp, #64]
    b92c:	ldp	x26, x25, [sp, #48]
    b930:	ldp	x28, x27, [sp, #32]
    b934:	ldp	x29, x30, [sp, #16]
    b938:	add	sp, sp, #0x70
    b93c:	ret

000000000000b940 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    b940:	ldrh	w8, [x0, #248]
    b944:	and	w0, w8, #0x1
    b948:	ret

000000000000b94c <scols_table_get_symbols@@SMARTCOLS_2.29>:
    b94c:	ldr	x0, [x0, #176]
    b950:	ret

000000000000b954 <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    b954:	cbz	x0, b9ac <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x58>
    b958:	stp	x29, x30, [sp, #-48]!
    b95c:	str	x21, [sp, #16]
    b960:	stp	x20, x19, [sp, #32]
    b964:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b968:	ldr	x8, [x8, #4024]
    b96c:	mov	w20, w1
    b970:	mov	x19, x0
    b974:	mov	x29, sp
    b978:	ldrb	w8, [x8]
    b97c:	tbnz	w8, #4, b9b4 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x60>
    b980:	ldrh	w8, [x19, #248]
    b984:	cmp	w20, #0x0
    b988:	cset	w9, ne  // ne = any
    b98c:	ldr	x21, [sp, #16]
    b990:	and	w8, w8, #0xffffdfff
    b994:	orr	w8, w8, w9, lsl #13
    b998:	strh	w8, [x19, #248]
    b99c:	ldp	x20, x19, [sp, #32]
    b9a0:	mov	w0, wzr
    b9a4:	ldp	x29, x30, [sp], #48
    b9a8:	ret
    b9ac:	mov	w0, #0xffffffea            	// #-22
    b9b0:	ret
    b9b4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    b9b8:	ldr	x8, [x8, #4016]
    b9bc:	ldr	x21, [x8]
    b9c0:	bl	7390 <getpid@plt>
    b9c4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b9c8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b9cc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b9d0:	mov	w2, w0
    b9d4:	add	x1, x1, #0xbcb
    b9d8:	add	x3, x3, #0xbd9
    b9dc:	add	x4, x4, #0xcb0
    b9e0:	mov	x0, x21
    b9e4:	bl	7db0 <fprintf@plt>
    b9e8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b9ec:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    b9f0:	add	x8, x8, #0xfeb
    b9f4:	add	x9, x9, #0xe94
    b9f8:	cmp	w20, #0x0
    b9fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ba00:	csel	x2, x9, x8, eq  // eq = none
    ba04:	add	x1, x1, #0xe86
    ba08:	mov	x0, x19
    ba0c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    ba10:	b	b980 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x2c>

000000000000ba14 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    ba14:	ldrh	w8, [x0, #248]
    ba18:	ubfx	w0, w8, #13, #1
    ba1c:	ret

000000000000ba20 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    ba20:	cbz	x0, ba74 <scols_table_enable_colors@@SMARTCOLS_2.25+0x54>
    ba24:	stp	x29, x30, [sp, #-48]!
    ba28:	str	x21, [sp, #16]
    ba2c:	stp	x20, x19, [sp, #32]
    ba30:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ba34:	ldr	x8, [x8, #4024]
    ba38:	mov	w20, w1
    ba3c:	mov	x19, x0
    ba40:	mov	x29, sp
    ba44:	ldrb	w8, [x8]
    ba48:	tbnz	w8, #4, ba7c <scols_table_enable_colors@@SMARTCOLS_2.25+0x5c>
    ba4c:	ldrh	w8, [x19, #248]
    ba50:	ubfiz	w9, w20, #1, #1
    ba54:	ldr	x21, [sp, #16]
    ba58:	mov	w0, wzr
    ba5c:	and	w8, w8, #0xfffffffd
    ba60:	orr	w8, w8, w9
    ba64:	strh	w8, [x19, #248]
    ba68:	ldp	x20, x19, [sp, #32]
    ba6c:	ldp	x29, x30, [sp], #48
    ba70:	ret
    ba74:	mov	w0, #0xffffffea            	// #-22
    ba78:	ret
    ba7c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ba80:	ldr	x8, [x8, #4016]
    ba84:	ldr	x21, [x8]
    ba88:	bl	7390 <getpid@plt>
    ba8c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ba90:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ba94:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ba98:	mov	w2, w0
    ba9c:	add	x1, x1, #0xbcb
    baa0:	add	x3, x3, #0xbd9
    baa4:	add	x4, x4, #0xcb0
    baa8:	mov	x0, x21
    baac:	bl	7db0 <fprintf@plt>
    bab0:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bab4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bab8:	add	x8, x8, #0xfeb
    babc:	add	x9, x9, #0xe94
    bac0:	cmp	w20, #0x0
    bac4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bac8:	csel	x2, x9, x8, eq  // eq = none
    bacc:	add	x1, x1, #0xe9c
    bad0:	mov	x0, x19
    bad4:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bad8:	b	ba4c <scols_table_enable_colors@@SMARTCOLS_2.25+0x2c>

000000000000badc <scols_table_enable_raw@@SMARTCOLS_2.25>:
    badc:	stp	x29, x30, [sp, #-48]!
    bae0:	str	x21, [sp, #16]
    bae4:	stp	x20, x19, [sp, #32]
    bae8:	mov	x29, sp
    baec:	cbz	x0, bb1c <scols_table_enable_raw@@SMARTCOLS_2.25+0x40>
    baf0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    baf4:	ldr	x8, [x8, #4024]
    baf8:	mov	w20, w1
    bafc:	mov	x19, x0
    bb00:	ldrb	w8, [x8]
    bb04:	tbnz	w8, #4, bb24 <scols_table_enable_raw@@SMARTCOLS_2.25+0x48>
    bb08:	cbz	w20, bb84 <scols_table_enable_raw@@SMARTCOLS_2.25+0xa8>
    bb0c:	mov	w8, #0x1                   	// #1
    bb10:	mov	w0, wzr
    bb14:	str	w8, [x19, #224]
    bb18:	b	bba0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    bb1c:	mov	w0, #0xffffffea            	// #-22
    bb20:	b	bba0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    bb24:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bb28:	ldr	x8, [x8, #4016]
    bb2c:	ldr	x21, [x8]
    bb30:	bl	7390 <getpid@plt>
    bb34:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb38:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb3c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb40:	mov	w2, w0
    bb44:	add	x1, x1, #0xbcb
    bb48:	add	x3, x3, #0xbd9
    bb4c:	add	x4, x4, #0xcb0
    bb50:	mov	x0, x21
    bb54:	bl	7db0 <fprintf@plt>
    bb58:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb5c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb60:	add	x8, x8, #0xfeb
    bb64:	add	x9, x9, #0xe94
    bb68:	cmp	w20, #0x0
    bb6c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bb70:	csel	x2, x9, x8, eq  // eq = none
    bb74:	add	x1, x1, #0xea7
    bb78:	mov	x0, x19
    bb7c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bb80:	cbnz	w20, bb0c <scols_table_enable_raw@@SMARTCOLS_2.25+0x30>
    bb84:	ldr	w8, [x19, #224]
    bb88:	cmp	w8, #0x1
    bb8c:	b.ne	bb9c <scols_table_enable_raw@@SMARTCOLS_2.25+0xc0>  // b.any
    bb90:	mov	w0, wzr
    bb94:	str	wzr, [x19, #224]
    bb98:	b	bba0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc4>
    bb9c:	mov	w0, wzr
    bba0:	ldp	x20, x19, [sp, #32]
    bba4:	ldr	x21, [sp, #16]
    bba8:	ldp	x29, x30, [sp], #48
    bbac:	ret

000000000000bbb0 <scols_table_enable_json@@SMARTCOLS_2.27>:
    bbb0:	stp	x29, x30, [sp, #-48]!
    bbb4:	str	x21, [sp, #16]
    bbb8:	stp	x20, x19, [sp, #32]
    bbbc:	mov	x29, sp
    bbc0:	cbz	x0, bbf0 <scols_table_enable_json@@SMARTCOLS_2.27+0x40>
    bbc4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bbc8:	ldr	x8, [x8, #4024]
    bbcc:	mov	w20, w1
    bbd0:	mov	x19, x0
    bbd4:	ldrb	w8, [x8]
    bbd8:	tbnz	w8, #4, bbf8 <scols_table_enable_json@@SMARTCOLS_2.27+0x48>
    bbdc:	cbz	w20, bc58 <scols_table_enable_json@@SMARTCOLS_2.27+0xa8>
    bbe0:	mov	w8, #0x3                   	// #3
    bbe4:	mov	w0, wzr
    bbe8:	str	w8, [x19, #224]
    bbec:	b	bc74 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bbf0:	mov	w0, #0xffffffea            	// #-22
    bbf4:	b	bc74 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bbf8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bbfc:	ldr	x8, [x8, #4016]
    bc00:	ldr	x21, [x8]
    bc04:	bl	7390 <getpid@plt>
    bc08:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc0c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc10:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc14:	mov	w2, w0
    bc18:	add	x1, x1, #0xbcb
    bc1c:	add	x3, x3, #0xbd9
    bc20:	add	x4, x4, #0xcb0
    bc24:	mov	x0, x21
    bc28:	bl	7db0 <fprintf@plt>
    bc2c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc30:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc34:	add	x8, x8, #0xfeb
    bc38:	add	x9, x9, #0xe94
    bc3c:	cmp	w20, #0x0
    bc40:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bc44:	csel	x2, x9, x8, eq  // eq = none
    bc48:	add	x1, x1, #0xeaf
    bc4c:	mov	x0, x19
    bc50:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bc54:	cbnz	w20, bbe0 <scols_table_enable_json@@SMARTCOLS_2.27+0x30>
    bc58:	ldr	w8, [x19, #224]
    bc5c:	cmp	w8, #0x3
    bc60:	b.ne	bc70 <scols_table_enable_json@@SMARTCOLS_2.27+0xc0>  // b.any
    bc64:	mov	w0, wzr
    bc68:	str	wzr, [x19, #224]
    bc6c:	b	bc74 <scols_table_enable_json@@SMARTCOLS_2.27+0xc4>
    bc70:	mov	w0, wzr
    bc74:	ldp	x20, x19, [sp, #32]
    bc78:	ldr	x21, [sp, #16]
    bc7c:	ldp	x29, x30, [sp], #48
    bc80:	ret

000000000000bc84 <scols_table_enable_export@@SMARTCOLS_2.25>:
    bc84:	stp	x29, x30, [sp, #-48]!
    bc88:	str	x21, [sp, #16]
    bc8c:	stp	x20, x19, [sp, #32]
    bc90:	mov	x29, sp
    bc94:	cbz	x0, bcc4 <scols_table_enable_export@@SMARTCOLS_2.25+0x40>
    bc98:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bc9c:	ldr	x8, [x8, #4024]
    bca0:	mov	w20, w1
    bca4:	mov	x19, x0
    bca8:	ldrb	w8, [x8]
    bcac:	tbnz	w8, #4, bccc <scols_table_enable_export@@SMARTCOLS_2.25+0x48>
    bcb0:	cbz	w20, bd2c <scols_table_enable_export@@SMARTCOLS_2.25+0xa8>
    bcb4:	mov	w8, #0x2                   	// #2
    bcb8:	mov	w0, wzr
    bcbc:	str	w8, [x19, #224]
    bcc0:	b	bd48 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bcc4:	mov	w0, #0xffffffea            	// #-22
    bcc8:	b	bd48 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bccc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bcd0:	ldr	x8, [x8, #4016]
    bcd4:	ldr	x21, [x8]
    bcd8:	bl	7390 <getpid@plt>
    bcdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bce0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bce4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bce8:	mov	w2, w0
    bcec:	add	x1, x1, #0xbcb
    bcf0:	add	x3, x3, #0xbd9
    bcf4:	add	x4, x4, #0xcb0
    bcf8:	mov	x0, x21
    bcfc:	bl	7db0 <fprintf@plt>
    bd00:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bd04:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bd08:	add	x8, x8, #0xfeb
    bd0c:	add	x9, x9, #0xe94
    bd10:	cmp	w20, #0x0
    bd14:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bd18:	csel	x2, x9, x8, eq  // eq = none
    bd1c:	add	x1, x1, #0xeb8
    bd20:	mov	x0, x19
    bd24:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bd28:	cbnz	w20, bcb4 <scols_table_enable_export@@SMARTCOLS_2.25+0x30>
    bd2c:	ldr	w8, [x19, #224]
    bd30:	cmp	w8, #0x2
    bd34:	b.ne	bd44 <scols_table_enable_export@@SMARTCOLS_2.25+0xc0>  // b.any
    bd38:	mov	w0, wzr
    bd3c:	str	wzr, [x19, #224]
    bd40:	b	bd48 <scols_table_enable_export@@SMARTCOLS_2.25+0xc4>
    bd44:	mov	w0, wzr
    bd48:	ldp	x20, x19, [sp, #32]
    bd4c:	ldr	x21, [sp, #16]
    bd50:	ldp	x29, x30, [sp], #48
    bd54:	ret

000000000000bd58 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    bd58:	cbz	x0, bdb0 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x58>
    bd5c:	stp	x29, x30, [sp, #-48]!
    bd60:	str	x21, [sp, #16]
    bd64:	stp	x20, x19, [sp, #32]
    bd68:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bd6c:	ldr	x8, [x8, #4024]
    bd70:	mov	w20, w1
    bd74:	mov	x19, x0
    bd78:	mov	x29, sp
    bd7c:	ldrb	w8, [x8]
    bd80:	tbnz	w8, #4, bdb8 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x60>
    bd84:	ldrh	w8, [x19, #248]
    bd88:	cmp	w20, #0x0
    bd8c:	cset	w9, ne  // ne = any
    bd90:	ldr	x21, [sp, #16]
    bd94:	and	w8, w8, #0xfffe
    bd98:	orr	w8, w8, w9
    bd9c:	strh	w8, [x19, #248]
    bda0:	ldp	x20, x19, [sp, #32]
    bda4:	mov	w0, wzr
    bda8:	ldp	x29, x30, [sp], #48
    bdac:	ret
    bdb0:	mov	w0, #0xffffffea            	// #-22
    bdb4:	ret
    bdb8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bdbc:	ldr	x8, [x8, #4016]
    bdc0:	ldr	x21, [x8]
    bdc4:	bl	7390 <getpid@plt>
    bdc8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bdcc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bdd0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bdd4:	mov	w2, w0
    bdd8:	add	x1, x1, #0xbcb
    bddc:	add	x3, x3, #0xbd9
    bde0:	add	x4, x4, #0xcb0
    bde4:	mov	x0, x21
    bde8:	bl	7db0 <fprintf@plt>
    bdec:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bdf0:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bdf4:	add	x8, x8, #0xfeb
    bdf8:	add	x9, x9, #0xe94
    bdfc:	cmp	w20, #0x0
    be00:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    be04:	csel	x2, x9, x8, eq  // eq = none
    be08:	add	x1, x1, #0xec3
    be0c:	mov	x0, x19
    be10:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    be14:	b	bd84 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x2c>

000000000000be18 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    be18:	cbz	x0, be70 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x58>
    be1c:	stp	x29, x30, [sp, #-48]!
    be20:	str	x21, [sp, #16]
    be24:	stp	x20, x19, [sp, #32]
    be28:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    be2c:	ldr	x8, [x8, #4024]
    be30:	mov	w20, w1
    be34:	mov	x19, x0
    be38:	mov	x29, sp
    be3c:	ldrb	w8, [x8]
    be40:	tbnz	w8, #4, be78 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x60>
    be44:	ldrh	w8, [x19, #248]
    be48:	cmp	w20, #0x0
    be4c:	cset	w9, ne  // ne = any
    be50:	ldr	x21, [sp, #16]
    be54:	and	w8, w8, #0xfffff7ff
    be58:	orr	w8, w8, w9, lsl #11
    be5c:	strh	w8, [x19, #248]
    be60:	ldp	x20, x19, [sp, #32]
    be64:	mov	w0, wzr
    be68:	ldp	x29, x30, [sp], #48
    be6c:	ret
    be70:	mov	w0, #0xffffffea            	// #-22
    be74:	ret
    be78:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    be7c:	ldr	x8, [x8, #4016]
    be80:	ldr	x21, [x8]
    be84:	bl	7390 <getpid@plt>
    be88:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    be8c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    be90:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    be94:	mov	w2, w0
    be98:	add	x1, x1, #0xbcb
    be9c:	add	x3, x3, #0xbd9
    bea0:	add	x4, x4, #0xcb0
    bea4:	mov	x0, x21
    bea8:	bl	7db0 <fprintf@plt>
    beac:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    beb0:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    beb4:	add	x8, x8, #0xfeb
    beb8:	add	x9, x9, #0xe94
    bebc:	cmp	w20, #0x0
    bec0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bec4:	csel	x2, x9, x8, eq  // eq = none
    bec8:	add	x1, x1, #0xecd
    becc:	mov	x0, x19
    bed0:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bed4:	b	be44 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x2c>

000000000000bed8 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    bed8:	cbz	x0, bf30 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x58>
    bedc:	stp	x29, x30, [sp, #-48]!
    bee0:	str	x21, [sp, #16]
    bee4:	stp	x20, x19, [sp, #32]
    bee8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    beec:	ldr	x8, [x8, #4024]
    bef0:	mov	w20, w1
    bef4:	mov	x19, x0
    bef8:	mov	x29, sp
    befc:	ldrb	w8, [x8]
    bf00:	tbnz	w8, #4, bf38 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x60>
    bf04:	ldrh	w8, [x19, #248]
    bf08:	cmp	w20, #0x0
    bf0c:	cset	w9, ne  // ne = any
    bf10:	ldr	x21, [sp, #16]
    bf14:	and	w8, w8, #0xffffff7f
    bf18:	orr	w8, w8, w9, lsl #7
    bf1c:	strh	w8, [x19, #248]
    bf20:	ldp	x20, x19, [sp, #32]
    bf24:	mov	w0, wzr
    bf28:	ldp	x29, x30, [sp], #48
    bf2c:	ret
    bf30:	mov	w0, #0xffffffea            	// #-22
    bf34:	ret
    bf38:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bf3c:	ldr	x8, [x8, #4016]
    bf40:	ldr	x21, [x8]
    bf44:	bl	7390 <getpid@plt>
    bf48:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf4c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf50:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf54:	mov	w2, w0
    bf58:	add	x1, x1, #0xbcb
    bf5c:	add	x3, x3, #0xbd9
    bf60:	add	x4, x4, #0xcb0
    bf64:	mov	x0, x21
    bf68:	bl	7db0 <fprintf@plt>
    bf6c:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf70:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf74:	add	x8, x8, #0xfeb
    bf78:	add	x9, x9, #0xe94
    bf7c:	cmp	w20, #0x0
    bf80:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    bf84:	csel	x2, x9, x8, eq  // eq = none
    bf88:	add	x1, x1, #0xedb
    bf8c:	mov	x0, x19
    bf90:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    bf94:	b	bf04 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x2c>

000000000000bf98 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    bf98:	stp	x29, x30, [sp, #-48]!
    bf9c:	str	x21, [sp, #16]
    bfa0:	stp	x20, x19, [sp, #32]
    bfa4:	mov	x29, sp
    bfa8:	cbz	x0, bfe8 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x50>
    bfac:	ldrh	w8, [x0, #248]
    bfb0:	mov	x19, x0
    bfb4:	tbnz	w8, #6, bfe8 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x50>
    bfb8:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    bfbc:	ldr	x9, [x9, #4024]
    bfc0:	mov	w20, w1
    bfc4:	ldrb	w9, [x9]
    bfc8:	tbnz	w9, #4, bffc <scols_table_enable_maxout@@SMARTCOLS_2.25+0x64>
    bfcc:	cmp	w20, #0x0
    bfd0:	cset	w9, ne  // ne = any
    bfd4:	and	w8, w8, #0xffffffdf
    bfd8:	mov	w0, wzr
    bfdc:	orr	w8, w8, w9, lsl #5
    bfe0:	strh	w8, [x19, #248]
    bfe4:	b	bfec <scols_table_enable_maxout@@SMARTCOLS_2.25+0x54>
    bfe8:	mov	w0, #0xffffffea            	// #-22
    bfec:	ldp	x20, x19, [sp, #32]
    bff0:	ldr	x21, [sp, #16]
    bff4:	ldp	x29, x30, [sp], #48
    bff8:	ret
    bffc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c000:	ldr	x8, [x8, #4016]
    c004:	ldr	x21, [x8]
    c008:	bl	7390 <getpid@plt>
    c00c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c010:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c014:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c018:	mov	w2, w0
    c01c:	add	x1, x1, #0xbcb
    c020:	add	x3, x3, #0xbd9
    c024:	add	x4, x4, #0xcb0
    c028:	mov	x0, x21
    c02c:	bl	7db0 <fprintf@plt>
    c030:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c034:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c038:	add	x8, x8, #0xfeb
    c03c:	add	x9, x9, #0xe94
    c040:	cmp	w20, #0x0
    c044:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c048:	csel	x2, x9, x8, eq  // eq = none
    c04c:	add	x1, x1, #0xeed
    c050:	mov	x0, x19
    c054:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c058:	ldrh	w8, [x19, #248]
    c05c:	b	bfcc <scols_table_enable_maxout@@SMARTCOLS_2.25+0x34>

000000000000c060 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    c060:	stp	x29, x30, [sp, #-48]!
    c064:	str	x21, [sp, #16]
    c068:	stp	x20, x19, [sp, #32]
    c06c:	mov	x29, sp
    c070:	cbz	x0, c0b0 <scols_table_enable_minout@@SMARTCOLS_2.35+0x50>
    c074:	ldrh	w8, [x0, #248]
    c078:	mov	x19, x0
    c07c:	tbnz	w8, #5, c0b0 <scols_table_enable_minout@@SMARTCOLS_2.35+0x50>
    c080:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c084:	ldr	x9, [x9, #4024]
    c088:	mov	w20, w1
    c08c:	ldrb	w9, [x9]
    c090:	tbnz	w9, #4, c0c4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x64>
    c094:	cmp	w20, #0x0
    c098:	cset	w9, ne  // ne = any
    c09c:	and	w8, w8, #0xffffffbf
    c0a0:	mov	w0, wzr
    c0a4:	orr	w8, w8, w9, lsl #6
    c0a8:	strh	w8, [x19, #248]
    c0ac:	b	c0b4 <scols_table_enable_minout@@SMARTCOLS_2.35+0x54>
    c0b0:	mov	w0, #0xffffffea            	// #-22
    c0b4:	ldp	x20, x19, [sp, #32]
    c0b8:	ldr	x21, [sp, #16]
    c0bc:	ldp	x29, x30, [sp], #48
    c0c0:	ret
    c0c4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c0c8:	ldr	x8, [x8, #4016]
    c0cc:	ldr	x21, [x8]
    c0d0:	bl	7390 <getpid@plt>
    c0d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c0d8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c0dc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c0e0:	mov	w2, w0
    c0e4:	add	x1, x1, #0xbcb
    c0e8:	add	x3, x3, #0xbd9
    c0ec:	add	x4, x4, #0xcb0
    c0f0:	mov	x0, x21
    c0f4:	bl	7db0 <fprintf@plt>
    c0f8:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c0fc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c100:	add	x8, x8, #0xfeb
    c104:	add	x9, x9, #0xe94
    c108:	cmp	w20, #0x0
    c10c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c110:	csel	x2, x9, x8, eq  // eq = none
    c114:	add	x1, x1, #0xef8
    c118:	mov	x0, x19
    c11c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c120:	ldrh	w8, [x19, #248]
    c124:	b	c094 <scols_table_enable_minout@@SMARTCOLS_2.35+0x34>

000000000000c128 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    c128:	cbz	x0, c180 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x58>
    c12c:	stp	x29, x30, [sp, #-48]!
    c130:	str	x21, [sp, #16]
    c134:	stp	x20, x19, [sp, #32]
    c138:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c13c:	ldr	x8, [x8, #4024]
    c140:	mov	w20, w1
    c144:	mov	x19, x0
    c148:	mov	x29, sp
    c14c:	ldrb	w8, [x8]
    c150:	tbnz	w8, #4, c188 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x60>
    c154:	ldrh	w8, [x19, #248]
    c158:	cmp	w20, #0x0
    c15c:	cset	w9, ne  // ne = any
    c160:	ldr	x21, [sp, #16]
    c164:	and	w8, w8, #0xffffbfff
    c168:	orr	w8, w8, w9, lsl #14
    c16c:	strh	w8, [x19, #248]
    c170:	ldp	x20, x19, [sp, #32]
    c174:	mov	w0, wzr
    c178:	ldp	x29, x30, [sp], #48
    c17c:	ret
    c180:	mov	w0, #0xffffffea            	// #-22
    c184:	ret
    c188:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c18c:	ldr	x8, [x8, #4016]
    c190:	ldr	x21, [x8]
    c194:	bl	7390 <getpid@plt>
    c198:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c19c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c1a0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c1a4:	mov	w2, w0
    c1a8:	add	x1, x1, #0xbcb
    c1ac:	add	x3, x3, #0xbd9
    c1b0:	add	x4, x4, #0xcb0
    c1b4:	mov	x0, x21
    c1b8:	bl	7db0 <fprintf@plt>
    c1bc:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c1c0:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c1c4:	add	x8, x8, #0xfeb
    c1c8:	add	x9, x9, #0xe94
    c1cc:	cmp	w20, #0x0
    c1d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c1d4:	csel	x2, x9, x8, eq  // eq = none
    c1d8:	add	x1, x1, #0xf03
    c1dc:	mov	x0, x19
    c1e0:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c1e4:	b	c154 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x2c>

000000000000c1e8 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    c1e8:	ldrh	w8, [x0, #248]
    c1ec:	ubfx	w0, w8, #14, #1
    c1f0:	ret

000000000000c1f4 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    c1f4:	cbz	x0, c24c <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x58>
    c1f8:	stp	x29, x30, [sp, #-48]!
    c1fc:	str	x21, [sp, #16]
    c200:	stp	x20, x19, [sp, #32]
    c204:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c208:	ldr	x8, [x8, #4024]
    c20c:	mov	w20, w1
    c210:	mov	x19, x0
    c214:	mov	x29, sp
    c218:	ldrb	w8, [x8]
    c21c:	tbnz	w8, #4, c254 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x60>
    c220:	ldrh	w8, [x19, #248]
    c224:	cmp	w20, #0x0
    c228:	cset	w9, ne  // ne = any
    c22c:	ldr	x21, [sp, #16]
    c230:	and	w8, w8, #0xffffefff
    c234:	orr	w8, w8, w9, lsl #12
    c238:	strh	w8, [x19, #248]
    c23c:	ldp	x20, x19, [sp, #32]
    c240:	mov	w0, wzr
    c244:	ldp	x29, x30, [sp], #48
    c248:	ret
    c24c:	mov	w0, #0xffffffea            	// #-22
    c250:	ret
    c254:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c258:	ldr	x8, [x8, #4016]
    c25c:	ldr	x21, [x8]
    c260:	bl	7390 <getpid@plt>
    c264:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c268:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c26c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c270:	mov	w2, w0
    c274:	add	x1, x1, #0xbcb
    c278:	add	x3, x3, #0xbd9
    c27c:	add	x4, x4, #0xcb0
    c280:	mov	x0, x21
    c284:	bl	7db0 <fprintf@plt>
    c288:	adrp	x8, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c28c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c290:	add	x8, x8, #0xfeb
    c294:	add	x9, x9, #0xe94
    c298:	cmp	w20, #0x0
    c29c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c2a0:	csel	x2, x9, x8, eq  // eq = none
    c2a4:	add	x1, x1, #0xf0e
    c2a8:	mov	x0, x19
    c2ac:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c2b0:	b	c220 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x2c>

000000000000c2b4 <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    c2b4:	ldrh	w8, [x0, #248]
    c2b8:	ubfx	w0, w8, #12, #1
    c2bc:	ret

000000000000c2c0 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    c2c0:	ldrh	w8, [x0, #248]
    c2c4:	ubfx	w0, w8, #1, #1
    c2c8:	ret

000000000000c2cc <scols_table_is_empty@@SMARTCOLS_2.25>:
    c2cc:	ldr	x8, [x0, #32]
    c2d0:	cmp	x8, #0x0
    c2d4:	cset	w0, eq  // eq = none
    c2d8:	ret

000000000000c2dc <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    c2dc:	ldrh	w8, [x0, #248]
    c2e0:	ubfx	w0, w8, #11, #1
    c2e4:	ret

000000000000c2e8 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    c2e8:	ldrh	w8, [x0, #248]
    c2ec:	ubfx	w0, w8, #7, #1
    c2f0:	ret

000000000000c2f4 <scols_table_is_export@@SMARTCOLS_2.25>:
    c2f4:	ldr	w8, [x0, #224]
    c2f8:	cmp	w8, #0x2
    c2fc:	cset	w0, eq  // eq = none
    c300:	ret

000000000000c304 <scols_table_is_raw@@SMARTCOLS_2.25>:
    c304:	ldr	w8, [x0, #224]
    c308:	cmp	w8, #0x1
    c30c:	cset	w0, eq  // eq = none
    c310:	ret

000000000000c314 <scols_table_is_json@@SMARTCOLS_2.27>:
    c314:	ldr	w8, [x0, #224]
    c318:	cmp	w8, #0x3
    c31c:	cset	w0, eq  // eq = none
    c320:	ret

000000000000c324 <scols_table_is_maxout@@SMARTCOLS_2.25>:
    c324:	ldrh	w8, [x0, #248]
    c328:	ubfx	w0, w8, #5, #1
    c32c:	ret

000000000000c330 <scols_table_is_minout@@SMARTCOLS_2.35>:
    c330:	ldrh	w8, [x0, #248]
    c334:	ubfx	w0, w8, #6, #1
    c338:	ret

000000000000c33c <scols_table_is_tree@@SMARTCOLS_2.25>:
    c33c:	ldr	x8, [x0, #24]
    c340:	cmp	x8, #0x0
    c344:	cset	w0, ne  // ne = any
    c348:	ret

000000000000c34c <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    c34c:	ldr	x0, [x0, #80]
    c350:	ret

000000000000c354 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    c354:	ldr	x0, [x0, #88]
    c358:	ret

000000000000c35c <scols_sort_table@@SMARTCOLS_2.25>:
    c35c:	sub	sp, sp, #0x50
    c360:	str	x21, [sp, #48]
    c364:	mov	x21, x0
    c368:	mov	w0, #0xffffffea            	// #-22
    c36c:	stp	x29, x30, [sp, #32]
    c370:	stp	x20, x19, [sp, #64]
    c374:	add	x29, sp, #0x20
    c378:	cbz	x21, c440 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c37c:	mov	x19, x1
    c380:	cbz	x1, c440 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c384:	ldr	x8, [x19, #128]
    c388:	cbz	x8, c43c <scols_sort_table@@SMARTCOLS_2.25+0xe0>
    c38c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c390:	ldr	x8, [x8, #4024]
    c394:	ldrb	w8, [x8]
    c398:	tbnz	w8, #4, c454 <scols_sort_table@@SMARTCOLS_2.25+0xf8>
    c39c:	add	x20, x21, #0x70
    c3a0:	adrp	x1, c000 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x68>
    c3a4:	add	x1, x1, #0x724
    c3a8:	mov	x0, x20
    c3ac:	mov	x2, x19
    c3b0:	bl	c49c <scols_sort_table@@SMARTCOLS_2.25+0x140>
    c3b4:	ldr	x8, [x21, #24]
    c3b8:	cbz	x8, c434 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    c3bc:	add	x0, sp, #0x8
    c3c0:	mov	w1, wzr
    c3c4:	bl	7110 <scols_reset_iter@plt>
    c3c8:	add	x21, x21, #0x78
    c3cc:	ldr	x9, [sp, #16]
    c3d0:	cbz	x9, c3e4 <scols_sort_table@@SMARTCOLS_2.25+0x88>
    c3d4:	ldr	x8, [sp, #8]
    c3d8:	cmp	x8, x9
    c3dc:	b.ne	c404 <scols_sort_table@@SMARTCOLS_2.25+0xa8>  // b.any
    c3e0:	b	c434 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    c3e4:	ldr	w8, [sp, #24]
    c3e8:	mov	x9, x20
    c3ec:	cmp	w8, #0x0
    c3f0:	csel	x8, x20, x21, eq  // eq = none
    c3f4:	ldr	x8, [x8]
    c3f8:	stp	x8, x20, [sp, #8]
    c3fc:	cmp	x8, x9
    c400:	b.eq	c434 <scols_sort_table@@SMARTCOLS_2.25+0xd8>  // b.none
    c404:	ldr	w9, [sp, #24]
    c408:	add	x10, x8, #0x8
    c40c:	sub	x0, x8, #0x30
    c410:	mov	x1, x19
    c414:	cmp	w9, #0x0
    c418:	csel	x9, x8, x10, eq  // eq = none
    c41c:	ldr	x9, [x9]
    c420:	str	x9, [sp, #8]
    c424:	bl	c7e4 <scols_sort_table@@SMARTCOLS_2.25+0x488>
    c428:	ldr	x9, [sp, #16]
    c42c:	cbnz	x9, c3d4 <scols_sort_table@@SMARTCOLS_2.25+0x78>
    c430:	b	c3e4 <scols_sort_table@@SMARTCOLS_2.25+0x88>
    c434:	mov	w0, wzr
    c438:	b	c440 <scols_sort_table@@SMARTCOLS_2.25+0xe4>
    c43c:	mov	w0, #0xffffffea            	// #-22
    c440:	ldp	x20, x19, [sp, #64]
    c444:	ldr	x21, [sp, #48]
    c448:	ldp	x29, x30, [sp, #32]
    c44c:	add	sp, sp, #0x50
    c450:	ret
    c454:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c458:	ldr	x8, [x8, #4016]
    c45c:	ldr	x20, [x8]
    c460:	bl	7390 <getpid@plt>
    c464:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c468:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c46c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c470:	mov	w2, w0
    c474:	add	x1, x1, #0xbcb
    c478:	add	x3, x3, #0xbd9
    c47c:	add	x4, x4, #0xcb0
    c480:	mov	x0, x20
    c484:	bl	7db0 <fprintf@plt>
    c488:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c48c:	add	x1, x1, #0xf1b
    c490:	mov	x0, x21
    c494:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c498:	b	c39c <scols_sort_table@@SMARTCOLS_2.25+0x40>
    c49c:	sub	sp, sp, #0x120
    c4a0:	stp	x29, x30, [sp, #192]
    c4a4:	stp	x28, x27, [sp, #208]
    c4a8:	stp	x26, x25, [sp, #224]
    c4ac:	stp	x24, x23, [sp, #240]
    c4b0:	stp	x22, x21, [sp, #256]
    c4b4:	stp	x20, x19, [sp, #272]
    c4b8:	ldr	x8, [x0]
    c4bc:	add	x29, sp, #0xc0
    c4c0:	cmp	x8, x0
    c4c4:	b.eq	c690 <scols_sort_table@@SMARTCOLS_2.25+0x334>  // b.none
    c4c8:	movi	v0.2d, #0x0
    c4cc:	str	xzr, [sp, #160]
    c4d0:	stp	q0, q0, [sp, #128]
    c4d4:	stp	q0, q0, [sp, #96]
    c4d8:	stp	q0, q0, [sp, #64]
    c4dc:	stp	q0, q0, [sp, #32]
    c4e0:	stp	q0, q0, [sp]
    c4e4:	ldr	x8, [x0, #8]
    c4e8:	mov	x20, x2
    c4ec:	mov	x19, x0
    c4f0:	mov	x21, x1
    c4f4:	str	xzr, [x8]
    c4f8:	ldr	x22, [x0]
    c4fc:	cbz	x22, c648 <scols_sort_table@@SMARTCOLS_2.25+0x2ec>
    c500:	mov	x23, xzr
    c504:	mov	x24, xzr
    c508:	mov	x25, sp
    c50c:	ldr	x26, [x22]
    c510:	mov	x27, xzr
    c514:	str	xzr, [x22]
    c518:	cbnz	x23, c564 <scols_sort_table@@SMARTCOLS_2.25+0x208>
    c51c:	cmp	x27, #0x13
    c520:	cset	w8, hi  // hi = pmore
    c524:	cmp	x27, x24
    c528:	sub	x8, x27, x8
    c52c:	csel	x9, x8, x27, hi  // hi = pmore
    c530:	csel	x24, x8, x24, hi  // hi = pmore
    c534:	str	x22, [x25, x9, lsl #3]
    c538:	cbz	x26, c5bc <scols_sort_table@@SMARTCOLS_2.25+0x260>
    c53c:	ldr	x23, [sp]
    c540:	mov	x22, x26
    c544:	b	c50c <scols_sort_table@@SMARTCOLS_2.25+0x1b0>
    c548:	mov	x22, x23
    c54c:	str	x22, [x28]
    c550:	str	xzr, [x25, x27, lsl #3]
    c554:	add	x27, x27, #0x1
    c558:	ldr	x23, [x25, x27, lsl #3]
    c55c:	ldur	x22, [x29, #-16]
    c560:	cbz	x23, c51c <scols_sort_table@@SMARTCOLS_2.25+0x1c0>
    c564:	sub	x28, x29, #0x10
    c568:	cbz	x22, c548 <scols_sort_table@@SMARTCOLS_2.25+0x1ec>
    c56c:	mov	x0, x23
    c570:	mov	x1, x22
    c574:	mov	x2, x20
    c578:	blr	x21
    c57c:	cmp	w0, #0x0
    c580:	b.le	c59c <scols_sort_table@@SMARTCOLS_2.25+0x240>
    c584:	str	x22, [x28]
    c588:	ldr	x8, [x22]
    c58c:	mov	x28, x22
    c590:	mov	x22, x8
    c594:	cbnz	x23, c5b0 <scols_sort_table@@SMARTCOLS_2.25+0x254>
    c598:	b	c5b4 <scols_sort_table@@SMARTCOLS_2.25+0x258>
    c59c:	str	x23, [x28]
    c5a0:	ldr	x8, [x23]
    c5a4:	mov	x28, x23
    c5a8:	mov	x23, x8
    c5ac:	cbz	x23, c5b4 <scols_sort_table@@SMARTCOLS_2.25+0x258>
    c5b0:	cbnz	x22, c56c <scols_sort_table@@SMARTCOLS_2.25+0x210>
    c5b4:	cbnz	x23, c548 <scols_sort_table@@SMARTCOLS_2.25+0x1ec>
    c5b8:	b	c54c <scols_sort_table@@SMARTCOLS_2.25+0x1f0>
    c5bc:	cbz	x24, c648 <scols_sort_table@@SMARTCOLS_2.25+0x2ec>
    c5c0:	mov	x22, xzr
    c5c4:	mov	x25, xzr
    c5c8:	mov	x26, sp
    c5cc:	b	c5e8 <scols_sort_table@@SMARTCOLS_2.25+0x28c>
    c5d0:	mov	x22, x23
    c5d4:	str	x22, [x27]
    c5d8:	ldur	x22, [x29, #-16]
    c5dc:	add	x25, x25, #0x1
    c5e0:	cmp	x25, x24
    c5e4:	b.eq	c6b0 <scols_sort_table@@SMARTCOLS_2.25+0x354>  // b.none
    c5e8:	ldr	x23, [x26, x25, lsl #3]
    c5ec:	cbz	x23, c5dc <scols_sort_table@@SMARTCOLS_2.25+0x280>
    c5f0:	sub	x27, x29, #0x10
    c5f4:	cbz	x22, c5d0 <scols_sort_table@@SMARTCOLS_2.25+0x274>
    c5f8:	mov	x0, x23
    c5fc:	mov	x1, x22
    c600:	mov	x2, x20
    c604:	blr	x21
    c608:	cmp	w0, #0x0
    c60c:	b.le	c628 <scols_sort_table@@SMARTCOLS_2.25+0x2cc>
    c610:	str	x22, [x27]
    c614:	ldr	x8, [x22]
    c618:	mov	x27, x22
    c61c:	mov	x22, x8
    c620:	cbnz	x23, c63c <scols_sort_table@@SMARTCOLS_2.25+0x2e0>
    c624:	b	c640 <scols_sort_table@@SMARTCOLS_2.25+0x2e4>
    c628:	str	x23, [x27]
    c62c:	ldr	x8, [x23]
    c630:	mov	x27, x23
    c634:	mov	x23, x8
    c638:	cbz	x23, c640 <scols_sort_table@@SMARTCOLS_2.25+0x2e4>
    c63c:	cbnz	x22, c5f8 <scols_sort_table@@SMARTCOLS_2.25+0x29c>
    c640:	cbnz	x23, c5d0 <scols_sort_table@@SMARTCOLS_2.25+0x274>
    c644:	b	c5d4 <scols_sort_table@@SMARTCOLS_2.25+0x278>
    c648:	ldr	x23, [sp]
    c64c:	mov	x22, xzr
    c650:	mov	x24, x19
    c654:	cmp	x23, #0x0
    c658:	cset	w8, ne  // ne = any
    c65c:	cmp	w8, #0x0
    c660:	csel	x0, x23, x22, ne  // ne = any
    c664:	str	x0, [x24]
    c668:	mov	x1, x0
    c66c:	mov	x2, x20
    c670:	mov	x22, x24
    c674:	blr	x21
    c678:	ldr	x24, [x24]
    c67c:	ldr	x0, [x24]
    c680:	str	x22, [x24, #8]
    c684:	cbnz	x0, c668 <scols_sort_table@@SMARTCOLS_2.25+0x30c>
    c688:	str	x19, [x24]
    c68c:	str	x24, [x19, #8]
    c690:	ldp	x20, x19, [sp, #272]
    c694:	ldp	x22, x21, [sp, #256]
    c698:	ldp	x24, x23, [sp, #240]
    c69c:	ldp	x26, x25, [sp, #224]
    c6a0:	ldp	x28, x27, [sp, #208]
    c6a4:	ldp	x29, x30, [sp, #192]
    c6a8:	add	sp, sp, #0x120
    c6ac:	ret
    c6b0:	mov	x8, sp
    c6b4:	ldr	x23, [x8, x24, lsl #3]
    c6b8:	mov	x24, x19
    c6bc:	cmp	x23, #0x0
    c6c0:	cset	w8, ne  // ne = any
    c6c4:	cbz	x22, c65c <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c6c8:	cbz	x23, c65c <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c6cc:	mov	x0, x23
    c6d0:	mov	x1, x22
    c6d4:	mov	x2, x20
    c6d8:	blr	x21
    c6dc:	cmp	w0, #0x0
    c6e0:	b.le	c6fc <scols_sort_table@@SMARTCOLS_2.25+0x3a0>
    c6e4:	str	x22, [x24]
    c6e8:	ldr	x8, [x22]
    c6ec:	str	x24, [x22, #8]
    c6f0:	mov	x24, x22
    c6f4:	mov	x22, x8
    c6f8:	b	c710 <scols_sort_table@@SMARTCOLS_2.25+0x3b4>
    c6fc:	str	x23, [x24]
    c700:	ldr	x8, [x23]
    c704:	str	x24, [x23, #8]
    c708:	mov	x24, x23
    c70c:	mov	x23, x8
    c710:	cmp	x23, #0x0
    c714:	cset	w8, ne  // ne = any
    c718:	cbz	x23, c65c <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c71c:	cbnz	x22, c6cc <scols_sort_table@@SMARTCOLS_2.25+0x370>
    c720:	b	c65c <scols_sort_table@@SMARTCOLS_2.25+0x300>
    c724:	stp	x29, x30, [sp, #-48]!
    c728:	str	x21, [sp, #16]
    c72c:	stp	x20, x19, [sp, #32]
    c730:	mov	x29, sp
    c734:	cbz	x0, c784 <scols_sort_table@@SMARTCOLS_2.25+0x428>
    c738:	cbz	x1, c7a4 <scols_sort_table@@SMARTCOLS_2.25+0x448>
    c73c:	mov	x19, x2
    c740:	cbz	x2, c7c4 <scols_sort_table@@SMARTCOLS_2.25+0x468>
    c744:	ldr	x8, [x19, #8]
    c748:	sub	x0, x0, #0x30
    c74c:	sub	x20, x1, #0x30
    c750:	mov	x1, x8
    c754:	bl	7da0 <scols_line_get_cell@plt>
    c758:	ldr	x1, [x19, #8]
    c75c:	mov	x21, x0
    c760:	mov	x0, x20
    c764:	bl	7da0 <scols_line_get_cell@plt>
    c768:	ldp	x3, x2, [x19, #128]
    c76c:	mov	x1, x0
    c770:	mov	x0, x21
    c774:	ldp	x20, x19, [sp, #32]
    c778:	ldr	x21, [sp, #16]
    c77c:	ldp	x29, x30, [sp], #48
    c780:	br	x3
    c784:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
    c788:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c78c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c790:	add	x0, x0, #0xe73
    c794:	add	x1, x1, #0xd38
    c798:	add	x3, x3, #0xff2
    c79c:	mov	w2, #0x5a9                 	// #1449
    c7a0:	bl	7c80 <__assert_fail@plt>
    c7a4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    c7a8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c7ac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c7b0:	add	x0, x0, #0x4a3
    c7b4:	add	x1, x1, #0xd38
    c7b8:	add	x3, x3, #0xff2
    c7bc:	mov	w2, #0x5aa                 	// #1450
    c7c0:	bl	7c80 <__assert_fail@plt>
    c7c4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    c7c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c7cc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c7d0:	add	x0, x0, #0x3e
    c7d4:	add	x1, x1, #0xd38
    c7d8:	add	x3, x3, #0xff2
    c7dc:	mov	w2, #0x5ab                 	// #1451
    c7e0:	bl	7c80 <__assert_fail@plt>
    c7e4:	stp	x29, x30, [sp, #-48]!
    c7e8:	stp	x22, x21, [sp, #16]
    c7ec:	stp	x20, x19, [sp, #32]
    c7f0:	mov	x21, x0
    c7f4:	ldr	x22, [x21, #64]!
    c7f8:	mov	x20, x0
    c7fc:	mov	x19, x1
    c800:	mov	x29, sp
    c804:	cmp	x22, x21
    c808:	b.eq	c83c <scols_sort_table@@SMARTCOLS_2.25+0x4e0>  // b.none
    c80c:	sub	x0, x22, #0x50
    c810:	mov	x1, x19
    c814:	bl	c7e4 <scols_sort_table@@SMARTCOLS_2.25+0x488>
    c818:	ldr	x22, [x22]
    c81c:	cmp	x22, x21
    c820:	b.ne	c80c <scols_sort_table@@SMARTCOLS_2.25+0x4b0>  // b.any
    c824:	adrp	x1, c000 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x68>
    c828:	add	x1, x1, #0xb7c
    c82c:	mov	x0, x21
    c830:	mov	x2, x19
    c834:	bl	c49c <scols_sort_table@@SMARTCOLS_2.25+0x140>
    c838:	cbz	x20, c854 <scols_sort_table@@SMARTCOLS_2.25+0x4f8>
    c83c:	ldr	x8, [x20, #128]
    c840:	cbz	x8, c854 <scols_sort_table@@SMARTCOLS_2.25+0x4f8>
    c844:	ldr	x9, [x8, #16]
    c848:	add	x10, x20, #0x60
    c84c:	cmp	x9, x10
    c850:	b.eq	c864 <scols_sort_table@@SMARTCOLS_2.25+0x508>  // b.none
    c854:	ldp	x20, x19, [sp, #32]
    c858:	ldp	x22, x21, [sp, #16]
    c85c:	ldp	x29, x30, [sp], #48
    c860:	ret
    c864:	ldr	x21, [x8, #32]!
    c868:	cmp	x21, x8
    c86c:	b.eq	c890 <scols_sort_table@@SMARTCOLS_2.25+0x534>  // b.none
    c870:	sub	x0, x21, #0x50
    c874:	mov	x1, x19
    c878:	bl	c7e4 <scols_sort_table@@SMARTCOLS_2.25+0x488>
    c87c:	ldr	x8, [x20, #128]
    c880:	ldr	x21, [x21]
    c884:	add	x8, x8, #0x20
    c888:	cmp	x21, x8
    c88c:	b.ne	c870 <scols_sort_table@@SMARTCOLS_2.25+0x514>  // b.any
    c890:	mov	x0, x21
    c894:	mov	x2, x19
    c898:	ldp	x20, x19, [sp, #32]
    c89c:	ldp	x22, x21, [sp, #16]
    c8a0:	adrp	x1, c000 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x68>
    c8a4:	add	x1, x1, #0xb7c
    c8a8:	ldp	x29, x30, [sp], #48
    c8ac:	b	c49c <scols_sort_table@@SMARTCOLS_2.25+0x140>

000000000000c8b0 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    c8b0:	cbz	x0, c968 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xb8>
    c8b4:	sub	sp, sp, #0x40
    c8b8:	stp	x29, x30, [sp, #32]
    c8bc:	stp	x20, x19, [sp, #48]
    c8c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c8c4:	ldr	x8, [x8, #4024]
    c8c8:	mov	x19, x0
    c8cc:	add	x29, sp, #0x20
    c8d0:	ldrb	w8, [x8]
    c8d4:	tbnz	w8, #4, c970 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xc0>
    c8d8:	add	x0, sp, #0x8
    c8dc:	mov	w1, wzr
    c8e0:	bl	7110 <scols_reset_iter@plt>
    c8e4:	add	x20, x19, #0x70
    c8e8:	add	x19, x19, #0x78
    c8ec:	ldr	x9, [sp, #16]
    c8f0:	cbz	x9, c904 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x54>
    c8f4:	ldr	x8, [sp, #8]
    c8f8:	cmp	x8, x9
    c8fc:	b.ne	c924 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x74>  // b.any
    c900:	b	c954 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa4>
    c904:	ldr	w8, [sp, #24]
    c908:	mov	x9, x20
    c90c:	cmp	w8, #0x0
    c910:	csel	x8, x20, x19, eq  // eq = none
    c914:	ldr	x8, [x8]
    c918:	stp	x8, x20, [sp, #8]
    c91c:	cmp	x8, x9
    c920:	b.eq	c954 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa4>  // b.none
    c924:	ldr	w9, [sp, #24]
    c928:	add	x10, x8, #0x8
    c92c:	cmp	w9, #0x0
    c930:	csel	x9, x8, x10, eq  // eq = none
    c934:	ldr	x9, [x9]
    c938:	str	x9, [sp, #8]
    c93c:	ldr	x9, [x8, #64]
    c940:	cbnz	x9, c8ec <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    c944:	sub	x0, x8, #0x30
    c948:	mov	x1, xzr
    c94c:	bl	c9b8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x108>
    c950:	b	c8ec <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x3c>
    c954:	ldp	x20, x19, [sp, #48]
    c958:	ldp	x29, x30, [sp, #32]
    c95c:	mov	w0, wzr
    c960:	add	sp, sp, #0x40
    c964:	ret
    c968:	mov	w0, #0xffffffea            	// #-22
    c96c:	ret
    c970:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    c974:	ldr	x8, [x8, #4016]
    c978:	ldr	x20, [x8]
    c97c:	bl	7390 <getpid@plt>
    c980:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c984:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c988:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c98c:	mov	w2, w0
    c990:	add	x1, x1, #0xbcb
    c994:	add	x3, x3, #0xbd9
    c998:	add	x4, x4, #0xcb0
    c99c:	mov	x0, x20
    c9a0:	bl	7db0 <fprintf@plt>
    c9a4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    c9a8:	add	x1, x1, #0xf29
    c9ac:	mov	x0, x19
    c9b0:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    c9b4:	b	c8d8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x28>
    c9b8:	stp	x29, x30, [sp, #-32]!
    c9bc:	mov	x8, x0
    c9c0:	stp	x20, x19, [sp, #16]
    c9c4:	mov	x29, sp
    c9c8:	cbz	x1, c9f4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x144>
    c9cc:	mov	x9, x8
    c9d0:	ldr	x10, [x9, #48]!
    c9d4:	ldr	x11, [x9, #8]
    c9d8:	str	x11, [x10, #8]
    c9dc:	str	x10, [x11]
    c9e0:	str	x9, [x9]
    c9e4:	ldr	x10, [x1, #48]!
    c9e8:	str	x9, [x10, #8]
    c9ec:	stp	x10, x1, [x9]
    c9f0:	str	x9, [x1]
    c9f4:	mov	x19, x8
    c9f8:	ldr	x20, [x19, #64]!
    c9fc:	cmp	x20, x19
    ca00:	b.eq	ca20 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x170>  // b.none
    ca04:	sub	x0, x20, #0x50
    ca08:	mov	x1, x8
    ca0c:	bl	c9b8 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x108>
    ca10:	ldr	x20, [x20]
    ca14:	mov	x8, x0
    ca18:	cmp	x20, x19
    ca1c:	b.ne	ca04 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x154>  // b.any
    ca20:	ldp	x20, x19, [sp, #16]
    ca24:	mov	x0, x8
    ca28:	ldp	x29, x30, [sp], #32
    ca2c:	ret

000000000000ca30 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    ca30:	cbz	x0, ca44 <scols_table_set_termforce@@SMARTCOLS_2.29+0x14>
    ca34:	mov	x8, x0
    ca38:	mov	w0, wzr
    ca3c:	str	w1, [x8, #64]
    ca40:	ret
    ca44:	mov	w0, #0xffffffea            	// #-22
    ca48:	ret

000000000000ca4c <scols_table_get_termforce@@SMARTCOLS_2.29>:
    ca4c:	ldr	w0, [x0, #64]
    ca50:	ret

000000000000ca54 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    ca54:	stp	x29, x30, [sp, #-48]!
    ca58:	str	x21, [sp, #16]
    ca5c:	stp	x20, x19, [sp, #32]
    ca60:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ca64:	ldr	x8, [x8, #4024]
    ca68:	mov	x19, x1
    ca6c:	mov	x20, x0
    ca70:	mov	x29, sp
    ca74:	ldrb	w8, [x8]
    ca78:	tbnz	w8, #4, ca94 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x40>
    ca7c:	str	x19, [x20, #40]
    ca80:	ldp	x20, x19, [sp, #32]
    ca84:	ldr	x21, [sp, #16]
    ca88:	mov	w0, wzr
    ca8c:	ldp	x29, x30, [sp], #48
    ca90:	ret
    ca94:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ca98:	ldr	x8, [x8, #4016]
    ca9c:	ldr	x21, [x8]
    caa0:	bl	7390 <getpid@plt>
    caa4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    caa8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    caac:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cab0:	mov	w2, w0
    cab4:	add	x1, x1, #0xbcb
    cab8:	add	x3, x3, #0xbd9
    cabc:	add	x4, x4, #0xcb0
    cac0:	mov	x0, x21
    cac4:	bl	7db0 <fprintf@plt>
    cac8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cacc:	add	x1, x1, #0xf3f
    cad0:	mov	x0, x20
    cad4:	mov	x2, x19
    cad8:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    cadc:	b	ca7c <scols_table_set_termwidth@@SMARTCOLS_2.29+0x28>

000000000000cae0 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    cae0:	ldr	x0, [x0, #40]
    cae4:	ret

000000000000cae8 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    cae8:	stp	x29, x30, [sp, #-48]!
    caec:	str	x21, [sp, #16]
    caf0:	stp	x20, x19, [sp, #32]
    caf4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    caf8:	ldr	x8, [x8, #4024]
    cafc:	mov	x19, x1
    cb00:	mov	x20, x0
    cb04:	mov	x29, sp
    cb08:	ldrb	w8, [x8]
    cb0c:	tbnz	w8, #4, cb28 <scols_table_set_termheight@@SMARTCOLS_2.31+0x40>
    cb10:	str	x19, [x20, #48]
    cb14:	ldp	x20, x19, [sp, #32]
    cb18:	ldr	x21, [sp, #16]
    cb1c:	mov	w0, wzr
    cb20:	ldp	x29, x30, [sp], #48
    cb24:	ret
    cb28:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    cb2c:	ldr	x8, [x8, #4016]
    cb30:	ldr	x21, [x8]
    cb34:	bl	7390 <getpid@plt>
    cb38:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cb3c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cb40:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cb44:	mov	w2, w0
    cb48:	add	x1, x1, #0xbcb
    cb4c:	add	x3, x3, #0xbd9
    cb50:	add	x4, x4, #0xcb0
    cb54:	mov	x0, x21
    cb58:	bl	7db0 <fprintf@plt>
    cb5c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cb60:	add	x1, x1, #0xf58
    cb64:	mov	x0, x20
    cb68:	mov	x2, x19
    cb6c:	bl	a090 <scols_new_table@@SMARTCOLS_2.25+0x1bc>
    cb70:	b	cb10 <scols_table_set_termheight@@SMARTCOLS_2.31+0x28>

000000000000cb74 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    cb74:	ldr	x0, [x0, #48]
    cb78:	ret
    cb7c:	stp	x29, x30, [sp, #-48]!
    cb80:	str	x21, [sp, #16]
    cb84:	stp	x20, x19, [sp, #32]
    cb88:	mov	x29, sp
    cb8c:	cbz	x0, cbdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x68>
    cb90:	cbz	x1, cbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x88>
    cb94:	mov	x19, x2
    cb98:	cbz	x2, cc1c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa8>
    cb9c:	ldr	x8, [x19, #8]
    cba0:	sub	x0, x0, #0x50
    cba4:	sub	x20, x1, #0x50
    cba8:	mov	x1, x8
    cbac:	bl	7da0 <scols_line_get_cell@plt>
    cbb0:	ldr	x1, [x19, #8]
    cbb4:	mov	x21, x0
    cbb8:	mov	x0, x20
    cbbc:	bl	7da0 <scols_line_get_cell@plt>
    cbc0:	ldp	x3, x2, [x19, #128]
    cbc4:	mov	x1, x0
    cbc8:	mov	x0, x21
    cbcc:	ldp	x20, x19, [sp, #32]
    cbd0:	ldr	x21, [sp, #16]
    cbd4:	ldp	x29, x30, [sp], #48
    cbd8:	br	x3
    cbdc:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
    cbe0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cbe4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cbe8:	add	x0, x0, #0xe73
    cbec:	add	x1, x1, #0xd38
    cbf0:	add	x3, x3, #0x41
    cbf4:	mov	w2, #0x5bc                 	// #1468
    cbf8:	bl	7c80 <__assert_fail@plt>
    cbfc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cc00:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cc04:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cc08:	add	x0, x0, #0x4a3
    cc0c:	add	x1, x1, #0xd38
    cc10:	add	x3, x3, #0x41
    cc14:	mov	w2, #0x5bd                 	// #1469
    cc18:	bl	7c80 <__assert_fail@plt>
    cc1c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cc20:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cc24:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cc28:	add	x0, x0, #0x3e
    cc2c:	add	x1, x1, #0xd38
    cc30:	add	x3, x3, #0x41
    cc34:	mov	w2, #0x5be                 	// #1470
    cc38:	bl	7c80 <__assert_fail@plt>
    cc3c:	stp	x29, x30, [sp, #-96]!
    cc40:	stp	x28, x27, [sp, #16]
    cc44:	stp	x26, x25, [sp, #32]
    cc48:	stp	x24, x23, [sp, #48]
    cc4c:	stp	x22, x21, [sp, #64]
    cc50:	stp	x20, x19, [sp, #80]
    cc54:	mov	x29, sp
    cc58:	cbz	x0, d13c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5c8>
    cc5c:	mov	x22, x1
    cc60:	cbz	x1, d15c <scols_table_get_termheight@@SMARTCOLS_2.31+0x5e8>
    cc64:	mov	x21, x2
    cc68:	cbz	x2, d17c <scols_table_get_termheight@@SMARTCOLS_2.31+0x608>
    cc6c:	mov	x19, x3
    cc70:	cbz	x3, d19c <scols_table_get_termheight@@SMARTCOLS_2.31+0x628>
    cc74:	ldr	x8, [x21, #8]
    cc78:	ldr	x9, [x0, #16]
    cc7c:	mov	x20, x0
    cc80:	cmp	x8, x9
    cc84:	b.hi	d1bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x648>  // b.pmore
    cc88:	mov	x0, x19
    cc8c:	bl	103a4 <scols_get_library_version@@SMARTCOLS_2.25+0x280>
    cc90:	ldr	x1, [x21, #8]
    cc94:	mov	x0, x22
    cc98:	bl	7da0 <scols_line_get_cell@plt>
    cc9c:	cbz	x0, ccac <scols_table_get_termheight@@SMARTCOLS_2.31+0x138>
    cca0:	bl	7260 <scols_cell_get_data@plt>
    cca4:	mov	x23, x0
    cca8:	b	ccb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13c>
    ccac:	mov	x23, xzr
    ccb0:	mov	x0, x21
    ccb4:	bl	7a20 <scols_column_is_tree@plt>
    ccb8:	cbz	w0, ccf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x180>
    ccbc:	mov	x0, x20
    ccc0:	bl	7950 <scols_table_is_json@plt>
    ccc4:	cbnz	w0, d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
    ccc8:	ldrb	w8, [x21, #224]
    cccc:	tbz	w8, #1, d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
    ccd0:	ldrh	w8, [x20, #248]
    ccd4:	tbnz	w8, #3, cd1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a8>
    ccd8:	ldr	x9, [x20, #176]
    ccdc:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cce0:	add	x10, x10, #0x623
    cce4:	ldr	x9, [x9, #96]
    cce8:	cmp	x9, #0x0
    ccec:	csel	x24, x10, x9, eq  // eq = none
    ccf0:	b	cd24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0>
    ccf4:	cbz	x23, d0a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x530>
    ccf8:	mov	x0, x19
    ccfc:	mov	x1, x23
    cd00:	ldp	x20, x19, [sp, #80]
    cd04:	ldp	x22, x21, [sp, #64]
    cd08:	ldp	x24, x23, [sp, #48]
    cd0c:	ldp	x26, x25, [sp, #32]
    cd10:	ldp	x28, x27, [sp, #16]
    cd14:	ldp	x29, x30, [sp], #96
    cd18:	b	104f0 <scols_get_library_version@@SMARTCOLS_2.25+0x3cc>
    cd1c:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    cd20:	add	x24, x24, #0xa6f
    cd24:	mov	x9, x20
    cd28:	ldr	x10, [x9, #128]!
    cd2c:	cmp	x10, x9
    cd30:	b.eq	d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>  // b.none
    cd34:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    cd38:	ldr	x9, [x9, #4024]
    cd3c:	ldrb	w9, [x9]
    cd40:	tbnz	w9, #3, d0ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x578>
    cd44:	tbnz	w8, #4, d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
    cd48:	ldr	x8, [x20, #152]
    cd4c:	cbz	x8, cff4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>
    cd50:	mov	x25, xzr
    cd54:	mov	x26, xzr
    cd58:	mov	x27, #0xfffffffffffffffd    	// #-3
    cd5c:	mov	w28, #0x3                   	// #3
    cd60:	b	cd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x228>
    cd64:	ldr	x8, [x20, #176]
    cd68:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cd6c:	add	x9, x9, #0x368
    cd70:	ldr	x8, [x8, #56]
    cd74:	cmp	x8, #0x0
    cd78:	csel	x1, x9, x8, eq  // eq = none
    cd7c:	mov	x0, x19
    cd80:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    cd84:	ldr	x8, [x20, #152]
    cd88:	add	x25, x25, #0x3
    cd8c:	sub	x27, x27, #0x3
    cd90:	add	x28, x28, #0x3
    cd94:	cmp	x25, x8
    cd98:	b.cs	cff4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x480>  // b.hs, b.nlast
    cd9c:	ldr	x8, [x20, #144]
    cda0:	ldr	x8, [x8, x25, lsl #3]
    cda4:	cbz	x8, cde4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x270>
    cda8:	ldr	w8, [x8, #64]
    cdac:	sub	w8, w8, #0x1
    cdb0:	cmp	w8, #0x6
    cdb4:	b.hi	cd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x210>  // b.pmore
    cdb8:	adrp	x11, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cdbc:	add	x11, x11, #0x90
    cdc0:	adr	x9, cd64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f0>
    cdc4:	ldrb	w10, [x11, x8]
    cdc8:	add	x9, x9, x10, lsl #2
    cdcc:	br	x9
    cdd0:	ldr	x8, [x20, #176]
    cdd4:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cdd8:	add	x9, x9, #0xe55
    cddc:	ldr	x8, [x8, #48]
    cde0:	b	cd74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x200>
    cde4:	ldrb	w8, [x20, #248]
    cde8:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    cdec:	add	x2, x2, #0xa6f
    cdf0:	tbnz	w8, #3, ce0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x298>
    cdf4:	ldr	x8, [x20, #176]
    cdf8:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cdfc:	add	x9, x9, #0x623
    ce00:	ldr	x8, [x8, #96]
    ce04:	cmp	x8, #0x0
    ce08:	csel	x2, x9, x8, eq  // eq = none
    ce0c:	mov	w1, #0x3                   	// #3
    ce10:	mov	x0, x19
    ce14:	bl	10458 <scols_get_library_version@@SMARTCOLS_2.25+0x334>
    ce18:	b	cd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x210>
    ce1c:	ldrb	w8, [x20, #248]
    ce20:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    ce24:	add	x1, x1, #0xa6f
    ce28:	tbnz	w8, #3, ce44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d0>
    ce2c:	ldr	x8, [x20, #176]
    ce30:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ce34:	add	x9, x9, #0x623
    ce38:	ldr	x8, [x8, #96]
    ce3c:	cmp	x8, #0x0
    ce40:	csel	x1, x9, x8, eq  // eq = none
    ce44:	mov	x0, x19
    ce48:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    ce4c:	ldr	x8, [x20, #176]
    ce50:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ce54:	add	x9, x9, #0xe50
    ce58:	mov	x0, x19
    ce5c:	ldr	x8, [x8, #72]
    ce60:	cmp	x8, #0x0
    ce64:	csel	x1, x9, x8, eq  // eq = none
    ce68:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    ce6c:	ldr	x9, [x20, #152]
    ce70:	add	x8, x25, #0x3
    ce74:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ce78:	add	x24, x24, #0x8f8
    ce7c:	cmp	x9, x8
    ce80:	b.ls	cfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>  // b.plast
    ce84:	ldr	x10, [x20, #144]
    ce88:	add	x8, x26, x27
    ce8c:	add	x8, x8, x9
    ce90:	add	x9, x9, x27
    ce94:	add	x10, x10, x28, lsl #3
    ce98:	ldr	x11, [x10]
    ce9c:	cbnz	x11, cfac <scols_table_get_termheight@@SMARTCOLS_2.31+0x438>
    cea0:	add	x26, x26, #0x1
    cea4:	subs	x9, x9, #0x1
    cea8:	add	x10, x10, #0x8
    ceac:	b.ne	ce98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x324>  // b.any
    ceb0:	mov	x26, x8
    ceb4:	b	cfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    ceb8:	ldr	x8, [x20, #176]
    cebc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cec0:	add	x9, x9, #0xe5d
    cec4:	ldr	x8, [x8, #64]
    cec8:	b	cd74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x200>
    cecc:	mov	x0, x19
    ced0:	mov	x1, x24
    ced4:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    ced8:	ldr	x8, [x20, #176]
    cedc:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cee0:	add	x9, x9, #0xe4a
    cee4:	mov	x0, x19
    cee8:	ldr	x8, [x8, #80]
    ceec:	cmp	x8, #0x0
    cef0:	csel	x1, x9, x8, eq  // eq = none
    cef4:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    cef8:	ldr	x8, [x20, #152]
    cefc:	add	x9, x25, #0x3
    cf00:	cmp	x8, x9
    cf04:	b.ls	cfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x440>  // b.plast
    cf08:	ldr	x10, [x20, #144]
    cf0c:	add	x9, x26, x27
    cf10:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cf14:	add	x9, x9, x8
    cf18:	add	x10, x10, x28, lsl #3
    cf1c:	add	x24, x24, #0x8f8
    cf20:	ldr	x11, [x10]
    cf24:	cbnz	x11, cfac <scols_table_get_termheight@@SMARTCOLS_2.31+0x438>
    cf28:	sub	x8, x8, #0x1
    cf2c:	add	x26, x26, #0x1
    cf30:	cmp	x28, x8
    cf34:	add	x10, x10, #0x8
    cf38:	b.ne	cf20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ac>  // b.any
    cf3c:	mov	x26, x9
    cf40:	b	cfbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x448>
    cf44:	ldr	x8, [x20, #176]
    cf48:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cf4c:	add	x9, x9, #0xe53
    cf50:	mov	x0, x19
    cf54:	ldr	x8, [x8, #32]
    cf58:	cmp	x8, #0x0
    cf5c:	csel	x1, x9, x8, eq  // eq = none
    cf60:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    cf64:	mov	w1, #0x2                   	// #2
    cf68:	mov	x0, x19
    cf6c:	mov	x2, x24
    cf70:	b	ce14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a0>
    cf74:	mov	x0, x19
    cf78:	mov	x1, x24
    cf7c:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    cf80:	ldr	x8, [x20, #176]
    cf84:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    cf88:	add	x9, x9, #0xe53
    cf8c:	mov	x0, x19
    cf90:	ldr	x8, [x8, #32]
    cf94:	cmp	x8, #0x0
    cf98:	csel	x1, x9, x8, eq  // eq = none
    cf9c:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    cfa0:	mov	x0, x19
    cfa4:	mov	x1, x24
    cfa8:	b	cd80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20c>
    cfac:	mov	w8, #0x1                   	// #1
    cfb0:	b	cfdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x468>
    cfb4:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    cfb8:	add	x24, x24, #0x8f8
    cfbc:	ldr	x8, [x20, #176]
    cfc0:	add	x1, x26, #0x1
    cfc4:	mov	x0, x19
    cfc8:	ldr	x8, [x8, #40]
    cfcc:	cmp	x8, #0x0
    cfd0:	csel	x2, x24, x8, eq  // eq = none
    cfd4:	bl	10458 <scols_get_library_version@@SMARTCOLS_2.25+0x334>
    cfd8:	mov	w8, wzr
    cfdc:	ldr	x9, [x20, #176]
    cfe0:	ldr	x9, [x9, #40]
    cfe4:	cmp	x9, #0x0
    cfe8:	csel	x24, x24, x9, eq  // eq = none
    cfec:	cbnz	w8, cd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x210>
    cff0:	b	d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
    cff4:	mov	x0, x19
    cff8:	mov	x1, x24
    cffc:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d000:	ldr	x8, [x22, #112]
    d004:	cbz	x8, d01c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a8>
    d008:	mov	x0, x20
    d00c:	bl	7950 <scols_table_is_json@plt>
    d010:	cbz	w0, d058 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4e4>
    d014:	ldr	x8, [x22, #112]
    d018:	cbnz	x8, d024 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4b0>
    d01c:	ldrb	w8, [x21, #224]
    d020:	tbz	w8, #1, d030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4bc>
    d024:	mov	x0, x20
    d028:	bl	7950 <scols_table_is_json@plt>
    d02c:	cbz	w0, d098 <scols_table_get_termheight@@SMARTCOLS_2.31+0x524>
    d030:	cbz	x23, d0a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x530>
    d034:	mov	x0, x19
    d038:	mov	x1, x23
    d03c:	ldp	x20, x19, [sp, #80]
    d040:	ldp	x22, x21, [sp, #64]
    d044:	ldp	x24, x23, [sp, #48]
    d048:	ldp	x26, x25, [sp, #32]
    d04c:	ldp	x28, x27, [sp, #16]
    d050:	ldp	x29, x30, [sp], #96
    d054:	b	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d058:	ldr	x1, [x22, #112]
    d05c:	mov	x0, x20
    d060:	mov	x2, x19
    d064:	bl	d1dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x668>
    d068:	cbnz	w0, d0a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x534>
    d06c:	ldr	x8, [x22, #112]
    d070:	cbz	x8, d084 <scols_table_get_termheight@@SMARTCOLS_2.31+0x510>
    d074:	ldr	x8, [x8, #72]
    d078:	add	x9, x22, #0x50
    d07c:	cmp	x8, x9
    d080:	b.eq	d0c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x550>  // b.none
    d084:	ldr	x8, [x20, #176]
    d088:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d08c:	add	x9, x9, #0xe4a
    d090:	ldr	x8, [x8, #8]
    d094:	b	d0d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x560>
    d098:	mov	x0, x19
    d09c:	bl	10584 <scols_get_library_version@@SMARTCOLS_2.25+0x460>
    d0a0:	cbnz	x23, d034 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4c0>
    d0a4:	mov	w0, wzr
    d0a8:	ldp	x20, x19, [sp, #80]
    d0ac:	ldp	x22, x21, [sp, #64]
    d0b0:	ldp	x24, x23, [sp, #48]
    d0b4:	ldp	x26, x25, [sp, #32]
    d0b8:	ldp	x28, x27, [sp, #16]
    d0bc:	ldp	x29, x30, [sp], #96
    d0c0:	ret
    d0c4:	ldr	x8, [x20, #176]
    d0c8:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d0cc:	add	x9, x9, #0xe50
    d0d0:	ldr	x8, [x8, #24]
    d0d4:	cmp	x8, #0x0
    d0d8:	csel	x1, x9, x8, eq  // eq = none
    d0dc:	mov	x0, x19
    d0e0:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d0e4:	cbnz	w0, d0a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x534>
    d0e8:	b	d014 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a0>
    d0ec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d0f0:	ldr	x8, [x8, #4016]
    d0f4:	ldr	x25, [x8]
    d0f8:	bl	7390 <getpid@plt>
    d0fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d100:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d104:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d108:	mov	w2, w0
    d10c:	add	x1, x1, #0xbcb
    d110:	add	x3, x3, #0xbd9
    d114:	add	x4, x4, #0xc40
    d118:	mov	x0, x25
    d11c:	bl	7db0 <fprintf@plt>
    d120:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d124:	add	x1, x1, #0x352
    d128:	mov	x0, x22
    d12c:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d130:	ldrh	w8, [x20, #248]
    d134:	tbz	w8, #4, cd48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d4>
    d138:	b	d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x48c>
    d13c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d140:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d144:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d148:	add	x0, x0, #0xd35
    d14c:	add	x1, x1, #0x9d
    d150:	add	x3, x3, #0xb6
    d154:	mov	w2, #0x25c                 	// #604
    d158:	bl	7c80 <__assert_fail@plt>
    d15c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d160:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d164:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d168:	add	x0, x0, #0x130
    d16c:	add	x1, x1, #0x9d
    d170:	add	x3, x3, #0xb6
    d174:	mov	w2, #0x25d                 	// #605
    d178:	bl	7c80 <__assert_fail@plt>
    d17c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d180:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d184:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d188:	add	x0, x0, #0x3e
    d18c:	add	x1, x1, #0x9d
    d190:	add	x3, x3, #0xb6
    d194:	mov	w2, #0x25e                 	// #606
    d198:	bl	7c80 <__assert_fail@plt>
    d19c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1a0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1a4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1a8:	add	x0, x0, #0x133
    d1ac:	add	x1, x1, #0x9d
    d1b0:	add	x3, x3, #0xb6
    d1b4:	mov	w2, #0x25f                 	// #607
    d1b8:	bl	7c80 <__assert_fail@plt>
    d1bc:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1c0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1c4:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d1c8:	add	x0, x0, #0x137
    d1cc:	add	x1, x1, #0x9d
    d1d0:	add	x3, x3, #0xb6
    d1d4:	mov	w2, #0x260                 	// #608
    d1d8:	bl	7c80 <__assert_fail@plt>
    d1dc:	stp	x29, x30, [sp, #-48]!
    d1e0:	str	x21, [sp, #16]
    d1e4:	stp	x20, x19, [sp, #32]
    d1e8:	mov	x29, sp
    d1ec:	cbz	x1, d278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x704>
    d1f0:	mov	x19, x2
    d1f4:	cbz	x2, d298 <scols_table_get_termheight@@SMARTCOLS_2.31+0x724>
    d1f8:	mov	x21, x1
    d1fc:	ldr	x1, [x1, #112]
    d200:	cbz	x1, d248 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d4>
    d204:	mov	x2, x19
    d208:	mov	x20, x0
    d20c:	bl	d1dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x668>
    d210:	cbnz	w0, d24c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d8>
    d214:	ldr	x8, [x21, #112]
    d218:	cbz	x8, d22c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b8>
    d21c:	ldr	x8, [x8, #72]
    d220:	add	x9, x21, #0x50
    d224:	cmp	x8, x9
    d228:	b.eq	d25c <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e8>  // b.none
    d22c:	ldr	x8, [x20, #176]
    d230:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d234:	add	x9, x9, #0xe4d
    d238:	ldr	x8, [x8, #16]
    d23c:	cmp	x8, #0x0
    d240:	csel	x1, x9, x8, eq  // eq = none
    d244:	b	d264 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6f0>
    d248:	mov	w0, wzr
    d24c:	ldp	x20, x19, [sp, #32]
    d250:	ldr	x21, [sp, #16]
    d254:	ldp	x29, x30, [sp], #48
    d258:	ret
    d25c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d260:	add	x1, x1, #0x622
    d264:	mov	x0, x19
    d268:	ldp	x20, x19, [sp, #32]
    d26c:	ldr	x21, [sp, #16]
    d270:	ldp	x29, x30, [sp], #48
    d274:	b	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d278:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d27c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d280:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d284:	add	x0, x0, #0x130
    d288:	add	x1, x1, #0x9d
    d28c:	add	x3, x3, #0x36c
    d290:	mov	w2, #0x63                  	// #99
    d294:	bl	7c80 <__assert_fail@plt>
    d298:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d29c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d2a0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d2a4:	add	x0, x0, #0x133
    d2a8:	add	x1, x1, #0x9d
    d2ac:	add	x3, x3, #0x36c
    d2b0:	mov	w2, #0x64                  	// #100
    d2b4:	bl	7c80 <__assert_fail@plt>
    d2b8:	sub	sp, sp, #0x60
    d2bc:	stp	x29, x30, [sp, #16]
    d2c0:	stp	x26, x25, [sp, #32]
    d2c4:	stp	x24, x23, [sp, #48]
    d2c8:	stp	x22, x21, [sp, #64]
    d2cc:	stp	x20, x19, [sp, #80]
    d2d0:	add	x29, sp, #0x10
    d2d4:	str	xzr, [sp]
    d2d8:	cbz	x0, d5f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa80>
    d2dc:	mov	x22, x0
    d2e0:	ldr	x20, [x22, #184]!
    d2e4:	mov	x19, x0
    d2e8:	cbz	x20, d3dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x868>
    d2ec:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d2f0:	ldr	x25, [x25, #4024]
    d2f4:	ldrb	w8, [x25]
    d2f8:	tbnz	w8, #4, d504 <scols_table_get_termheight@@SMARTCOLS_2.31+0x990>
    d2fc:	ldrh	w21, [x19, #248]
    d300:	mov	x0, x20
    d304:	bl	7030 <strlen@plt>
    d308:	tbnz	w21, #12, d35c <scols_table_get_termheight@@SMARTCOLS_2.31+0x7e8>
    d30c:	bl	15f68 <scols_init_debug@@SMARTCOLS_2.25+0x2be4>
    d310:	cbz	x0, d3d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x860>
    d314:	add	x24, x0, #0x1
    d318:	mov	x0, x24
    d31c:	bl	7400 <malloc@plt>
    d320:	mov	x20, x0
    d324:	cbz	x0, d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>
    d328:	ldr	x0, [x22]
    d32c:	mov	x1, sp
    d330:	mov	x2, x20
    d334:	mov	x3, xzr
    d338:	bl	15c08 <scols_init_debug@@SMARTCOLS_2.25+0x2884>
    d33c:	mov	x21, xzr
    d340:	mov	w23, #0xffffffea            	// #-22
    d344:	cbz	x0, d4cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x958>
    d348:	ldr	x8, [sp]
    d34c:	add	x8, x8, #0x1
    d350:	cmp	x8, #0x2
    d354:	b.cs	d374 <scols_table_get_termheight@@SMARTCOLS_2.31+0x800>  // b.hs, b.nlast
    d358:	b	d4cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x958>
    d35c:	add	x24, x0, #0x1
    d360:	mov	x0, x20
    d364:	str	x24, [sp]
    d368:	bl	7650 <strdup@plt>
    d36c:	mov	x20, x0
    d370:	cbz	x0, d384 <scols_table_get_termheight@@SMARTCOLS_2.31+0x810>
    d374:	ldrb	w8, [x19, #248]
    d378:	tbnz	w8, #2, d390 <scols_table_get_termheight@@SMARTCOLS_2.31+0x81c>
    d37c:	mov	w26, #0x50                  	// #80
    d380:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0x820>
    d384:	mov	x21, xzr
    d388:	mov	w23, #0xfffffff4            	// #-12
    d38c:	b	d4cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x958>
    d390:	ldr	x26, [x19, #40]
    d394:	add	x23, x26, x24
    d398:	mov	x0, x23
    d39c:	str	x26, [sp, #8]
    d3a0:	bl	7400 <malloc@plt>
    d3a4:	mov	x21, x0
    d3a8:	cbz	x0, d4a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x930>
    d3ac:	mov	x0, x22
    d3b0:	bl	7780 <scols_cell_get_alignment@plt>
    d3b4:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d3b8:	cmp	w0, #0x2
    d3bc:	add	x22, x22, #0x623
    d3c0:	b.eq	d3e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x870>  // b.none
    d3c4:	cmp	w0, #0x1
    d3c8:	b.ne	d3ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x878>  // b.any
    d3cc:	mov	w4, #0x2                   	// #2
    d3d0:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b8>
    d3d4:	ldrb	w8, [x25]
    d3d8:	tbnz	w8, #4, d59c <scols_table_get_termheight@@SMARTCOLS_2.31+0xa28>
    d3dc:	mov	w23, wzr
    d3e0:	b	d4e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x970>
    d3e4:	mov	w4, #0x1                   	// #1
    d3e8:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b8>
    d3ec:	ldr	x8, [sp]
    d3f0:	cmp	x8, x26
    d3f4:	b.cs	d428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>  // b.hs, b.nlast
    d3f8:	mov	x0, x19
    d3fc:	bl	75b0 <scols_table_is_maxout@plt>
    d400:	cbnz	w0, d428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b4>
    d404:	bl	77e0 <__ctype_b_loc@plt>
    d408:	ldr	x8, [x19, #176]
    d40c:	ldr	x9, [x0]
    d410:	ldr	x8, [x8, #88]
    d414:	cmp	x8, #0x0
    d418:	csel	x8, x22, x8, eq  // eq = none
    d41c:	ldrsb	x8, [x8]
    d420:	ldrh	w8, [x9, x8, lsl #1]
    d424:	tbnz	w8, #0, d5e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa70>
    d428:	mov	w4, wzr
    d42c:	ldr	x8, [x19, #176]
    d430:	add	x3, sp, #0x8
    d434:	mov	x0, x20
    d438:	mov	x1, x21
    d43c:	ldr	x8, [x8, #88]
    d440:	mov	x2, x23
    d444:	mov	w5, wzr
    d448:	cmp	x8, #0x0
    d44c:	csel	x8, x22, x8, eq  // eq = none
    d450:	ldrsb	w6, [x8]
    d454:	bl	16174 <scols_init_debug@@SMARTCOLS_2.25+0x2df0>
    d458:	cmn	w0, #0x1
    d45c:	b.eq	d4a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x930>  // b.none
    d460:	ldrb	w8, [x19, #248]
    d464:	tbz	w8, #1, d4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x938>
    d468:	ldr	x0, [x19, #192]
    d46c:	cbz	x0, d4ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x938>
    d470:	mov	x22, x19
    d474:	ldr	x1, [x22, #72]!
    d478:	bl	7060 <fputs@plt>
    d47c:	ldr	x1, [x22]
    d480:	mov	x0, x21
    d484:	bl	7060 <fputs@plt>
    d488:	ldr	x3, [x22]
    d48c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d490:	add	x0, x0, #0x1af
    d494:	mov	w1, #0x4                   	// #4
    d498:	mov	w2, #0x1                   	// #1
    d49c:	bl	7990 <fwrite@plt>
    d4a0:	b	d4bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x948>
    d4a4:	mov	w23, #0xffffffea            	// #-22
    d4a8:	b	d4cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x958>
    d4ac:	mov	x22, x19
    d4b0:	ldr	x1, [x22, #72]!
    d4b4:	mov	x0, x21
    d4b8:	bl	7060 <fputs@plt>
    d4bc:	ldr	x1, [x22]
    d4c0:	mov	w0, #0xa                   	// #10
    d4c4:	bl	7250 <fputc@plt>
    d4c8:	mov	w23, wzr
    d4cc:	mov	x0, x20
    d4d0:	bl	7840 <free@plt>
    d4d4:	mov	x0, x21
    d4d8:	bl	7840 <free@plt>
    d4dc:	ldrb	w8, [x25]
    d4e0:	tbnz	w8, #4, d550 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9dc>
    d4e4:	mov	w0, w23
    d4e8:	ldp	x20, x19, [sp, #80]
    d4ec:	ldp	x22, x21, [sp, #64]
    d4f0:	ldp	x24, x23, [sp, #48]
    d4f4:	ldp	x26, x25, [sp, #32]
    d4f8:	ldp	x29, x30, [sp, #16]
    d4fc:	add	sp, sp, #0x60
    d500:	ret
    d504:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d508:	ldr	x8, [x8, #4016]
    d50c:	ldr	x20, [x8]
    d510:	bl	7390 <getpid@plt>
    d514:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d518:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d51c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d520:	mov	w2, w0
    d524:	add	x1, x1, #0xbcb
    d528:	add	x3, x3, #0xbd9
    d52c:	add	x4, x4, #0xcb0
    d530:	mov	x0, x20
    d534:	bl	7db0 <fprintf@plt>
    d538:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d53c:	add	x1, x1, #0x180
    d540:	mov	x0, x19
    d544:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d548:	ldr	x20, [x19, #184]
    d54c:	b	d2fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x788>
    d550:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d554:	ldr	x8, [x8, #4016]
    d558:	ldr	x20, [x8]
    d55c:	bl	7390 <getpid@plt>
    d560:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d564:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d568:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d56c:	mov	w2, w0
    d570:	add	x1, x1, #0xbcb
    d574:	add	x3, x3, #0xbd9
    d578:	add	x4, x4, #0xcb0
    d57c:	mov	x0, x20
    d580:	bl	7db0 <fprintf@plt>
    d584:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d588:	add	x1, x1, #0x1b4
    d58c:	mov	x0, x19
    d590:	mov	w2, w23
    d594:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d598:	b	d4e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x970>
    d59c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d5a0:	ldr	x8, [x8, #4016]
    d5a4:	ldr	x20, [x8]
    d5a8:	bl	7390 <getpid@plt>
    d5ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d5b0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d5b4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d5b8:	mov	w2, w0
    d5bc:	add	x1, x1, #0xbcb
    d5c0:	add	x3, x3, #0xbd9
    d5c4:	add	x4, x4, #0xcb0
    d5c8:	mov	x0, x20
    d5cc:	bl	7db0 <fprintf@plt>
    d5d0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d5d4:	add	x1, x1, #0x18f
    d5d8:	mov	x0, x19
    d5dc:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d5e0:	b	d3dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x868>
    d5e4:	ldr	x8, [sp]
    d5e8:	mov	w4, wzr
    d5ec:	str	x8, [sp, #8]
    d5f0:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b8>
    d5f4:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d5f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d5fc:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d600:	add	x0, x0, #0xd35
    d604:	add	x1, x1, #0x9d
    d608:	add	x3, x3, #0x14f
    d60c:	mov	w2, #0x2bf                 	// #703
    d610:	bl	7c80 <__assert_fail@plt>
    d614:	sub	sp, sp, #0x120
    d618:	stp	x29, x30, [sp, #240]
    d61c:	add	x29, sp, #0xf0
    d620:	str	x28, [sp, #256]
    d624:	stp	x20, x19, [sp, #272]
    d628:	stp	x2, x3, [x29, #-112]
    d62c:	stp	x4, x5, [x29, #-96]
    d630:	stp	x6, x7, [x29, #-80]
    d634:	stp	q1, q2, [sp, #16]
    d638:	stp	q3, q4, [sp, #48]
    d63c:	str	q0, [sp]
    d640:	stp	q5, q6, [sp, #80]
    d644:	str	q7, [sp, #112]
    d648:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d64c:	ldr	x20, [x20, #4016]
    d650:	mov	x19, x1
    d654:	cbz	x0, d680 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0c>
    d658:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d65c:	ldr	x9, [x9, #4024]
    d660:	ldrb	w9, [x9, #3]
    d664:	tbnz	w9, #0, d680 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb0c>
    d668:	mov	x8, x0
    d66c:	ldr	x0, [x20]
    d670:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d674:	add	x1, x1, #0xbf0
    d678:	mov	x2, x8
    d67c:	bl	7db0 <fprintf@plt>
    d680:	mov	x8, #0xffffffffffffffd0    	// #-48
    d684:	mov	x10, sp
    d688:	sub	x11, x29, #0x70
    d68c:	movk	x8, #0xff80, lsl #32
    d690:	add	x9, x29, #0x30
    d694:	add	x10, x10, #0x80
    d698:	add	x11, x11, #0x30
    d69c:	stp	x10, x8, [x29, #-16]
    d6a0:	stp	x9, x11, [x29, #-32]
    d6a4:	ldp	q0, q1, [x29, #-32]
    d6a8:	ldr	x0, [x20]
    d6ac:	sub	x2, x29, #0x40
    d6b0:	mov	x1, x19
    d6b4:	stp	q0, q1, [x29, #-64]
    d6b8:	bl	7c60 <vfprintf@plt>
    d6bc:	ldr	x1, [x20]
    d6c0:	mov	w0, #0xa                   	// #10
    d6c4:	bl	7250 <fputc@plt>
    d6c8:	ldp	x20, x19, [sp, #272]
    d6cc:	ldr	x28, [sp, #256]
    d6d0:	ldp	x29, x30, [sp, #240]
    d6d4:	add	sp, sp, #0x120
    d6d8:	ret
    d6dc:	sub	sp, sp, #0x60
    d6e0:	stp	x29, x30, [sp, #32]
    d6e4:	stp	x24, x23, [sp, #48]
    d6e8:	stp	x22, x21, [sp, #64]
    d6ec:	stp	x20, x19, [sp, #80]
    d6f0:	add	x29, sp, #0x20
    d6f4:	cbz	x0, d94c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdd8>
    d6f8:	ldrh	w8, [x0, #248]
    d6fc:	mov	x19, x0
    d700:	and	w8, w8, #0x180
    d704:	cmp	w8, #0x100
    d708:	b.eq	d734 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc0>  // b.none
    d70c:	mov	x0, x19
    d710:	mov	x20, x1
    d714:	bl	70f0 <scols_table_is_noheadings@plt>
    d718:	cbnz	w0, d734 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc0>
    d71c:	mov	x0, x19
    d720:	bl	7b80 <scols_table_is_export@plt>
    d724:	cbnz	w0, d734 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc0>
    d728:	mov	x0, x19
    d72c:	bl	7950 <scols_table_is_json@plt>
    d730:	cbz	w0, d754 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe0>
    d734:	mov	w22, wzr
    d738:	mov	w0, w22
    d73c:	ldp	x20, x19, [sp, #80]
    d740:	ldp	x22, x21, [sp, #64]
    d744:	ldp	x24, x23, [sp, #48]
    d748:	ldp	x29, x30, [sp, #32]
    d74c:	add	sp, sp, #0x60
    d750:	ret
    d754:	mov	x8, x19
    d758:	ldr	x9, [x8, #112]!
    d75c:	cmp	x9, x8
    d760:	b.eq	d734 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc0>  // b.none
    d764:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d768:	ldr	x23, [x23, #4024]
    d76c:	ldrb	w8, [x23]
    d770:	tbnz	w8, #4, d904 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd90>
    d774:	mov	x0, sp
    d778:	mov	w1, wzr
    d77c:	bl	7110 <scols_reset_iter@plt>
    d780:	mov	x1, sp
    d784:	sub	x2, x29, #0x8
    d788:	mov	x0, x19
    d78c:	bl	7b50 <scols_table_next_column@plt>
    d790:	cbz	w0, d834 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcc0>
    d794:	ldr	x8, [x19, #88]
    d798:	ldr	x1, [x19, #72]
    d79c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d7a0:	add	x9, x9, #0xf97
    d7a4:	cmp	x8, #0x0
    d7a8:	csel	x0, x9, x8, eq  // eq = none
    d7ac:	bl	7060 <fputs@plt>
    d7b0:	ldr	x8, [x19, #232]
    d7b4:	mov	w22, wzr
    d7b8:	add	x8, x8, #0x1
    d7bc:	str	x8, [x19, #232]
    d7c0:	ldrh	w9, [x19, #248]
    d7c4:	ldr	x10, [x19, #48]
    d7c8:	orr	w11, w9, #0x100
    d7cc:	add	x8, x10, x8
    d7d0:	strh	w11, [x19, #248]
    d7d4:	str	x8, [x19, #240]
    d7d8:	tbz	w9, #7, d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc4>
    d7dc:	ldrb	w8, [x23]
    d7e0:	tbz	w8, #4, d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc4>
    d7e4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d7e8:	ldr	x8, [x8, #4016]
    d7ec:	ldr	x20, [x8]
    d7f0:	bl	7390 <getpid@plt>
    d7f4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d7f8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d7fc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d800:	mov	w2, w0
    d804:	add	x1, x1, #0xbcb
    d808:	add	x3, x3, #0xbd9
    d80c:	add	x4, x4, #0xcb0
    d810:	mov	x0, x20
    d814:	bl	7db0 <fprintf@plt>
    d818:	ldp	x3, x2, [x19, #232]
    d81c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d820:	add	x1, x1, #0x22c
    d824:	mov	x0, x19
    d828:	mov	w4, w22
    d82c:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d830:	b	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbc4>
    d834:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d838:	add	x21, x21, #0x623
    d83c:	b	d888 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd14>
    d840:	ldur	x8, [x29, #-8]
    d844:	add	x0, x8, #0xa8
    d848:	bl	7260 <scols_cell_get_data@plt>
    d84c:	mov	x1, x0
    d850:	mov	x0, x20
    d854:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d858:	cbnz	w0, d8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd84>
    d85c:	ldur	x1, [x29, #-8]
    d860:	mov	x0, x19
    d864:	mov	x2, xzr
    d868:	mov	x4, x20
    d86c:	add	x3, x1, #0xa8
    d870:	bl	d96c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdf8>
    d874:	mov	x1, sp
    d878:	sub	x2, x29, #0x8
    d87c:	mov	x0, x19
    d880:	bl	7b50 <scols_table_next_column@plt>
    d884:	cbnz	w0, d794 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc20>
    d888:	ldur	x0, [x29, #-8]
    d88c:	bl	7bf0 <scols_column_is_hidden@plt>
    d890:	cbnz	w0, d874 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    d894:	mov	x0, x20
    d898:	bl	103a4 <scols_get_library_version@@SMARTCOLS_2.25+0x280>
    d89c:	ldur	x8, [x29, #-8]
    d8a0:	ldrb	w8, [x8, #224]
    d8a4:	tbz	w8, #1, d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>
    d8a8:	mov	x0, x19
    d8ac:	bl	7100 <scols_table_is_tree@plt>
    d8b0:	cbz	w0, d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>
    d8b4:	ldur	x0, [x29, #-8]
    d8b8:	bl	7a20 <scols_column_is_tree@plt>
    d8bc:	cbz	w0, d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>
    d8c0:	ldr	x8, [x19, #152]
    d8c4:	cmn	x8, #0x1
    d8c8:	b.eq	d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>  // b.none
    d8cc:	mov	x24, xzr
    d8d0:	mov	x0, x20
    d8d4:	mov	x1, x21
    d8d8:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    d8dc:	cbnz	w0, d8f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd84>
    d8e0:	ldr	x8, [x19, #152]
    d8e4:	add	x24, x24, #0x1
    d8e8:	add	x8, x8, #0x1
    d8ec:	cmp	x24, x8
    d8f0:	b.cc	d8d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd5c>  // b.lo, b.ul, b.last
    d8f4:	b	d840 <scols_table_get_termheight@@SMARTCOLS_2.31+0xccc>
    d8f8:	ldr	x8, [x19, #232]
    d8fc:	mov	w22, w0
    d900:	b	d7c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc4c>
    d904:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    d908:	ldr	x8, [x8, #4016]
    d90c:	ldr	x21, [x8]
    d910:	bl	7390 <getpid@plt>
    d914:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d918:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d91c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d920:	mov	w2, w0
    d924:	add	x1, x1, #0xbcb
    d928:	add	x3, x3, #0xbd9
    d92c:	add	x4, x4, #0xcb0
    d930:	mov	x0, x21
    d934:	bl	7db0 <fprintf@plt>
    d938:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d93c:	add	x1, x1, #0x21c
    d940:	mov	x0, x19
    d944:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    d948:	b	d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc00>
    d94c:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    d950:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d954:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    d958:	add	x0, x0, #0xd35
    d95c:	add	x1, x1, #0x9d
    d960:	add	x3, x3, #0x1d0
    d964:	mov	w2, #0x324                 	// #804
    d968:	bl	7c80 <__assert_fail@plt>
    d96c:	sub	sp, sp, #0x70
    d970:	stp	x29, x30, [sp, #16]
    d974:	stp	x28, x27, [sp, #32]
    d978:	stp	x26, x25, [sp, #48]
    d97c:	stp	x24, x23, [sp, #64]
    d980:	stp	x22, x21, [sp, #80]
    d984:	stp	x20, x19, [sp, #96]
    d988:	add	x29, sp, #0x10
    d98c:	str	xzr, [sp, #8]
    d990:	cbz	x0, e158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15e4>
    d994:	mov	x21, x1
    d998:	cbz	x1, e178 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1604>
    d99c:	mov	x19, x0
    d9a0:	mov	x0, x4
    d9a4:	mov	x23, x4
    d9a8:	mov	x25, x3
    d9ac:	mov	x22, x2
    d9b0:	bl	10598 <scols_get_library_version@@SMARTCOLS_2.25+0x474>
    d9b4:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    d9b8:	add	x26, x26, #0xa8d
    d9bc:	cmp	x0, #0x0
    d9c0:	csel	x24, x26, x0, eq  // eq = none
    d9c4:	mov	x0, x21
    d9c8:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    d9cc:	ldr	w8, [x19, #224]
    d9d0:	mov	w20, w0
    d9d4:	cmp	w8, #0x3
    d9d8:	b.eq	db2c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfb8>  // b.none
    d9dc:	cmp	w8, #0x2
    d9e0:	b.eq	da64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef0>  // b.none
    d9e4:	cmp	w8, #0x1
    d9e8:	b.ne	db88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1014>  // b.any
    d9ec:	ldrb	w26, [x24]
    d9f0:	cbz	w26, df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1420>
    d9f4:	ldr	x21, [x19, #72]
    d9f8:	bl	77e0 <__ctype_b_loc@plt>
    d9fc:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    da00:	mov	x22, x0
    da04:	add	x24, x24, #0x1
    da08:	mov	w25, #0x4003                	// #16387
    da0c:	add	x23, x23, #0x49b
    da10:	b	da28 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb4>
    da14:	mov	x0, x21
    da18:	mov	x1, x23
    da1c:	bl	7db0 <fprintf@plt>
    da20:	ldrb	w26, [x24], #1
    da24:	cbz	w26, df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1420>
    da28:	and	w2, w26, #0xff
    da2c:	cmp	w2, #0x5c
    da30:	b.eq	da14 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>  // b.none
    da34:	ldr	x8, [x22]
    da38:	and	x9, x26, #0xff
    da3c:	ldrh	w8, [x8, x9, lsl #1]
    da40:	and	w8, w8, w25
    da44:	cmp	w8, #0x4, lsl #12
    da48:	b.ne	da14 <scols_table_get_termheight@@SMARTCOLS_2.31+0xea0>  // b.any
    da4c:	sxtb	w0, w26
    da50:	mov	x1, x21
    da54:	bl	7250 <fputc@plt>
    da58:	ldrb	w26, [x24], #1
    da5c:	cbnz	w26, da28 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb4>
    da60:	b	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1420>
    da64:	ldr	x22, [x19, #72]
    da68:	add	x0, x21, #0xa8
    da6c:	bl	7260 <scols_cell_get_data@plt>
    da70:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    da74:	mov	x2, x0
    da78:	add	x1, x1, #0x460
    da7c:	mov	x0, x22
    da80:	bl	7db0 <fprintf@plt>
    da84:	ldr	x21, [x19, #72]
    da88:	mov	w0, #0x22                  	// #34
    da8c:	mov	x1, x21
    da90:	bl	7250 <fputc@plt>
    da94:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    da98:	mov	x28, #0x5                   	// #5
    da9c:	mov	w26, #0x4002                	// #16386
    daa0:	add	x22, x22, #0x49b
    daa4:	mov	w27, #0x1                   	// #1
    daa8:	movk	x28, #0x4400, lsl #48
    daac:	b	dac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf50>
    dab0:	mov	x0, x21
    dab4:	mov	x1, x22
    dab8:	mov	w2, w23
    dabc:	bl	7db0 <fprintf@plt>
    dac0:	add	x24, x24, #0x1
    dac4:	ldrsb	w25, [x24]
    dac8:	and	w23, w25, #0xff
    dacc:	sub	w8, w23, #0x22
    dad0:	cmp	w8, #0x3e
    dad4:	b.hi	dae4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf70>  // b.pmore
    dad8:	lsl	x8, x27, x8
    dadc:	tst	x8, x28
    dae0:	b.ne	dab0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf3c>  // b.any
    dae4:	cbz	w23, db18 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfa4>
    dae8:	bl	77e0 <__ctype_b_loc@plt>
    daec:	ldr	x8, [x0]
    daf0:	and	x9, x25, #0xff
    daf4:	ldrh	w8, [x8, x9, lsl #1]
    daf8:	and	w8, w8, w26
    dafc:	cmp	w8, #0x4, lsl #12
    db00:	b.ne	dab0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf3c>  // b.any
    db04:	mov	w0, w25
    db08:	mov	x1, x21
    db0c:	bl	7250 <fputc@plt>
    db10:	add	x24, x24, #0x1
    db14:	b	dac4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf50>
    db18:	mov	w0, #0x22                  	// #34
    db1c:	mov	x1, x21
    db20:	bl	7250 <fputc@plt>
    db24:	cbnz	w20, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    db28:	b	df98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1424>
    db2c:	add	x0, x21, #0xa8
    db30:	bl	7260 <scols_cell_get_data@plt>
    db34:	ldr	x1, [x19, #72]
    db38:	mov	w2, #0xffffffff            	// #-1
    db3c:	bl	eedc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    db40:	ldr	x1, [x19, #72]
    db44:	mov	w0, #0x3a                  	// #58
    db48:	bl	7250 <fputc@plt>
    db4c:	ldr	w8, [x21, #76]
    db50:	cmp	w8, #0x2
    db54:	b.eq	dc88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1114>  // b.none
    db58:	cmp	w8, #0x1
    db5c:	b.eq	dcc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x114c>  // b.none
    db60:	cbnz	w8, dcd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1164>
    db64:	ldrb	w8, [x24]
    db68:	ldr	x3, [x19, #72]
    db6c:	cbz	w8, de5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>
    db70:	mov	x0, x24
    db74:	mov	x1, x3
    db78:	mov	w2, wzr
    db7c:	bl	eedc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2368>
    db80:	cbnz	w20, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    db84:	b	dcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1168>
    db88:	ldrb	w8, [x19, #248]
    db8c:	tbnz	w8, #1, db98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1024>
    db90:	mov	x25, xzr
    db94:	b	dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1040>
    db98:	cbz	x25, dba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x102c>
    db9c:	ldr	x25, [x25, #8]
    dba0:	cbz	x22, dbac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1038>
    dba4:	cbnz	x25, dbac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1038>
    dba8:	ldr	x25, [x22, #24]
    dbac:	cbnz	x25, dbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1040>
    dbb0:	ldr	x25, [x21, #88]
    dbb4:	mov	x0, x21
    dbb8:	bl	7090 <scols_column_get_safechars@plt>
    dbbc:	mov	x3, x0
    dbc0:	add	x2, sp, #0x8
    dbc4:	mov	x0, x19
    dbc8:	mov	x1, x23
    dbcc:	bl	105b0 <scols_get_library_version@@SMARTCOLS_2.25+0x48c>
    dbd0:	cmp	x0, #0x0
    dbd4:	csel	x26, x26, x0, eq  // eq = none
    dbd8:	mov	x0, x26
    dbdc:	bl	7030 <strlen@plt>
    dbe0:	ldrb	w8, [x26]
    dbe4:	ldr	x24, [x21, #16]
    dbe8:	mov	x27, x0
    dbec:	cbz	w8, dc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c8>
    dbf0:	mov	x0, x21
    dbf4:	bl	7500 <scols_column_is_customwrap@plt>
    dbf8:	cbz	w0, dc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c8>
    dbfc:	ldp	x8, x2, [x21, #152]
    dc00:	mov	x0, x21
    dc04:	mov	x1, x26
    dc08:	blr	x8
    dc0c:	cbz	x0, dc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c8>
    dc10:	sub	x28, x0, x26
    dc14:	mov	x1, x0
    dc18:	sub	x2, x27, x28
    dc1c:	mov	x0, x21
    dc20:	bl	f060 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24ec>
    dc24:	mov	x0, x26
    dc28:	mov	x1, x28
    dc2c:	mov	x2, xzr
    dc30:	bl	15a38 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
    dc34:	mov	x27, x28
    dc38:	str	x0, [sp, #8]
    dc3c:	ldr	x8, [sp, #8]
    dc40:	cbz	w20, dc5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10e8>
    dc44:	cmp	x8, x24
    dc48:	b.cs	dc5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x10e8>  // b.hs, b.nlast
    dc4c:	mov	x0, x19
    dc50:	bl	75b0 <scols_table_is_maxout@plt>
    dc54:	cbz	w0, dcf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1184>
    dc58:	ldr	x8, [sp, #8]
    dc5c:	cmp	x8, x24
    dc60:	b.ls	dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>  // b.plast
    dc64:	mov	x0, x21
    dc68:	bl	7bb0 <scols_column_is_trunc@plt>
    dc6c:	cbz	w0, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    dc70:	add	x1, sp, #0x8
    dc74:	mov	x0, x26
    dc78:	str	x24, [sp, #8]
    dc7c:	bl	16054 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>
    dc80:	mov	x27, x0
    dc84:	b	dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11a0>
    dc88:	ldrb	w8, [x24]
    dc8c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    dc90:	add	x0, x0, #0x469
    dc94:	cbz	w8, dcb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1144>
    dc98:	cmp	w8, #0x30
    dc9c:	b.eq	dcb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1144>  // b.none
    dca0:	cmp	w8, #0x4e
    dca4:	b.eq	dcb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1144>  // b.none
    dca8:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    dcac:	add	x9, x9, #0x46f
    dcb0:	cmp	w8, #0x6e
    dcb4:	csel	x0, x0, x9, eq  // eq = none
    dcb8:	ldr	x1, [x19, #72]
    dcbc:	b	dcd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1160>
    dcc0:	ldrb	w8, [x24]
    dcc4:	ldr	x3, [x19, #72]
    dcc8:	cbz	w8, de5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>
    dccc:	mov	x0, x24
    dcd0:	mov	x1, x3
    dcd4:	bl	7060 <fputs@plt>
    dcd8:	cbnz	w20, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    dcdc:	ldr	x3, [x19, #72]
    dce0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    dce4:	add	x0, x0, #0x474
    dce8:	mov	w1, #0x2                   	// #2
    dcec:	mov	w2, #0x1                   	// #1
    dcf0:	bl	7990 <fwrite@plt>
    dcf4:	b	dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    dcf8:	mov	x0, x21
    dcfc:	bl	7820 <scols_column_is_right@plt>
    dd00:	ldr	x8, [sp, #8]
    dd04:	cmp	w0, #0x0
    dd08:	csel	x24, x8, x24, eq  // eq = none
    dd0c:	cmp	x8, x24
    dd10:	b.hi	dc64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10f0>  // b.pmore
    dd14:	ldr	x8, [sp, #8]
    dd18:	cmp	x8, x24
    dd1c:	b.ls	dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1228>  // b.plast
    dd20:	mov	x0, x21
    dd24:	bl	7590 <scols_column_is_wrap@plt>
    dd28:	cbz	w0, dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1228>
    dd2c:	mov	x0, x21
    dd30:	bl	7500 <scols_column_is_customwrap@plt>
    dd34:	cbnz	w0, dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1228>
    dd38:	mov	x0, x21
    dd3c:	mov	x1, x26
    dd40:	mov	x2, x27
    dd44:	bl	f060 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24ec>
    dd48:	add	x1, sp, #0x8
    dd4c:	mov	x0, x26
    dd50:	str	x24, [sp, #8]
    dd54:	bl	16054 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>
    dd58:	add	x8, x0, #0x1
    dd5c:	mov	x27, x0
    dd60:	cmp	x8, #0x2
    dd64:	b.cc	dd9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1228>  // b.lo, b.ul, b.last
    dd68:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    dd6c:	ldr	x8, [x8, #4024]
    dd70:	ldrb	w8, [x8]
    dd74:	tbnz	w8, #5, e070 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14fc>
    dd78:	ldr	x8, [x21, #112]
    dd7c:	subs	x8, x8, x27
    dd80:	b.ls	e054 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14e0>  // b.plast
    dd84:	ldr	x9, [x21, #104]
    dd88:	add	x9, x9, x27
    dd8c:	stp	x9, x8, [x21, #104]
    dd90:	ldrb	w8, [x26]
    dd94:	cbnz	w8, ddac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1238>
    dd98:	b	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    dd9c:	cmn	x27, #0x1
    dda0:	b.eq	de20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12ac>  // b.none
    dda4:	ldrb	w8, [x26]
    dda8:	cbz	w8, def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    ddac:	mov	x0, x21
    ddb0:	bl	7820 <scols_column_is_right@plt>
    ddb4:	cbz	w0, de78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1304>
    ddb8:	cbz	x25, ddc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1254>
    ddbc:	ldr	x1, [x19, #72]
    ddc0:	mov	x0, x25
    ddc4:	bl	7060 <fputs@plt>
    ddc8:	ldr	x8, [sp, #8]
    ddcc:	str	x25, [sp]
    ddd0:	cmp	x8, x24
    ddd4:	b.cs	de28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b4>  // b.hs, b.nlast
    ddd8:	adrp	x28, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    dddc:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    dde0:	sub	x27, x24, x8
    dde4:	add	x28, x28, #0xa6f
    dde8:	add	x25, x25, #0x623
    ddec:	b	de00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x128c>
    ddf0:	ldr	x1, [x19, #72]
    ddf4:	bl	7060 <fputs@plt>
    ddf8:	subs	x27, x27, #0x1
    ddfc:	b.eq	de28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12b4>  // b.none
    de00:	ldrb	w8, [x19, #248]
    de04:	mov	x0, x28
    de08:	tbnz	w8, #3, ddf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x127c>
    de0c:	ldr	x8, [x19, #176]
    de10:	ldr	x8, [x8, #96]
    de14:	cmp	x8, #0x0
    de18:	csel	x0, x25, x8, eq  // eq = none
    de1c:	b	ddf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x127c>
    de20:	str	xzr, [sp, #8]
    de24:	b	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    de28:	ldr	x1, [x19, #72]
    de2c:	mov	x0, x26
    de30:	bl	7060 <fputs@plt>
    de34:	ldr	x8, [sp]
    de38:	cbz	x8, de54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e0>
    de3c:	ldr	x3, [x19, #72]
    de40:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    de44:	add	x0, x0, #0x1af
    de48:	mov	w1, #0x4                   	// #4
    de4c:	mov	w2, #0x1                   	// #1
    de50:	bl	7990 <fwrite@plt>
    de54:	str	x24, [sp, #8]
    de58:	b	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    de5c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    de60:	add	x0, x0, #0x464
    de64:	mov	w1, #0x4                   	// #4
    de68:	mov	w2, #0x1                   	// #1
    de6c:	bl	7990 <fwrite@plt>
    de70:	cbnz	w20, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    de74:	b	dcdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1168>
    de78:	cbz	x25, deec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1378>
    de7c:	mov	x0, x23
    de80:	bl	10670 <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
    de84:	mov	x28, x0
    de88:	mov	x0, x21
    de8c:	bl	7a20 <scols_column_is_tree@plt>
    de90:	cmp	x28, x27
    de94:	b.cs	deb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1344>  // b.hs, b.nlast
    de98:	cbz	x28, deb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1344>
    de9c:	cbz	w0, deb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1344>
    dea0:	ldr	x3, [x19, #72]
    dea4:	mov	w1, #0x1                   	// #1
    dea8:	mov	x0, x26
    deac:	mov	x2, x28
    deb0:	bl	7990 <fwrite@plt>
    deb4:	add	x26, x26, x28
    deb8:	ldr	x1, [x19, #72]
    debc:	mov	x0, x25
    dec0:	bl	7060 <fputs@plt>
    dec4:	ldr	x1, [x19, #72]
    dec8:	mov	x0, x26
    decc:	bl	7060 <fputs@plt>
    ded0:	ldr	x3, [x19, #72]
    ded4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ded8:	add	x0, x0, #0x1af
    dedc:	mov	w1, #0x4                   	// #4
    dee0:	mov	w2, #0x1                   	// #1
    dee4:	bl	7990 <fwrite@plt>
    dee8:	b	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    deec:	ldr	x1, [x19, #72]
    def0:	mov	x0, x26
    def4:	bl	7060 <fputs@plt>
    def8:	mov	x0, x19
    defc:	bl	7960 <scols_table_is_minout@plt>
    df00:	cbz	w0, df18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a4>
    df04:	mov	x0, x19
    df08:	mov	x1, x21
    df0c:	mov	x2, x22
    df10:	bl	f144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25d0>
    df14:	cbnz	w0, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    df18:	mov	x0, x19
    df1c:	bl	75b0 <scols_table_is_maxout@plt>
    df20:	cbz	w20, df28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13b4>
    df24:	cbz	w0, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    df28:	ldr	x8, [sp, #8]
    df2c:	cmp	x8, x24
    df30:	b.cs	df80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x140c>  // b.hs, b.nlast
    df34:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    df38:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    df3c:	sub	x25, x24, x8
    df40:	add	x26, x26, #0xa6f
    df44:	add	x27, x27, #0x623
    df48:	b	df5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13e8>
    df4c:	ldr	x1, [x19, #72]
    df50:	bl	7060 <fputs@plt>
    df54:	subs	x25, x25, #0x1
    df58:	b.eq	df7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1408>  // b.none
    df5c:	ldrb	w8, [x19, #248]
    df60:	mov	x0, x26
    df64:	tbnz	w8, #3, df4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d8>
    df68:	ldr	x8, [x19, #176]
    df6c:	ldr	x8, [x8, #96]
    df70:	cmp	x8, #0x0
    df74:	csel	x0, x27, x8, eq  // eq = none
    df78:	b	df4c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13d8>
    df7c:	ldr	x8, [sp, #8]
    df80:	cmp	x8, x24
    df84:	b.ls	df94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1420>  // b.plast
    df88:	mov	x0, x21
    df8c:	bl	7bb0 <scols_column_is_trunc@plt>
    df90:	cbz	w0, dfd0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x145c>
    df94:	cbnz	w20, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    df98:	ldp	x1, x8, [x19, #72]
    df9c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    dfa0:	add	x9, x9, #0x623
    dfa4:	cmp	x8, #0x0
    dfa8:	csel	x0, x9, x8, eq  // eq = none
    dfac:	bl	7060 <fputs@plt>
    dfb0:	ldp	x20, x19, [sp, #96]
    dfb4:	ldp	x22, x21, [sp, #80]
    dfb8:	ldp	x24, x23, [sp, #64]
    dfbc:	ldp	x26, x25, [sp, #48]
    dfc0:	ldp	x28, x27, [sp, #32]
    dfc4:	ldp	x29, x30, [sp, #16]
    dfc8:	add	sp, sp, #0x70
    dfcc:	ret
    dfd0:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    dfd4:	ldr	x25, [x25, #4024]
    dfd8:	ldrb	w8, [x25]
    dfdc:	tbnz	w8, #5, e0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x154c>
    dfe0:	mov	x0, x23
    dfe4:	bl	105a4 <scols_get_library_version@@SMARTCOLS_2.25+0x480>
    dfe8:	ldrb	w8, [x25]
    dfec:	mov	x20, x0
    dff0:	tbnz	w8, #3, e110 <scols_table_get_termheight@@SMARTCOLS_2.31+0x159c>
    dff4:	ldr	x8, [x19, #88]
    dff8:	ldr	x1, [x19, #72]
    dffc:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e000:	add	x9, x9, #0xf97
    e004:	cmp	x8, #0x0
    e008:	csel	x0, x9, x8, eq  // eq = none
    e00c:	bl	7060 <fputs@plt>
    e010:	ldr	x8, [x19, #232]
    e014:	mov	x23, xzr
    e018:	add	x8, x8, #0x1
    e01c:	str	x8, [x19, #232]
    e020:	mov	x0, x19
    e024:	mov	x1, x23
    e028:	bl	7dd0 <scols_table_get_column@plt>
    e02c:	mov	x1, x0
    e030:	mov	x0, x19
    e034:	mov	x2, x22
    e038:	mov	x3, x20
    e03c:	bl	f240 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26cc>
    e040:	ldr	x8, [x21, #8]
    e044:	add	x23, x23, #0x1
    e048:	cmp	x23, x8
    e04c:	b.ls	e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14ac>  // b.plast
    e050:	b	dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x143c>
    e054:	ldr	x0, [x21, #120]
    e058:	bl	7840 <free@plt>
    e05c:	stp	xzr, xzr, [x21, #104]
    e060:	str	xzr, [x21, #120]
    e064:	ldrb	w8, [x26]
    e068:	cbnz	w8, ddac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1238>
    e06c:	b	def8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1384>
    e070:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e074:	ldr	x8, [x8, #4016]
    e078:	ldr	x28, [x8]
    e07c:	bl	7390 <getpid@plt>
    e080:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e084:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e088:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e08c:	mov	w2, w0
    e090:	add	x1, x1, #0xbcb
    e094:	add	x3, x3, #0xbd9
    e098:	add	x4, x4, #0xbf7
    e09c:	mov	x0, x28
    e0a0:	bl	7db0 <fprintf@plt>
    e0a4:	ldr	x2, [x21, #112]
    e0a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e0ac:	add	x1, x1, #0x517
    e0b0:	mov	x0, x21
    e0b4:	mov	x3, x27
    e0b8:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e0bc:	b	dd78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1204>
    e0c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e0c4:	ldr	x8, [x8, #4016]
    e0c8:	ldr	x20, [x8]
    e0cc:	bl	7390 <getpid@plt>
    e0d0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e0d4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e0d8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e0dc:	mov	w2, w0
    e0e0:	add	x1, x1, #0xbcb
    e0e4:	add	x3, x3, #0xbd9
    e0e8:	add	x4, x4, #0xbf7
    e0ec:	mov	x0, x20
    e0f0:	bl	7db0 <fprintf@plt>
    e0f4:	ldr	x2, [sp, #8]
    e0f8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e0fc:	add	x1, x1, #0x477
    e100:	mov	x0, x21
    e104:	mov	x3, x24
    e108:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e10c:	b	dfe0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x146c>
    e110:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e114:	ldr	x8, [x8, #4016]
    e118:	ldr	x23, [x8]
    e11c:	bl	7390 <getpid@plt>
    e120:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e124:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e128:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e12c:	mov	w2, w0
    e130:	add	x1, x1, #0xbcb
    e134:	add	x3, x3, #0xbd9
    e138:	add	x4, x4, #0xc40
    e13c:	mov	x0, x23
    e140:	bl	7db0 <fprintf@plt>
    e144:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e148:	add	x1, x1, #0x534
    e14c:	mov	x0, x22
    e150:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e154:	b	dff4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1480>
    e158:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e15c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e160:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e164:	add	x0, x0, #0xd35
    e168:	add	x1, x1, #0x9d
    e16c:	add	x3, x3, #0x3d4
    e170:	mov	w2, #0x1bd                 	// #445
    e174:	bl	7c80 <__assert_fail@plt>
    e178:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e17c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e180:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e184:	add	x0, x0, #0x3e
    e188:	add	x1, x1, #0x9d
    e18c:	add	x3, x3, #0x3d4
    e190:	mov	w2, #0x1be                 	// #446
    e194:	bl	7c80 <__assert_fail@plt>
    e198:	stp	x29, x30, [sp, #-64]!
    e19c:	str	x23, [sp, #16]
    e1a0:	stp	x22, x21, [sp, #32]
    e1a4:	stp	x20, x19, [sp, #48]
    e1a8:	mov	x29, sp
    e1ac:	cbz	x0, e2c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1754>
    e1b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e1b4:	ldr	x8, [x8, #4024]
    e1b8:	mov	x19, x3
    e1bc:	mov	x20, x2
    e1c0:	mov	x21, x1
    e1c4:	ldrb	w8, [x8]
    e1c8:	mov	x22, x0
    e1cc:	tbz	w8, #4, e224 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b0>
    e1d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e1d4:	ldr	x8, [x8, #4016]
    e1d8:	ldr	x23, [x8]
    e1dc:	bl	7390 <getpid@plt>
    e1e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e1e4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e1e8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e1ec:	mov	w2, w0
    e1f0:	add	x1, x1, #0xbcb
    e1f4:	add	x3, x3, #0xbd9
    e1f8:	add	x4, x4, #0xcb0
    e1fc:	mov	x0, x23
    e200:	bl	7db0 <fprintf@plt>
    e204:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e208:	add	x1, x1, #0x2ce
    e20c:	mov	x0, x22
    e210:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e214:	b	e224 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b0>
    e218:	mov	x0, x22
    e21c:	mov	x1, x21
    e220:	bl	d6dc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb68>
    e224:	add	x2, x29, #0x18
    e228:	mov	x0, x22
    e22c:	mov	x1, x20
    e230:	bl	7a00 <scols_table_next_line@plt>
    e234:	cbnz	w0, e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x173c>
    e238:	cbz	x20, e258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16e4>
    e23c:	ldr	x8, [x20, #8]
    e240:	cbz	x8, e258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16e4>
    e244:	ldr	x9, [x20]
    e248:	cbz	x9, e258 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16e4>
    e24c:	cmp	x9, x8
    e250:	cset	w23, eq  // eq = none
    e254:	b	e25c <scols_table_get_termheight@@SMARTCOLS_2.31+0x16e8>
    e258:	mov	w23, wzr
    e25c:	mov	x0, x22
    e260:	bl	f8d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d60>
    e264:	ldr	x1, [x29, #24]
    e268:	mov	x0, x22
    e26c:	mov	x2, x21
    e270:	bl	e2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1774>
    e274:	mov	x0, x22
    e278:	mov	w1, w23
    e27c:	mov	w2, w23
    e280:	bl	f954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de0>
    e284:	cbz	x19, e294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1720>
    e288:	ldr	x8, [x29, #24]
    e28c:	cmp	x8, x19
    e290:	b.eq	e2b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x173c>  // b.none
    e294:	cbnz	w23, e224 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b0>
    e298:	ldrb	w8, [x22, #248]
    e29c:	tbz	w8, #7, e218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16a4>
    e2a0:	ldp	x9, x8, [x22, #232]
    e2a4:	cmp	x8, x9
    e2a8:	b.hi	e224 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b0>  // b.pmore
    e2ac:	b	e218 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16a4>
    e2b0:	ldp	x20, x19, [sp, #48]
    e2b4:	ldp	x22, x21, [sp, #32]
    e2b8:	ldr	x23, [sp, #16]
    e2bc:	mov	w0, wzr
    e2c0:	ldp	x29, x30, [sp], #64
    e2c4:	ret
    e2c8:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e2cc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e2d0:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e2d4:	add	x0, x0, #0xd35
    e2d8:	add	x1, x1, #0x9d
    e2dc:	add	x3, x3, #0x253
    e2e0:	mov	w2, #0x35c                 	// #860
    e2e4:	bl	7c80 <__assert_fail@plt>
    e2e8:	sub	sp, sp, #0x90
    e2ec:	stp	x29, x30, [sp, #48]
    e2f0:	stp	x28, x27, [sp, #64]
    e2f4:	stp	x26, x25, [sp, #80]
    e2f8:	stp	x24, x23, [sp, #96]
    e2fc:	stp	x22, x21, [sp, #112]
    e300:	stp	x20, x19, [sp, #128]
    e304:	add	x29, sp, #0x30
    e308:	cbz	x1, e7f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c84>
    e30c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e310:	ldr	x8, [x8, #4024]
    e314:	mov	x19, x2
    e318:	mov	x20, x1
    e31c:	mov	x21, x0
    e320:	ldrb	w8, [x8]
    e324:	tbnz	w8, #3, e7b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c3c>
    e328:	add	x0, sp, #0x8
    e32c:	mov	w1, wzr
    e330:	bl	7110 <scols_reset_iter@plt>
    e334:	mov	w22, wzr
    e338:	mov	w24, wzr
    e33c:	cbnz	w22, e790 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    e340:	add	x1, sp, #0x8
    e344:	sub	x2, x29, #0x10
    e348:	mov	x0, x21
    e34c:	bl	7b50 <scols_table_next_column@plt>
    e350:	cbnz	w0, e3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1848>
    e354:	ldur	x0, [x29, #-16]
    e358:	bl	7bf0 <scols_column_is_hidden@plt>
    e35c:	mov	w22, wzr
    e360:	cbnz	w0, e33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c8>
    e364:	ldur	x2, [x29, #-16]
    e368:	mov	x0, x21
    e36c:	mov	x1, x20
    e370:	mov	x3, x19
    e374:	bl	cc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
    e378:	mov	w22, w0
    e37c:	cbnz	w0, e33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c8>
    e380:	ldur	x23, [x29, #-16]
    e384:	mov	x0, x20
    e388:	ldr	x1, [x23, #8]
    e38c:	bl	7da0 <scols_line_get_cell@plt>
    e390:	mov	x3, x0
    e394:	mov	x0, x21
    e398:	mov	x1, x23
    e39c:	mov	x2, x20
    e3a0:	mov	x4, x19
    e3a4:	bl	d96c <scols_table_get_termheight@@SMARTCOLS_2.31+0xdf8>
    e3a8:	ldur	x8, [x29, #-16]
    e3ac:	ldr	x8, [x8, #104]
    e3b0:	cmp	x8, #0x0
    e3b4:	csinc	w24, w24, wzr, eq  // eq = none
    e3b8:	b	e33c <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c8>
    e3bc:	cbz	w24, e790 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    e3c0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e3c4:	ldr	x8, [x8, #4024]
    e3c8:	ldrb	w8, [x8]
    e3cc:	tbnz	w8, #3, e748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bd4>
    e3d0:	ldr	x8, [x21, #88]
    e3d4:	ldr	x1, [x21, #72]
    e3d8:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e3dc:	add	x9, x9, #0xf97
    e3e0:	cmp	x8, #0x0
    e3e4:	csel	x0, x9, x8, eq  // eq = none
    e3e8:	bl	7060 <fputs@plt>
    e3ec:	ldr	x8, [x21, #232]
    e3f0:	add	x0, sp, #0x8
    e3f4:	mov	w1, wzr
    e3f8:	add	x8, x8, #0x1
    e3fc:	str	x8, [x21, #232]
    e400:	bl	7110 <scols_reset_iter@plt>
    e404:	mov	w24, wzr
    e408:	b	e428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b4>
    e40c:	mov	x0, x19
    e410:	bl	105a4 <scols_get_library_version@@SMARTCOLS_2.25+0x480>
    e414:	mov	x3, x0
    e418:	mov	x0, x21
    e41c:	mov	x1, x26
    e420:	mov	x2, x20
    e424:	bl	f240 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26cc>
    e428:	mov	w22, wzr
    e42c:	cbnz	w22, e73c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    e430:	add	x1, sp, #0x8
    e434:	sub	x2, x29, #0x10
    e438:	mov	x0, x21
    e43c:	bl	7b50 <scols_table_next_column@plt>
    e440:	cbnz	w0, e73c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc8>
    e444:	ldur	x0, [x29, #-16]
    e448:	bl	7bf0 <scols_column_is_hidden@plt>
    e44c:	mov	w22, wzr
    e450:	cbnz	w0, e42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b8>
    e454:	ldur	x26, [x29, #-16]
    e458:	mov	x27, x26
    e45c:	ldr	x8, [x27, #104]!
    e460:	cbz	x8, e40c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1898>
    e464:	ldr	x1, [x26, #8]
    e468:	mov	x0, x20
    e46c:	bl	7da0 <scols_line_get_cell@plt>
    e470:	cbz	x21, e47c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1908>
    e474:	ldrb	w8, [x21, #248]
    e478:	tbnz	w8, #1, e4fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1988>
    e47c:	mov	x22, xzr
    e480:	ldr	x23, [x26, #16]
    e484:	stur	x23, [x29, #-8]
    e488:	ldr	x0, [x26, #104]
    e48c:	cbz	x0, e6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e490:	cbz	x23, e4f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1980>
    e494:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e498:	ldr	x8, [x8, #4024]
    e49c:	ldrb	w8, [x8]
    e4a0:	tbnz	w8, #5, e54c <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d8>
    e4a4:	bl	7650 <strdup@plt>
    e4a8:	mov	x28, x0
    e4ac:	cbz	x0, e530 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19bc>
    e4b0:	mov	x0, x26
    e4b4:	bl	7500 <scols_column_is_customwrap@plt>
    e4b8:	cbz	w0, e518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a4>
    e4bc:	ldp	x8, x2, [x26, #152]
    e4c0:	mov	x0, x26
    e4c4:	mov	x1, x28
    e4c8:	blr	x8
    e4cc:	cbz	x0, e518 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19a4>
    e4d0:	sub	x25, x0, x28
    e4d4:	mov	x0, x28
    e4d8:	mov	x1, x25
    e4dc:	mov	x2, xzr
    e4e0:	bl	15a38 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
    e4e4:	stur	x0, [x29, #-8]
    e4e8:	cmn	x25, #0x1
    e4ec:	b.eq	e530 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19bc>  // b.none
    e4f0:	b	e598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a24>
    e4f4:	mov	w22, #0xffffffea            	// #-22
    e4f8:	b	e42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b8>
    e4fc:	cbz	x0, e508 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1994>
    e500:	ldr	x22, [x0, #8]
    e504:	cbnz	x22, e480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x190c>
    e508:	ldr	x22, [x20, #24]
    e50c:	cbnz	x22, e480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x190c>
    e510:	ldr	x22, [x26, #88]
    e514:	b	e480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x190c>
    e518:	sub	x1, x29, #0x8
    e51c:	mov	x0, x28
    e520:	bl	16054 <scols_init_debug@@SMARTCOLS_2.25+0x2cd0>
    e524:	mov	x25, x0
    e528:	cmn	x25, #0x1
    e52c:	b.ne	e598 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a24>  // b.any
    e530:	mov	x0, x28
    e534:	bl	7840 <free@plt>
    e538:	bl	7c90 <__errno_location@plt>
    e53c:	ldr	w8, [x0]
    e540:	neg	w22, w8
    e544:	cbnz	w8, e42c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b8>
    e548:	b	e6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e54c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e550:	ldr	x8, [x8, #4016]
    e554:	ldr	x25, [x8]
    e558:	bl	7390 <getpid@plt>
    e55c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e560:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e564:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e568:	mov	w2, w0
    e56c:	mov	x0, x25
    e570:	add	x1, x1, #0xbcb
    e574:	add	x3, x3, #0xbd9
    e578:	add	x4, x4, #0xbf7
    e57c:	bl	7db0 <fprintf@plt>
    e580:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e584:	mov	x0, x26
    e588:	add	x1, x1, #0x5ca
    e58c:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e590:	ldr	x0, [x26, #104]
    e594:	b	e4a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1930>
    e598:	cbz	x25, e5c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a50>
    e59c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e5a0:	ldr	x8, [x8, #4024]
    e5a4:	ldrb	w8, [x8]
    e5a8:	tbnz	w8, #5, e6e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b74>
    e5ac:	ldr	x8, [x26, #112]
    e5b0:	subs	x8, x8, x25
    e5b4:	b.ls	e5fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a88>  // b.plast
    e5b8:	ldr	x9, [x26, #104]
    e5bc:	add	x9, x9, x25
    e5c0:	stp	x9, x8, [x26, #104]
    e5c4:	ldr	x1, [x21, #72]
    e5c8:	cbz	x22, e614 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aa0>
    e5cc:	mov	x0, x22
    e5d0:	bl	7060 <fputs@plt>
    e5d4:	ldr	x1, [x21, #72]
    e5d8:	mov	x0, x28
    e5dc:	bl	7060 <fputs@plt>
    e5e0:	ldr	x3, [x21, #72]
    e5e4:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e5e8:	mov	w1, #0x4                   	// #4
    e5ec:	mov	w2, #0x1                   	// #1
    e5f0:	add	x0, x0, #0x1af
    e5f4:	bl	7990 <fwrite@plt>
    e5f8:	b	e61c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1aa8>
    e5fc:	ldr	x0, [x26, #120]
    e600:	bl	7840 <free@plt>
    e604:	stp	xzr, xzr, [x27]
    e608:	str	xzr, [x27, #16]
    e60c:	ldr	x1, [x21, #72]
    e610:	cbnz	x22, e5cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a58>
    e614:	mov	x0, x28
    e618:	bl	7060 <fputs@plt>
    e61c:	mov	x0, x28
    e620:	bl	7840 <free@plt>
    e624:	mov	x0, x21
    e628:	bl	7960 <scols_table_is_minout@plt>
    e62c:	cbz	w0, e644 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ad0>
    e630:	mov	x0, x21
    e634:	mov	x1, x26
    e638:	mov	x2, x20
    e63c:	bl	f144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25d0>
    e640:	cbnz	w0, e6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e644:	mov	x0, x21
    e648:	bl	75b0 <scols_table_is_maxout@plt>
    e64c:	cbz	w0, e6c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b54>
    e650:	ldur	x8, [x29, #-8]
    e654:	cmp	x8, x23
    e658:	b.cs	e6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b2c>  // b.hs, b.nlast
    e65c:	sub	x22, x23, x8
    e660:	b	e674 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b00>
    e664:	ldr	x1, [x21, #72]
    e668:	bl	7060 <fputs@plt>
    e66c:	subs	x22, x22, #0x1
    e670:	b.eq	e6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b2c>  // b.none
    e674:	ldrb	w8, [x21, #248]
    e678:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    e67c:	add	x0, x0, #0xa6f
    e680:	tbnz	w8, #3, e664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af0>
    e684:	ldr	x8, [x21, #176]
    e688:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e68c:	add	x9, x9, #0x623
    e690:	ldr	x8, [x8, #96]
    e694:	cmp	x8, #0x0
    e698:	csel	x0, x9, x8, eq  // eq = none
    e69c:	b	e664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af0>
    e6a0:	mov	x0, x26
    e6a4:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    e6a8:	cbnz	w0, e6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e6ac:	ldp	x1, x8, [x21, #72]
    e6b0:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e6b4:	add	x9, x9, #0x623
    e6b8:	cmp	x8, #0x0
    e6bc:	csel	x0, x9, x8, eq  // eq = none
    e6c0:	bl	7060 <fputs@plt>
    e6c4:	b	e6d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e6c8:	mov	x0, x26
    e6cc:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    e6d0:	cbz	w0, e650 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1adc>
    e6d4:	ldur	x8, [x29, #-16]
    e6d8:	ldr	x8, [x8, #104]
    e6dc:	cmp	x8, #0x0
    e6e0:	csinc	w24, w24, wzr, eq  // eq = none
    e6e4:	b	e428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18b4>
    e6e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e6ec:	ldr	x8, [x8, #4016]
    e6f0:	ldr	x8, [x8]
    e6f4:	str	x8, [sp]
    e6f8:	bl	7390 <getpid@plt>
    e6fc:	mov	w2, w0
    e700:	ldr	x0, [sp]
    e704:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e708:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e70c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e710:	add	x1, x1, #0xbcb
    e714:	add	x3, x3, #0xbd9
    e718:	add	x4, x4, #0xbf7
    e71c:	bl	7db0 <fprintf@plt>
    e720:	ldr	x2, [x26, #112]
    e724:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e728:	mov	x0, x26
    e72c:	add	x1, x1, #0x517
    e730:	mov	x3, x25
    e734:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e738:	b	e5ac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a38>
    e73c:	cbnz	w22, e790 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    e740:	cbnz	w24, e3c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x184c>
    e744:	b	e790 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c1c>
    e748:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e74c:	ldr	x8, [x8, #4016]
    e750:	ldr	x22, [x8]
    e754:	bl	7390 <getpid@plt>
    e758:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e75c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e760:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e764:	mov	w2, w0
    e768:	mov	x0, x22
    e76c:	add	x1, x1, #0xbcb
    e770:	add	x3, x3, #0xbd9
    e774:	add	x4, x4, #0xc40
    e778:	bl	7db0 <fprintf@plt>
    e77c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e780:	mov	x0, x20
    e784:	add	x1, x1, #0x5ca
    e788:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e78c:	b	e3d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x185c>
    e790:	ldp	x20, x19, [sp, #128]
    e794:	ldp	x22, x21, [sp, #112]
    e798:	ldp	x24, x23, [sp, #96]
    e79c:	ldp	x26, x25, [sp, #80]
    e7a0:	ldp	x28, x27, [sp, #64]
    e7a4:	ldp	x29, x30, [sp, #48]
    e7a8:	add	sp, sp, #0x90
    e7ac:	ret
    e7b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e7b4:	ldr	x8, [x8, #4016]
    e7b8:	ldr	x22, [x8]
    e7bc:	bl	7390 <getpid@plt>
    e7c0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e7c4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e7c8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e7cc:	mov	w2, w0
    e7d0:	add	x1, x1, #0xbcb
    e7d4:	add	x3, x3, #0xbd9
    e7d8:	add	x4, x4, #0xc40
    e7dc:	mov	x0, x22
    e7e0:	bl	7db0 <fprintf@plt>
    e7e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e7e8:	add	x1, x1, #0x5bc
    e7ec:	mov	x0, x20
    e7f0:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e7f4:	b	e328 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17b4>
    e7f8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e7fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e800:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e804:	add	x0, x0, #0x130
    e808:	add	x1, x1, #0x9d
    e80c:	add	x3, x3, #0x562
    e810:	mov	w2, #0x290                 	// #656
    e814:	bl	7c80 <__assert_fail@plt>
    e818:	sub	sp, sp, #0x40
    e81c:	stp	x20, x19, [sp, #48]
    e820:	mov	x19, x1
    e824:	mov	x20, x0
    e828:	add	x0, sp, #0x8
    e82c:	mov	w1, wzr
    e830:	stp	x29, x30, [sp, #32]
    e834:	add	x29, sp, #0x20
    e838:	bl	7110 <scols_reset_iter@plt>
    e83c:	add	x2, sp, #0x8
    e840:	mov	x0, x20
    e844:	mov	x1, x19
    e848:	mov	x3, xzr
    e84c:	bl	e198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1624>
    e850:	ldp	x20, x19, [sp, #48]
    e854:	ldp	x29, x30, [sp, #32]
    e858:	mov	w0, wzr
    e85c:	add	sp, sp, #0x40
    e860:	ret
    e864:	stp	x29, x30, [sp, #-48]!
    e868:	str	x21, [sp, #16]
    e86c:	stp	x20, x19, [sp, #32]
    e870:	mov	x29, sp
    e874:	cbz	x0, e8fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d88>
    e878:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e87c:	ldr	x8, [x8, #4024]
    e880:	mov	x19, x1
    e884:	mov	x20, x0
    e888:	ldrb	w8, [x8]
    e88c:	tbnz	w8, #4, e8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d40>
    e890:	mov	x0, x20
    e894:	mov	x3, x19
    e898:	ldp	x20, x19, [sp, #32]
    e89c:	ldr	x21, [sp, #16]
    e8a0:	adrp	x2, e000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x148c>
    e8a4:	add	x2, x2, #0x91c
    e8a8:	mov	x1, xzr
    e8ac:	ldp	x29, x30, [sp], #48
    e8b0:	b	12e04 <scols_line_link_group@@SMARTCOLS_2.34+0x310>
    e8b4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e8b8:	ldr	x8, [x8, #4016]
    e8bc:	ldr	x21, [x8]
    e8c0:	bl	7390 <getpid@plt>
    e8c4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e8c8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e8cc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e8d0:	mov	w2, w0
    e8d4:	add	x1, x1, #0xbcb
    e8d8:	add	x3, x3, #0xbd9
    e8dc:	add	x4, x4, #0xcb0
    e8e0:	mov	x0, x21
    e8e4:	bl	7db0 <fprintf@plt>
    e8e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e8ec:	add	x1, x1, #0x327
    e8f0:	mov	x0, x20
    e8f4:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    e8f8:	b	e890 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d1c>
    e8fc:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    e900:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e904:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    e908:	add	x0, x0, #0xd35
    e90c:	add	x1, x1, #0x9d
    e910:	add	x3, x3, #0x2dd
    e914:	mov	w2, #0x3ad                 	// #941
    e918:	bl	7c80 <__assert_fail@plt>
    e91c:	stp	x29, x30, [sp, #-48]!
    e920:	stp	x22, x21, [sp, #16]
    e924:	stp	x20, x19, [sp, #32]
    e928:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    e92c:	ldr	x8, [x8, #4024]
    e930:	mov	x21, x3
    e934:	mov	x20, x1
    e938:	mov	x19, x0
    e93c:	ldrb	w8, [x8]
    e940:	mov	x29, sp
    e944:	tbnz	w8, #3, ea64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ef0>
    e948:	mov	x0, x19
    e94c:	bl	f8d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d60>
    e950:	mov	x0, x19
    e954:	mov	x1, x20
    e958:	mov	x2, x21
    e95c:	bl	e2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1774>
    e960:	cbz	x20, e980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e0c>
    e964:	mov	x8, x20
    e968:	ldr	x9, [x8, #64]!
    e96c:	cmp	x9, x8
    e970:	b.eq	e980 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e0c>  // b.none
    e974:	mov	x0, x19
    e978:	bl	f760 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bec>
    e97c:	b	eabc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>
    e980:	mov	x0, x19
    e984:	mov	x1, x20
    e988:	bl	12be4 <scols_line_link_group@@SMARTCOLS_2.34+0xf0>
    e98c:	mov	w21, w0
    e990:	mov	x0, x19
    e994:	bl	7950 <scols_table_is_json@plt>
    e998:	cbz	w0, ea18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea4>
    e99c:	cbz	x20, ea50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1edc>
    e9a0:	ldr	x8, [x20, #112]
    e9a4:	cbz	x8, e9cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e58>
    e9a8:	ldr	x8, [x8, #72]
    e9ac:	add	x9, x20, #0x50
    e9b0:	cmp	x8, x9
    e9b4:	b.ne	ea50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1edc>  // b.any
    e9b8:	mov	w1, #0x1                   	// #1
    e9bc:	mov	x0, x19
    e9c0:	mov	w2, w21
    e9c4:	bl	f954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de0>
    e9c8:	b	e9f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e84>
    e9cc:	ldr	x8, [x20, #120]
    e9d0:	cbnz	x8, ea50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1edc>
    e9d4:	cbz	x19, ead0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f5c>
    e9d8:	ldr	x22, [x19, #168]
    e9dc:	mov	x0, x19
    e9e0:	mov	w2, w21
    e9e4:	cmp	x22, x20
    e9e8:	cset	w1, eq  // eq = none
    e9ec:	bl	f954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de0>
    e9f0:	cmp	x22, x20
    e9f4:	b.ne	eabc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>  // b.any
    e9f8:	ldr	x8, [x20, #112]
    e9fc:	cbz	x8, eabc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>
    ea00:	mov	x0, x19
    ea04:	bl	f834 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cc0>
    ea08:	ldr	x20, [x20, #112]
    ea0c:	mov	w21, wzr
    ea10:	cbnz	x20, e99c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e28>
    ea14:	b	eabc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f48>
    ea18:	cbz	x20, ea5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee8>
    ea1c:	ldr	x8, [x20, #112]
    ea20:	cbz	x8, ea34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec0>
    ea24:	ldr	x8, [x8, #72]
    ea28:	add	x9, x20, #0x50
    ea2c:	cmp	x8, x9
    ea30:	b.eq	eaac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f38>  // b.none
    ea34:	ldr	x8, [x20, #120]
    ea38:	cbz	x8, ea5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ee8>
    ea3c:	ldr	x8, [x8, #40]
    ea40:	add	x9, x20, #0x50
    ea44:	cmp	x8, x9
    ea48:	cset	w1, eq  // eq = none
    ea4c:	b	eab0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f3c>
    ea50:	mov	x0, x19
    ea54:	mov	w1, wzr
    ea58:	b	eab4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f40>
    ea5c:	mov	w1, wzr
    ea60:	b	eab0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f3c>
    ea64:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ea68:	ldr	x8, [x8, #4016]
    ea6c:	ldr	x22, [x8]
    ea70:	bl	7390 <getpid@plt>
    ea74:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ea78:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ea7c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ea80:	mov	w2, w0
    ea84:	add	x1, x1, #0xbcb
    ea88:	add	x3, x3, #0xbd9
    ea8c:	add	x4, x4, #0xc40
    ea90:	mov	x0, x22
    ea94:	bl	7db0 <fprintf@plt>
    ea98:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ea9c:	add	x1, x1, #0x5e0
    eaa0:	mov	x0, x20
    eaa4:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    eaa8:	b	e948 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dd4>
    eaac:	mov	w1, #0x1                   	// #1
    eab0:	mov	x0, x19
    eab4:	mov	w2, w21
    eab8:	bl	f954 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2de0>
    eabc:	ldp	x20, x19, [sp, #32]
    eac0:	ldp	x22, x21, [sp, #16]
    eac4:	mov	w0, wzr
    eac8:	ldp	x29, x30, [sp], #48
    eacc:	ret
    ead0:	mov	x0, xzr
    ead4:	mov	w1, wzr
    ead8:	b	eab4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f40>
    eadc:	stp	x29, x30, [sp, #-32]!
    eae0:	str	x19, [sp, #16]
    eae4:	mov	x29, sp
    eae8:	cbz	x0, eb18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    eaec:	mov	x19, x0
    eaf0:	mov	x0, x1
    eaf4:	bl	1031c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    eaf8:	ldrb	w8, [x19, #249]
    eafc:	tbz	w8, #1, eb18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    eb00:	mov	x0, x19
    eb04:	mov	x1, xzr
    eb08:	bl	7760 <scols_table_set_symbols@plt>
    eb0c:	ldrh	w8, [x19, #248]
    eb10:	and	w8, w8, #0xfffffdff
    eb14:	strh	w8, [x19, #248]
    eb18:	ldr	x19, [sp, #16]
    eb1c:	ldp	x29, x30, [sp], #32
    eb20:	ret
    eb24:	sub	sp, sp, #0x70
    eb28:	stp	x29, x30, [sp, #32]
    eb2c:	str	x25, [sp, #48]
    eb30:	stp	x24, x23, [sp, #64]
    eb34:	stp	x22, x21, [sp, #80]
    eb38:	stp	x20, x19, [sp, #96]
    eb3c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    eb40:	ldr	x8, [x8, #4024]
    eb44:	mov	x20, x1
    eb48:	mov	x19, x0
    eb4c:	add	x29, sp, #0x20
    eb50:	ldrb	w8, [x8]
    eb54:	tbnz	w8, #4, ee1c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22a8>
    eb58:	str	xzr, [x20]
    eb5c:	ldr	x8, [x19, #176]
    eb60:	cbz	x8, eb84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2010>
    eb64:	ldrh	w8, [x19, #248]
    eb68:	and	w8, w8, #0xfffffdff
    eb6c:	ldr	w9, [x19, #224]
    eb70:	strh	w8, [x19, #248]
    eb74:	cbz	w9, eba0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x202c>
    eb78:	tbnz	w8, #2, ebe4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2070>
    eb7c:	mov	w21, #0x2000                	// #8192
    eb80:	b	ec10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x209c>
    eb84:	mov	x0, x19
    eb88:	bl	7b90 <scols_table_set_default_symbols@plt>
    eb8c:	mov	w21, w0
    eb90:	cbnz	w0, edd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2260>
    eb94:	ldrh	w8, [x19, #248]
    eb98:	orr	w8, w8, #0x200
    eb9c:	b	eb6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ff8>
    eba0:	ldr	w9, [x19, #64]
    eba4:	cmp	w9, #0x1
    eba8:	b.eq	ebbc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2048>  // b.none
    ebac:	cmp	w9, #0x2
    ebb0:	b.ne	ebc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2050>  // b.any
    ebb4:	mov	w9, #0x4                   	// #4
    ebb8:	b	ebd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2060>
    ebbc:	mov	w9, wzr
    ebc0:	b	ebd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2060>
    ebc4:	mov	w0, #0x1                   	// #1
    ebc8:	bl	7a60 <isatty@plt>
    ebcc:	ldrh	w8, [x19, #248]
    ebd0:	ubfiz	w9, w0, #2, #1
    ebd4:	and	w8, w8, #0xfffffffb
    ebd8:	orr	w8, w8, w9
    ebdc:	strh	w8, [x19, #248]
    ebe0:	tbz	w8, #2, eb7c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2008>
    ebe4:	mov	x0, x19
    ebe8:	bl	78a0 <scols_table_get_termwidth@plt>
    ebec:	ldr	x8, [x19, #56]
    ebf0:	mov	x21, x0
    ebf4:	cbz	x8, ec10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x209c>
    ebf8:	subs	x22, x21, x8
    ebfc:	b.ls	ec10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x209c>  // b.plast
    ec00:	mov	x0, x19
    ec04:	mov	x1, x22
    ec08:	bl	7340 <scols_table_set_termwidth@plt>
    ec0c:	mov	x21, x22
    ec10:	ldrh	w8, [x19, #248]
    ec14:	tbz	w8, #2, ec30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20bc>
    ec18:	ldr	w9, [x19, #224]
    ec1c:	cbnz	w9, ec30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20bc>
    ec20:	mov	x0, x19
    ec24:	bl	7100 <scols_table_is_tree@plt>
    ec28:	cbz	w0, ec38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20c4>
    ec2c:	ldrh	w8, [x19, #248]
    ec30:	and	w8, w8, #0xffffff7f
    ec34:	strh	w8, [x19, #248]
    ec38:	mov	x0, x19
    ec3c:	bl	7100 <scols_table_is_tree@plt>
    ec40:	cbz	w0, ec6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x20f8>
    ec44:	ldr	x8, [x19, #176]
    ec48:	ldr	x22, [x19, #32]
    ec4c:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ec50:	add	x9, x9, #0xe4d
    ec54:	ldr	x8, [x8, #16]
    ec58:	cmp	x8, #0x0
    ec5c:	csel	x0, x9, x8, eq  // eq = none
    ec60:	bl	7030 <strlen@plt>
    ec64:	mul	x24, x0, x22
    ec68:	b	ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20fc>
    ec6c:	mov	x24, xzr
    ec70:	ldr	w8, [x19, #224]
    ec74:	cmp	w8, #0x3
    ec78:	b.eq	ed6c <scols_table_get_termheight@@SMARTCOLS_2.31+0x21f8>  // b.none
    ec7c:	cmp	w8, #0x2
    ec80:	b.eq	ed78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2204>  // b.none
    ec84:	cmp	w8, #0x1
    ec88:	b.ne	ec94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2120>  // b.any
    ec8c:	ldr	x8, [x19, #16]
    ec90:	add	x24, x8, x24
    ec94:	add	x0, sp, #0x8
    ec98:	mov	w1, wzr
    ec9c:	bl	7110 <scols_reset_iter@plt>
    eca0:	b	ecb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2140>
    eca4:	mov	x25, xzr
    eca8:	add	x8, x25, x24
    ecac:	cmp	x8, x21
    ecb0:	csel	x21, x8, x21, hi  // hi = pmore
    ecb4:	add	x1, sp, #0x8
    ecb8:	add	x2, x29, #0x18
    ecbc:	mov	x0, x19
    ecc0:	bl	7a00 <scols_table_next_line@plt>
    ecc4:	cbnz	w0, ed18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21a4>
    ecc8:	ldr	x22, [x29, #24]
    eccc:	cbz	x22, ee64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22f0>
    ecd0:	ldr	x8, [x22, #40]
    ecd4:	cbz	x8, eca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2130>
    ecd8:	mov	x23, xzr
    ecdc:	mov	x25, xzr
    ece0:	b	ecf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2184>
    ece4:	ldr	x8, [x22, #40]
    ece8:	add	x23, x23, #0x1
    ecec:	add	x25, x0, x25
    ecf0:	cmp	x23, x8
    ecf4:	b.cs	eca8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2134>  // b.hs, b.nlast
    ecf8:	mov	x0, x22
    ecfc:	mov	x1, x23
    ed00:	bl	7da0 <scols_line_get_cell@plt>
    ed04:	cbz	x0, ece4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
    ed08:	bl	7260 <scols_cell_get_data@plt>
    ed0c:	cbz	x0, ece4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
    ed10:	bl	7030 <strlen@plt>
    ed14:	b	ece4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2170>
    ed18:	add	x0, x21, #0x1
    ed1c:	bl	101b4 <scols_get_library_version@@SMARTCOLS_2.25+0x90>
    ed20:	str	x0, [x20]
    ed24:	cbz	x0, ed60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21ec>
    ed28:	cbz	x19, ed50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21dc>
    ed2c:	mov	x8, x19
    ed30:	ldr	x9, [x8, #128]!
    ed34:	cmp	x9, x8
    ed38:	b.eq	ed50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21dc>  // b.none
    ed3c:	mov	x0, x19
    ed40:	bl	7100 <scols_table_is_tree@plt>
    ed44:	cbz	w0, ed50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21dc>
    ed48:	mov	x0, x19
    ed4c:	bl	11b58 <scols_get_library_version@@SMARTCOLS_2.25+0x1a34>
    ed50:	ldr	w8, [x19, #224]
    ed54:	cbz	w8, edc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x224c>
    ed58:	mov	w21, wzr
    ed5c:	b	edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2288>
    ed60:	mov	w21, #0xfffffff4            	// #-12
    ed64:	cbnz	x19, edd4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2260>
    ed68:	b	edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2288>
    ed6c:	ldr	x8, [x19, #32]
    ed70:	add	x8, x8, x8, lsl #1
    ed74:	add	x24, x8, x24
    ed78:	add	x0, sp, #0x8
    ed7c:	mov	w1, wzr
    ed80:	bl	7110 <scols_reset_iter@plt>
    ed84:	add	x1, sp, #0x8
    ed88:	add	x2, x29, #0x18
    ed8c:	mov	x0, x19
    ed90:	bl	7b50 <scols_table_next_column@plt>
    ed94:	cbnz	w0, ec94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2120>
    ed98:	ldr	x0, [x29, #24]
    ed9c:	bl	7bf0 <scols_column_is_hidden@plt>
    eda0:	cbnz	w0, ed84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>
    eda4:	ldr	x8, [x29, #24]
    eda8:	add	x0, x8, #0xa8
    edac:	bl	7260 <scols_cell_get_data@plt>
    edb0:	bl	7030 <strlen@plt>
    edb4:	add	x8, x24, x0
    edb8:	add	x24, x8, #0x2
    edbc:	b	ed84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2210>
    edc0:	ldr	x1, [x20]
    edc4:	mov	x0, x19
    edc8:	bl	106c0 <scols_get_library_version@@SMARTCOLS_2.25+0x59c>
    edcc:	mov	w21, w0
    edd0:	cbz	w0, edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2288>
    edd4:	ldr	x0, [x20]
    edd8:	bl	1031c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    eddc:	ldrb	w8, [x19, #249]
    ede0:	tbz	w8, #1, edfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2288>
    ede4:	mov	x0, x19
    ede8:	mov	x1, xzr
    edec:	bl	7760 <scols_table_set_symbols@plt>
    edf0:	ldrh	w8, [x19, #248]
    edf4:	and	w8, w8, #0xfffffdff
    edf8:	strh	w8, [x19, #248]
    edfc:	mov	w0, w21
    ee00:	ldp	x20, x19, [sp, #96]
    ee04:	ldp	x22, x21, [sp, #80]
    ee08:	ldp	x24, x23, [sp, #64]
    ee0c:	ldr	x25, [sp, #48]
    ee10:	ldp	x29, x30, [sp, #32]
    ee14:	add	sp, sp, #0x70
    ee18:	ret
    ee1c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ee20:	ldr	x8, [x8, #4016]
    ee24:	ldr	x21, [x8]
    ee28:	bl	7390 <getpid@plt>
    ee2c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ee30:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ee34:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ee38:	mov	w2, w0
    ee3c:	add	x1, x1, #0xbcb
    ee40:	add	x3, x3, #0xbd9
    ee44:	add	x4, x4, #0xcb0
    ee48:	mov	x0, x21
    ee4c:	bl	7db0 <fprintf@plt>
    ee50:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ee54:	add	x1, x1, #0x33e
    ee58:	mov	x0, x19
    ee5c:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    ee60:	b	eb58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fe4>
    ee64:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ee68:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ee6c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ee70:	add	x0, x0, #0x130
    ee74:	add	x1, x1, #0x9d
    ee78:	add	x3, x3, #0x5f6
    ee7c:	mov	w2, #0x3b7                 	// #951
    ee80:	bl	7c80 <__assert_fail@plt>
    ee84:	stp	x29, x30, [sp, #-32]!
    ee88:	ldr	x8, [x0, #216]
    ee8c:	str	x19, [sp, #16]
    ee90:	mov	x29, sp
    ee94:	ldr	x9, [x8, #104]
    ee98:	add	x8, x0, #0xc8
    ee9c:	cmp	x9, x8
    eea0:	b.eq	eec4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2350>  // b.none
    eea4:	ldr	x8, [x8]
    eea8:	sub	x19, x8, #0xc8
    eeac:	mov	x0, x19
    eeb0:	bl	7bf0 <scols_column_is_hidden@plt>
    eeb4:	cbz	w0, eecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2358>
    eeb8:	mov	x0, x19
    eebc:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    eec0:	cbz	w0, eecc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2358>
    eec4:	mov	w0, #0x1                   	// #1
    eec8:	b	eed0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x235c>
    eecc:	mov	w0, wzr
    eed0:	ldr	x19, [sp, #16]
    eed4:	ldp	x29, x30, [sp], #32
    eed8:	ret
    eedc:	stp	x29, x30, [sp, #-96]!
    eee0:	stp	x22, x21, [sp, #64]
    eee4:	mov	x21, x0
    eee8:	mov	w0, #0x22                  	// #34
    eeec:	stp	x28, x27, [sp, #16]
    eef0:	stp	x26, x25, [sp, #32]
    eef4:	stp	x24, x23, [sp, #48]
    eef8:	stp	x20, x19, [sp, #80]
    eefc:	mov	x29, sp
    ef00:	mov	w20, w2
    ef04:	mov	x19, x1
    ef08:	bl	7250 <fputc@plt>
    ef0c:	cbz	x21, f03c <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c8>
    ef10:	ldrb	w8, [x21]
    ef14:	cbz	w8, f03c <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c8>
    ef18:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ef1c:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ef20:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ef24:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ef28:	adrp	x26, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ef2c:	add	x21, x21, #0x1
    ef30:	add	x22, x22, #0x97
    ef34:	add	x23, x23, #0x4a5
    ef38:	add	x24, x24, #0x4a8
    ef3c:	add	x25, x25, #0x4ab
    ef40:	add	x26, x26, #0x4ae
    ef44:	b	ef68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23f4>
    ef48:	mov	w0, #0x5c                  	// #92
    ef4c:	mov	x1, x19
    ef50:	bl	7250 <fputc@plt>
    ef54:	mov	w0, w27
    ef58:	mov	x1, x19
    ef5c:	bl	7250 <fputc@plt>
    ef60:	ldrb	w8, [x21], #1
    ef64:	cbz	w8, f03c <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c8>
    ef68:	and	w27, w8, #0xff
    ef6c:	cmp	w27, #0x5c
    ef70:	b.eq	ef48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23d4>  // b.none
    ef74:	cmp	w27, #0x22
    ef78:	b.eq	ef48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23d4>  // b.none
    ef7c:	sxtb	w28, w8
    ef80:	and	w8, w28, #0xff
    ef84:	cmp	w8, #0x20
    ef88:	b.cc	efac <scols_table_get_termheight@@SMARTCOLS_2.31+0x2438>  // b.lo, b.ul, b.last
    ef8c:	cmn	w20, #0x1
    ef90:	b.ne	efa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2430>  // b.any
    ef94:	bl	72f0 <__ctype_tolower_loc@plt>
    ef98:	ldr	x8, [x0]
    ef9c:	and	x9, x28, #0xff
    efa0:	ldr	w28, [x8, x9, lsl #2]
    efa4:	mov	w0, w28
    efa8:	b	ef58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23e4>
    efac:	sub	w8, w27, #0x8
    efb0:	cmp	w8, #0x5
    efb4:	b.hi	effc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2488>  // b.pmore
    efb8:	adr	x9, efc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2454>
    efbc:	ldrb	w10, [x22, x8]
    efc0:	add	x9, x9, x10, lsl #2
    efc4:	br	x9
    efc8:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    efcc:	mov	w1, #0x2                   	// #2
    efd0:	mov	w2, #0x1                   	// #1
    efd4:	add	x0, x0, #0x4a2
    efd8:	b	f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24bc>
    efdc:	mov	w1, #0x2                   	// #2
    efe0:	mov	w2, #0x1                   	// #1
    efe4:	mov	x0, x23
    efe8:	b	f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24bc>
    efec:	mov	w1, #0x2                   	// #2
    eff0:	mov	w2, #0x1                   	// #1
    eff4:	mov	x0, x24
    eff8:	b	f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24bc>
    effc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f000:	mov	x0, x19
    f004:	add	x1, x1, #0x4b1
    f008:	mov	w2, w27
    f00c:	bl	7db0 <fprintf@plt>
    f010:	b	ef60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23ec>
    f014:	mov	w1, #0x2                   	// #2
    f018:	mov	w2, #0x1                   	// #1
    f01c:	mov	x0, x25
    f020:	b	f030 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24bc>
    f024:	mov	w1, #0x2                   	// #2
    f028:	mov	w2, #0x1                   	// #1
    f02c:	mov	x0, x26
    f030:	mov	x3, x19
    f034:	bl	7990 <fwrite@plt>
    f038:	b	ef60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23ec>
    f03c:	mov	x1, x19
    f040:	ldp	x20, x19, [sp, #80]
    f044:	ldp	x22, x21, [sp, #64]
    f048:	ldp	x24, x23, [sp, #48]
    f04c:	ldp	x26, x25, [sp, #32]
    f050:	ldp	x28, x27, [sp, #16]
    f054:	mov	w0, #0x22                  	// #34
    f058:	ldp	x29, x30, [sp], #96
    f05c:	b	7250 <fputc@plt>
    f060:	stp	x29, x30, [sp, #-48]!
    f064:	stp	x22, x21, [sp, #16]
    f068:	stp	x20, x19, [sp, #32]
    f06c:	mov	x19, x2
    f070:	mov	x21, x1
    f074:	mov	x20, x0
    f078:	mov	x29, sp
    f07c:	cbz	x1, f0b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2544>
    f080:	ldrb	w8, [x21]
    f084:	cbz	w8, f0b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2540>
    f088:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    f08c:	ldr	x8, [x8, #4024]
    f090:	ldrb	w8, [x8]
    f094:	tbnz	w8, #5, f0dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2568>
    f098:	cbz	x19, f124 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25b0>
    f09c:	mov	x0, x21
    f0a0:	bl	7650 <strdup@plt>
    f0a4:	mov	x21, x0
    f0a8:	cbnz	x0, f0b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2544>
    f0ac:	mov	w0, #0xfffffff4            	// #-12
    f0b0:	b	f0cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2558>
    f0b4:	mov	x21, xzr
    f0b8:	ldr	x0, [x20, #120]
    f0bc:	bl	7840 <free@plt>
    f0c0:	mov	w0, wzr
    f0c4:	stp	x19, x21, [x20, #112]
    f0c8:	str	x21, [x20, #104]
    f0cc:	ldp	x20, x19, [sp, #32]
    f0d0:	ldp	x22, x21, [sp, #16]
    f0d4:	ldp	x29, x30, [sp], #48
    f0d8:	ret
    f0dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    f0e0:	ldr	x8, [x8, #4016]
    f0e4:	ldr	x22, [x8]
    f0e8:	bl	7390 <getpid@plt>
    f0ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f0f0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f0f4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f0f8:	mov	w2, w0
    f0fc:	add	x1, x1, #0xbcb
    f100:	add	x3, x3, #0xbd9
    f104:	add	x4, x4, #0xbf7
    f108:	mov	x0, x22
    f10c:	bl	7db0 <fprintf@plt>
    f110:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f114:	add	x1, x1, #0x4ba
    f118:	mov	x0, x20
    f11c:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    f120:	cbnz	x19, f09c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2528>
    f124:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f128:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f12c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f130:	add	x0, x0, #0x4cf
    f134:	add	x1, x1, #0x9d
    f138:	add	x3, x3, #0x4d2
    f13c:	mov	w2, #0x156                 	// #342
    f140:	bl	7c80 <__assert_fail@plt>
    f144:	sub	sp, sp, #0x50
    f148:	stp	x29, x30, [sp, #32]
    f14c:	stp	x20, x19, [sp, #64]
    f150:	add	x29, sp, #0x20
    f154:	mov	x20, x0
    f158:	mov	w0, wzr
    f15c:	str	x21, [sp, #48]
    f160:	str	x1, [x29, #24]
    f164:	cbz	x20, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2610>
    f168:	mov	x21, x1
    f16c:	cbz	x1, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2610>
    f170:	mov	x0, x21
    f174:	mov	x19, x2
    f178:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    f17c:	cbz	w0, f198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2624>
    f180:	mov	w0, #0x1                   	// #1
    f184:	ldp	x20, x19, [sp, #64]
    f188:	ldr	x21, [sp, #48]
    f18c:	ldp	x29, x30, [sp, #32]
    f190:	add	sp, sp, #0x50
    f194:	ret
    f198:	cbz	x19, f238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26c4>
    f19c:	add	x0, sp, #0x8
    f1a0:	mov	w1, wzr
    f1a4:	bl	7110 <scols_reset_iter@plt>
    f1a8:	add	x1, sp, #0x8
    f1ac:	mov	x0, x20
    f1b0:	mov	x2, x21
    f1b4:	bl	7450 <scols_table_set_columns_iter@plt>
    f1b8:	add	x1, sp, #0x8
    f1bc:	add	x2, x29, #0x18
    f1c0:	mov	x0, x20
    f1c4:	bl	7b50 <scols_table_next_column@plt>
    f1c8:	add	x1, sp, #0x8
    f1cc:	add	x2, x29, #0x18
    f1d0:	mov	x0, x20
    f1d4:	bl	7b50 <scols_table_next_column@plt>
    f1d8:	cbnz	w0, f180 <scols_table_get_termheight@@SMARTCOLS_2.31+0x260c>
    f1dc:	b	f1fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2688>
    f1e0:	add	x1, sp, #0x8
    f1e4:	add	x2, x29, #0x18
    f1e8:	mov	x0, x20
    f1ec:	bl	7b50 <scols_table_next_column@plt>
    f1f0:	mov	w8, w0
    f1f4:	mov	w0, #0x1                   	// #1
    f1f8:	cbnz	w8, f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2610>
    f1fc:	ldr	x0, [x29, #24]
    f200:	bl	7bf0 <scols_column_is_hidden@plt>
    f204:	cbnz	w0, f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x266c>
    f208:	ldr	x0, [x29, #24]
    f20c:	bl	7a20 <scols_column_is_tree@plt>
    f210:	cbnz	w0, f238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26c4>
    f214:	ldr	x8, [x29, #24]
    f218:	mov	x0, x19
    f21c:	ldr	x1, [x8, #8]
    f220:	bl	7da0 <scols_line_get_cell@plt>
    f224:	cbz	x0, f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x266c>
    f228:	bl	7260 <scols_cell_get_data@plt>
    f22c:	cbz	x0, f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x266c>
    f230:	ldrb	w8, [x0]
    f234:	cbz	w8, f1e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x266c>
    f238:	mov	w0, wzr
    f23c:	b	f184 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2610>
    f240:	sub	sp, sp, #0x60
    f244:	stp	x29, x30, [sp, #32]
    f248:	str	x23, [sp, #48]
    f24c:	stp	x22, x21, [sp, #64]
    f250:	stp	x20, x19, [sp, #80]
    f254:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    f258:	ldr	x8, [x8, #4024]
    f25c:	mov	x22, x3
    f260:	mov	x21, x2
    f264:	mov	x20, x1
    f268:	ldrb	w8, [x8]
    f26c:	mov	x19, x0
    f270:	add	x29, sp, #0x20
    f274:	str	xzr, [sp]
    f278:	tbnz	w8, #5, f474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2900>
    f27c:	cbz	x21, f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>
    f280:	mov	x0, x20
    f284:	bl	7a20 <scols_column_is_tree@plt>
    f288:	cbz	w0, f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>
    f28c:	ldr	x8, [x21, #112]
    f290:	cbz	x8, f350 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27dc>
    f294:	mov	x0, x22
    f298:	bl	101b4 <scols_get_library_version@@SMARTCOLS_2.25+0x90>
    f29c:	cbz	x0, f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>
    f2a0:	mov	x22, x0
    f2a4:	mov	x0, x19
    f2a8:	mov	x1, x21
    f2ac:	mov	x2, x22
    f2b0:	bl	d1dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x668>
    f2b4:	mov	x8, x21
    f2b8:	ldr	x9, [x8, #64]!
    f2bc:	cmp	x9, x8
    f2c0:	b.eq	f31c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a8>  // b.none
    f2c4:	add	x0, sp, #0x8
    f2c8:	mov	w1, wzr
    f2cc:	bl	7110 <scols_reset_iter@plt>
    f2d0:	add	x1, sp, #0x8
    f2d4:	add	x2, x29, #0x18
    f2d8:	mov	x0, x19
    f2dc:	bl	7b50 <scols_table_next_column@plt>
    f2e0:	cbnz	w0, f31c <scols_table_get_termheight@@SMARTCOLS_2.31+0x27a8>
    f2e4:	ldr	x0, [x29, #24]
    f2e8:	bl	7bf0 <scols_column_is_hidden@plt>
    f2ec:	cbnz	w0, f2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x275c>
    f2f0:	ldr	x8, [x29, #24]
    f2f4:	ldr	x8, [x8, #104]
    f2f8:	cbz	x8, f2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x275c>
    f2fc:	ldr	x8, [x19, #176]
    f300:	adrp	x9, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f304:	add	x9, x9, #0xe4d
    f308:	mov	x0, x22
    f30c:	ldr	x8, [x8, #16]
    f310:	cmp	x8, #0x0
    f314:	csel	x1, x9, x8, eq  // eq = none
    f318:	bl	103d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2ac>
    f31c:	mov	x2, sp
    f320:	mov	x0, x19
    f324:	mov	x1, x22
    f328:	mov	x3, xzr
    f32c:	bl	105b0 <scols_get_library_version@@SMARTCOLS_2.25+0x48c>
    f330:	cbz	x0, f344 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27d0>
    f334:	ldr	x8, [sp]
    f338:	cbz	x8, f344 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27d0>
    f33c:	ldr	x1, [x19, #72]
    f340:	bl	7060 <fputs@plt>
    f344:	mov	x0, x22
    f348:	bl	1031c <scols_get_library_version@@SMARTCOLS_2.25+0x1f8>
    f34c:	b	f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>
    f350:	mov	x8, x21
    f354:	ldr	x9, [x8, #64]!
    f358:	cmp	x9, x8
    f35c:	b.eq	f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>  // b.none
    f360:	ldr	x8, [x19, #176]
    f364:	ldr	x1, [x19, #72]
    f368:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f36c:	add	x22, x22, #0xe4d
    f370:	ldr	x8, [x8, #16]
    f374:	cmp	x8, #0x0
    f378:	csel	x0, x22, x8, eq  // eq = none
    f37c:	bl	7060 <fputs@plt>
    f380:	ldr	x8, [x19, #176]
    f384:	ldr	x8, [x8, #16]
    f388:	cmp	x8, #0x0
    f38c:	csel	x0, x22, x8, eq  // eq = none
    f390:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
    f394:	str	x0, [sp]
    f398:	mov	x0, x19
    f39c:	bl	7960 <scols_table_is_minout@plt>
    f3a0:	cbz	w0, f3b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2844>
    f3a4:	mov	x0, x19
    f3a8:	mov	x1, x20
    f3ac:	mov	x2, x21
    f3b0:	bl	f144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25d0>
    f3b4:	cbnz	w0, f45c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f3b8:	mov	x0, x19
    f3bc:	bl	75b0 <scols_table_is_maxout@plt>
    f3c0:	cbz	w0, f450 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28dc>
    f3c4:	ldr	x8, [sp]
    f3c8:	ldr	x9, [x20, #16]
    f3cc:	cmp	x8, x9
    f3d0:	b.cs	f428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b4>  // b.hs, b.nlast
    f3d4:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
    f3d8:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f3dc:	add	x21, x21, #0xa6f
    f3e0:	add	x22, x22, #0x623
    f3e4:	b	f408 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2894>
    f3e8:	ldr	x1, [x19, #72]
    f3ec:	bl	7060 <fputs@plt>
    f3f0:	ldr	x8, [sp]
    f3f4:	add	x8, x8, #0x1
    f3f8:	str	x8, [sp]
    f3fc:	ldr	x9, [x20, #16]
    f400:	cmp	x8, x9
    f404:	b.cs	f428 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b4>  // b.hs, b.nlast
    f408:	ldrb	w8, [x19, #248]
    f40c:	mov	x0, x21
    f410:	tbnz	w8, #3, f3e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2874>
    f414:	ldr	x8, [x19, #176]
    f418:	ldr	x8, [x8, #96]
    f41c:	cmp	x8, #0x0
    f420:	csel	x0, x22, x8, eq  // eq = none
    f424:	b	f3e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2874>
    f428:	mov	x0, x20
    f42c:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    f430:	cbnz	w0, f45c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f434:	ldp	x1, x8, [x19, #72]
    f438:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f43c:	add	x9, x9, #0x623
    f440:	cmp	x8, #0x0
    f444:	csel	x0, x9, x8, eq  // eq = none
    f448:	bl	7060 <fputs@plt>
    f44c:	b	f45c <scols_table_get_termheight@@SMARTCOLS_2.31+0x28e8>
    f450:	mov	x0, x20
    f454:	bl	ee84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2310>
    f458:	cbz	w0, f3c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2850>
    f45c:	ldp	x20, x19, [sp, #80]
    f460:	ldp	x22, x21, [sp, #64]
    f464:	ldr	x23, [sp, #48]
    f468:	ldp	x29, x30, [sp, #32]
    f46c:	add	sp, sp, #0x60
    f470:	ret
    f474:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    f478:	ldr	x8, [x8, #4016]
    f47c:	ldr	x23, [x8]
    f480:	bl	7390 <getpid@plt>
    f484:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f488:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f48c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    f490:	mov	w2, w0
    f494:	add	x1, x1, #0xbcb
    f498:	add	x3, x3, #0xbd9
    f49c:	add	x4, x4, #0xbf7
    f4a0:	mov	x0, x23
    f4a4:	bl	7db0 <fprintf@plt>
    f4a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f4ac:	add	x1, x1, #0x54d
    f4b0:	mov	x0, x20
    f4b4:	bl	d614 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa0>
    f4b8:	cbnz	x21, f280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x270c>
    f4bc:	b	f398 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2824>
    f4c0:	stp	x29, x30, [sp, #-48]!
    f4c4:	stp	x20, x19, [sp, #32]
    f4c8:	ldr	w8, [x0, #216]
    f4cc:	str	x21, [sp, #16]
    f4d0:	mov	x29, sp
    f4d4:	tbnz	w8, #31, f50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2998>
    f4d8:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f4dc:	mov	x19, x0
    f4e0:	mov	w21, #0xffffffff            	// #-1
    f4e4:	add	x20, x20, #0x621
    f4e8:	ldr	x3, [x19, #72]
    f4ec:	mov	w1, #0x3                   	// #3
    f4f0:	mov	w2, #0x1                   	// #1
    f4f4:	mov	x0, x20
    f4f8:	bl	7990 <fwrite@plt>
    f4fc:	ldr	w8, [x19, #216]
    f500:	add	w21, w21, #0x1
    f504:	cmp	w21, w8
    f508:	b.lt	f4e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2974>  // b.tstop
    f50c:	ldp	x20, x19, [sp, #32]
    f510:	ldr	x21, [sp, #16]
    f514:	ldp	x29, x30, [sp], #48
    f518:	ret
    f51c:	stp	x29, x30, [sp, #-96]!
    f520:	stp	x28, x27, [sp, #16]
    f524:	stp	x26, x25, [sp, #32]
    f528:	stp	x24, x23, [sp, #48]
    f52c:	stp	x22, x21, [sp, #64]
    f530:	stp	x20, x19, [sp, #80]
    f534:	mov	x29, sp
    f538:	mov	x19, x0
    f53c:	str	wzr, [x0, #216]
    f540:	bl	7950 <scols_table_is_json@plt>
    f544:	cbz	w0, f68c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b18>
    f548:	ldr	x1, [x19, #72]
    f54c:	mov	w0, #0x7b                  	// #123
    f550:	bl	7250 <fputc@plt>
    f554:	ldr	x8, [x19, #88]
    f558:	ldr	x1, [x19, #72]
    f55c:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f560:	add	x24, x24, #0xf97
    f564:	cmp	x8, #0x0
    f568:	csel	x0, x24, x8, eq  // eq = none
    f56c:	bl	7060 <fputs@plt>
    f570:	ldr	w8, [x19, #216]
    f574:	tbnz	w8, #31, f5a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a34>
    f578:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f57c:	mov	w21, #0xffffffff            	// #-1
    f580:	add	x20, x20, #0x621
    f584:	ldr	x3, [x19, #72]
    f588:	mov	w1, #0x3                   	// #3
    f58c:	mov	w2, #0x1                   	// #1
    f590:	mov	x0, x20
    f594:	bl	7990 <fwrite@plt>
    f598:	ldr	w8, [x19, #216]
    f59c:	add	w21, w21, #0x1
    f5a0:	cmp	w21, w8
    f5a4:	b.lt	f584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a10>  // b.tstop
    f5a8:	ldr	x20, [x19, #72]
    f5ac:	ldr	x25, [x19, #8]
    f5b0:	mov	w0, #0x22                  	// #34
    f5b4:	mov	x1, x20
    f5b8:	bl	7250 <fputc@plt>
    f5bc:	cbz	x25, f644 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad0>
    f5c0:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f5c4:	mov	x28, #0x5                   	// #5
    f5c8:	mov	w26, #0x4002                	// #16386
    f5cc:	add	x21, x21, #0x49b
    f5d0:	mov	w27, #0x1                   	// #1
    f5d4:	movk	x28, #0x4400, lsl #48
    f5d8:	b	f5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a7c>
    f5dc:	mov	x0, x20
    f5e0:	mov	x1, x21
    f5e4:	mov	w2, w22
    f5e8:	bl	7db0 <fprintf@plt>
    f5ec:	add	x25, x25, #0x1
    f5f0:	ldrsb	w23, [x25]
    f5f4:	and	w22, w23, #0xff
    f5f8:	sub	w8, w22, #0x22
    f5fc:	cmp	w8, #0x3e
    f600:	b.hi	f610 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a9c>  // b.pmore
    f604:	lsl	x8, x27, x8
    f608:	tst	x8, x28
    f60c:	b.ne	f5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a68>  // b.any
    f610:	cbz	w22, f644 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad0>
    f614:	bl	77e0 <__ctype_b_loc@plt>
    f618:	ldr	x8, [x0]
    f61c:	and	x9, x23, #0xff
    f620:	ldrh	w8, [x8, x9, lsl #1]
    f624:	and	w8, w8, w26
    f628:	cmp	w8, #0x4, lsl #12
    f62c:	b.ne	f5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a68>  // b.any
    f630:	mov	w0, w23
    f634:	mov	x1, x20
    f638:	bl	7250 <fputc@plt>
    f63c:	add	x25, x25, #0x1
    f640:	b	f5f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a7c>
    f644:	mov	w0, #0x22                  	// #34
    f648:	mov	x1, x20
    f64c:	bl	7250 <fputc@plt>
    f650:	ldr	x3, [x19, #72]
    f654:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f658:	add	x0, x0, #0x62f
    f65c:	mov	w1, #0x3                   	// #3
    f660:	mov	w2, #0x1                   	// #1
    f664:	mov	w20, #0x1                   	// #1
    f668:	bl	7990 <fwrite@plt>
    f66c:	ldr	x8, [x19, #88]
    f670:	ldr	x1, [x19, #72]
    f674:	cmp	x8, #0x0
    f678:	csel	x0, x24, x8, eq  // eq = none
    f67c:	bl	7060 <fputs@plt>
    f680:	ldr	w8, [x19, #216]
    f684:	add	w8, w8, #0x1
    f688:	stp	w8, w20, [x19, #216]
    f68c:	ldp	x20, x19, [sp, #80]
    f690:	ldp	x22, x21, [sp, #64]
    f694:	ldp	x24, x23, [sp, #48]
    f698:	ldp	x26, x25, [sp, #32]
    f69c:	ldp	x28, x27, [sp, #16]
    f6a0:	ldp	x29, x30, [sp], #96
    f6a4:	ret
    f6a8:	stp	x29, x30, [sp, #-48]!
    f6ac:	stp	x20, x19, [sp, #32]
    f6b0:	ldr	w8, [x0, #216]
    f6b4:	str	x21, [sp, #16]
    f6b8:	mov	x29, sp
    f6bc:	mov	x19, x0
    f6c0:	sub	w8, w8, #0x1
    f6c4:	str	w8, [x0, #216]
    f6c8:	bl	7950 <scols_table_is_json@plt>
    f6cc:	cbz	w0, f750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bdc>
    f6d0:	ldr	w8, [x19, #216]
    f6d4:	tbnz	w8, #31, f708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b94>
    f6d8:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f6dc:	mov	w21, #0xffffffff            	// #-1
    f6e0:	add	x20, x20, #0x621
    f6e4:	ldr	x3, [x19, #72]
    f6e8:	mov	w1, #0x3                   	// #3
    f6ec:	mov	w2, #0x1                   	// #1
    f6f0:	mov	x0, x20
    f6f4:	bl	7990 <fwrite@plt>
    f6f8:	ldr	w8, [x19, #216]
    f6fc:	add	w21, w21, #0x1
    f700:	cmp	w21, w8
    f704:	b.lt	f6e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b70>  // b.tstop
    f708:	ldr	x1, [x19, #72]
    f70c:	mov	w0, #0x5d                  	// #93
    f710:	bl	7250 <fputc@plt>
    f714:	ldr	x9, [x19, #88]
    f718:	ldr	w8, [x19, #216]
    f71c:	ldr	x1, [x19, #72]
    f720:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f724:	add	x10, x10, #0xf97
    f728:	cmp	x9, #0x0
    f72c:	sub	w8, w8, #0x1
    f730:	csel	x0, x10, x9, eq  // eq = none
    f734:	str	w8, [x19, #216]
    f738:	bl	7060 <fputs@plt>
    f73c:	ldr	x1, [x19, #72]
    f740:	mov	w0, #0x7d                  	// #125
    f744:	bl	7250 <fputc@plt>
    f748:	mov	w8, #0x1                   	// #1
    f74c:	str	w8, [x19, #220]
    f750:	ldp	x20, x19, [sp, #32]
    f754:	ldr	x21, [sp, #16]
    f758:	ldp	x29, x30, [sp], #48
    f75c:	ret
    f760:	stp	x29, x30, [sp, #-48]!
    f764:	stp	x22, x21, [sp, #16]
    f768:	stp	x20, x19, [sp, #32]
    f76c:	mov	x29, sp
    f770:	mov	x19, x0
    f774:	bl	7950 <scols_table_is_json@plt>
    f778:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f77c:	add	x21, x21, #0xf97
    f780:	cbz	w0, f7f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c80>
    f784:	ldr	x1, [x19, #72]
    f788:	mov	w0, #0x2c                  	// #44
    f78c:	bl	7250 <fputc@plt>
    f790:	ldr	x8, [x19, #88]
    f794:	ldr	x1, [x19, #72]
    f798:	cmp	x8, #0x0
    f79c:	csel	x0, x21, x8, eq  // eq = none
    f7a0:	bl	7060 <fputs@plt>
    f7a4:	ldr	w8, [x19, #216]
    f7a8:	tbnz	w8, #31, f7dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c68>
    f7ac:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f7b0:	mov	w22, #0xffffffff            	// #-1
    f7b4:	add	x20, x20, #0x621
    f7b8:	ldr	x3, [x19, #72]
    f7bc:	mov	w1, #0x3                   	// #3
    f7c0:	mov	w2, #0x1                   	// #1
    f7c4:	mov	x0, x20
    f7c8:	bl	7990 <fwrite@plt>
    f7cc:	ldr	w8, [x19, #216]
    f7d0:	add	w22, w22, #0x1
    f7d4:	cmp	w22, w8
    f7d8:	b.lt	f7b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c44>  // b.tstop
    f7dc:	ldr	x3, [x19, #72]
    f7e0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f7e4:	add	x0, x0, #0x625
    f7e8:	mov	w1, #0xd                   	// #13
    f7ec:	mov	w2, #0x1                   	// #1
    f7f0:	bl	7990 <fwrite@plt>
    f7f4:	ldr	x8, [x19, #88]
    f7f8:	ldr	x1, [x19, #72]
    f7fc:	cmp	x8, #0x0
    f800:	csel	x0, x21, x8, eq  // eq = none
    f804:	bl	7060 <fputs@plt>
    f808:	ldr	w8, [x19, #216]
    f80c:	ldr	x9, [x19, #232]
    f810:	mov	w10, #0x1                   	// #1
    f814:	add	w8, w8, #0x1
    f818:	add	x9, x9, #0x1
    f81c:	stp	w8, w10, [x19, #216]
    f820:	str	x9, [x19, #232]
    f824:	ldp	x20, x19, [sp, #32]
    f828:	ldp	x22, x21, [sp, #16]
    f82c:	ldp	x29, x30, [sp], #48
    f830:	ret
    f834:	stp	x29, x30, [sp, #-48]!
    f838:	stp	x20, x19, [sp, #32]
    f83c:	ldr	w8, [x0, #216]
    f840:	str	x21, [sp, #16]
    f844:	mov	x29, sp
    f848:	mov	x19, x0
    f84c:	sub	w8, w8, #0x1
    f850:	str	w8, [x0, #216]
    f854:	bl	7950 <scols_table_is_json@plt>
    f858:	cbz	w0, f8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d50>
    f85c:	ldr	w8, [x19, #216]
    f860:	tbnz	w8, #31, f894 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d20>
    f864:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f868:	mov	w21, #0xffffffff            	// #-1
    f86c:	add	x20, x20, #0x621
    f870:	ldr	x3, [x19, #72]
    f874:	mov	w1, #0x3                   	// #3
    f878:	mov	w2, #0x1                   	// #1
    f87c:	mov	x0, x20
    f880:	bl	7990 <fwrite@plt>
    f884:	ldr	w8, [x19, #216]
    f888:	add	w21, w21, #0x1
    f88c:	cmp	w21, w8
    f890:	b.lt	f870 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cfc>  // b.tstop
    f894:	ldr	x1, [x19, #72]
    f898:	mov	w0, #0x5d                  	// #93
    f89c:	bl	7250 <fputc@plt>
    f8a0:	ldr	x8, [x19, #88]
    f8a4:	ldr	x1, [x19, #72]
    f8a8:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f8ac:	add	x9, x9, #0xf97
    f8b0:	cmp	x8, #0x0
    f8b4:	csel	x0, x9, x8, eq  // eq = none
    f8b8:	bl	7060 <fputs@plt>
    f8bc:	mov	w8, #0x1                   	// #1
    f8c0:	str	w8, [x19, #220]
    f8c4:	ldp	x20, x19, [sp, #32]
    f8c8:	ldr	x21, [sp, #16]
    f8cc:	ldp	x29, x30, [sp], #48
    f8d0:	ret
    f8d4:	stp	x29, x30, [sp, #-48]!
    f8d8:	str	x21, [sp, #16]
    f8dc:	stp	x20, x19, [sp, #32]
    f8e0:	mov	x29, sp
    f8e4:	mov	x19, x0
    f8e8:	bl	7950 <scols_table_is_json@plt>
    f8ec:	cbz	w0, f938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2dc4>
    f8f0:	ldr	w8, [x19, #216]
    f8f4:	tbnz	w8, #31, f928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2db4>
    f8f8:	adrp	x20, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f8fc:	mov	w21, #0xffffffff            	// #-1
    f900:	add	x20, x20, #0x621
    f904:	ldr	x3, [x19, #72]
    f908:	mov	w1, #0x3                   	// #3
    f90c:	mov	w2, #0x1                   	// #1
    f910:	mov	x0, x20
    f914:	bl	7990 <fwrite@plt>
    f918:	ldr	w8, [x19, #216]
    f91c:	add	w21, w21, #0x1
    f920:	cmp	w21, w8
    f924:	b.lt	f904 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d90>  // b.tstop
    f928:	ldr	x1, [x19, #72]
    f92c:	mov	w0, #0x7b                  	// #123
    f930:	bl	7250 <fputc@plt>
    f934:	str	wzr, [x19, #220]
    f938:	ldr	w8, [x19, #216]
    f93c:	ldr	x21, [sp, #16]
    f940:	add	w8, w8, #0x1
    f944:	str	w8, [x19, #216]
    f948:	ldp	x20, x19, [sp, #32]
    f94c:	ldp	x29, x30, [sp], #48
    f950:	ret
    f954:	stp	x29, x30, [sp, #-48]!
    f958:	stp	x22, x21, [sp, #16]
    f95c:	stp	x20, x19, [sp, #32]
    f960:	ldr	w8, [x0, #216]
    f964:	mov	x29, sp
    f968:	mov	w21, w2
    f96c:	mov	w20, w1
    f970:	sub	w8, w8, #0x1
    f974:	mov	x19, x0
    f978:	str	w8, [x0, #216]
    f97c:	bl	7950 <scols_table_is_json@plt>
    f980:	cbz	w0, fa0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e98>
    f984:	ldr	w8, [x19, #220]
    f988:	cbz	w8, f9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
    f98c:	ldr	w8, [x19, #216]
    f990:	tbnz	w8, #31, f9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e50>
    f994:	adrp	x21, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f998:	mov	w22, #0xffffffff            	// #-1
    f99c:	add	x21, x21, #0x621
    f9a0:	ldr	x3, [x19, #72]
    f9a4:	mov	w1, #0x3                   	// #3
    f9a8:	mov	w2, #0x1                   	// #1
    f9ac:	mov	x0, x21
    f9b0:	bl	7990 <fwrite@plt>
    f9b4:	ldr	w8, [x19, #216]
    f9b8:	add	w22, w22, #0x1
    f9bc:	cmp	w22, w8
    f9c0:	b.lt	f9a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e2c>  // b.tstop
    f9c4:	ldr	x1, [x19, #72]
    f9c8:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f9cc:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f9d0:	add	x8, x8, #0x633
    f9d4:	add	x9, x9, #0x635
    f9d8:	cmp	w20, #0x0
    f9dc:	csel	x0, x9, x8, eq  // eq = none
    f9e0:	bl	7060 <fputs@plt>
    f9e4:	ldrb	w8, [x19, #249]
    f9e8:	tbnz	w8, #5, fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>
    f9ec:	ldr	x8, [x19, #88]
    f9f0:	ldr	x1, [x19, #72]
    f9f4:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    f9f8:	add	x9, x9, #0xf97
    f9fc:	cmp	x8, #0x0
    fa00:	csel	x0, x9, x8, eq  // eq = none
    fa04:	bl	7060 <fputs@plt>
    fa08:	b	fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>
    fa0c:	cbnz	w21, fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>
    fa10:	ldrh	w8, [x19, #248]
    fa14:	tbnz	w8, #13, fa40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ecc>
    fa18:	ldr	x8, [x19, #88]
    fa1c:	ldr	x1, [x19, #72]
    fa20:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    fa24:	add	x9, x9, #0xf97
    fa28:	cmp	x8, #0x0
    fa2c:	csel	x0, x9, x8, eq  // eq = none
    fa30:	bl	7060 <fputs@plt>
    fa34:	ldr	x8, [x19, #232]
    fa38:	add	x8, x8, #0x1
    fa3c:	str	x8, [x19, #232]
    fa40:	mov	w8, #0x1                   	// #1
    fa44:	str	w8, [x19, #220]
    fa48:	ldp	x20, x19, [sp, #32]
    fa4c:	ldp	x22, x21, [sp, #16]
    fa50:	ldp	x29, x30, [sp], #48
    fa54:	ret

000000000000fa58 <scols_table_print_range@@SMARTCOLS_2.28>:
    fa58:	sub	sp, sp, #0x50
    fa5c:	stp	x29, x30, [sp, #32]
    fa60:	add	x29, sp, #0x20
    fa64:	stp	x22, x21, [sp, #48]
    fa68:	stp	x20, x19, [sp, #64]
    fa6c:	mov	x20, x2
    fa70:	mov	x21, x1
    fa74:	mov	x19, x0
    fa78:	stur	xzr, [x29, #-8]
    fa7c:	bl	7100 <scols_table_is_tree@plt>
    fa80:	cbz	w0, fa8c <scols_table_print_range@@SMARTCOLS_2.28+0x34>
    fa84:	mov	w22, #0xffffffea            	// #-22
    fa88:	b	fb18 <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
    fa8c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fa90:	ldr	x8, [x8, #4024]
    fa94:	ldrb	w8, [x8]
    fa98:	tbnz	w8, #4, fb30 <scols_table_print_range@@SMARTCOLS_2.28+0xd8>
    fa9c:	sub	x1, x29, #0x8
    faa0:	mov	x0, x19
    faa4:	bl	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fb0>
    faa8:	mov	w22, w0
    faac:	cbnz	w0, fb18 <scols_table_print_range@@SMARTCOLS_2.28+0xc0>
    fab0:	cbz	x21, fad4 <scols_table_print_range@@SMARTCOLS_2.28+0x7c>
    fab4:	add	x8, x19, #0x70
    fab8:	add	x9, x21, #0x30
    fabc:	str	wzr, [sp, #16]
    fac0:	stp	x9, x8, [sp]
    fac4:	ldr	x8, [x19, #112]
    fac8:	cmp	x9, x8
    facc:	b.ne	faf4 <scols_table_print_range@@SMARTCOLS_2.28+0x9c>  // b.any
    fad0:	b	fae0 <scols_table_print_range@@SMARTCOLS_2.28+0x88>
    fad4:	mov	x0, sp
    fad8:	mov	w1, wzr
    fadc:	bl	7110 <scols_reset_iter@plt>
    fae0:	ldur	x1, [x29, #-8]
    fae4:	mov	x0, x19
    fae8:	bl	d6dc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb68>
    faec:	mov	w22, w0
    faf0:	cbnz	w0, fb0c <scols_table_print_range@@SMARTCOLS_2.28+0xb4>
    faf4:	ldur	x1, [x29, #-8]
    faf8:	mov	x2, sp
    fafc:	mov	x0, x19
    fb00:	mov	x3, x20
    fb04:	bl	e198 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1624>
    fb08:	mov	w22, w0
    fb0c:	ldur	x1, [x29, #-8]
    fb10:	mov	x0, x19
    fb14:	bl	eadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>
    fb18:	mov	w0, w22
    fb1c:	ldp	x20, x19, [sp, #64]
    fb20:	ldp	x22, x21, [sp, #48]
    fb24:	ldp	x29, x30, [sp, #32]
    fb28:	add	sp, sp, #0x50
    fb2c:	ret
    fb30:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fb34:	ldr	x8, [x8, #4016]
    fb38:	ldr	x22, [x8]
    fb3c:	bl	7390 <getpid@plt>
    fb40:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fb44:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fb48:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fb4c:	mov	w2, w0
    fb50:	add	x1, x1, #0xbcb
    fb54:	add	x3, x3, #0xbd9
    fb58:	add	x4, x4, #0xcb0
    fb5c:	mov	x0, x22
    fb60:	bl	7db0 <fprintf@plt>
    fb64:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    fb68:	add	x1, x1, #0x638
    fb6c:	mov	x0, x19
    fb70:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fb74:	b	fa9c <scols_table_print_range@@SMARTCOLS_2.28+0x44>
    fb78:	sub	sp, sp, #0x120
    fb7c:	stp	x29, x30, [sp, #240]
    fb80:	add	x29, sp, #0xf0
    fb84:	str	x28, [sp, #256]
    fb88:	stp	x20, x19, [sp, #272]
    fb8c:	stp	x2, x3, [x29, #-112]
    fb90:	stp	x4, x5, [x29, #-96]
    fb94:	stp	x6, x7, [x29, #-80]
    fb98:	stp	q1, q2, [sp, #16]
    fb9c:	stp	q3, q4, [sp, #48]
    fba0:	str	q0, [sp]
    fba4:	stp	q5, q6, [sp, #80]
    fba8:	str	q7, [sp, #112]
    fbac:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fbb0:	ldr	x20, [x20, #4016]
    fbb4:	mov	x19, x1
    fbb8:	cbz	x0, fbe4 <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
    fbbc:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fbc0:	ldr	x9, [x9, #4024]
    fbc4:	ldrb	w9, [x9, #3]
    fbc8:	tbnz	w9, #0, fbe4 <scols_table_print_range@@SMARTCOLS_2.28+0x18c>
    fbcc:	mov	x8, x0
    fbd0:	ldr	x0, [x20]
    fbd4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fbd8:	add	x1, x1, #0xbf0
    fbdc:	mov	x2, x8
    fbe0:	bl	7db0 <fprintf@plt>
    fbe4:	mov	x8, #0xffffffffffffffd0    	// #-48
    fbe8:	mov	x10, sp
    fbec:	sub	x11, x29, #0x70
    fbf0:	movk	x8, #0xff80, lsl #32
    fbf4:	add	x9, x29, #0x30
    fbf8:	add	x10, x10, #0x80
    fbfc:	add	x11, x11, #0x30
    fc00:	stp	x10, x8, [x29, #-16]
    fc04:	stp	x9, x11, [x29, #-32]
    fc08:	ldp	q0, q1, [x29, #-32]
    fc0c:	ldr	x0, [x20]
    fc10:	sub	x2, x29, #0x40
    fc14:	mov	x1, x19
    fc18:	stp	q0, q1, [x29, #-64]
    fc1c:	bl	7c60 <vfprintf@plt>
    fc20:	ldr	x1, [x20]
    fc24:	mov	w0, #0xa                   	// #10
    fc28:	bl	7250 <fputc@plt>
    fc2c:	ldp	x20, x19, [sp, #272]
    fc30:	ldr	x28, [sp, #256]
    fc34:	ldp	x29, x30, [sp, #240]
    fc38:	add	sp, sp, #0x120
    fc3c:	ret

000000000000fc40 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
    fc40:	stp	x29, x30, [sp, #-64]!
    fc44:	str	x23, [sp, #16]
    fc48:	stp	x22, x21, [sp, #32]
    fc4c:	stp	x20, x19, [sp, #48]
    fc50:	mov	x29, sp
    fc54:	cbz	x0, fcd0 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x90>
    fc58:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fc5c:	ldr	x8, [x8, #4024]
    fc60:	mov	x22, x3
    fc64:	mov	x20, x2
    fc68:	mov	x21, x1
    fc6c:	ldrb	w8, [x8]
    fc70:	mov	x19, x0
    fc74:	tbnz	w8, #4, fcf4 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xb4>
    fc78:	add	x1, x29, #0x18
    fc7c:	mov	x0, x22
    fc80:	bl	7cf0 <open_memstream@plt>
    fc84:	cbz	x0, fcd8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x98>
    fc88:	mov	x22, x0
    fc8c:	mov	x0, x19
    fc90:	bl	7330 <scols_table_get_stream@plt>
    fc94:	mov	x23, x0
    fc98:	mov	x0, x19
    fc9c:	mov	x1, x22
    fca0:	bl	73e0 <scols_table_set_stream@plt>
    fca4:	mov	x0, x19
    fca8:	mov	x1, x21
    fcac:	mov	x2, x20
    fcb0:	bl	7380 <scols_table_print_range@plt>
    fcb4:	mov	w20, w0
    fcb8:	mov	x0, x22
    fcbc:	bl	7370 <fclose@plt>
    fcc0:	mov	x0, x19
    fcc4:	mov	x1, x23
    fcc8:	bl	73e0 <scols_table_set_stream@plt>
    fccc:	b	fcdc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fcd0:	mov	w20, #0xffffffea            	// #-22
    fcd4:	b	fcdc <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x9c>
    fcd8:	mov	w20, #0xfffffff4            	// #-12
    fcdc:	mov	w0, w20
    fce0:	ldp	x20, x19, [sp, #48]
    fce4:	ldp	x22, x21, [sp, #32]
    fce8:	ldr	x23, [sp, #16]
    fcec:	ldp	x29, x30, [sp], #64
    fcf0:	ret
    fcf4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fcf8:	ldr	x8, [x8, #4016]
    fcfc:	ldr	x23, [x8]
    fd00:	bl	7390 <getpid@plt>
    fd04:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fd08:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fd0c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fd10:	mov	w2, w0
    fd14:	add	x1, x1, #0xbcb
    fd18:	add	x3, x3, #0xbd9
    fd1c:	add	x4, x4, #0xcb0
    fd20:	mov	x0, x23
    fd24:	bl	7db0 <fprintf@plt>
    fd28:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    fd2c:	add	x1, x1, #0x650
    fd30:	mov	x0, x19
    fd34:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fd38:	b	fc78 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x38>

000000000000fd3c <scols_print_table@@SMARTCOLS_2.25>:
    fd3c:	sub	sp, sp, #0x30
    fd40:	stp	x29, x30, [sp, #16]
    fd44:	add	x29, sp, #0x10
    fd48:	sub	x1, x29, #0x4
    fd4c:	stp	x20, x19, [sp, #32]
    fd50:	mov	x19, x0
    fd54:	stur	wzr, [x29, #-4]
    fd58:	bl	fd8c <scols_print_table@@SMARTCOLS_2.25+0x50>
    fd5c:	ldur	w8, [x29, #-4]
    fd60:	mov	w20, w0
    fd64:	orr	w8, w8, w0
    fd68:	cbnz	w8, fd78 <scols_print_table@@SMARTCOLS_2.25+0x3c>
    fd6c:	ldr	x1, [x19, #72]
    fd70:	mov	w0, #0xa                   	// #10
    fd74:	bl	7250 <fputc@plt>
    fd78:	mov	w0, w20
    fd7c:	ldp	x20, x19, [sp, #32]
    fd80:	ldp	x29, x30, [sp, #16]
    fd84:	add	sp, sp, #0x30
    fd88:	ret
    fd8c:	sub	sp, sp, #0x40
    fd90:	stp	x29, x30, [sp, #16]
    fd94:	stp	x22, x21, [sp, #32]
    fd98:	stp	x20, x19, [sp, #48]
    fd9c:	add	x29, sp, #0x10
    fda0:	str	xzr, [sp, #8]
    fda4:	cbz	x0, fe58 <scols_print_table@@SMARTCOLS_2.25+0x11c>
    fda8:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fdac:	ldr	x22, [x22, #4024]
    fdb0:	mov	x20, x1
    fdb4:	mov	x19, x0
    fdb8:	ldrb	w8, [x22]
    fdbc:	tbnz	w8, #4, fe90 <scols_print_table@@SMARTCOLS_2.25+0x154>
    fdc0:	cbz	x20, fdc8 <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fdc4:	str	wzr, [x20]
    fdc8:	mov	x8, x19
    fdcc:	ldr	x9, [x8, #96]!
    fdd0:	cmp	x9, x8
    fdd4:	b.eq	fe50 <scols_print_table@@SMARTCOLS_2.25+0x114>  // b.none
    fdd8:	mov	x8, x19
    fddc:	ldr	x9, [x8, #112]!
    fde0:	cmp	x9, x8
    fde4:	b.eq	fe74 <scols_print_table@@SMARTCOLS_2.25+0x138>  // b.none
    fde8:	ldrh	w8, [x19, #248]
    fdec:	add	x1, sp, #0x8
    fdf0:	mov	x0, x19
    fdf4:	and	w8, w8, #0xfffffeff
    fdf8:	strh	w8, [x19, #248]
    fdfc:	bl	eb24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fb0>
    fe00:	mov	w21, w0
    fe04:	cbnz	w0, fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>
    fe08:	mov	x0, x19
    fe0c:	bl	f51c <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a8>
    fe10:	ldr	w8, [x19, #224]
    fe14:	cbnz	w8, fe20 <scols_print_table@@SMARTCOLS_2.25+0xe4>
    fe18:	mov	x0, x19
    fe1c:	bl	d2b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x744>
    fe20:	ldr	x1, [sp, #8]
    fe24:	mov	x0, x19
    fe28:	bl	d6dc <scols_table_get_termheight@@SMARTCOLS_2.31+0xb68>
    fe2c:	mov	w21, w0
    fe30:	cbnz	w0, ff3c <scols_print_table@@SMARTCOLS_2.25+0x200>
    fe34:	mov	x0, x19
    fe38:	bl	7100 <scols_table_is_tree@plt>
    fe3c:	ldr	x1, [sp, #8]
    fe40:	cbz	w0, ff28 <scols_print_table@@SMARTCOLS_2.25+0x1ec>
    fe44:	mov	x0, x19
    fe48:	bl	e864 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cf0>
    fe4c:	b	ff30 <scols_print_table@@SMARTCOLS_2.25+0x1f4>
    fe50:	ldrb	w8, [x22]
    fe54:	tbnz	w8, #4, fedc <scols_print_table@@SMARTCOLS_2.25+0x1a0>
    fe58:	mov	w21, #0xffffffea            	// #-22
    fe5c:	mov	w0, w21
    fe60:	ldp	x20, x19, [sp, #48]
    fe64:	ldp	x22, x21, [sp, #32]
    fe68:	ldp	x29, x30, [sp, #16]
    fe6c:	add	sp, sp, #0x40
    fe70:	ret
    fe74:	ldrb	w8, [x22]
    fe78:	tbnz	w8, #4, ff4c <scols_print_table@@SMARTCOLS_2.25+0x210>
    fe7c:	mov	w21, wzr
    fe80:	cbz	x20, fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>
    fe84:	mov	w8, #0x1                   	// #1
    fe88:	str	w8, [x20]
    fe8c:	b	fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>
    fe90:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fe94:	ldr	x8, [x8, #4016]
    fe98:	ldr	x21, [x8]
    fe9c:	bl	7390 <getpid@plt>
    fea0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fea4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fea8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    feac:	mov	w2, w0
    feb0:	add	x1, x1, #0xbcb
    feb4:	add	x3, x3, #0xbd9
    feb8:	add	x4, x4, #0xcb0
    febc:	mov	x0, x21
    fec0:	bl	7db0 <fprintf@plt>
    fec4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    fec8:	add	x1, x1, #0x349
    fecc:	mov	x0, x19
    fed0:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    fed4:	cbnz	x20, fdc4 <scols_print_table@@SMARTCOLS_2.25+0x88>
    fed8:	b	fdc8 <scols_print_table@@SMARTCOLS_2.25+0x8c>
    fedc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    fee0:	ldr	x8, [x8, #4016]
    fee4:	ldr	x20, [x8]
    fee8:	bl	7390 <getpid@plt>
    feec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fef0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fef4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    fef8:	mov	w2, w0
    fefc:	add	x1, x1, #0xbcb
    ff00:	add	x3, x3, #0xbd9
    ff04:	add	x4, x4, #0xcb0
    ff08:	mov	x0, x20
    ff0c:	bl	7db0 <fprintf@plt>
    ff10:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ff14:	add	x1, x1, #0x67c
    ff18:	mov	x0, x19
    ff1c:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    ff20:	mov	w21, #0xffffffea            	// #-22
    ff24:	b	fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>
    ff28:	mov	x0, x19
    ff2c:	bl	e818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ca4>
    ff30:	mov	w21, w0
    ff34:	mov	x0, x19
    ff38:	bl	f6a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b34>
    ff3c:	ldr	x1, [sp, #8]
    ff40:	mov	x0, x19
    ff44:	bl	eadc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>
    ff48:	b	fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>
    ff4c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ff50:	ldr	x8, [x8, #4016]
    ff54:	ldr	x21, [x8]
    ff58:	bl	7390 <getpid@plt>
    ff5c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ff60:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ff64:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
    ff68:	mov	w2, w0
    ff6c:	add	x1, x1, #0xbcb
    ff70:	add	x3, x3, #0xbd9
    ff74:	add	x4, x4, #0xcb0
    ff78:	mov	x0, x21
    ff7c:	bl	7db0 <fprintf@plt>
    ff80:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
    ff84:	add	x1, x1, #0x690
    ff88:	mov	x0, x19
    ff8c:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
    ff90:	mov	w21, wzr
    ff94:	cbnz	x20, fe84 <scols_print_table@@SMARTCOLS_2.25+0x148>
    ff98:	b	fe5c <scols_print_table@@SMARTCOLS_2.25+0x120>

000000000000ff9c <scols_print_table_to_string@@SMARTCOLS_2.25>:
    ff9c:	sub	sp, sp, #0x40
    ffa0:	stp	x29, x30, [sp, #16]
    ffa4:	stp	x22, x21, [sp, #32]
    ffa8:	stp	x20, x19, [sp, #48]
    ffac:	add	x29, sp, #0x10
    ffb0:	cbz	x0, 10020 <scols_print_table_to_string@@SMARTCOLS_2.25+0x84>
    ffb4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
    ffb8:	ldr	x8, [x8, #4024]
    ffbc:	mov	x20, x1
    ffc0:	mov	x19, x0
    ffc4:	ldrb	w8, [x8]
    ffc8:	tbnz	w8, #4, 10044 <scols_print_table_to_string@@SMARTCOLS_2.25+0xa8>
    ffcc:	add	x1, sp, #0x8
    ffd0:	mov	x0, x20
    ffd4:	bl	7cf0 <open_memstream@plt>
    ffd8:	cbz	x0, 10028 <scols_print_table_to_string@@SMARTCOLS_2.25+0x8c>
    ffdc:	mov	x20, x0
    ffe0:	mov	x0, x19
    ffe4:	bl	7330 <scols_table_get_stream@plt>
    ffe8:	mov	x22, x0
    ffec:	mov	x0, x19
    fff0:	mov	x1, x20
    fff4:	bl	73e0 <scols_table_set_stream@plt>
    fff8:	mov	x0, x19
    fffc:	mov	x1, xzr
   10000:	bl	fd8c <scols_print_table@@SMARTCOLS_2.25+0x50>
   10004:	mov	w21, w0
   10008:	mov	x0, x20
   1000c:	bl	7370 <fclose@plt>
   10010:	mov	x0, x19
   10014:	mov	x1, x22
   10018:	bl	73e0 <scols_table_set_stream@plt>
   1001c:	b	1002c <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
   10020:	mov	w21, #0xffffffea            	// #-22
   10024:	b	1002c <scols_print_table_to_string@@SMARTCOLS_2.25+0x90>
   10028:	mov	w21, #0xfffffff4            	// #-12
   1002c:	mov	w0, w21
   10030:	ldp	x20, x19, [sp, #48]
   10034:	ldp	x22, x21, [sp, #32]
   10038:	ldp	x29, x30, [sp, #16]
   1003c:	add	sp, sp, #0x40
   10040:	ret
   10044:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10048:	ldr	x8, [x8, #4016]
   1004c:	ldr	x21, [x8]
   10050:	bl	7390 <getpid@plt>
   10054:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10058:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1005c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10060:	mov	w2, w0
   10064:	add	x1, x1, #0xbcb
   10068:	add	x3, x3, #0xbd9
   1006c:	add	x4, x4, #0xcb0
   10070:	mov	x0, x21
   10074:	bl	7db0 <fprintf@plt>
   10078:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1007c:	add	x1, x1, #0x669
   10080:	mov	x0, x19
   10084:	bl	fb78 <scols_table_print_range@@SMARTCOLS_2.28+0x120>
   10088:	b	ffcc <scols_print_table_to_string@@SMARTCOLS_2.25+0x30>

000000000001008c <scols_parse_version_string@@SMARTCOLS_2.25>:
   1008c:	stp	x29, x30, [sp, #-48]!
   10090:	stp	x22, x21, [sp, #16]
   10094:	stp	x20, x19, [sp, #32]
   10098:	mov	x29, sp
   1009c:	cbz	x0, 10104 <scols_parse_version_string@@SMARTCOLS_2.25+0x78>
   100a0:	ldrb	w8, [x0]
   100a4:	cbz	w8, 100ec <scols_parse_version_string@@SMARTCOLS_2.25+0x60>
   100a8:	mov	w19, wzr
   100ac:	add	x20, x0, #0x1
   100b0:	mov	w21, #0xa                   	// #10
   100b4:	b	100c0 <scols_parse_version_string@@SMARTCOLS_2.25+0x34>
   100b8:	ldrb	w8, [x20], #1
   100bc:	cbz	w8, 100f0 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   100c0:	and	w9, w8, #0xff
   100c4:	cmp	w9, #0x2e
   100c8:	b.eq	100b8 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>  // b.none
   100cc:	sxtb	w22, w8
   100d0:	bl	77e0 <__ctype_b_loc@plt>
   100d4:	ldr	x8, [x0]
   100d8:	ldrh	w8, [x8, w22, sxtw #1]
   100dc:	tbz	w8, #11, 100f0 <scols_parse_version_string@@SMARTCOLS_2.25+0x64>
   100e0:	madd	w8, w19, w21, w22
   100e4:	sub	w19, w8, #0x30
   100e8:	b	100b8 <scols_parse_version_string@@SMARTCOLS_2.25+0x2c>
   100ec:	mov	w19, wzr
   100f0:	mov	w0, w19
   100f4:	ldp	x20, x19, [sp, #32]
   100f8:	ldp	x22, x21, [sp, #16]
   100fc:	ldp	x29, x30, [sp], #48
   10100:	ret
   10104:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10108:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1010c:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10110:	add	x0, x0, #0x6a3
   10114:	add	x1, x1, #0x6ae
   10118:	add	x3, x3, #0x6c9
   1011c:	mov	w2, #0x25                  	// #37
   10120:	bl	7c80 <__assert_fail@plt>

0000000000010124 <scols_get_library_version@@SMARTCOLS_2.25>:
   10124:	stp	x29, x30, [sp, #-16]!
   10128:	mov	x29, sp
   1012c:	cbz	x0, 1013c <scols_get_library_version@@SMARTCOLS_2.25+0x18>
   10130:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10134:	add	x8, x8, #0x6f6
   10138:	str	x8, [x0]
   1013c:	bl	77e0 <__ctype_b_loc@plt>
   10140:	ldr	x8, [x0]
   10144:	ldrb	w8, [x8, #101]
   10148:	tbnz	w8, #3, 10158 <scols_get_library_version@@SMARTCOLS_2.25+0x34>
   1014c:	mov	w0, wzr
   10150:	ldp	x29, x30, [sp], #16
   10154:	ret
   10158:	bl	77e0 <__ctype_b_loc@plt>
   1015c:	ldr	x8, [x0]
   10160:	ldrb	w8, [x8, #103]
   10164:	tbnz	w8, #3, 10174 <scols_get_library_version@@SMARTCOLS_2.25+0x50>
   10168:	mov	w0, #0x2                   	// #2
   1016c:	ldp	x29, x30, [sp], #16
   10170:	ret
   10174:	bl	77e0 <__ctype_b_loc@plt>
   10178:	ldr	x8, [x0]
   1017c:	ldrb	w8, [x8, #107]
   10180:	tbnz	w8, #3, 10190 <scols_get_library_version@@SMARTCOLS_2.25+0x6c>
   10184:	mov	w0, #0x17                  	// #23
   10188:	ldp	x29, x30, [sp], #16
   1018c:	ret
   10190:	bl	77e0 <__ctype_b_loc@plt>
   10194:	ldr	x8, [x0]
   10198:	mov	w9, #0x92f                 	// #2351
   1019c:	ldrb	w8, [x8, #99]
   101a0:	tst	w8, #0x8
   101a4:	mov	w8, #0xeb                  	// #235
   101a8:	csel	w0, w8, w9, eq  // eq = none
   101ac:	ldp	x29, x30, [sp], #16
   101b0:	ret
   101b4:	stp	x29, x30, [sp, #-48]!
   101b8:	stp	x20, x19, [sp, #32]
   101bc:	mov	x20, x0
   101c0:	add	x0, x0, #0x28
   101c4:	str	x21, [sp, #16]
   101c8:	mov	x29, sp
   101cc:	bl	7400 <malloc@plt>
   101d0:	mov	x19, x0
   101d4:	cbz	x0, 101f4 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>
   101d8:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   101dc:	ldr	x9, [x9, #4024]
   101e0:	add	x8, x19, #0x28
   101e4:	stp	x8, x8, [x19]
   101e8:	stp	xzr, x20, [x19, #16]
   101ec:	ldrb	w9, [x9]
   101f0:	tbnz	w9, #6, 10208 <scols_get_library_version@@SMARTCOLS_2.25+0xe4>
   101f4:	mov	x0, x19
   101f8:	ldp	x20, x19, [sp, #32]
   101fc:	ldr	x21, [sp, #16]
   10200:	ldp	x29, x30, [sp], #48
   10204:	ret
   10208:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1020c:	ldr	x8, [x8, #4016]
   10210:	ldr	x21, [x8]
   10214:	bl	7390 <getpid@plt>
   10218:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1021c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10220:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10224:	mov	w2, w0
   10228:	add	x1, x1, #0xbcb
   1022c:	add	x3, x3, #0xbd9
   10230:	add	x4, x4, #0x6fd
   10234:	mov	x0, x21
   10238:	bl	7db0 <fprintf@plt>
   1023c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10240:	add	x1, x1, #0x702
   10244:	mov	x0, x19
   10248:	mov	x2, x20
   1024c:	bl	10254 <scols_get_library_version@@SMARTCOLS_2.25+0x130>
   10250:	b	101f4 <scols_get_library_version@@SMARTCOLS_2.25+0xd0>
   10254:	sub	sp, sp, #0x120
   10258:	stp	x29, x30, [sp, #240]
   1025c:	add	x29, sp, #0xf0
   10260:	str	x28, [sp, #256]
   10264:	stp	x20, x19, [sp, #272]
   10268:	stp	x2, x3, [x29, #-112]
   1026c:	stp	x4, x5, [x29, #-96]
   10270:	stp	x6, x7, [x29, #-80]
   10274:	stp	q1, q2, [sp, #16]
   10278:	stp	q3, q4, [sp, #48]
   1027c:	str	q0, [sp]
   10280:	stp	q5, q6, [sp, #80]
   10284:	str	q7, [sp, #112]
   10288:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1028c:	ldr	x20, [x20, #4016]
   10290:	mov	x19, x1
   10294:	cbz	x0, 102c0 <scols_get_library_version@@SMARTCOLS_2.25+0x19c>
   10298:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1029c:	ldr	x9, [x9, #4024]
   102a0:	ldrb	w9, [x9, #3]
   102a4:	tbnz	w9, #0, 102c0 <scols_get_library_version@@SMARTCOLS_2.25+0x19c>
   102a8:	mov	x8, x0
   102ac:	ldr	x0, [x20]
   102b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   102b4:	add	x1, x1, #0xbf0
   102b8:	mov	x2, x8
   102bc:	bl	7db0 <fprintf@plt>
   102c0:	mov	x8, #0xffffffffffffffd0    	// #-48
   102c4:	mov	x10, sp
   102c8:	sub	x11, x29, #0x70
   102cc:	movk	x8, #0xff80, lsl #32
   102d0:	add	x9, x29, #0x30
   102d4:	add	x10, x10, #0x80
   102d8:	add	x11, x11, #0x30
   102dc:	stp	x10, x8, [x29, #-16]
   102e0:	stp	x9, x11, [x29, #-32]
   102e4:	ldp	q0, q1, [x29, #-32]
   102e8:	ldr	x0, [x20]
   102ec:	sub	x2, x29, #0x40
   102f0:	mov	x1, x19
   102f4:	stp	q0, q1, [x29, #-64]
   102f8:	bl	7c60 <vfprintf@plt>
   102fc:	ldr	x1, [x20]
   10300:	mov	w0, #0xa                   	// #10
   10304:	bl	7250 <fputc@plt>
   10308:	ldp	x20, x19, [sp, #272]
   1030c:	ldr	x28, [sp, #256]
   10310:	ldp	x29, x30, [sp, #240]
   10314:	add	sp, sp, #0x120
   10318:	ret
   1031c:	cbz	x0, 10358 <scols_get_library_version@@SMARTCOLS_2.25+0x234>
   10320:	stp	x29, x30, [sp, #-32]!
   10324:	stp	x20, x19, [sp, #16]
   10328:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1032c:	ldr	x8, [x8, #4024]
   10330:	mov	x19, x0
   10334:	mov	x29, sp
   10338:	ldrb	w8, [x8]
   1033c:	tbnz	w8, #6, 1035c <scols_get_library_version@@SMARTCOLS_2.25+0x238>
   10340:	ldr	x0, [x19, #16]
   10344:	bl	7840 <free@plt>
   10348:	mov	x0, x19
   1034c:	ldp	x20, x19, [sp, #16]
   10350:	ldp	x29, x30, [sp], #32
   10354:	b	7840 <free@plt>
   10358:	ret
   1035c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10360:	ldr	x8, [x8, #4016]
   10364:	ldr	x20, [x8]
   10368:	bl	7390 <getpid@plt>
   1036c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10370:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10374:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10378:	mov	w2, w0
   1037c:	add	x1, x1, #0xbcb
   10380:	add	x3, x3, #0xbd9
   10384:	add	x4, x4, #0x6fd
   10388:	mov	x0, x20
   1038c:	bl	7db0 <fprintf@plt>
   10390:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10394:	add	x1, x1, #0xbfb
   10398:	mov	x0, x19
   1039c:	bl	10254 <scols_get_library_version@@SMARTCOLS_2.25+0x130>
   103a0:	b	10340 <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
   103a4:	cbz	x0, 103c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2a4>
   103a8:	mov	x8, x0
   103ac:	ldr	x9, [x8]
   103b0:	mov	w0, wzr
   103b4:	strb	wzr, [x9]
   103b8:	ldr	x9, [x8]
   103bc:	str	xzr, [x8, #32]
   103c0:	str	x9, [x8, #8]
   103c4:	ret
   103c8:	mov	w0, #0xffffffea            	// #-22
   103cc:	ret
   103d0:	stp	x29, x30, [sp, #-48]!
   103d4:	str	x21, [sp, #16]
   103d8:	stp	x20, x19, [sp, #32]
   103dc:	mov	x29, sp
   103e0:	cbz	x0, 1043c <scols_get_library_version@@SMARTCOLS_2.25+0x318>
   103e4:	mov	x20, x1
   103e8:	cbz	x1, 10444 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   103ec:	ldrb	w8, [x20]
   103f0:	cbz	w8, 10444 <scols_get_library_version@@SMARTCOLS_2.25+0x320>
   103f4:	mov	x19, x0
   103f8:	mov	x0, x20
   103fc:	bl	7030 <strlen@plt>
   10400:	mov	x21, x0
   10404:	ldr	x8, [x19, #24]
   10408:	ldp	x9, x0, [x19]
   1040c:	sub	x8, x8, x0
   10410:	add	x8, x8, x9
   10414:	cmp	x8, x21
   10418:	b.ls	1043c <scols_get_library_version@@SMARTCOLS_2.25+0x318>  // b.plast
   1041c:	add	x2, x21, #0x1
   10420:	mov	x1, x20
   10424:	bl	6f90 <memcpy@plt>
   10428:	ldr	x8, [x19, #8]
   1042c:	mov	w0, wzr
   10430:	add	x8, x8, x21
   10434:	str	x8, [x19, #8]
   10438:	b	10448 <scols_get_library_version@@SMARTCOLS_2.25+0x324>
   1043c:	mov	w0, #0xffffffea            	// #-22
   10440:	b	10448 <scols_get_library_version@@SMARTCOLS_2.25+0x324>
   10444:	mov	w0, wzr
   10448:	ldp	x20, x19, [sp, #32]
   1044c:	ldr	x21, [sp, #16]
   10450:	ldp	x29, x30, [sp], #48
   10454:	ret
   10458:	stp	x29, x30, [sp, #-48]!
   1045c:	stp	x22, x21, [sp, #16]
   10460:	stp	x20, x19, [sp, #32]
   10464:	mov	x29, sp
   10468:	cbz	x1, 104d4 <scols_get_library_version@@SMARTCOLS_2.25+0x3b0>
   1046c:	mov	x19, x2
   10470:	mov	x20, x1
   10474:	mov	x21, x0
   10478:	b	10484 <scols_get_library_version@@SMARTCOLS_2.25+0x360>
   1047c:	subs	x20, x20, #0x1
   10480:	b.eq	104d4 <scols_get_library_version@@SMARTCOLS_2.25+0x3b0>  // b.none
   10484:	cbz	x21, 104dc <scols_get_library_version@@SMARTCOLS_2.25+0x3b8>
   10488:	cbz	x19, 1047c <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   1048c:	ldrb	w8, [x19]
   10490:	cbz	w8, 1047c <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   10494:	mov	x0, x19
   10498:	bl	7030 <strlen@plt>
   1049c:	mov	x22, x0
   104a0:	ldr	x8, [x21, #24]
   104a4:	ldp	x9, x0, [x21]
   104a8:	sub	x8, x8, x0
   104ac:	add	x8, x8, x9
   104b0:	cmp	x8, x22
   104b4:	b.ls	104dc <scols_get_library_version@@SMARTCOLS_2.25+0x3b8>  // b.plast
   104b8:	add	x2, x22, #0x1
   104bc:	mov	x1, x19
   104c0:	bl	6f90 <memcpy@plt>
   104c4:	ldr	x8, [x21, #8]
   104c8:	add	x8, x8, x22
   104cc:	str	x8, [x21, #8]
   104d0:	b	1047c <scols_get_library_version@@SMARTCOLS_2.25+0x358>
   104d4:	mov	w0, wzr
   104d8:	b	104e0 <scols_get_library_version@@SMARTCOLS_2.25+0x3bc>
   104dc:	mov	w0, #0xffffffea            	// #-22
   104e0:	ldp	x20, x19, [sp, #32]
   104e4:	ldp	x22, x21, [sp, #16]
   104e8:	ldp	x29, x30, [sp], #48
   104ec:	ret
   104f0:	stp	x29, x30, [sp, #-48]!
   104f4:	stp	x22, x21, [sp, #16]
   104f8:	stp	x20, x19, [sp, #32]
   104fc:	mov	x29, sp
   10500:	cbz	x0, 10568 <scols_get_library_version@@SMARTCOLS_2.25+0x444>
   10504:	ldr	x8, [x0]
   10508:	mov	x20, x1
   1050c:	mov	x19, x0
   10510:	strb	wzr, [x8]
   10514:	ldr	x21, [x0]
   10518:	str	xzr, [x0, #32]
   1051c:	str	x21, [x0, #8]
   10520:	cbz	x1, 10570 <scols_get_library_version@@SMARTCOLS_2.25+0x44c>
   10524:	ldrb	w8, [x20]
   10528:	cbz	w8, 10570 <scols_get_library_version@@SMARTCOLS_2.25+0x44c>
   1052c:	mov	x0, x20
   10530:	bl	7030 <strlen@plt>
   10534:	ldr	x8, [x19, #24]
   10538:	cmp	x8, x0
   1053c:	b.ls	10568 <scols_get_library_version@@SMARTCOLS_2.25+0x444>  // b.plast
   10540:	mov	x22, x0
   10544:	add	x2, x0, #0x1
   10548:	mov	x0, x21
   1054c:	mov	x1, x20
   10550:	bl	6f90 <memcpy@plt>
   10554:	ldr	x8, [x19, #8]
   10558:	mov	w0, wzr
   1055c:	add	x8, x8, x22
   10560:	str	x8, [x19, #8]
   10564:	b	10574 <scols_get_library_version@@SMARTCOLS_2.25+0x450>
   10568:	mov	w0, #0xffffffea            	// #-22
   1056c:	b	10574 <scols_get_library_version@@SMARTCOLS_2.25+0x450>
   10570:	mov	w0, wzr
   10574:	ldp	x20, x19, [sp, #32]
   10578:	ldp	x22, x21, [sp, #16]
   1057c:	ldp	x29, x30, [sp], #48
   10580:	ret
   10584:	cbz	x0, 10594 <scols_get_library_version@@SMARTCOLS_2.25+0x470>
   10588:	ldp	x9, x8, [x0]
   1058c:	sub	x8, x8, x9
   10590:	str	x8, [x0, #32]
   10594:	ret
   10598:	cbz	x0, 105a0 <scols_get_library_version@@SMARTCOLS_2.25+0x47c>
   1059c:	ldr	x0, [x0]
   105a0:	ret
   105a4:	cbz	x0, 105ac <scols_get_library_version@@SMARTCOLS_2.25+0x488>
   105a8:	ldr	x0, [x0, #24]
   105ac:	ret
   105b0:	stp	x29, x30, [sp, #-64]!
   105b4:	stp	x20, x19, [sp, #48]
   105b8:	mov	x19, x2
   105bc:	str	x23, [sp, #16]
   105c0:	stp	x22, x21, [sp, #32]
   105c4:	mov	x29, sp
   105c8:	cbz	x1, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   105cc:	ldr	x21, [x1]
   105d0:	mov	x20, x1
   105d4:	cbz	x21, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   105d8:	ldr	x2, [x20, #16]
   105dc:	mov	x22, x3
   105e0:	mov	x23, x0
   105e4:	cbnz	x2, 10604 <scols_get_library_version@@SMARTCOLS_2.25+0x4e0>
   105e8:	ldr	x0, [x20, #24]
   105ec:	bl	15f68 <scols_init_debug@@SMARTCOLS_2.25+0x2be4>
   105f0:	add	x0, x0, #0x1
   105f4:	bl	7400 <malloc@plt>
   105f8:	mov	x2, x0
   105fc:	str	x0, [x20, #16]
   10600:	cbz	x0, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   10604:	ldrb	w8, [x23, #249]
   10608:	tbnz	w8, #4, 10624 <scols_get_library_version@@SMARTCOLS_2.25+0x500>
   1060c:	mov	x0, x21
   10610:	mov	x1, x19
   10614:	mov	x3, x22
   10618:	bl	15c08 <scols_init_debug@@SMARTCOLS_2.25+0x2884>
   1061c:	cbnz	x0, 10644 <scols_get_library_version@@SMARTCOLS_2.25+0x520>
   10620:	b	10654 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   10624:	mov	x0, x21
   10628:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   1062c:	str	x0, [x19]
   10630:	ldr	x0, [x20, #16]
   10634:	mov	x1, x21
   10638:	bl	79d0 <strcpy@plt>
   1063c:	ldr	x0, [x20, #16]
   10640:	cbz	x0, 10654 <scols_get_library_version@@SMARTCOLS_2.25+0x530>
   10644:	ldr	x8, [x19]
   10648:	add	x8, x8, #0x1
   1064c:	cmp	x8, #0x1
   10650:	b.hi	1065c <scols_get_library_version@@SMARTCOLS_2.25+0x538>  // b.pmore
   10654:	mov	x0, xzr
   10658:	str	xzr, [x19]
   1065c:	ldp	x20, x19, [sp, #48]
   10660:	ldp	x22, x21, [sp, #32]
   10664:	ldr	x23, [sp, #16]
   10668:	ldp	x29, x30, [sp], #64
   1066c:	ret
   10670:	sub	sp, sp, #0x20
   10674:	stp	x29, x30, [sp, #16]
   10678:	add	x29, sp, #0x10
   1067c:	cbz	x0, 106a8 <scols_get_library_version@@SMARTCOLS_2.25+0x584>
   10680:	mov	x8, x0
   10684:	ldr	x0, [x0]
   10688:	str	xzr, [sp, #8]
   1068c:	cbz	x0, 106b4 <scols_get_library_version@@SMARTCOLS_2.25+0x590>
   10690:	ldr	x1, [x8, #32]
   10694:	cbz	x1, 106b0 <scols_get_library_version@@SMARTCOLS_2.25+0x58c>
   10698:	add	x2, sp, #0x8
   1069c:	bl	15a38 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
   106a0:	ldr	x0, [sp, #8]
   106a4:	b	106b4 <scols_get_library_version@@SMARTCOLS_2.25+0x590>
   106a8:	str	xzr, [sp, #8]
   106ac:	b	106b4 <scols_get_library_version@@SMARTCOLS_2.25+0x590>
   106b0:	mov	x0, xzr
   106b4:	ldp	x29, x30, [sp, #16]
   106b8:	add	sp, sp, #0x20
   106bc:	ret
   106c0:	sub	sp, sp, #0xb0
   106c4:	str	d8, [sp, #64]
   106c8:	stp	x29, x30, [sp, #80]
   106cc:	stp	x28, x27, [sp, #96]
   106d0:	stp	x26, x25, [sp, #112]
   106d4:	stp	x24, x23, [sp, #128]
   106d8:	stp	x22, x21, [sp, #144]
   106dc:	stp	x20, x19, [sp, #160]
   106e0:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   106e4:	ldr	x20, [x20, #4024]
   106e8:	mov	x22, x1
   106ec:	mov	x19, x0
   106f0:	add	x29, sp, #0x40
   106f4:	ldrb	w8, [x20]
   106f8:	tbnz	w8, #4, 10a5c <scols_get_library_version@@SMARTCOLS_2.25+0x938>
   106fc:	ldr	x9, [x19, #80]
   10700:	ldrh	w8, [x19, #248]
   10704:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10708:	add	x10, x10, #0x623
   1070c:	cmp	x9, #0x0
   10710:	orr	w8, w8, #0x10
   10714:	csel	x0, x10, x9, eq  // eq = none
   10718:	strh	w8, [x19, #248]
   1071c:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   10720:	mov	x27, x0
   10724:	cbz	x19, 10740 <scols_get_library_version@@SMARTCOLS_2.25+0x61c>
   10728:	mov	x8, x19
   1072c:	ldr	x9, [x8, #128]!
   10730:	cmp	x9, x8
   10734:	b.eq	10740 <scols_get_library_version@@SMARTCOLS_2.25+0x61c>  // b.none
   10738:	mov	w26, #0x1                   	// #1
   1073c:	b	10744 <scols_get_library_version@@SMARTCOLS_2.25+0x620>
   10740:	mov	w26, wzr
   10744:	add	x0, sp, #0x8
   10748:	mov	w1, wzr
   1074c:	bl	7110 <scols_reset_iter@plt>
   10750:	add	x1, sp, #0x8
   10754:	add	x2, sp, #0x20
   10758:	mov	x0, x19
   1075c:	bl	7b50 <scols_table_next_column@plt>
   10760:	cbz	w0, 107f8 <scols_get_library_version@@SMARTCOLS_2.25+0x6d4>
   10764:	mov	w25, wzr
   10768:	mov	x23, xzr
   1076c:	mov	x21, xzr
   10770:	ldrb	w8, [x19, #248]
   10774:	tbnz	w8, #2, 10788 <scols_get_library_version@@SMARTCOLS_2.25+0x664>
   10778:	ldrb	w8, [x20]
   1077c:	tbnz	w8, #4, 10f50 <scols_get_library_version@@SMARTCOLS_2.25+0xe2c>
   10780:	mov	w24, wzr
   10784:	b	10de0 <scols_get_library_version@@SMARTCOLS_2.25+0xcbc>
   10788:	ldr	x8, [x19, #40]
   1078c:	cmp	x23, x8
   10790:	b.ls	108a0 <scols_get_library_version@@SMARTCOLS_2.25+0x77c>  // b.plast
   10794:	mov	x0, x19
   10798:	bl	75b0 <scols_table_is_maxout@plt>
   1079c:	cbz	w0, 108a0 <scols_get_library_version@@SMARTCOLS_2.25+0x77c>
   107a0:	ldrb	w8, [x20]
   107a4:	tbnz	w8, #4, 10fe0 <scols_get_library_version@@SMARTCOLS_2.25+0xebc>
   107a8:	add	x0, sp, #0x8
   107ac:	mov	w1, wzr
   107b0:	bl	7110 <scols_reset_iter@plt>
   107b4:	ldr	x8, [x19, #40]
   107b8:	cmp	x23, x8
   107bc:	b.ls	10898 <scols_get_library_version@@SMARTCOLS_2.25+0x774>  // b.plast
   107c0:	add	x1, sp, #0x8
   107c4:	add	x2, sp, #0x20
   107c8:	mov	x0, x19
   107cc:	bl	7b50 <scols_table_next_column@plt>
   107d0:	cbnz	w0, 10898 <scols_get_library_version@@SMARTCOLS_2.25+0x774>
   107d4:	ldr	x0, [sp, #32]
   107d8:	bl	7bf0 <scols_column_is_hidden@plt>
   107dc:	cbnz	w0, 107b4 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   107e0:	ldr	x8, [sp, #32]
   107e4:	sub	x23, x23, #0x1
   107e8:	ldr	x9, [x8, #24]
   107ec:	sub	x9, x9, #0x1
   107f0:	str	x9, [x8, #24]
   107f4:	b	107b4 <scols_get_library_version@@SMARTCOLS_2.25+0x690>
   107f8:	mov	x21, xzr
   107fc:	mov	x23, xzr
   10800:	mov	w25, wzr
   10804:	b	10860 <scols_get_library_version@@SMARTCOLS_2.25+0x73c>
   10808:	mov	x0, x19
   1080c:	mov	x2, x22
   10810:	bl	11220 <scols_get_library_version@@SMARTCOLS_2.25+0x10fc>
   10814:	cbnz	w0, 10a54 <scols_get_library_version@@SMARTCOLS_2.25+0x930>
   10818:	ldr	x0, [sp, #32]
   1081c:	bl	11510 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>
   10820:	ldr	x8, [sp, #32]
   10824:	cmp	w0, #0x0
   10828:	csel	x9, x27, xzr, eq  // eq = none
   1082c:	add	x10, x9, x21
   10830:	ldp	x11, x12, [x8, #16]
   10834:	ldrb	w8, [x8, #224]
   10838:	add	x9, x9, x23
   1083c:	add	x21, x10, x11
   10840:	and	w8, w8, #0x1
   10844:	add	x23, x9, x12
   10848:	add	w25, w25, w8
   1084c:	add	x1, sp, #0x8
   10850:	add	x2, sp, #0x20
   10854:	mov	x0, x19
   10858:	bl	7b50 <scols_table_next_column@plt>
   1085c:	cbnz	w0, 10770 <scols_get_library_version@@SMARTCOLS_2.25+0x64c>
   10860:	ldr	x0, [sp, #32]
   10864:	bl	7bf0 <scols_column_is_hidden@plt>
   10868:	cbnz	w0, 1084c <scols_get_library_version@@SMARTCOLS_2.25+0x728>
   1086c:	ldr	x0, [sp, #32]
   10870:	bl	7a20 <scols_column_is_tree@plt>
   10874:	ldr	x1, [sp, #32]
   10878:	cmp	w26, #0x1
   1087c:	b.ne	10808 <scols_get_library_version@@SMARTCOLS_2.25+0x6e4>  // b.any
   10880:	cbz	w0, 10808 <scols_get_library_version@@SMARTCOLS_2.25+0x6e4>
   10884:	ldrb	w8, [x1, #224]
   10888:	mov	w26, #0x2                   	// #2
   1088c:	orr	w8, w8, #0x2
   10890:	strb	w8, [x1, #224]
   10894:	b	10808 <scols_get_library_version@@SMARTCOLS_2.25+0x6e4>
   10898:	ldrb	w8, [x20]
   1089c:	tbnz	w8, #4, 11030 <scols_get_library_version@@SMARTCOLS_2.25+0xf0c>
   108a0:	cbz	w25, 108dc <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>
   108a4:	ldr	x8, [x19, #40]
   108a8:	cmp	x21, x8
   108ac:	b.ls	108dc <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>  // b.plast
   108b0:	ldrb	w8, [x20]
   108b4:	tbnz	w8, #4, 10f98 <scols_get_library_version@@SMARTCOLS_2.25+0xe74>
   108b8:	add	x0, sp, #0x8
   108bc:	mov	w1, wzr
   108c0:	bl	7110 <scols_reset_iter@plt>
   108c4:	add	x1, sp, #0x8
   108c8:	add	x2, sp, #0x20
   108cc:	mov	x0, x19
   108d0:	bl	7b50 <scols_table_next_column@plt>
   108d4:	cbz	w0, 1097c <scols_get_library_version@@SMARTCOLS_2.25+0x858>
   108d8:	mov	w25, #0x1                   	// #1
   108dc:	ldr	x8, [x19, #40]
   108e0:	cmp	x21, x8
   108e4:	b.cs	109cc <scols_get_library_version@@SMARTCOLS_2.25+0x8a8>  // b.hs, b.nlast
   108e8:	cbz	w25, 109d4 <scols_get_library_version@@SMARTCOLS_2.25+0x8b0>
   108ec:	ldrb	w8, [x20]
   108f0:	tbnz	w8, #4, 11080 <scols_get_library_version@@SMARTCOLS_2.25+0xf5c>
   108f4:	add	x0, sp, #0x8
   108f8:	mov	w1, wzr
   108fc:	bl	7110 <scols_reset_iter@plt>
   10900:	add	x1, sp, #0x8
   10904:	add	x2, sp, #0x20
   10908:	mov	x0, x19
   1090c:	bl	7b50 <scols_table_next_column@plt>
   10910:	cbnz	w0, 109d4 <scols_get_library_version@@SMARTCOLS_2.25+0x8b0>
   10914:	ldr	x0, [sp, #32]
   10918:	ldrb	w8, [x0, #224]
   1091c:	tbz	w8, #0, 10900 <scols_get_library_version@@SMARTCOLS_2.25+0x7dc>
   10920:	bl	7bf0 <scols_column_is_hidden@plt>
   10924:	cbnz	w0, 10900 <scols_get_library_version@@SMARTCOLS_2.25+0x7dc>
   10928:	ldr	x8, [sp, #32]
   1092c:	ldr	x22, [x19, #40]
   10930:	ldr	x9, [x8, #16]
   10934:	subs	x10, x22, x21
   10938:	b.eq	10950 <scols_get_library_version@@SMARTCOLS_2.25+0x82c>  // b.none
   1093c:	ldr	x11, [x8, #32]
   10940:	add	x12, x9, x10
   10944:	sub	x13, x11, x9
   10948:	cmp	x12, x11
   1094c:	csel	x10, x13, x10, hi  // hi = pmore
   10950:	add	x21, x10, x21
   10954:	add	x9, x9, x10
   10958:	cmp	x21, x22
   1095c:	str	x9, [x8, #16]
   10960:	b.ne	10900 <scols_get_library_version@@SMARTCOLS_2.25+0x7dc>  // b.any
   10964:	b	109d8 <scols_get_library_version@@SMARTCOLS_2.25+0x8b4>
   10968:	add	x1, sp, #0x8
   1096c:	add	x2, sp, #0x20
   10970:	mov	x0, x19
   10974:	bl	7b50 <scols_table_next_column@plt>
   10978:	cbnz	w0, 108dc <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>
   1097c:	ldr	x0, [sp, #32]
   10980:	ldrb	w8, [x0, #224]
   10984:	tbz	w8, #0, 10968 <scols_get_library_version@@SMARTCOLS_2.25+0x844>
   10988:	bl	7bf0 <scols_column_is_hidden@plt>
   1098c:	cbnz	w0, 10968 <scols_get_library_version@@SMARTCOLS_2.25+0x844>
   10990:	ldr	x1, [sp, #32]
   10994:	mov	x0, x19
   10998:	mov	x2, x22
   1099c:	ldr	x23, [x1, #16]
   109a0:	bl	11220 <scols_get_library_version@@SMARTCOLS_2.25+0x10fc>
   109a4:	cbnz	w0, 10a54 <scols_get_library_version@@SMARTCOLS_2.25+0x930>
   109a8:	ldr	x8, [sp, #32]
   109ac:	ldr	x8, [x8, #16]
   109b0:	cmp	x8, x23
   109b4:	cset	w9, cs  // cs = hs, nlast
   109b8:	subs	x8, x23, x8
   109bc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   109c0:	sub	w25, w25, w9
   109c4:	sub	x21, x21, x8
   109c8:	b	10968 <scols_get_library_version@@SMARTCOLS_2.25+0x844>
   109cc:	mov	x22, x21
   109d0:	b	10ad8 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>
   109d4:	mov	x22, x21
   109d8:	ldr	x8, [x19, #40]
   109dc:	cmp	x22, x8
   109e0:	b.cs	10aac <scols_get_library_version@@SMARTCOLS_2.25+0x988>  // b.hs, b.nlast
   109e4:	mov	x0, x19
   109e8:	bl	75b0 <scols_table_is_maxout@plt>
   109ec:	cbz	w0, 10aa8 <scols_get_library_version@@SMARTCOLS_2.25+0x984>
   109f0:	ldrb	w8, [x20]
   109f4:	tbnz	w8, #4, 110c8 <scols_get_library_version@@SMARTCOLS_2.25+0xfa4>
   109f8:	ldr	x8, [x19, #40]
   109fc:	cmp	x22, x8
   10a00:	b.cs	10ad8 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>  // b.hs, b.nlast
   10a04:	add	x0, sp, #0x8
   10a08:	mov	w1, wzr
   10a0c:	bl	7110 <scols_reset_iter@plt>
   10a10:	add	x1, sp, #0x8
   10a14:	add	x2, sp, #0x20
   10a18:	mov	x0, x19
   10a1c:	bl	7b50 <scols_table_next_column@plt>
   10a20:	cbnz	w0, 109f8 <scols_get_library_version@@SMARTCOLS_2.25+0x8d4>
   10a24:	ldr	x0, [sp, #32]
   10a28:	bl	7bf0 <scols_column_is_hidden@plt>
   10a2c:	cbnz	w0, 10a10 <scols_get_library_version@@SMARTCOLS_2.25+0x8ec>
   10a30:	ldr	x8, [sp, #32]
   10a34:	add	x22, x22, #0x1
   10a38:	ldr	x9, [x8, #16]
   10a3c:	add	x9, x9, #0x1
   10a40:	str	x9, [x8, #16]
   10a44:	ldr	x8, [x19, #40]
   10a48:	cmp	x22, x8
   10a4c:	b.ne	10a10 <scols_get_library_version@@SMARTCOLS_2.25+0x8ec>  // b.any
   10a50:	b	10dd8 <scols_get_library_version@@SMARTCOLS_2.25+0xcb4>
   10a54:	mov	w24, w0
   10a58:	b	10de0 <scols_get_library_version@@SMARTCOLS_2.25+0xcbc>
   10a5c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10a60:	ldr	x8, [x8, #4016]
   10a64:	ldr	x21, [x8]
   10a68:	bl	7390 <getpid@plt>
   10a6c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10a70:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10a74:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10a78:	mov	w2, w0
   10a7c:	add	x1, x1, #0xbcb
   10a80:	add	x3, x3, #0xbd9
   10a84:	add	x4, x4, #0xcb0
   10a88:	mov	x0, x21
   10a8c:	bl	7db0 <fprintf@plt>
   10a90:	ldr	x2, [x19, #40]
   10a94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10a98:	add	x1, x1, #0x713
   10a9c:	mov	x0, x19
   10aa0:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10aa4:	b	106fc <scols_get_library_version@@SMARTCOLS_2.25+0x5d8>
   10aa8:	ldr	x8, [x19, #40]
   10aac:	cmp	x22, x8
   10ab0:	b.cs	10ad8 <scols_get_library_version@@SMARTCOLS_2.25+0x9b4>  // b.hs, b.nlast
   10ab4:	ldr	x25, [x19, #104]
   10ab8:	ldrb	w8, [x20]
   10abc:	sub	x21, x25, #0xc8
   10ac0:	tbnz	w8, #4, 11110 <scols_get_library_version@@SMARTCOLS_2.25+0xfec>
   10ac4:	mov	x0, x21
   10ac8:	bl	7820 <scols_column_is_right@plt>
   10acc:	ldr	x21, [x19, #40]
   10ad0:	cbz	w0, 10f34 <scols_get_library_version@@SMARTCOLS_2.25+0xe10>
   10ad4:	mov	x8, x21
   10ad8:	cmp	x22, x8
   10adc:	b.ls	10dd8 <scols_get_library_version@@SMARTCOLS_2.25+0xcb4>  // b.plast
   10ae0:	str	x27, [sp]
   10ae4:	adrp	x27, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10ae8:	ldr	x27, [x27, #4016]
   10aec:	adrp	x24, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10af0:	adrp	x25, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10af4:	adrp	x26, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10af8:	mov	w23, #0x1                   	// #1
   10afc:	fmov	d8, #1.000000000000000000e+00
   10b00:	add	x24, x24, #0xbcb
   10b04:	add	x25, x25, #0xbd9
   10b08:	add	x26, x26, #0xcb0
   10b0c:	ldrb	w8, [x20]
   10b10:	tbnz	w8, #4, 10d98 <scols_get_library_version@@SMARTCOLS_2.25+0xc74>
   10b14:	add	x0, sp, #0x8
   10b18:	mov	w1, wzr
   10b1c:	bl	7110 <scols_reset_iter@plt>
   10b20:	add	x1, sp, #0x8
   10b24:	add	x2, sp, #0x20
   10b28:	mov	x0, x19
   10b2c:	bl	7b50 <scols_table_next_column@plt>
   10b30:	mov	x21, x22
   10b34:	cbz	w0, 10b5c <scols_get_library_version@@SMARTCOLS_2.25+0xa38>
   10b38:	ldr	x8, [x19, #40]
   10b3c:	cmp	x22, x21
   10b40:	cinc	w23, w23, eq  // eq = none
   10b44:	cmp	w23, #0x3
   10b48:	b.hi	10e1c <scols_get_library_version@@SMARTCOLS_2.25+0xcf8>  // b.pmore
   10b4c:	cmp	x21, x8
   10b50:	mov	x22, x21
   10b54:	b.hi	10b0c <scols_get_library_version@@SMARTCOLS_2.25+0x9e8>  // b.pmore
   10b58:	b	10e1c <scols_get_library_version@@SMARTCOLS_2.25+0xcf8>
   10b5c:	mov	x21, x22
   10b60:	b	10b78 <scols_get_library_version@@SMARTCOLS_2.25+0xa54>
   10b64:	add	x1, sp, #0x8
   10b68:	add	x2, sp, #0x20
   10b6c:	mov	x0, x19
   10b70:	bl	7b50 <scols_table_next_column@plt>
   10b74:	cbnz	w0, 10b38 <scols_get_library_version@@SMARTCOLS_2.25+0xa14>
   10b78:	ldrb	w8, [x20]
   10b7c:	tbnz	w8, #4, 10be4 <scols_get_library_version@@SMARTCOLS_2.25+0xac0>
   10b80:	ldr	x0, [sp, #32]
   10b84:	bl	7bf0 <scols_column_is_hidden@plt>
   10b88:	cbnz	w0, 10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>
   10b8c:	ldr	x8, [x19, #40]
   10b90:	cmp	x21, x8
   10b94:	b.ls	10b38 <scols_get_library_version@@SMARTCOLS_2.25+0xa14>  // b.plast
   10b98:	ldr	x0, [sp, #32]
   10b9c:	ldp	x8, x9, [x0, #16]
   10ba0:	cmp	x8, x9
   10ba4:	b.eq	10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>  // b.none
   10ba8:	bl	7a20 <scols_column_is_tree@plt>
   10bac:	ldr	x8, [sp, #32]
   10bb0:	cbz	w0, 10bc0 <scols_get_library_version@@SMARTCOLS_2.25+0xa9c>
   10bb4:	ldr	x9, [x8, #48]
   10bb8:	cmp	x21, x9
   10bbc:	b.ls	10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>  // b.plast
   10bc0:	ldr	x9, [x8, #16]
   10bc4:	cbz	x9, 10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>
   10bc8:	mov	x0, x8
   10bcc:	bl	7bb0 <scols_column_is_trunc@plt>
   10bd0:	cbz	w0, 10c24 <scols_get_library_version@@SMARTCOLS_2.25+0xb00>
   10bd4:	mov	w8, #0x1                   	// #1
   10bd8:	cmp	w23, #0x3
   10bdc:	b.ne	10c48 <scols_get_library_version@@SMARTCOLS_2.25+0xb24>  // b.any
   10be0:	b	10ce8 <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>
   10be4:	ldr	x28, [x27]
   10be8:	bl	7390 <getpid@plt>
   10bec:	mov	w2, w0
   10bf0:	mov	x0, x28
   10bf4:	mov	x1, x24
   10bf8:	mov	x3, x25
   10bfc:	mov	x4, x26
   10c00:	bl	7db0 <fprintf@plt>
   10c04:	ldr	x0, [sp, #32]
   10c08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10c0c:	add	x1, x1, #0x848
   10c10:	ldr	x2, [x0, #168]
   10c14:	ldr	x3, [x0, #16]
   10c18:	ldr	x4, [x0, #48]
   10c1c:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10c20:	b	10b80 <scols_get_library_version@@SMARTCOLS_2.25+0xa5c>
   10c24:	ldr	x0, [sp, #32]
   10c28:	bl	7590 <scols_column_is_wrap@plt>
   10c2c:	cbz	w0, 10cdc <scols_get_library_version@@SMARTCOLS_2.25+0xbb8>
   10c30:	ldr	x0, [sp, #32]
   10c34:	bl	7500 <scols_column_is_customwrap@plt>
   10c38:	cmp	w0, #0x0
   10c3c:	cset	w8, eq  // eq = none
   10c40:	cmp	w23, #0x3
   10c44:	b.eq	10ce8 <scols_get_library_version@@SMARTCOLS_2.25+0xbc4>  // b.none
   10c48:	cmp	w23, #0x2
   10c4c:	b.eq	10cc8 <scols_get_library_version@@SMARTCOLS_2.25+0xba4>  // b.none
   10c50:	cmp	w23, #0x1
   10c54:	b.ne	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.any
   10c58:	cbz	w8, 10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>
   10c5c:	ldr	x8, [sp, #32]
   10c60:	ldr	d0, [x8, #56]
   10c64:	fcmp	d0, #0.0
   10c68:	b.ls	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.plast
   10c6c:	fcmp	d0, d8
   10c70:	b.ge	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.tcont
   10c74:	ldr	d1, [x19, #40]
   10c78:	ldr	x9, [x8, #16]
   10c7c:	ucvtf	d1, d1
   10c80:	fmul	d0, d0, d1
   10c84:	fcvtzu	x10, d0
   10c88:	cmp	x9, x10
   10c8c:	b.cc	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.lo, b.ul, b.last
   10c90:	ldrb	w10, [x20]
   10c94:	tbz	w10, #4, 10d0c <scols_get_library_version@@SMARTCOLS_2.25+0xbe8>
   10c98:	ldr	x28, [x27]
   10c9c:	bl	7390 <getpid@plt>
   10ca0:	mov	w2, w0
   10ca4:	mov	x0, x28
   10ca8:	mov	x1, x24
   10cac:	mov	x3, x25
   10cb0:	mov	x4, x26
   10cb4:	bl	7db0 <fprintf@plt>
   10cb8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10cbc:	mov	x0, x19
   10cc0:	add	x1, x1, #0x870
   10cc4:	b	10d90 <scols_get_library_version@@SMARTCOLS_2.25+0xc6c>
   10cc8:	cbz	w8, 10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>
   10ccc:	ldrb	w8, [x20]
   10cd0:	tbnz	w8, #4, 10d34 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   10cd4:	ldr	x8, [sp, #32]
   10cd8:	b	10d08 <scols_get_library_version@@SMARTCOLS_2.25+0xbe4>
   10cdc:	mov	w8, wzr
   10ce0:	cmp	w23, #0x3
   10ce4:	b.ne	10c48 <scols_get_library_version@@SMARTCOLS_2.25+0xb24>  // b.any
   10ce8:	ldr	x8, [sp, #32]
   10cec:	ldr	d0, [x8, #56]
   10cf0:	fcmp	d0, #0.0
   10cf4:	b.ls	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.plast
   10cf8:	fcmp	d0, d8
   10cfc:	b.ge	10d18 <scols_get_library_version@@SMARTCOLS_2.25+0xbf4>  // b.tcont
   10d00:	ldrb	w9, [x20]
   10d04:	tbnz	w9, #4, 10d64 <scols_get_library_version@@SMARTCOLS_2.25+0xc40>
   10d08:	ldr	x9, [x8, #16]
   10d0c:	sub	x9, x9, #0x1
   10d10:	sub	x21, x21, #0x1
   10d14:	str	x9, [x8, #16]
   10d18:	ldr	x8, [sp, #32]
   10d1c:	ldr	x9, [x8, #16]
   10d20:	cbnz	x9, 10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>
   10d24:	ldr	w9, [x8, #80]
   10d28:	orr	w9, w9, #0x20
   10d2c:	str	w9, [x8, #80]
   10d30:	b	10b64 <scols_get_library_version@@SMARTCOLS_2.25+0xa40>
   10d34:	ldr	x28, [x27]
   10d38:	bl	7390 <getpid@plt>
   10d3c:	mov	w2, w0
   10d40:	mov	x0, x28
   10d44:	mov	x1, x24
   10d48:	mov	x3, x25
   10d4c:	mov	x4, x26
   10d50:	bl	7db0 <fprintf@plt>
   10d54:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10d58:	mov	x0, x19
   10d5c:	add	x1, x1, #0x893
   10d60:	b	10d90 <scols_get_library_version@@SMARTCOLS_2.25+0xc6c>
   10d64:	ldr	x28, [x27]
   10d68:	bl	7390 <getpid@plt>
   10d6c:	mov	w2, w0
   10d70:	mov	x0, x28
   10d74:	mov	x1, x24
   10d78:	mov	x3, x25
   10d7c:	mov	x4, x26
   10d80:	bl	7db0 <fprintf@plt>
   10d84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10d88:	mov	x0, x19
   10d8c:	add	x1, x1, #0x8b1
   10d90:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10d94:	b	10cd4 <scols_get_library_version@@SMARTCOLS_2.25+0xbb0>
   10d98:	ldr	x21, [x27]
   10d9c:	bl	7390 <getpid@plt>
   10da0:	mov	w2, w0
   10da4:	mov	x0, x21
   10da8:	mov	x1, x24
   10dac:	mov	x3, x25
   10db0:	mov	x4, x26
   10db4:	bl	7db0 <fprintf@plt>
   10db8:	ldr	x4, [x19, #40]
   10dbc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10dc0:	mov	x0, x19
   10dc4:	add	x1, x1, #0x814
   10dc8:	mov	w2, w23
   10dcc:	mov	x3, x22
   10dd0:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10dd4:	b	10b14 <scols_get_library_version@@SMARTCOLS_2.25+0x9f0>
   10dd8:	mov	w24, wzr
   10ddc:	mov	x21, x22
   10de0:	ldrh	w8, [x19, #248]
   10de4:	and	w8, w8, #0xffffffef
   10de8:	strh	w8, [x19, #248]
   10dec:	ldrb	w8, [x20]
   10df0:	tbnz	w8, #4, 10eb0 <scols_get_library_version@@SMARTCOLS_2.25+0xd8c>
   10df4:	mov	w0, w24
   10df8:	ldp	x20, x19, [sp, #160]
   10dfc:	ldp	x22, x21, [sp, #144]
   10e00:	ldp	x24, x23, [sp, #128]
   10e04:	ldp	x26, x25, [sp, #112]
   10e08:	ldp	x28, x27, [sp, #96]
   10e0c:	ldp	x29, x30, [sp, #80]
   10e10:	ldr	d8, [sp, #64]
   10e14:	add	sp, sp, #0xb0
   10e18:	ret
   10e1c:	ldrb	w9, [x19, #249]
   10e20:	mov	w24, wzr
   10e24:	tbz	w9, #6, 10de0 <scols_get_library_version@@SMARTCOLS_2.25+0xcbc>
   10e28:	cmp	x21, x8
   10e2c:	b.ls	10de0 <scols_get_library_version@@SMARTCOLS_2.25+0xcbc>  // b.plast
   10e30:	add	x0, sp, #0x8
   10e34:	mov	w1, #0x1                   	// #1
   10e38:	bl	7110 <scols_reset_iter@plt>
   10e3c:	ldr	x22, [sp]
   10e40:	add	x1, sp, #0x8
   10e44:	add	x2, sp, #0x20
   10e48:	mov	x0, x19
   10e4c:	bl	7b50 <scols_table_next_column@plt>
   10e50:	cbnz	w0, 10780 <scols_get_library_version@@SMARTCOLS_2.25+0x65c>
   10e54:	ldr	x0, [sp, #32]
   10e58:	bl	7bf0 <scols_column_is_hidden@plt>
   10e5c:	cbnz	w0, 10e40 <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>
   10e60:	ldr	x8, [x19, #40]
   10e64:	subs	x10, x8, x21
   10e68:	b.cs	10780 <scols_get_library_version@@SMARTCOLS_2.25+0x65c>  // b.hs, b.nlast
   10e6c:	ldr	x9, [sp, #32]
   10e70:	ldr	x11, [x9, #16]
   10e74:	ldr	w12, [x9, #80]
   10e78:	sub	x13, x21, x11
   10e7c:	cmp	x13, x8
   10e80:	b.cs	10e9c <scols_get_library_version@@SMARTCOLS_2.25+0xd78>  // b.hs, b.nlast
   10e84:	orr	w12, w12, #0x1
   10e88:	add	x10, x10, x11
   10e8c:	str	w12, [x9, #80]
   10e90:	str	x10, [x9, #16]
   10e94:	mov	x21, x8
   10e98:	b	10e40 <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>
   10e9c:	orr	w8, w12, #0x20
   10ea0:	sub	x10, x21, x22
   10ea4:	str	w8, [x9, #80]
   10ea8:	sub	x21, x10, x11
   10eac:	b	10e40 <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>
   10eb0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10eb4:	ldr	x8, [x8, #4016]
   10eb8:	ldr	x22, [x8]
   10ebc:	bl	7390 <getpid@plt>
   10ec0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ec4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ec8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ecc:	mov	w2, w0
   10ed0:	add	x1, x1, #0xbcb
   10ed4:	add	x3, x3, #0xbd9
   10ed8:	add	x4, x4, #0xcb0
   10edc:	mov	x0, x22
   10ee0:	bl	7db0 <fprintf@plt>
   10ee4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10ee8:	add	x1, x1, #0x8d7
   10eec:	mov	x0, x19
   10ef0:	mov	x2, x21
   10ef4:	mov	w3, w24
   10ef8:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10efc:	ldrb	w8, [x20]
   10f00:	tbz	w8, #4, 10df4 <scols_get_library_version@@SMARTCOLS_2.25+0xcd0>
   10f04:	sub	x0, x29, #0x18
   10f08:	mov	w1, wzr
   10f0c:	bl	7110 <scols_reset_iter@plt>
   10f10:	sub	x1, x29, #0x18
   10f14:	add	x2, x29, #0x8
   10f18:	mov	x0, x19
   10f1c:	bl	7b50 <scols_table_next_column@plt>
   10f20:	cbnz	w0, 10df4 <scols_get_library_version@@SMARTCOLS_2.25+0xcd0>
   10f24:	ldr	x1, [x29, #8]
   10f28:	mov	x0, x19
   10f2c:	bl	1166c <scols_get_library_version@@SMARTCOLS_2.25+0x1548>
   10f30:	b	10f10 <scols_get_library_version@@SMARTCOLS_2.25+0xdec>
   10f34:	subs	x8, x21, x22
   10f38:	b.eq	10ad4 <scols_get_library_version@@SMARTCOLS_2.25+0x9b0>  // b.none
   10f3c:	ldur	x9, [x25, #-184]
   10f40:	mov	w24, wzr
   10f44:	add	x8, x9, x8
   10f48:	stur	x8, [x25, #-184]
   10f4c:	b	10de0 <scols_get_library_version@@SMARTCOLS_2.25+0xcbc>
   10f50:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10f54:	ldr	x8, [x8, #4016]
   10f58:	ldr	x22, [x8]
   10f5c:	bl	7390 <getpid@plt>
   10f60:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10f64:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10f68:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10f6c:	mov	w2, w0
   10f70:	add	x1, x1, #0xbcb
   10f74:	add	x3, x3, #0xbd9
   10f78:	add	x4, x4, #0xcb0
   10f7c:	mov	x0, x22
   10f80:	bl	7db0 <fprintf@plt>
   10f84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10f88:	add	x1, x1, #0x737
   10f8c:	mov	x0, x19
   10f90:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10f94:	b	10780 <scols_get_library_version@@SMARTCOLS_2.25+0x65c>
   10f98:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10f9c:	ldr	x8, [x8, #4016]
   10fa0:	ldr	x23, [x8]
   10fa4:	bl	7390 <getpid@plt>
   10fa8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10fac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10fb0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10fb4:	mov	w2, w0
   10fb8:	add	x1, x1, #0xbcb
   10fbc:	add	x3, x3, #0xbd9
   10fc0:	add	x4, x4, #0xcb0
   10fc4:	mov	x0, x23
   10fc8:	bl	7db0 <fprintf@plt>
   10fcc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   10fd0:	add	x1, x1, #0x79d
   10fd4:	mov	x0, x19
   10fd8:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   10fdc:	b	108b8 <scols_get_library_version@@SMARTCOLS_2.25+0x794>
   10fe0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   10fe4:	ldr	x8, [x8, #4016]
   10fe8:	ldr	x24, [x8]
   10fec:	bl	7390 <getpid@plt>
   10ff0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ff4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ff8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   10ffc:	mov	w2, w0
   11000:	add	x1, x1, #0xbcb
   11004:	add	x3, x3, #0xbd9
   11008:	add	x4, x4, #0xcb0
   1100c:	mov	x0, x24
   11010:	bl	7db0 <fprintf@plt>
   11014:	ldr	x3, [x19, #40]
   11018:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1101c:	add	x1, x1, #0x74c
   11020:	mov	x0, x19
   11024:	mov	x2, x23
   11028:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   1102c:	b	107a8 <scols_get_library_version@@SMARTCOLS_2.25+0x684>
   11030:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11034:	ldr	x8, [x8, #4016]
   11038:	ldr	x24, [x8]
   1103c:	bl	7390 <getpid@plt>
   11040:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11044:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11048:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1104c:	mov	w2, w0
   11050:	add	x1, x1, #0xbcb
   11054:	add	x3, x3, #0xbd9
   11058:	add	x4, x4, #0xcb0
   1105c:	mov	x0, x24
   11060:	bl	7db0 <fprintf@plt>
   11064:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11068:	add	x1, x1, #0x783
   1106c:	mov	x0, x19
   11070:	mov	x2, x23
   11074:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   11078:	cbnz	w25, 108a4 <scols_get_library_version@@SMARTCOLS_2.25+0x780>
   1107c:	b	108dc <scols_get_library_version@@SMARTCOLS_2.25+0x7b8>
   11080:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11084:	ldr	x8, [x8, #4016]
   11088:	ldr	x22, [x8]
   1108c:	bl	7390 <getpid@plt>
   11090:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11094:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11098:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1109c:	mov	w2, w0
   110a0:	add	x1, x1, #0xbcb
   110a4:	add	x3, x3, #0xbd9
   110a8:	add	x4, x4, #0xcb0
   110ac:	mov	x0, x22
   110b0:	bl	7db0 <fprintf@plt>
   110b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   110b8:	add	x1, x1, #0x7bd
   110bc:	mov	x0, x19
   110c0:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   110c4:	b	108f4 <scols_get_library_version@@SMARTCOLS_2.25+0x7d0>
   110c8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   110cc:	ldr	x8, [x8, #4016]
   110d0:	ldr	x21, [x8]
   110d4:	bl	7390 <getpid@plt>
   110d8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   110dc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   110e0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   110e4:	mov	w2, w0
   110e8:	add	x1, x1, #0xbcb
   110ec:	add	x3, x3, #0xbd9
   110f0:	add	x4, x4, #0xcb0
   110f4:	mov	x0, x21
   110f8:	bl	7db0 <fprintf@plt>
   110fc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11100:	add	x1, x1, #0x7de
   11104:	mov	x0, x19
   11108:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   1110c:	b	109f8 <scols_get_library_version@@SMARTCOLS_2.25+0x8d4>
   11110:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11114:	ldr	x8, [x8, #4016]
   11118:	ldr	x23, [x8]
   1111c:	bl	7390 <getpid@plt>
   11120:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11124:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11128:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1112c:	mov	w2, w0
   11130:	add	x1, x1, #0xbcb
   11134:	add	x3, x3, #0xbd9
   11138:	add	x4, x4, #0xcb0
   1113c:	mov	x0, x23
   11140:	bl	7db0 <fprintf@plt>
   11144:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11148:	add	x1, x1, #0x7f7
   1114c:	mov	x0, x19
   11150:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   11154:	b	10ac4 <scols_get_library_version@@SMARTCOLS_2.25+0x9a0>
   11158:	sub	sp, sp, #0x120
   1115c:	stp	x29, x30, [sp, #240]
   11160:	add	x29, sp, #0xf0
   11164:	str	x28, [sp, #256]
   11168:	stp	x20, x19, [sp, #272]
   1116c:	stp	x2, x3, [x29, #-112]
   11170:	stp	x4, x5, [x29, #-96]
   11174:	stp	x6, x7, [x29, #-80]
   11178:	stp	q1, q2, [sp, #16]
   1117c:	stp	q3, q4, [sp, #48]
   11180:	str	q0, [sp]
   11184:	stp	q5, q6, [sp, #80]
   11188:	str	q7, [sp, #112]
   1118c:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11190:	ldr	x20, [x20, #4016]
   11194:	mov	x19, x1
   11198:	cbz	x0, 111c4 <scols_get_library_version@@SMARTCOLS_2.25+0x10a0>
   1119c:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   111a0:	ldr	x9, [x9, #4024]
   111a4:	ldrb	w9, [x9, #3]
   111a8:	tbnz	w9, #0, 111c4 <scols_get_library_version@@SMARTCOLS_2.25+0x10a0>
   111ac:	mov	x8, x0
   111b0:	ldr	x0, [x20]
   111b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   111b8:	add	x1, x1, #0xbf0
   111bc:	mov	x2, x8
   111c0:	bl	7db0 <fprintf@plt>
   111c4:	mov	x8, #0xffffffffffffffd0    	// #-48
   111c8:	mov	x10, sp
   111cc:	sub	x11, x29, #0x70
   111d0:	movk	x8, #0xff80, lsl #32
   111d4:	add	x9, x29, #0x30
   111d8:	add	x10, x10, #0x80
   111dc:	add	x11, x11, #0x30
   111e0:	stp	x10, x8, [x29, #-16]
   111e4:	stp	x9, x11, [x29, #-32]
   111e8:	ldp	q0, q1, [x29, #-32]
   111ec:	ldr	x0, [x20]
   111f0:	sub	x2, x29, #0x40
   111f4:	mov	x1, x19
   111f8:	stp	q0, q1, [x29, #-64]
   111fc:	bl	7c60 <vfprintf@plt>
   11200:	ldr	x1, [x20]
   11204:	mov	w0, #0xa                   	// #10
   11208:	bl	7250 <fputc@plt>
   1120c:	ldp	x20, x19, [sp, #272]
   11210:	ldr	x28, [sp, #256]
   11214:	ldp	x29, x30, [sp, #240]
   11218:	add	sp, sp, #0x120
   1121c:	ret
   11220:	sub	sp, sp, #0x60
   11224:	stp	x29, x30, [sp, #32]
   11228:	stp	x24, x23, [sp, #48]
   1122c:	stp	x22, x21, [sp, #64]
   11230:	stp	x20, x19, [sp, #80]
   11234:	add	x29, sp, #0x20
   11238:	cbz	x0, 114d0 <scols_get_library_version@@SMARTCOLS_2.25+0x13ac>
   1123c:	mov	x19, x1
   11240:	cbz	x1, 114f0 <scols_get_library_version@@SMARTCOLS_2.25+0x13cc>
   11244:	mov	x23, x19
   11248:	str	xzr, [x23, #16]!
   1124c:	ldr	x8, [x23, #8]
   11250:	mov	x21, x2
   11254:	mov	x20, x0
   11258:	cbz	x8, 11370 <scols_get_library_version@@SMARTCOLS_2.25+0x124c>
   1125c:	mov	w24, wzr
   11260:	mov	x0, x20
   11264:	bl	7100 <scols_table_is_tree@plt>
   11268:	cbz	w0, 11400 <scols_get_library_version@@SMARTCOLS_2.25+0x12dc>
   1126c:	adrp	x2, 11000 <scols_get_library_version@@SMARTCOLS_2.25+0xedc>
   11270:	add	x2, x2, #0x568
   11274:	mov	x0, x20
   11278:	mov	x1, x19
   1127c:	mov	x3, x21
   11280:	bl	12e04 <scols_line_link_group@@SMARTCOLS_2.34+0x310>
   11284:	mov	w22, w0
   11288:	cbnz	w0, 11498 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   1128c:	mov	x0, x19
   11290:	bl	7a20 <scols_column_is_tree@plt>
   11294:	cbz	w0, 112e8 <scols_get_library_version@@SMARTCOLS_2.25+0x11c4>
   11298:	mov	x8, x20
   1129c:	ldr	x9, [x8, #128]!
   112a0:	cmp	x9, x8
   112a4:	b.eq	112e8 <scols_get_library_version@@SMARTCOLS_2.25+0x11c4>  // b.none
   112a8:	ldr	x8, [x20, #152]
   112ac:	ldr	x9, [x19, #48]
   112b0:	ldr	x10, [x19, #32]
   112b4:	ldr	x11, [x19, #16]
   112b8:	ldr	w12, [x19, #72]
   112bc:	add	x8, x8, #0x1
   112c0:	add	x9, x9, x8
   112c4:	add	x10, x10, x8
   112c8:	add	x11, x11, x8
   112cc:	str	x9, [x19, #48]
   112d0:	str	x10, [x19, #32]
   112d4:	str	x11, [x19, #16]
   112d8:	cbz	w12, 112e8 <scols_get_library_version@@SMARTCOLS_2.25+0x11c4>
   112dc:	ldr	x9, [x19, #64]
   112e0:	add	x8, x9, x8
   112e4:	str	x8, [x19, #64]
   112e8:	ldrsw	x8, [x19, #72]
   112ec:	cbz	w8, 11324 <scols_get_library_version@@SMARTCOLS_2.25+0x1200>
   112f0:	ldr	x9, [x19, #40]
   112f4:	cbnz	x9, 11324 <scols_get_library_version@@SMARTCOLS_2.25+0x1200>
   112f8:	ldr	x10, [x19, #64]
   112fc:	udiv	x9, x10, x8
   11300:	cmp	x10, x8
   11304:	str	x9, [x19, #40]
   11308:	b.cc	11324 <scols_get_library_version@@SMARTCOLS_2.25+0x1200>  // b.lo, b.ul, b.last
   1130c:	ldr	x8, [x19, #32]
   11310:	cmp	x8, x9, lsl #1
   11314:	b.ls	11324 <scols_get_library_version@@SMARTCOLS_2.25+0x1200>  // b.plast
   11318:	ldrb	w8, [x19, #224]
   1131c:	orr	w8, w8, #0x1
   11320:	strb	w8, [x19, #224]
   11324:	ldp	x8, x9, [x19, #16]
   11328:	cmp	x8, x9
   1132c:	b.cs	1133c <scols_get_library_version@@SMARTCOLS_2.25+0x1218>  // b.hs, b.nlast
   11330:	mov	x0, x19
   11334:	bl	7040 <scols_column_is_strict_width@plt>
   11338:	cbz	w0, 11458 <scols_get_library_version@@SMARTCOLS_2.25+0x1334>
   1133c:	ldr	d0, [x19, #56]
   11340:	fmov	d1, #1.000000000000000000e+00
   11344:	fcmp	d0, d1
   11348:	b.lt	11460 <scols_get_library_version@@SMARTCOLS_2.25+0x133c>  // b.tstop
   1134c:	ldr	x9, [x23]
   11350:	fcvtzu	x8, d0
   11354:	cmp	x9, x8
   11358:	b.cs	11460 <scols_get_library_version@@SMARTCOLS_2.25+0x133c>  // b.hs, b.nlast
   1135c:	ldr	x9, [x19, #24]
   11360:	cmp	x9, x8
   11364:	b.cs	11460 <scols_get_library_version@@SMARTCOLS_2.25+0x133c>  // b.hs, b.nlast
   11368:	str	x8, [x23]
   1136c:	b	11460 <scols_get_library_version@@SMARTCOLS_2.25+0x133c>
   11370:	ldr	d0, [x19, #56]
   11374:	fmov	d1, #1.000000000000000000e+00
   11378:	fcmp	d0, d1
   1137c:	b.pl	113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>  // b.nfrst
   11380:	mov	x0, x20
   11384:	bl	75b0 <scols_table_is_maxout@plt>
   11388:	cbz	w0, 113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   1138c:	ldrb	w8, [x20, #248]
   11390:	tbz	w8, #2, 113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   11394:	ldr	d0, [x20, #40]
   11398:	ldr	d1, [x19, #56]
   1139c:	ucvtf	d0, d0
   113a0:	fmul	d0, d1, d0
   113a4:	fcvtzu	x8, d0
   113a8:	str	x8, [x19, #24]
   113ac:	cbz	x8, 113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   113b0:	mov	x0, x19
   113b4:	bl	11510 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>
   113b8:	cbnz	w0, 113c8 <scols_get_library_version@@SMARTCOLS_2.25+0x12a4>
   113bc:	ldr	x8, [x19, #24]
   113c0:	sub	x8, x8, #0x1
   113c4:	str	x8, [x19, #24]
   113c8:	add	x22, x19, #0xa8
   113cc:	mov	x0, x22
   113d0:	bl	7260 <scols_cell_get_data@plt>
   113d4:	cbz	x0, 11440 <scols_get_library_version@@SMARTCOLS_2.25+0x131c>
   113d8:	mov	x0, x22
   113dc:	bl	7260 <scols_cell_get_data@plt>
   113e0:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   113e4:	ldr	x8, [x19, #24]
   113e8:	mov	w24, wzr
   113ec:	cmp	x8, x0
   113f0:	csel	x8, x8, x0, hi  // hi = pmore
   113f4:	str	x8, [x19, #24]
   113f8:	cbnz	x8, 11260 <scols_get_library_version@@SMARTCOLS_2.25+0x113c>
   113fc:	b	1144c <scols_get_library_version@@SMARTCOLS_2.25+0x1328>
   11400:	add	x0, sp, #0x8
   11404:	mov	w1, wzr
   11408:	bl	7110 <scols_reset_iter@plt>
   1140c:	add	x1, sp, #0x8
   11410:	mov	x2, sp
   11414:	mov	x0, x20
   11418:	bl	7a00 <scols_table_next_line@plt>
   1141c:	cbnz	w0, 1128c <scols_get_library_version@@SMARTCOLS_2.25+0x1168>
   11420:	ldr	x1, [sp]
   11424:	mov	x0, x20
   11428:	mov	x2, x19
   1142c:	mov	x3, x21
   11430:	bl	1156c <scols_get_library_version@@SMARTCOLS_2.25+0x1448>
   11434:	cbz	w0, 1140c <scols_get_library_version@@SMARTCOLS_2.25+0x12e8>
   11438:	mov	w22, w0
   1143c:	b	11498 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   11440:	ldr	x8, [x19, #24]
   11444:	mov	w24, #0x1                   	// #1
   11448:	cbnz	x8, 11260 <scols_get_library_version@@SMARTCOLS_2.25+0x113c>
   1144c:	mov	w8, #0x1                   	// #1
   11450:	str	x8, [x19, #24]
   11454:	b	11260 <scols_get_library_version@@SMARTCOLS_2.25+0x113c>
   11458:	ldr	x8, [x19, #24]
   1145c:	str	x8, [x19, #16]
   11460:	mov	w22, wzr
   11464:	cbz	w24, 11498 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   11468:	ldr	x8, [x19, #32]
   1146c:	cbnz	x8, 11498 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   11470:	ldr	x8, [x19, #24]
   11474:	cmp	x8, #0x1
   11478:	b.ne	11494 <scols_get_library_version@@SMARTCOLS_2.25+0x1370>  // b.any
   1147c:	ldr	x8, [x23]
   11480:	cmp	x8, #0x1
   11484:	b.hi	11494 <scols_get_library_version@@SMARTCOLS_2.25+0x1370>  // b.pmore
   11488:	mov	w22, wzr
   1148c:	stp	xzr, xzr, [x23]
   11490:	b	11498 <scols_get_library_version@@SMARTCOLS_2.25+0x1374>
   11494:	mov	w22, wzr
   11498:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1149c:	ldr	x8, [x8, #4024]
   114a0:	ldrb	w8, [x8]
   114a4:	tbz	w8, #5, 114b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1390>
   114a8:	mov	x0, x20
   114ac:	mov	x1, x19
   114b0:	bl	1166c <scols_get_library_version@@SMARTCOLS_2.25+0x1548>
   114b4:	mov	w0, w22
   114b8:	ldp	x20, x19, [sp, #80]
   114bc:	ldp	x22, x21, [sp, #64]
   114c0:	ldp	x24, x23, [sp, #48]
   114c4:	ldp	x29, x30, [sp, #32]
   114c8:	add	sp, sp, #0x60
   114cc:	ret
   114d0:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   114d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   114d8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   114dc:	add	x0, x0, #0xd35
   114e0:	add	x1, x1, #0x8fa
   114e4:	add	x3, x3, #0x917
   114e8:	mov	w2, #0x63                  	// #99
   114ec:	bl	7c80 <__assert_fail@plt>
   114f0:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   114f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   114f8:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   114fc:	add	x0, x0, #0x3e
   11500:	add	x1, x1, #0x8fa
   11504:	add	x3, x3, #0x917
   11508:	mov	w2, #0x64                  	// #100
   1150c:	bl	7c80 <__assert_fail@plt>
   11510:	stp	x29, x30, [sp, #-32]!
   11514:	ldr	x8, [x0, #216]
   11518:	str	x19, [sp, #16]
   1151c:	mov	x29, sp
   11520:	ldr	x9, [x8, #104]
   11524:	add	x8, x0, #0xc8
   11528:	cmp	x9, x8
   1152c:	b.eq	11550 <scols_get_library_version@@SMARTCOLS_2.25+0x142c>  // b.none
   11530:	ldr	x8, [x8]
   11534:	sub	x19, x8, #0xc8
   11538:	mov	x0, x19
   1153c:	bl	7bf0 <scols_column_is_hidden@plt>
   11540:	cbz	w0, 11558 <scols_get_library_version@@SMARTCOLS_2.25+0x1434>
   11544:	mov	x0, x19
   11548:	bl	11510 <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>
   1154c:	cbz	w0, 11558 <scols_get_library_version@@SMARTCOLS_2.25+0x1434>
   11550:	mov	w0, #0x1                   	// #1
   11554:	b	1155c <scols_get_library_version@@SMARTCOLS_2.25+0x1438>
   11558:	mov	w0, wzr
   1155c:	ldr	x19, [sp, #16]
   11560:	ldp	x29, x30, [sp], #32
   11564:	ret
   11568:	b	1156c <scols_get_library_version@@SMARTCOLS_2.25+0x1448>
   1156c:	stp	x29, x30, [sp, #-48]!
   11570:	stp	x22, x21, [sp, #16]
   11574:	stp	x20, x19, [sp, #32]
   11578:	mov	x29, sp
   1157c:	mov	x20, x3
   11580:	mov	x19, x2
   11584:	bl	cc3c <scols_table_get_termheight@@SMARTCOLS_2.31+0xc8>
   11588:	mov	w21, w0
   1158c:	cbnz	w0, 11658 <scols_get_library_version@@SMARTCOLS_2.25+0x1534>
   11590:	mov	x0, x20
   11594:	bl	10598 <scols_get_library_version@@SMARTCOLS_2.25+0x474>
   11598:	mov	x22, x0
   1159c:	cbz	x0, 115d4 <scols_get_library_version@@SMARTCOLS_2.25+0x14b0>
   115a0:	mov	x0, x19
   115a4:	bl	7500 <scols_column_is_customwrap@plt>
   115a8:	cbz	w0, 115c4 <scols_get_library_version@@SMARTCOLS_2.25+0x14a0>
   115ac:	ldr	x8, [x19, #144]
   115b0:	ldr	x2, [x19, #160]
   115b4:	mov	x0, x19
   115b8:	mov	x1, x22
   115bc:	blr	x8
   115c0:	b	115cc <scols_get_library_version@@SMARTCOLS_2.25+0x14a8>
   115c4:	mov	x0, x22
   115c8:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   115cc:	cmn	x0, #0x1
   115d0:	csel	x22, xzr, x0, eq  // eq = none
   115d4:	ldr	x8, [x19, #32]
   115d8:	ldrb	w9, [x19, #224]
   115dc:	cmp	x22, x8
   115e0:	csel	x8, x22, x8, hi  // hi = pmore
   115e4:	str	x8, [x19, #32]
   115e8:	tbz	w9, #0, 11600 <scols_get_library_version@@SMARTCOLS_2.25+0x14dc>
   115ec:	ldr	x8, [x19, #40]
   115f0:	cbz	x8, 11600 <scols_get_library_version@@SMARTCOLS_2.25+0x14dc>
   115f4:	lsl	x8, x8, #1
   115f8:	cmp	x22, x8
   115fc:	b.hi	11658 <scols_get_library_version@@SMARTCOLS_2.25+0x1534>  // b.pmore
   11600:	mov	x0, x19
   11604:	bl	7b00 <scols_column_is_noextremes@plt>
   11608:	cbz	w0, 11624 <scols_get_library_version@@SMARTCOLS_2.25+0x1500>
   1160c:	ldr	x8, [x19, #64]
   11610:	ldr	w9, [x19, #72]
   11614:	add	x8, x8, x22
   11618:	add	w9, w9, #0x1
   1161c:	str	x8, [x19, #64]
   11620:	str	w9, [x19, #72]
   11624:	ldr	x8, [x19, #16]
   11628:	mov	x0, x19
   1162c:	cmp	x22, x8
   11630:	csel	x8, x22, x8, hi  // hi = pmore
   11634:	str	x8, [x19, #16]
   11638:	bl	7a20 <scols_column_is_tree@plt>
   1163c:	cbz	w0, 11658 <scols_get_library_version@@SMARTCOLS_2.25+0x1534>
   11640:	mov	x0, x20
   11644:	bl	10670 <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
   11648:	ldr	x8, [x19, #48]
   1164c:	cmp	x8, x0
   11650:	csel	x8, x8, x0, hi  // hi = pmore
   11654:	str	x8, [x19, #48]
   11658:	mov	w0, w21
   1165c:	ldp	x20, x19, [sp, #32]
   11660:	ldp	x22, x21, [sp, #16]
   11664:	ldp	x29, x30, [sp], #48
   11668:	ret
   1166c:	sub	sp, sp, #0x50
   11670:	stp	x20, x19, [sp, #64]
   11674:	mov	x20, x0
   11678:	mov	x0, x1
   1167c:	stp	x29, x30, [sp, #32]
   11680:	str	x21, [sp, #48]
   11684:	add	x29, sp, #0x20
   11688:	mov	x19, x1
   1168c:	bl	7bf0 <scols_column_is_hidden@plt>
   11690:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11694:	ldr	x8, [x8, #4024]
   11698:	ldr	w8, [x8]
   1169c:	cbz	w0, 116fc <scols_get_library_version@@SMARTCOLS_2.25+0x15d8>
   116a0:	tbz	w8, #5, 11700 <scols_get_library_version@@SMARTCOLS_2.25+0x15dc>
   116a4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   116a8:	ldr	x8, [x8, #4016]
   116ac:	ldr	x20, [x8]
   116b0:	bl	7390 <getpid@plt>
   116b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   116b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   116bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   116c0:	mov	w2, w0
   116c4:	add	x1, x1, #0xbcb
   116c8:	add	x3, x3, #0xbd9
   116cc:	add	x4, x4, #0xbf7
   116d0:	mov	x0, x20
   116d4:	bl	7db0 <fprintf@plt>
   116d8:	ldr	x2, [x19, #168]
   116dc:	mov	x0, x19
   116e0:	ldp	x20, x19, [sp, #64]
   116e4:	ldr	x21, [sp, #48]
   116e8:	ldp	x29, x30, [sp, #32]
   116ec:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   116f0:	add	x1, x1, #0x97b
   116f4:	add	sp, sp, #0x50
   116f8:	b	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   116fc:	tbnz	w8, #5, 11714 <scols_get_library_version@@SMARTCOLS_2.25+0x15f0>
   11700:	ldp	x20, x19, [sp, #64]
   11704:	ldr	x21, [sp, #48]
   11708:	ldp	x29, x30, [sp, #32]
   1170c:	add	sp, sp, #0x50
   11710:	ret
   11714:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11718:	ldr	x8, [x8, #4016]
   1171c:	ldr	x21, [x8]
   11720:	bl	7390 <getpid@plt>
   11724:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11728:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1172c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11730:	mov	w2, w0
   11734:	add	x1, x1, #0xbcb
   11738:	add	x3, x3, #0xbd9
   1173c:	add	x4, x4, #0xbf7
   11740:	mov	x0, x21
   11744:	bl	7db0 <fprintf@plt>
   11748:	ldr	d0, [x19, #56]
   1174c:	ldr	x2, [x19, #168]
   11750:	ldp	x3, x4, [x19, #8]
   11754:	fmov	d1, #1.000000000000000000e+00
   11758:	fcmp	d0, d1
   1175c:	b.gt	1176c <scols_get_library_version@@SMARTCOLS_2.25+0x1648>
   11760:	ldr	d1, [x20, #40]
   11764:	ucvtf	d1, d1
   11768:	fmul	d0, d0, d1
   1176c:	ldrb	w9, [x19, #224]
   11770:	ldr	w12, [x19, #80]
   11774:	ldp	x7, x6, [x19, #32]
   11778:	ldr	x8, [x19, #24]
   1177c:	adrp	x10, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11780:	adrp	x11, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11784:	add	x10, x10, #0x9da
   11788:	add	x11, x11, #0x9de
   1178c:	adrp	x13, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11790:	adrp	x14, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   11794:	tst	w9, #0x1
   11798:	add	x13, x13, #0x9e2
   1179c:	add	x14, x14, #0xa8d
   117a0:	csel	x9, x11, x10, eq  // eq = none
   117a4:	tst	w12, #0x1
   117a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   117ac:	fcvtzs	w5, d0
   117b0:	csel	x10, x14, x13, eq  // eq = none
   117b4:	add	x1, x1, #0x98f
   117b8:	mov	x0, x19
   117bc:	stp	x9, x10, [sp, #8]
   117c0:	str	x8, [sp]
   117c4:	bl	11158 <scols_get_library_version@@SMARTCOLS_2.25+0x1034>
   117c8:	b	11700 <scols_get_library_version@@SMARTCOLS_2.25+0x15dc>
   117cc:	cbz	x0, 117dc <scols_get_library_version@@SMARTCOLS_2.25+0x16b8>
   117d0:	ldr	w8, [x0]
   117d4:	add	w8, w8, #0x1
   117d8:	str	w8, [x0]
   117dc:	ret
   117e0:	stp	x29, x30, [sp, #-96]!
   117e4:	stp	x28, x27, [sp, #16]
   117e8:	stp	x26, x25, [sp, #32]
   117ec:	stp	x24, x23, [sp, #48]
   117f0:	stp	x22, x21, [sp, #64]
   117f4:	stp	x20, x19, [sp, #80]
   117f8:	mov	x29, sp
   117fc:	cbz	x0, 118c4 <scols_get_library_version@@SMARTCOLS_2.25+0x17a0>
   11800:	mov	x26, x0
   11804:	ldr	x27, [x26, #32]!
   11808:	mov	x19, x0
   1180c:	cmp	x27, x26
   11810:	b.eq	118c4 <scols_get_library_version@@SMARTCOLS_2.25+0x17a0>  // b.none
   11814:	adrp	x28, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11818:	ldr	x28, [x28, #4024]
   1181c:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11820:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11824:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11828:	adrp	x23, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1182c:	add	x20, x20, #0xbcb
   11830:	add	x21, x21, #0xbd9
   11834:	add	x22, x22, #0xa00
   11838:	add	x23, x23, #0xc7e
   1183c:	b	11858 <scols_get_library_version@@SMARTCOLS_2.25+0x1734>
   11840:	mov	x0, x24
   11844:	str	xzr, [x27, #40]
   11848:	bl	75d0 <scols_unref_line@plt>
   1184c:	ldr	x27, [x26]
   11850:	cmp	x27, x26
   11854:	b.eq	118c4 <scols_get_library_version@@SMARTCOLS_2.25+0x17a0>  // b.none
   11858:	ldrb	w8, [x28]
   1185c:	sub	x24, x27, #0x50
   11860:	tbnz	w8, #7, 1188c <scols_get_library_version@@SMARTCOLS_2.25+0x1768>
   11864:	ldp	x9, x8, [x27]
   11868:	str	x8, [x9, #8]
   1186c:	str	x9, [x8]
   11870:	ldr	x8, [x27, #40]
   11874:	stp	x27, x27, [x27]
   11878:	cbz	x8, 11840 <scols_get_library_version@@SMARTCOLS_2.25+0x171c>
   1187c:	ldr	w9, [x8]
   11880:	add	w9, w9, #0x1
   11884:	str	w9, [x8]
   11888:	b	11840 <scols_get_library_version@@SMARTCOLS_2.25+0x171c>
   1188c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11890:	ldr	x8, [x8, #4016]
   11894:	ldr	x25, [x8]
   11898:	bl	7390 <getpid@plt>
   1189c:	mov	w2, w0
   118a0:	mov	x0, x25
   118a4:	mov	x1, x20
   118a8:	mov	x3, x21
   118ac:	mov	x4, x22
   118b0:	bl	7db0 <fprintf@plt>
   118b4:	mov	x0, x19
   118b8:	mov	x1, x23
   118bc:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   118c0:	b	11864 <scols_get_library_version@@SMARTCOLS_2.25+0x1740>
   118c4:	ldp	x20, x19, [sp, #80]
   118c8:	ldp	x22, x21, [sp, #64]
   118cc:	ldp	x24, x23, [sp, #48]
   118d0:	ldp	x26, x25, [sp, #32]
   118d4:	ldp	x28, x27, [sp, #16]
   118d8:	ldp	x29, x30, [sp], #96
   118dc:	ret
   118e0:	sub	sp, sp, #0x120
   118e4:	stp	x29, x30, [sp, #240]
   118e8:	add	x29, sp, #0xf0
   118ec:	str	x28, [sp, #256]
   118f0:	stp	x20, x19, [sp, #272]
   118f4:	stp	x2, x3, [x29, #-112]
   118f8:	stp	x4, x5, [x29, #-96]
   118fc:	stp	x6, x7, [x29, #-80]
   11900:	stp	q1, q2, [sp, #16]
   11904:	stp	q3, q4, [sp, #48]
   11908:	str	q0, [sp]
   1190c:	stp	q5, q6, [sp, #80]
   11910:	str	q7, [sp, #112]
   11914:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11918:	ldr	x20, [x20, #4016]
   1191c:	mov	x19, x1
   11920:	cbz	x0, 1194c <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   11924:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11928:	ldr	x9, [x9, #4024]
   1192c:	ldrb	w9, [x9, #3]
   11930:	tbnz	w9, #0, 1194c <scols_get_library_version@@SMARTCOLS_2.25+0x1828>
   11934:	mov	x8, x0
   11938:	ldr	x0, [x20]
   1193c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11940:	add	x1, x1, #0xbf0
   11944:	mov	x2, x8
   11948:	bl	7db0 <fprintf@plt>
   1194c:	mov	x8, #0xffffffffffffffd0    	// #-48
   11950:	mov	x10, sp
   11954:	sub	x11, x29, #0x70
   11958:	movk	x8, #0xff80, lsl #32
   1195c:	add	x9, x29, #0x30
   11960:	add	x10, x10, #0x80
   11964:	add	x11, x11, #0x30
   11968:	stp	x10, x8, [x29, #-16]
   1196c:	stp	x9, x11, [x29, #-32]
   11970:	ldp	q0, q1, [x29, #-32]
   11974:	ldr	x0, [x20]
   11978:	sub	x2, x29, #0x40
   1197c:	mov	x1, x19
   11980:	stp	q0, q1, [x29, #-64]
   11984:	bl	7c60 <vfprintf@plt>
   11988:	ldr	x1, [x20]
   1198c:	mov	w0, #0xa                   	// #10
   11990:	bl	7250 <fputc@plt>
   11994:	ldp	x20, x19, [sp, #272]
   11998:	ldr	x28, [sp, #256]
   1199c:	ldp	x29, x30, [sp, #240]
   119a0:	add	sp, sp, #0x120
   119a4:	ret
   119a8:	stp	x29, x30, [sp, #-96]!
   119ac:	stp	x28, x27, [sp, #16]
   119b0:	stp	x26, x25, [sp, #32]
   119b4:	stp	x24, x23, [sp, #48]
   119b8:	stp	x22, x21, [sp, #64]
   119bc:	stp	x20, x19, [sp, #80]
   119c0:	mov	x29, sp
   119c4:	cbz	x0, 11a90 <scols_get_library_version@@SMARTCOLS_2.25+0x196c>
   119c8:	mov	x26, x0
   119cc:	ldr	x27, [x26, #16]!
   119d0:	mov	x19, x0
   119d4:	cmp	x27, x26
   119d8:	b.eq	11a90 <scols_get_library_version@@SMARTCOLS_2.25+0x196c>  // b.none
   119dc:	adrp	x28, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   119e0:	ldr	x28, [x28, #4024]
   119e4:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   119e8:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   119ec:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   119f0:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   119f4:	add	x20, x20, #0xbcb
   119f8:	add	x21, x21, #0xbd9
   119fc:	add	x22, x22, #0xa00
   11a00:	add	x23, x23, #0xa06
   11a04:	b	11a48 <scols_get_library_version@@SMARTCOLS_2.25+0x1924>
   11a08:	ldp	x9, x8, [x27]
   11a0c:	str	x8, [x9, #8]
   11a10:	str	x9, [x8]
   11a14:	ldr	x0, [x27, #32]
   11a18:	stp	x27, x27, [x27]
   11a1c:	bl	11aac <scols_get_library_version@@SMARTCOLS_2.25+0x1988>
   11a20:	ldr	x8, [x27, #32]
   11a24:	mov	x0, x24
   11a28:	ldr	x9, [x8, #8]
   11a2c:	add	x9, x9, #0x1
   11a30:	str	x9, [x8, #8]
   11a34:	str	xzr, [x27, #32]
   11a38:	bl	75d0 <scols_unref_line@plt>
   11a3c:	ldr	x27, [x26]
   11a40:	cmp	x27, x26
   11a44:	b.eq	11a90 <scols_get_library_version@@SMARTCOLS_2.25+0x196c>  // b.none
   11a48:	ldrb	w8, [x28]
   11a4c:	sub	x24, x27, #0x60
   11a50:	tbz	w8, #7, 11a08 <scols_get_library_version@@SMARTCOLS_2.25+0x18e4>
   11a54:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11a58:	ldr	x8, [x8, #4016]
   11a5c:	ldr	x25, [x8]
   11a60:	bl	7390 <getpid@plt>
   11a64:	mov	w2, w0
   11a68:	mov	x0, x25
   11a6c:	mov	x1, x20
   11a70:	mov	x3, x21
   11a74:	mov	x4, x22
   11a78:	bl	7db0 <fprintf@plt>
   11a7c:	mov	x0, x19
   11a80:	mov	x1, x23
   11a84:	mov	x2, x24
   11a88:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11a8c:	b	11a08 <scols_get_library_version@@SMARTCOLS_2.25+0x18e4>
   11a90:	ldp	x20, x19, [sp, #80]
   11a94:	ldp	x22, x21, [sp, #64]
   11a98:	ldp	x24, x23, [sp, #48]
   11a9c:	ldp	x26, x25, [sp, #32]
   11aa0:	ldp	x28, x27, [sp, #16]
   11aa4:	ldp	x29, x30, [sp], #96
   11aa8:	ret
   11aac:	stp	x29, x30, [sp, #-32]!
   11ab0:	stp	x20, x19, [sp, #16]
   11ab4:	mov	x29, sp
   11ab8:	cbz	x0, 11b04 <scols_get_library_version@@SMARTCOLS_2.25+0x19e0>
   11abc:	ldr	w8, [x0]
   11ac0:	mov	x19, x0
   11ac4:	subs	w8, w8, #0x1
   11ac8:	str	w8, [x0]
   11acc:	b.gt	11b04 <scols_get_library_version@@SMARTCOLS_2.25+0x19e0>
   11ad0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11ad4:	ldr	x8, [x8, #4024]
   11ad8:	ldrb	w8, [x8]
   11adc:	tbnz	w8, #7, 11b10 <scols_get_library_version@@SMARTCOLS_2.25+0x19ec>
   11ae0:	mov	x0, x19
   11ae4:	bl	117e0 <scols_get_library_version@@SMARTCOLS_2.25+0x16bc>
   11ae8:	ldp	x9, x8, [x19, #48]
   11aec:	mov	x0, x19
   11af0:	str	x8, [x9, #8]
   11af4:	str	x9, [x8]
   11af8:	ldp	x20, x19, [sp, #16]
   11afc:	ldp	x29, x30, [sp], #32
   11b00:	b	7840 <free@plt>
   11b04:	ldp	x20, x19, [sp, #16]
   11b08:	ldp	x29, x30, [sp], #32
   11b0c:	ret
   11b10:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11b14:	ldr	x8, [x8, #4016]
   11b18:	ldr	x20, [x8]
   11b1c:	bl	7390 <getpid@plt>
   11b20:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11b24:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11b28:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11b2c:	mov	w2, w0
   11b30:	add	x1, x1, #0xbcb
   11b34:	add	x3, x3, #0xbd9
   11b38:	add	x4, x4, #0xa00
   11b3c:	mov	x0, x20
   11b40:	bl	7db0 <fprintf@plt>
   11b44:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11b48:	add	x1, x1, #0xbfb
   11b4c:	mov	x0, x19
   11b50:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11b54:	b	11ae0 <scols_get_library_version@@SMARTCOLS_2.25+0x19bc>
   11b58:	sub	sp, sp, #0x40
   11b5c:	str	x19, [sp, #48]
   11b60:	mov	x19, x0
   11b64:	add	x0, sp, #0x8
   11b68:	mov	w1, wzr
   11b6c:	stp	x29, x30, [sp, #32]
   11b70:	add	x29, sp, #0x20
   11b74:	bl	7110 <scols_reset_iter@plt>
   11b78:	add	x1, sp, #0x8
   11b7c:	mov	x2, sp
   11b80:	mov	x0, x19
   11b84:	bl	a5f0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x150>
   11b88:	cbnz	w0, 11bb8 <scols_get_library_version@@SMARTCOLS_2.25+0x1a94>
   11b8c:	ldr	x8, [sp]
   11b90:	mov	x9, x8
   11b94:	ldr	x10, [x9, #16]!
   11b98:	cmp	x10, x9
   11b9c:	b.eq	11b78 <scols_get_library_version@@SMARTCOLS_2.25+0x1a54>  // b.none
   11ba0:	ldr	x8, [x8, #16]
   11ba4:	ldp	x10, x9, [x8]
   11ba8:	str	x9, [x10, #8]
   11bac:	str	x10, [x9]
   11bb0:	stp	x8, x8, [x8]
   11bb4:	b	11b8c <scols_get_library_version@@SMARTCOLS_2.25+0x1a68>
   11bb8:	add	x0, sp, #0x8
   11bbc:	mov	w1, wzr
   11bc0:	bl	7110 <scols_reset_iter@plt>
   11bc4:	add	x1, sp, #0x8
   11bc8:	add	x2, x29, #0x18
   11bcc:	mov	x0, x19
   11bd0:	bl	7a00 <scols_table_next_line@plt>
   11bd4:	cbnz	w0, 11bf4 <scols_get_library_version@@SMARTCOLS_2.25+0x1ad0>
   11bd8:	ldr	x0, [x29, #24]
   11bdc:	ldr	x8, [x0, #112]
   11be0:	cbnz	x8, 11bc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa0>
   11be4:	ldr	x8, [x0, #120]
   11be8:	cbnz	x8, 11bc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa0>
   11bec:	bl	11c04 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae0>
   11bf0:	b	11bc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1aa0>
   11bf4:	ldr	x19, [sp, #48]
   11bf8:	ldp	x29, x30, [sp, #32]
   11bfc:	add	sp, sp, #0x40
   11c00:	ret
   11c04:	sub	sp, sp, #0x40
   11c08:	stp	x29, x30, [sp, #32]
   11c0c:	stp	x20, x19, [sp, #48]
   11c10:	ldr	x8, [x0, #128]
   11c14:	mov	x19, x0
   11c18:	add	x29, sp, #0x20
   11c1c:	cbz	x8, 11c4c <scols_get_library_version@@SMARTCOLS_2.25+0x1b28>
   11c20:	add	x9, x19, #0x60
   11c24:	str	x9, [x19, #104]
   11c28:	ldr	x10, [x8, #24]
   11c2c:	add	x11, x8, #0x10
   11c30:	str	x9, [x8, #24]
   11c34:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11c38:	stp	x11, x10, [x19, #96]
   11c3c:	str	x9, [x10]
   11c40:	ldr	x8, [x8, #4024]
   11c44:	ldrb	w8, [x8]
   11c48:	tbnz	w8, #7, 11d00 <scols_get_library_version@@SMARTCOLS_2.25+0x1bdc>
   11c4c:	add	x0, sp, #0x8
   11c50:	mov	w1, wzr
   11c54:	bl	7110 <scols_reset_iter@plt>
   11c58:	add	x1, sp, #0x8
   11c5c:	mov	x2, sp
   11c60:	mov	x0, x19
   11c64:	bl	7e00 <scols_line_next_child@plt>
   11c68:	cbnz	w0, 11c78 <scols_get_library_version@@SMARTCOLS_2.25+0x1b54>
   11c6c:	ldr	x0, [sp]
   11c70:	bl	11c04 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae0>
   11c74:	b	11c58 <scols_get_library_version@@SMARTCOLS_2.25+0x1b34>
   11c78:	ldr	x8, [x19, #128]
   11c7c:	cbz	x8, 11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b90>
   11c80:	ldr	x9, [x8, #24]
   11c84:	add	x10, x19, #0x60
   11c88:	cmp	x9, x10
   11c8c:	b.ne	11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b90>  // b.any
   11c90:	ldr	x9, [x8, #8]
   11c94:	add	x8, x8, #0x10
   11c98:	mov	x10, x8
   11c9c:	add	x9, x9, #0x1
   11ca0:	ldr	x10, [x10]
   11ca4:	sub	x9, x9, #0x1
   11ca8:	cmp	x10, x8
   11cac:	b.ne	11ca0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b7c>  // b.any
   11cb0:	cbz	x9, 11cc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1ba0>
   11cb4:	ldp	x20, x19, [sp, #48]
   11cb8:	ldp	x29, x30, [sp, #32]
   11cbc:	add	sp, sp, #0x40
   11cc0:	ret
   11cc4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11cc8:	ldr	x8, [x8, #4024]
   11ccc:	ldrb	w8, [x8]
   11cd0:	tbnz	w8, #7, 11d6c <scols_get_library_version@@SMARTCOLS_2.25+0x1c48>
   11cd4:	add	x0, sp, #0x8
   11cd8:	mov	w1, wzr
   11cdc:	bl	7110 <scols_reset_iter@plt>
   11ce0:	add	x1, sp, #0x8
   11ce4:	mov	x2, sp
   11ce8:	mov	x0, x19
   11cec:	bl	9aa4 <scols_line_next_child@@SMARTCOLS_2.25+0x84>
   11cf0:	cbnz	w0, 11cb4 <scols_get_library_version@@SMARTCOLS_2.25+0x1b90>
   11cf4:	ldr	x0, [sp]
   11cf8:	bl	11c04 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae0>
   11cfc:	b	11ce0 <scols_get_library_version@@SMARTCOLS_2.25+0x1bbc>
   11d00:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11d04:	ldr	x8, [x8, #4016]
   11d08:	ldr	x20, [x8]
   11d0c:	bl	7390 <getpid@plt>
   11d10:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11d14:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11d18:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11d1c:	mov	w2, w0
   11d20:	add	x1, x1, #0xbcb
   11d24:	add	x3, x3, #0xbd9
   11d28:	add	x4, x4, #0xa00
   11d2c:	mov	x0, x20
   11d30:	bl	7db0 <fprintf@plt>
   11d34:	ldr	x0, [x19, #128]
   11d38:	mov	x4, #0xffffffffffffffff    	// #-1
   11d3c:	ldr	x3, [x0, #8]
   11d40:	add	x8, x0, #0x10
   11d44:	mov	x9, x8
   11d48:	ldr	x9, [x9]
   11d4c:	add	x4, x4, #0x1
   11d50:	cmp	x9, x8
   11d54:	b.ne	11d48 <scols_get_library_version@@SMARTCOLS_2.25+0x1c24>  // b.any
   11d58:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11d5c:	add	x1, x1, #0xb2e
   11d60:	mov	x2, x19
   11d64:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11d68:	b	11c4c <scols_get_library_version@@SMARTCOLS_2.25+0x1b28>
   11d6c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11d70:	ldr	x8, [x8, #4016]
   11d74:	ldr	x20, [x8]
   11d78:	bl	7390 <getpid@plt>
   11d7c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11d80:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11d84:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11d88:	mov	w2, w0
   11d8c:	add	x1, x1, #0xbcb
   11d90:	add	x3, x3, #0xbd9
   11d94:	add	x4, x4, #0xa00
   11d98:	mov	x0, x20
   11d9c:	bl	7db0 <fprintf@plt>
   11da0:	ldr	x0, [x19, #128]
   11da4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11da8:	add	x1, x1, #0xb4e
   11dac:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11db0:	b	11cd4 <scols_get_library_version@@SMARTCOLS_2.25+0x1bb0>
   11db4:	stp	x29, x30, [sp, #-64]!
   11db8:	stp	x24, x23, [sp, #16]
   11dbc:	stp	x22, x21, [sp, #32]
   11dc0:	stp	x20, x19, [sp, #48]
   11dc4:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11dc8:	ldr	x23, [x23, #4024]
   11dcc:	mov	x19, x1
   11dd0:	mov	x20, x0
   11dd4:	mov	x29, sp
   11dd8:	ldrb	w8, [x23]
   11ddc:	tbnz	w8, #3, 11ef0 <scols_get_library_version@@SMARTCOLS_2.25+0x1dcc>
   11de0:	ldr	x8, [x20, #152]
   11de4:	cbz	x8, 11e34 <scols_get_library_version@@SMARTCOLS_2.25+0x1d10>
   11de8:	mov	x9, xzr
   11dec:	mov	x24, xzr
   11df0:	b	11e00 <scols_get_library_version@@SMARTCOLS_2.25+0x1cdc>
   11df4:	add	x24, x24, #0x1
   11df8:	cmp	x24, x8
   11dfc:	b.cs	11e34 <scols_get_library_version@@SMARTCOLS_2.25+0x1d10>  // b.hs, b.nlast
   11e00:	ldr	x10, [x20, #144]
   11e04:	ldr	x22, [x10, x24, lsl #3]
   11e08:	cmp	x22, #0x0
   11e0c:	ccmp	x9, x22, #0x4, ne  // ne = any
   11e10:	b.eq	11df4 <scols_get_library_version@@SMARTCOLS_2.25+0x1cd0>  // b.none
   11e14:	mov	x0, x20
   11e18:	mov	x1, x19
   11e1c:	mov	x2, x22
   11e20:	bl	11fcc <scols_get_library_version@@SMARTCOLS_2.25+0x1ea8>
   11e24:	cbnz	w0, 11e70 <scols_get_library_version@@SMARTCOLS_2.25+0x1d4c>
   11e28:	ldr	x8, [x20, #152]
   11e2c:	mov	x9, x22
   11e30:	b	11df4 <scols_get_library_version@@SMARTCOLS_2.25+0x1cd0>
   11e34:	mov	w21, wzr
   11e38:	ldrb	w8, [x23]
   11e3c:	tbnz	w8, #3, 11e7c <scols_get_library_version@@SMARTCOLS_2.25+0x1d58>
   11e40:	cbnz	w21, 11e58 <scols_get_library_version@@SMARTCOLS_2.25+0x1d34>
   11e44:	ldr	x2, [x19, #128]
   11e48:	cbz	x2, 11e54 <scols_get_library_version@@SMARTCOLS_2.25+0x1d30>
   11e4c:	ldr	w8, [x2, #64]
   11e50:	cbz	w8, 11ecc <scols_get_library_version@@SMARTCOLS_2.25+0x1da8>
   11e54:	mov	w21, wzr
   11e58:	mov	w0, w21
   11e5c:	ldp	x20, x19, [sp, #48]
   11e60:	ldp	x22, x21, [sp, #32]
   11e64:	ldp	x24, x23, [sp, #16]
   11e68:	ldp	x29, x30, [sp], #64
   11e6c:	ret
   11e70:	mov	w21, w0
   11e74:	ldrb	w8, [x23]
   11e78:	tbz	w8, #3, 11e40 <scols_get_library_version@@SMARTCOLS_2.25+0x1d1c>
   11e7c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11e80:	ldr	x8, [x8, #4016]
   11e84:	ldr	x22, [x8]
   11e88:	bl	7390 <getpid@plt>
   11e8c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11e90:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11e94:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11e98:	mov	w2, w0
   11e9c:	add	x1, x1, #0xbcb
   11ea0:	add	x3, x3, #0xbd9
   11ea4:	add	x4, x4, #0xc40
   11ea8:	mov	x0, x22
   11eac:	bl	7db0 <fprintf@plt>
   11eb0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11eb4:	add	x1, x1, #0xb78
   11eb8:	mov	x0, x19
   11ebc:	mov	w2, w21
   11ec0:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11ec4:	cbnz	w21, 11e58 <scols_get_library_version@@SMARTCOLS_2.25+0x1d34>
   11ec8:	b	11e44 <scols_get_library_version@@SMARTCOLS_2.25+0x1d20>
   11ecc:	ldrb	w8, [x23]
   11ed0:	tbnz	w8, #3, 11f80 <scols_get_library_version@@SMARTCOLS_2.25+0x1e5c>
   11ed4:	mov	x0, x20
   11ed8:	mov	x1, x19
   11edc:	ldp	x20, x19, [sp, #48]
   11ee0:	ldp	x22, x21, [sp, #32]
   11ee4:	ldp	x24, x23, [sp, #16]
   11ee8:	ldp	x29, x30, [sp], #64
   11eec:	b	11fcc <scols_get_library_version@@SMARTCOLS_2.25+0x1ea8>
   11ef0:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11ef4:	ldr	x22, [x22, #4016]
   11ef8:	ldr	x21, [x22]
   11efc:	bl	7390 <getpid@plt>
   11f00:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f04:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f08:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f0c:	mov	w2, w0
   11f10:	add	x1, x1, #0xbcb
   11f14:	add	x3, x3, #0xbd9
   11f18:	add	x4, x4, #0xc40
   11f1c:	mov	x0, x21
   11f20:	bl	7db0 <fprintf@plt>
   11f24:	ldp	x3, x2, [x19, #120]
   11f28:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11f2c:	add	x1, x1, #0xa19
   11f30:	mov	x0, x19
   11f34:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11f38:	ldrb	w8, [x23]
   11f3c:	tbz	w8, #3, 11de0 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>
   11f40:	ldr	x21, [x22]
   11f44:	bl	7390 <getpid@plt>
   11f48:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f4c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f50:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f54:	mov	w2, w0
   11f58:	add	x1, x1, #0xbcb
   11f5c:	add	x3, x3, #0xbd9
   11f60:	add	x4, x4, #0xc40
   11f64:	mov	x0, x21
   11f68:	bl	7db0 <fprintf@plt>
   11f6c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11f70:	add	x1, x1, #0xb5c
   11f74:	mov	x0, x19
   11f78:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11f7c:	b	11de0 <scols_get_library_version@@SMARTCOLS_2.25+0x1cbc>
   11f80:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11f84:	ldr	x8, [x8, #4016]
   11f88:	ldr	x21, [x8]
   11f8c:	bl	7390 <getpid@plt>
   11f90:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f94:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f98:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   11f9c:	mov	w2, w0
   11fa0:	add	x1, x1, #0xbcb
   11fa4:	add	x3, x3, #0xbd9
   11fa8:	add	x4, x4, #0xc40
   11fac:	mov	x0, x21
   11fb0:	bl	7db0 <fprintf@plt>
   11fb4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   11fb8:	add	x1, x1, #0xa4a
   11fbc:	mov	x0, x19
   11fc0:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   11fc4:	ldr	x2, [x19, #128]
   11fc8:	b	11ed4 <scols_get_library_version@@SMARTCOLS_2.25+0x1db0>
   11fcc:	stp	x29, x30, [sp, #-80]!
   11fd0:	str	x25, [sp, #16]
   11fd4:	stp	x24, x23, [sp, #32]
   11fd8:	stp	x22, x21, [sp, #48]
   11fdc:	stp	x20, x19, [sp, #64]
   11fe0:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   11fe4:	ldr	x23, [x23, #4024]
   11fe8:	mov	x20, x2
   11fec:	mov	x19, x1
   11ff0:	mov	x21, x0
   11ff4:	ldrb	w8, [x23]
   11ff8:	mov	x29, sp
   11ffc:	tbnz	w8, #3, 122dc <scols_get_library_version@@SMARTCOLS_2.25+0x21b8>
   12000:	ldr	w8, [x20, #64]
   12004:	ldr	x9, [x19, #128]
   12008:	cbz	w8, 12044 <scols_get_library_version@@SMARTCOLS_2.25+0x1f20>
   1200c:	cmp	x9, x20
   12010:	b.eq	12070 <scols_get_library_version@@SMARTCOLS_2.25+0x1f4c>  // b.none
   12014:	ldr	x9, [x19, #120]
   12018:	cmp	x9, x20
   1201c:	b.eq	12090 <scols_get_library_version@@SMARTCOLS_2.25+0x1f6c>  // b.none
   12020:	sub	w8, w8, #0x1
   12024:	cmp	w8, #0x7
   12028:	b.cs	12124 <scols_get_library_version@@SMARTCOLS_2.25+0x2000>  // b.hs, b.nlast
   1202c:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12030:	add	x9, x9, #0xdc0
   12034:	ldr	w24, [x9, w8, sxtw #2]
   12038:	ldrb	w8, [x23]
   1203c:	tbz	w8, #3, 12130 <scols_get_library_version@@SMARTCOLS_2.25+0x200c>
   12040:	b	120ac <scols_get_library_version@@SMARTCOLS_2.25+0x1f88>
   12044:	cmp	x9, x20
   12048:	mov	w24, wzr
   1204c:	b.ne	12128 <scols_get_library_version@@SMARTCOLS_2.25+0x2004>  // b.any
   12050:	cbz	x9, 12128 <scols_get_library_version@@SMARTCOLS_2.25+0x2004>
   12054:	ldr	x8, [x20, #16]
   12058:	add	x9, x19, #0x60
   1205c:	cmp	x8, x9
   12060:	cset	w24, eq  // eq = none
   12064:	ldrb	w8, [x23]
   12068:	tbz	w8, #3, 12130 <scols_get_library_version@@SMARTCOLS_2.25+0x200c>
   1206c:	b	120ac <scols_get_library_version@@SMARTCOLS_2.25+0x1f88>
   12070:	ldr	x9, [x20, #16]
   12074:	add	x8, x19, #0x60
   12078:	cmp	x9, x8
   1207c:	b.eq	122cc <scols_get_library_version@@SMARTCOLS_2.25+0x21a8>  // b.none
   12080:	ldr	x9, [x20, #24]
   12084:	cmp	x9, x8
   12088:	mov	w8, #0x2                   	// #2
   1208c:	b	120a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1f7c>
   12090:	ldr	x8, [x20, #40]
   12094:	add	x9, x19, #0x50
   12098:	cmp	x8, x9
   1209c:	mov	w8, #0x4                   	// #4
   120a0:	cinc	w24, w8, eq  // eq = none
   120a4:	ldrb	w8, [x23]
   120a8:	tbz	w8, #3, 12130 <scols_get_library_version@@SMARTCOLS_2.25+0x200c>
   120ac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   120b0:	ldr	x8, [x8, #4016]
   120b4:	ldr	x22, [x8]
   120b8:	bl	7390 <getpid@plt>
   120bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   120c0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   120c4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   120c8:	mov	w2, w0
   120cc:	add	x1, x1, #0xbcb
   120d0:	add	x3, x3, #0xbd9
   120d4:	add	x4, x4, #0xc40
   120d8:	mov	x0, x22
   120dc:	bl	7db0 <fprintf@plt>
   120e0:	ldr	w8, [x20, #64]
   120e4:	tbnz	w8, #31, 12560 <scols_get_library_version@@SMARTCOLS_2.25+0x243c>
   120e8:	cmp	w8, #0x8
   120ec:	b.cs	12580 <scols_get_library_version@@SMARTCOLS_2.25+0x245c>  // b.hs, b.nlast
   120f0:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   120f4:	add	x9, x9, #0x650
   120f8:	ldr	x2, [x9, x8, lsl #3]
   120fc:	ldr	x3, [x9, w24, uxtw #3]
   12100:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12104:	add	x1, x1, #0xbca
   12108:	mov	x0, x19
   1210c:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12110:	cbnz	w24, 12134 <scols_get_library_version@@SMARTCOLS_2.25+0x2010>
   12114:	ldr	w8, [x20, #64]
   12118:	cmp	w8, #0x3
   1211c:	b.ne	121e4 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>  // b.any
   12120:	b	121bc <scols_get_library_version@@SMARTCOLS_2.25+0x2098>
   12124:	mov	w24, wzr
   12128:	ldrb	w8, [x23]
   1212c:	tbnz	w8, #3, 120ac <scols_get_library_version@@SMARTCOLS_2.25+0x1f88>
   12130:	cbz	w24, 12114 <scols_get_library_version@@SMARTCOLS_2.25+0x1ff0>
   12134:	cmp	w24, #0x1
   12138:	b.ne	121a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2084>  // b.any
   1213c:	ldr	w8, [x20, #64]
   12140:	cbz	w8, 121e4 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>
   12144:	ldrb	w8, [x23]
   12148:	tbz	w8, #3, 1255c <scols_get_library_version@@SMARTCOLS_2.25+0x2438>
   1214c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12150:	ldr	x8, [x8, #4016]
   12154:	ldr	x21, [x8]
   12158:	bl	7390 <getpid@plt>
   1215c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12160:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12164:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12168:	mov	w2, w0
   1216c:	add	x1, x1, #0xbcb
   12170:	add	x3, x3, #0xbd9
   12174:	add	x4, x4, #0xc40
   12178:	mov	x0, x21
   1217c:	bl	7db0 <fprintf@plt>
   12180:	ldr	w8, [x20, #64]
   12184:	tbnz	w8, #31, 12560 <scols_get_library_version@@SMARTCOLS_2.25+0x243c>
   12188:	cmp	w8, #0x8
   1218c:	b.cs	12580 <scols_get_library_version@@SMARTCOLS_2.25+0x245c>  // b.hs, b.nlast
   12190:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12194:	add	x9, x9, #0x650
   12198:	ldr	x2, [x9, x8, lsl #3]
   1219c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   121a0:	add	x1, x1, #0xbde
   121a4:	b	12554 <scols_get_library_version@@SMARTCOLS_2.25+0x2430>
   121a8:	ldr	w8, [x20, #64]
   121ac:	cmp	w8, #0x5
   121b0:	b.eq	124f4 <scols_get_library_version@@SMARTCOLS_2.25+0x23d0>  // b.none
   121b4:	cmp	w8, #0x3
   121b8:	b.ne	121e4 <scols_get_library_version@@SMARTCOLS_2.25+0x20c0>  // b.any
   121bc:	cmp	w24, #0x8
   121c0:	b.cs	124a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2380>  // b.hs, b.nlast
   121c4:	mov	w8, #0xb1                  	// #177
   121c8:	lsr	w8, w8, w24
   121cc:	tbz	w8, #0, 124a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2380>
   121d0:	mov	w8, #0x3                   	// #3
   121d4:	orr	w9, w8, w24
   121d8:	cbnz	w9, 121ec <scols_get_library_version@@SMARTCOLS_2.25+0x20c8>
   121dc:	mov	w0, wzr
   121e0:	b	12358 <scols_get_library_version@@SMARTCOLS_2.25+0x2234>
   121e4:	orr	w9, w8, w24
   121e8:	cbz	w9, 121dc <scols_get_library_version@@SMARTCOLS_2.25+0x20b8>
   121ec:	ldp	x22, x25, [x21, #144]
   121f0:	cbz	w8, 12218 <scols_get_library_version@@SMARTCOLS_2.25+0x20f4>
   121f4:	cbz	x22, 12218 <scols_get_library_version@@SMARTCOLS_2.25+0x20f4>
   121f8:	cbz	x25, 1234c <scols_get_library_version@@SMARTCOLS_2.25+0x2228>
   121fc:	ldr	x8, [x22]
   12200:	cmp	x8, x20
   12204:	b.eq	122a4 <scols_get_library_version@@SMARTCOLS_2.25+0x2180>  // b.none
   12208:	subs	x25, x25, #0x1
   1220c:	add	x22, x22, #0x8
   12210:	b.ne	121fc <scols_get_library_version@@SMARTCOLS_2.25+0x20d8>  // b.any
   12214:	b	1234c <scols_get_library_version@@SMARTCOLS_2.25+0x2228>
   12218:	cbz	x25, 12254 <scols_get_library_version@@SMARTCOLS_2.25+0x2130>
   1221c:	add	x10, x22, x25, lsl #3
   12220:	mov	x9, xzr
   12224:	mov	x8, xzr
   12228:	sub	x10, x10, #0x8
   1222c:	mov	x11, x25
   12230:	ldr	x12, [x10]
   12234:	cmp	x12, #0x0
   12238:	csinc	x9, xzr, x9, ne  // ne = any
   1223c:	csel	x8, x10, x8, eq  // eq = none
   12240:	cmp	x9, #0x3
   12244:	b.eq	122a0 <scols_get_library_version@@SMARTCOLS_2.25+0x217c>  // b.none
   12248:	sub	x11, x11, #0x1
   1224c:	sub	x10, x10, #0x8
   12250:	cbnz	x11, 12230 <scols_get_library_version@@SMARTCOLS_2.25+0x210c>
   12254:	ldrb	w8, [x23]
   12258:	tbnz	w8, #4, 123b8 <scols_get_library_version@@SMARTCOLS_2.25+0x2294>
   1225c:	mov	x8, x25
   12260:	lsl	x8, x8, #3
   12264:	add	x1, x8, #0x18
   12268:	mov	x0, x22
   1226c:	bl	7620 <realloc@plt>
   12270:	cbz	x0, 1234c <scols_get_library_version@@SMARTCOLS_2.25+0x2228>
   12274:	mov	x1, x0
   12278:	str	x0, [x21, #144]
   1227c:	cbz	x25, 1232c <scols_get_library_version@@SMARTCOLS_2.25+0x2208>
   12280:	ldrb	w8, [x23]
   12284:	tbnz	w8, #4, 12458 <scols_get_library_version@@SMARTCOLS_2.25+0x2334>
   12288:	ldr	x8, [x21, #152]
   1228c:	add	x0, x1, #0x18
   12290:	lsl	x2, x8, #3
   12294:	bl	6fb0 <memmove@plt>
   12298:	ldr	x22, [x21, #144]
   1229c:	b	12334 <scols_get_library_version@@SMARTCOLS_2.25+0x2210>
   122a0:	mov	x22, x8
   122a4:	cbz	x22, 1234c <scols_get_library_version@@SMARTCOLS_2.25+0x2228>
   122a8:	ldrb	w8, [x23]
   122ac:	tbnz	w8, #7, 12410 <scols_get_library_version@@SMARTCOLS_2.25+0x22ec>
   122b0:	cmp	w24, #0x0
   122b4:	mov	w0, wzr
   122b8:	csel	x8, xzr, x20, eq  // eq = none
   122bc:	stp	x8, x8, [x22]
   122c0:	str	x8, [x22, #16]
   122c4:	str	w24, [x20, #64]
   122c8:	b	12358 <scols_get_library_version@@SMARTCOLS_2.25+0x2234>
   122cc:	mov	w24, #0x1                   	// #1
   122d0:	ldrb	w8, [x23]
   122d4:	tbz	w8, #3, 12130 <scols_get_library_version@@SMARTCOLS_2.25+0x200c>
   122d8:	b	120ac <scols_get_library_version@@SMARTCOLS_2.25+0x1f88>
   122dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   122e0:	ldr	x8, [x8, #4016]
   122e4:	ldr	x22, [x8]
   122e8:	bl	7390 <getpid@plt>
   122ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   122f0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   122f4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   122f8:	mov	w2, w0
   122fc:	add	x1, x1, #0xbcb
   12300:	add	x3, x3, #0xbd9
   12304:	add	x4, x4, #0xc40
   12308:	mov	x0, x22
   1230c:	bl	7db0 <fprintf@plt>
   12310:	ldr	x3, [x21, #152]
   12314:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12318:	add	x1, x1, #0xb9c
   1231c:	mov	x0, x19
   12320:	mov	x2, x20
   12324:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12328:	b	12000 <scols_get_library_version@@SMARTCOLS_2.25+0x1edc>
   1232c:	ldr	x8, [x21, #152]
   12330:	add	x22, x1, x8, lsl #3
   12334:	stp	xzr, xzr, [x22]
   12338:	str	xzr, [x22, #16]
   1233c:	ldr	x8, [x21, #152]
   12340:	add	x8, x8, #0x3
   12344:	str	x8, [x21, #152]
   12348:	cbnz	x22, 122a8 <scols_get_library_version@@SMARTCOLS_2.25+0x2184>
   1234c:	ldrb	w8, [x23]
   12350:	tbnz	w8, #3, 12370 <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   12354:	mov	w0, #0xfffffff4            	// #-12
   12358:	ldp	x20, x19, [sp, #64]
   1235c:	ldp	x22, x21, [sp, #48]
   12360:	ldp	x24, x23, [sp, #32]
   12364:	ldr	x25, [sp, #16]
   12368:	ldp	x29, x30, [sp], #80
   1236c:	ret
   12370:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12374:	ldr	x8, [x8, #4016]
   12378:	ldr	x20, [x8]
   1237c:	bl	7390 <getpid@plt>
   12380:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12384:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12388:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1238c:	mov	w2, w0
   12390:	add	x1, x1, #0xbcb
   12394:	add	x3, x3, #0xbd9
   12398:	add	x4, x4, #0xc40
   1239c:	mov	x0, x20
   123a0:	bl	7db0 <fprintf@plt>
   123a4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   123a8:	add	x1, x1, #0xc3b
   123ac:	mov	x0, x19
   123b0:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   123b4:	b	12354 <scols_get_library_version@@SMARTCOLS_2.25+0x2230>
   123b8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   123bc:	ldr	x8, [x8, #4016]
   123c0:	ldr	x22, [x8]
   123c4:	bl	7390 <getpid@plt>
   123c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   123cc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   123d0:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   123d4:	mov	w2, w0
   123d8:	add	x1, x1, #0xbcb
   123dc:	add	x3, x3, #0xbd9
   123e0:	add	x4, x4, #0xcb0
   123e4:	mov	x0, x22
   123e8:	bl	7db0 <fprintf@plt>
   123ec:	ldr	x2, [x21, #152]
   123f0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   123f4:	add	x1, x1, #0xd41
   123f8:	mov	w4, #0x1                   	// #1
   123fc:	add	x3, x2, #0x3
   12400:	mov	x0, x21
   12404:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12408:	ldp	x22, x8, [x21, #144]
   1240c:	b	12260 <scols_get_library_version@@SMARTCOLS_2.25+0x213c>
   12410:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12414:	ldr	x8, [x8, #4016]
   12418:	ldr	x19, [x8]
   1241c:	bl	7390 <getpid@plt>
   12420:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12424:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12428:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1242c:	mov	w2, w0
   12430:	add	x1, x1, #0xbcb
   12434:	add	x3, x3, #0xbd9
   12438:	add	x4, x4, #0xa00
   1243c:	mov	x0, x19
   12440:	bl	7db0 <fprintf@plt>
   12444:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12448:	add	x1, x1, #0xd94
   1244c:	mov	x0, x20
   12450:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12454:	b	122b0 <scols_get_library_version@@SMARTCOLS_2.25+0x218c>
   12458:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1245c:	ldr	x8, [x8, #4016]
   12460:	ldr	x22, [x8]
   12464:	bl	7390 <getpid@plt>
   12468:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1246c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12470:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12474:	mov	w2, w0
   12478:	add	x1, x1, #0xbcb
   1247c:	add	x3, x3, #0xbd9
   12480:	add	x4, x4, #0xcb0
   12484:	mov	x0, x22
   12488:	bl	7db0 <fprintf@plt>
   1248c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12490:	add	x1, x1, #0xd7b
   12494:	mov	x0, x21
   12498:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   1249c:	ldr	x1, [x21, #144]
   124a0:	b	12288 <scols_get_library_version@@SMARTCOLS_2.25+0x2164>
   124a4:	ldrb	w8, [x23]
   124a8:	tbz	w8, #3, 1255c <scols_get_library_version@@SMARTCOLS_2.25+0x2438>
   124ac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   124b0:	ldr	x8, [x8, #4016]
   124b4:	ldr	x20, [x8]
   124b8:	bl	7390 <getpid@plt>
   124bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   124c0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   124c4:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   124c8:	mov	w2, w0
   124cc:	add	x1, x1, #0xbcb
   124d0:	add	x3, x3, #0xbd9
   124d4:	add	x4, x4, #0xc40
   124d8:	mov	x0, x20
   124dc:	bl	7db0 <fprintf@plt>
   124e0:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   124e4:	add	x1, x1, #0xc1b
   124e8:	mov	x0, x19
   124ec:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   124f0:	bl	7720 <abort@plt>
   124f4:	ldrb	w8, [x23]
   124f8:	tbz	w8, #3, 1255c <scols_get_library_version@@SMARTCOLS_2.25+0x2438>
   124fc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12500:	ldr	x8, [x8, #4016]
   12504:	ldr	x21, [x8]
   12508:	bl	7390 <getpid@plt>
   1250c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12510:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12514:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12518:	mov	w2, w0
   1251c:	add	x1, x1, #0xbcb
   12520:	add	x3, x3, #0xbd9
   12524:	add	x4, x4, #0xc40
   12528:	mov	x0, x21
   1252c:	bl	7db0 <fprintf@plt>
   12530:	ldr	w8, [x20, #64]
   12534:	tbnz	w8, #31, 12560 <scols_get_library_version@@SMARTCOLS_2.25+0x243c>
   12538:	cmp	w8, #0x8
   1253c:	b.cs	12580 <scols_get_library_version@@SMARTCOLS_2.25+0x245c>  // b.hs, b.nlast
   12540:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12544:	add	x9, x9, #0x650
   12548:	ldr	x2, [x9, x8, lsl #3]
   1254c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12550:	add	x1, x1, #0xbfe
   12554:	mov	x0, x19
   12558:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   1255c:	bl	7720 <abort@plt>
   12560:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12564:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12568:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1256c:	add	x0, x0, #0xccc
   12570:	add	x1, x1, #0xcd7
   12574:	add	x3, x3, #0xcf3
   12578:	mov	w2, #0x9c                  	// #156
   1257c:	bl	7c80 <__assert_fail@plt>
   12580:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12584:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12588:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1258c:	add	x0, x0, #0xd1a
   12590:	add	x1, x1, #0xcd7
   12594:	add	x3, x3, #0xcf3
   12598:	mov	w2, #0x9d                  	// #157
   1259c:	bl	7c80 <__assert_fail@plt>
   125a0:	sub	sp, sp, #0x70
   125a4:	stp	x29, x30, [sp, #32]
   125a8:	stp	x26, x25, [sp, #48]
   125ac:	stp	x24, x23, [sp, #64]
   125b0:	stp	x22, x21, [sp, #80]
   125b4:	stp	x20, x19, [sp, #96]
   125b8:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   125bc:	ldr	x25, [x25, #4024]
   125c0:	mov	x19, x0
   125c4:	add	x29, sp, #0x20
   125c8:	ldrb	w8, [x25]
   125cc:	tbnz	w8, #4, 126b0 <scols_get_library_version@@SMARTCOLS_2.25+0x258c>
   125d0:	add	x0, sp, #0x8
   125d4:	mov	w1, wzr
   125d8:	bl	7110 <scols_reset_iter@plt>
   125dc:	add	x1, sp, #0x8
   125e0:	mov	x2, sp
   125e4:	mov	x0, x19
   125e8:	bl	a5f0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x150>
   125ec:	cbz	w0, 12630 <scols_get_library_version@@SMARTCOLS_2.25+0x250c>
   125f0:	ldr	x0, [x19, #144]
   125f4:	cbz	x0, 12610 <scols_get_library_version@@SMARTCOLS_2.25+0x24ec>
   125f8:	ldrb	w8, [x25]
   125fc:	tbnz	w8, #4, 126f8 <scols_get_library_version@@SMARTCOLS_2.25+0x25d4>
   12600:	ldr	x8, [x19, #152]
   12604:	mov	w1, wzr
   12608:	lsl	x2, x8, #3
   1260c:	bl	7520 <memset@plt>
   12610:	str	xzr, [x19, #160]
   12614:	ldp	x20, x19, [sp, #96]
   12618:	ldp	x22, x21, [sp, #80]
   1261c:	ldp	x24, x23, [sp, #64]
   12620:	ldp	x26, x25, [sp, #48]
   12624:	ldp	x29, x30, [sp, #32]
   12628:	add	sp, sp, #0x70
   1262c:	ret
   12630:	adrp	x26, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12634:	ldr	x26, [x26, #4016]
   12638:	adrp	x20, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1263c:	adrp	x21, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12640:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12644:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12648:	add	x20, x20, #0xbcb
   1264c:	add	x21, x21, #0xbd9
   12650:	add	x22, x22, #0xa00
   12654:	add	x23, x23, #0xa75
   12658:	b	12678 <scols_get_library_version@@SMARTCOLS_2.25+0x2554>
   1265c:	ldr	x8, [sp]
   12660:	add	x1, sp, #0x8
   12664:	mov	x2, sp
   12668:	mov	x0, x19
   1266c:	str	wzr, [x8, #64]
   12670:	bl	a5f0 <scols_table_remove_columns@@SMARTCOLS_2.25+0x150>
   12674:	cbnz	w0, 125f0 <scols_get_library_version@@SMARTCOLS_2.25+0x24cc>
   12678:	ldrb	w8, [x25]
   1267c:	tbz	w8, #7, 1265c <scols_get_library_version@@SMARTCOLS_2.25+0x2538>
   12680:	ldr	x24, [x26]
   12684:	bl	7390 <getpid@plt>
   12688:	mov	w2, w0
   1268c:	mov	x0, x24
   12690:	mov	x1, x20
   12694:	mov	x3, x21
   12698:	mov	x4, x22
   1269c:	bl	7db0 <fprintf@plt>
   126a0:	ldr	x0, [sp]
   126a4:	mov	x1, x23
   126a8:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   126ac:	b	1265c <scols_get_library_version@@SMARTCOLS_2.25+0x2538>
   126b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   126b4:	ldr	x8, [x8, #4016]
   126b8:	ldr	x20, [x8]
   126bc:	bl	7390 <getpid@plt>
   126c0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   126c4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   126c8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   126cc:	mov	w2, w0
   126d0:	add	x1, x1, #0xbcb
   126d4:	add	x3, x3, #0xbd9
   126d8:	add	x4, x4, #0xcb0
   126dc:	mov	x0, x20
   126e0:	bl	7db0 <fprintf@plt>
   126e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   126e8:	add	x1, x1, #0xa61
   126ec:	mov	x0, x19
   126f0:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   126f4:	b	125d0 <scols_get_library_version@@SMARTCOLS_2.25+0x24ac>
   126f8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   126fc:	ldr	x8, [x8, #4016]
   12700:	ldr	x20, [x8]
   12704:	bl	7390 <getpid@plt>
   12708:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1270c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12710:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12714:	mov	w2, w0
   12718:	add	x1, x1, #0xbcb
   1271c:	add	x3, x3, #0xbd9
   12720:	add	x4, x4, #0xcb0
   12724:	mov	x0, x20
   12728:	bl	7db0 <fprintf@plt>
   1272c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12730:	add	x1, x1, #0xa84
   12734:	mov	x0, x19
   12738:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   1273c:	ldr	x0, [x19, #144]
   12740:	b	12600 <scols_get_library_version@@SMARTCOLS_2.25+0x24dc>
   12744:	ldr	x8, [x0, #152]
   12748:	cbz	x8, 1277c <scols_get_library_version@@SMARTCOLS_2.25+0x2658>
   1274c:	ldr	x9, [x0, #144]
   12750:	sub	x9, x9, #0x8
   12754:	b	12760 <scols_get_library_version@@SMARTCOLS_2.25+0x263c>
   12758:	subs	x8, x8, #0x3
   1275c:	b.eq	1277c <scols_get_library_version@@SMARTCOLS_2.25+0x2658>  // b.none
   12760:	ldr	x0, [x9, x8, lsl #3]
   12764:	cbz	x0, 12758 <scols_get_library_version@@SMARTCOLS_2.25+0x2634>
   12768:	ldr	w10, [x0, #64]
   1276c:	orr	w10, w10, #0x4
   12770:	cmp	w10, #0x7
   12774:	b.ne	12758 <scols_get_library_version@@SMARTCOLS_2.25+0x2634>  // b.any
   12778:	ret
   1277c:	mov	x0, xzr
   12780:	ret

0000000000012784 <scols_table_group_lines@@SMARTCOLS_2.34>:
   12784:	stp	x29, x30, [sp, #-80]!
   12788:	str	x25, [sp, #16]
   1278c:	stp	x24, x23, [sp, #32]
   12790:	stp	x22, x21, [sp, #48]
   12794:	stp	x20, x19, [sp, #64]
   12798:	mov	x29, sp
   1279c:	cbz	x0, 1281c <scols_table_group_lines@@SMARTCOLS_2.34+0x98>
   127a0:	mov	x21, x2
   127a4:	cbz	x2, 1281c <scols_table_group_lines@@SMARTCOLS_2.34+0x98>
   127a8:	mov	x19, x1
   127ac:	mov	x22, x0
   127b0:	cbz	x1, 12834 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   127b4:	ldr	x8, [x19, #128]
   127b8:	cbz	x8, 12834 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>
   127bc:	ldr	x9, [x21, #128]
   127c0:	cbz	x9, 12958 <scols_table_group_lines@@SMARTCOLS_2.34+0x1d4>
   127c4:	cmp	x8, x9
   127c8:	b.eq	12834 <scols_table_group_lines@@SMARTCOLS_2.34+0xb0>  // b.none
   127cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   127d0:	ldr	x8, [x8, #4024]
   127d4:	ldrb	w8, [x8]
   127d8:	tbz	w8, #7, 1282c <scols_table_group_lines@@SMARTCOLS_2.34+0xa8>
   127dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   127e0:	ldr	x8, [x8, #4016]
   127e4:	ldr	x19, [x8]
   127e8:	bl	7390 <getpid@plt>
   127ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   127f0:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   127f4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   127f8:	mov	w2, w0
   127fc:	add	x1, x1, #0xbcb
   12800:	add	x3, x3, #0xbd9
   12804:	add	x4, x4, #0xa00
   12808:	mov	x0, x19
   1280c:	bl	7db0 <fprintf@plt>
   12810:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12814:	add	x1, x1, #0xaf3
   12818:	b	129ec <scols_table_group_lines@@SMARTCOLS_2.34+0x268>
   1281c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12820:	ldr	x8, [x8, #4024]
   12824:	ldrb	w8, [x8]
   12828:	tbnz	w8, #7, 129b0 <scols_table_group_lines@@SMARTCOLS_2.34+0x22c>
   1282c:	mov	w0, #0xffffffea            	// #-22
   12830:	b	12940 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   12834:	ldr	x20, [x21, #128]
   12838:	cbz	x20, 12844 <scols_table_group_lines@@SMARTCOLS_2.34+0xc0>
   1283c:	cbnz	x19, 128e4 <scols_table_group_lines@@SMARTCOLS_2.34+0x160>
   12840:	b	1293c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   12844:	mov	w0, #0x1                   	// #1
   12848:	mov	w1, #0x48                  	// #72
   1284c:	bl	75a0 <calloc@plt>
   12850:	cbz	x0, 129a8 <scols_table_group_lines@@SMARTCOLS_2.34+0x224>
   12854:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12858:	ldr	x25, [x25, #4024]
   1285c:	mov	x20, x0
   12860:	mov	w24, #0x1                   	// #1
   12864:	mov	w8, #0x1                   	// #1
   12868:	ldrb	w9, [x25]
   1286c:	tbnz	w9, #7, 129fc <scols_table_group_lines@@SMARTCOLS_2.34+0x278>
   12870:	adrp	x9, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12874:	ldr	q0, [x9, #2544]
   12878:	dup	v1.2d, x20
   1287c:	str	w24, [x20]
   12880:	add	x9, x20, #0x30
   12884:	add	v0.2d, v1.2d, v0.2d
   12888:	mov	v1.16b, v0.16b
   1288c:	fmov	x23, d0
   12890:	st2	{v0.2d, v1.2d}, [x23]
   12894:	ldr	x10, [x22, #136]
   12898:	add	x11, x22, #0x80
   1289c:	str	x9, [x22, #136]
   128a0:	stp	x11, x10, [x20, #48]
   128a4:	str	x9, [x10]
   128a8:	cbz	w8, 12a50 <scols_table_group_lines@@SMARTCOLS_2.34+0x2cc>
   128ac:	mov	w9, #0x2                   	// #2
   128b0:	mov	x8, x23
   128b4:	str	x20, [x21, #128]
   128b8:	ldr	x10, [x20, #8]
   128bc:	str	w9, [x20]
   128c0:	add	x9, x21, #0x60
   128c4:	mov	x0, x21
   128c8:	add	x10, x10, #0x1
   128cc:	str	x9, [x20, #24]
   128d0:	str	x10, [x20, #8]
   128d4:	stp	x23, x8, [x21, #96]
   128d8:	str	x9, [x8]
   128dc:	bl	7900 <scols_ref_line@plt>
   128e0:	cbz	x19, 1293c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   128e4:	ldr	x8, [x19, #128]
   128e8:	cbnz	x8, 1293c <scols_table_group_lines@@SMARTCOLS_2.34+0x1b8>
   128ec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   128f0:	ldr	x8, [x8, #4024]
   128f4:	ldrb	w8, [x8]
   128f8:	tbnz	w8, #7, 12aa8 <scols_table_group_lines@@SMARTCOLS_2.34+0x324>
   128fc:	str	x20, [x19, #128]
   12900:	ldr	x8, [x20, #8]
   12904:	ldr	w9, [x20]
   12908:	add	x10, x19, #0x60
   1290c:	mov	x0, x19
   12910:	add	x8, x8, #0x1
   12914:	add	w9, w9, #0x1
   12918:	str	x8, [x20, #8]
   1291c:	str	w9, [x20]
   12920:	str	x10, [x19, #104]
   12924:	ldr	x8, [x20, #24]
   12928:	add	x9, x20, #0x10
   1292c:	str	x10, [x20, #24]
   12930:	stp	x9, x8, [x19, #96]
   12934:	str	x10, [x8]
   12938:	bl	7900 <scols_ref_line@plt>
   1293c:	mov	w0, wzr
   12940:	ldp	x20, x19, [sp, #64]
   12944:	ldp	x22, x21, [sp, #48]
   12948:	ldp	x24, x23, [sp, #32]
   1294c:	ldr	x25, [sp, #16]
   12950:	ldp	x29, x30, [sp], #80
   12954:	ret
   12958:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1295c:	ldr	x8, [x8, #4024]
   12960:	ldrb	w8, [x8]
   12964:	tbz	w8, #7, 1282c <scols_table_group_lines@@SMARTCOLS_2.34+0xa8>
   12968:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1296c:	ldr	x8, [x8, #4016]
   12970:	ldr	x19, [x8]
   12974:	bl	7390 <getpid@plt>
   12978:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1297c:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12980:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12984:	mov	w2, w0
   12988:	add	x1, x1, #0xbcb
   1298c:	add	x3, x3, #0xbd9
   12990:	add	x4, x4, #0xa00
   12994:	mov	x0, x19
   12998:	bl	7db0 <fprintf@plt>
   1299c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   129a0:	add	x1, x1, #0xabc
   129a4:	b	129ec <scols_table_group_lines@@SMARTCOLS_2.34+0x268>
   129a8:	mov	w0, #0xfffffff4            	// #-12
   129ac:	b	12940 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   129b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   129b4:	ldr	x8, [x8, #4016]
   129b8:	ldr	x19, [x8]
   129bc:	bl	7390 <getpid@plt>
   129c0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   129c4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   129c8:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   129cc:	mov	w2, w0
   129d0:	add	x1, x1, #0xbcb
   129d4:	add	x3, x3, #0xbd9
   129d8:	add	x4, x4, #0xa00
   129dc:	mov	x0, x19
   129e0:	bl	7db0 <fprintf@plt>
   129e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   129e8:	add	x1, x1, #0xa94
   129ec:	mov	x0, xzr
   129f0:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   129f4:	mov	w0, #0xffffffea            	// #-22
   129f8:	b	12940 <scols_table_group_lines@@SMARTCOLS_2.34+0x1bc>
   129fc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12a00:	ldr	x8, [x8, #4016]
   12a04:	ldr	x23, [x8]
   12a08:	bl	7390 <getpid@plt>
   12a0c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12a10:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12a14:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12a18:	mov	w2, w0
   12a1c:	add	x1, x1, #0xbcb
   12a20:	add	x3, x3, #0xbd9
   12a24:	add	x4, x4, #0xa00
   12a28:	mov	x0, x23
   12a2c:	bl	7db0 <fprintf@plt>
   12a30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12a34:	add	x1, x1, #0xbfd
   12a38:	mov	x0, x20
   12a3c:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12a40:	ldrb	w8, [x25]
   12a44:	tst	w8, #0x80
   12a48:	cset	w8, eq  // eq = none
   12a4c:	b	12870 <scols_table_group_lines@@SMARTCOLS_2.34+0xec>
   12a50:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12a54:	ldr	x8, [x8, #4016]
   12a58:	ldr	x22, [x8]
   12a5c:	bl	7390 <getpid@plt>
   12a60:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12a64:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12a68:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12a6c:	mov	w2, w0
   12a70:	add	x1, x1, #0xbcb
   12a74:	add	x3, x3, #0xbd9
   12a78:	add	x4, x4, #0xa00
   12a7c:	mov	x0, x22
   12a80:	bl	7db0 <fprintf@plt>
   12a84:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12a88:	add	x1, x1, #0xdb0
   12a8c:	mov	x0, x20
   12a90:	mov	x2, x21
   12a94:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12a98:	ldr	w9, [x20]
   12a9c:	ldr	x8, [x20, #24]
   12aa0:	add	w9, w9, #0x1
   12aa4:	b	128b4 <scols_table_group_lines@@SMARTCOLS_2.34+0x130>
   12aa8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12aac:	ldr	x8, [x8, #4016]
   12ab0:	ldr	x21, [x8]
   12ab4:	bl	7390 <getpid@plt>
   12ab8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12abc:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12ac0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12ac4:	mov	w2, w0
   12ac8:	add	x1, x1, #0xbcb
   12acc:	add	x3, x3, #0xbd9
   12ad0:	add	x4, x4, #0xa00
   12ad4:	mov	x0, x21
   12ad8:	bl	7db0 <fprintf@plt>
   12adc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12ae0:	add	x1, x1, #0xdb0
   12ae4:	mov	x0, x20
   12ae8:	mov	x2, x19
   12aec:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12af0:	b	128fc <scols_table_group_lines@@SMARTCOLS_2.34+0x178>

0000000000012af4 <scols_line_link_group@@SMARTCOLS_2.34>:
   12af4:	stp	x29, x30, [sp, #-48]!
   12af8:	stp	x20, x19, [sp, #32]
   12afc:	mov	x19, x0
   12b00:	mov	w0, #0xffffffea            	// #-22
   12b04:	stp	x22, x21, [sp, #16]
   12b08:	mov	x29, sp
   12b0c:	cbz	x19, 12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12b10:	mov	x20, x1
   12b14:	cbz	x1, 12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12b18:	ldr	x8, [x20, #128]
   12b1c:	cbz	x8, 12b38 <scols_line_link_group@@SMARTCOLS_2.34+0x44>
   12b20:	ldr	x9, [x19, #112]
   12b24:	cbnz	x9, 12b38 <scols_line_link_group@@SMARTCOLS_2.34+0x44>
   12b28:	mov	x22, x19
   12b2c:	ldr	x9, [x22, #80]!
   12b30:	cmp	x9, x22
   12b34:	b.eq	12b4c <scols_line_link_group@@SMARTCOLS_2.34+0x58>  // b.none
   12b38:	mov	w0, #0xffffffea            	// #-22
   12b3c:	ldp	x20, x19, [sp, #32]
   12b40:	ldp	x22, x21, [sp, #16]
   12b44:	ldp	x29, x30, [sp], #48
   12b48:	ret
   12b4c:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12b50:	ldr	x9, [x9, #4024]
   12b54:	ldrb	w9, [x9]
   12b58:	tbnz	w9, #7, 12b98 <scols_line_link_group@@SMARTCOLS_2.34+0xa4>
   12b5c:	ldr	x9, [x8, #40]
   12b60:	add	x10, x8, #0x20
   12b64:	mov	x0, x19
   12b68:	str	x22, [x8, #40]
   12b6c:	stp	x10, x9, [x19, #80]
   12b70:	str	x22, [x9]
   12b74:	bl	7900 <scols_ref_line@plt>
   12b78:	ldr	x8, [x20, #128]
   12b7c:	mov	w0, wzr
   12b80:	str	x8, [x19, #120]
   12b84:	cbz	x8, 12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12b88:	ldr	w9, [x8]
   12b8c:	add	w9, w9, #0x1
   12b90:	str	w9, [x8]
   12b94:	b	12b3c <scols_line_link_group@@SMARTCOLS_2.34+0x48>
   12b98:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12b9c:	ldr	x8, [x8, #4016]
   12ba0:	ldr	x21, [x8]
   12ba4:	bl	7390 <getpid@plt>
   12ba8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12bac:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12bb0:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12bb4:	mov	w2, w0
   12bb8:	add	x1, x1, #0xbcb
   12bbc:	add	x3, x3, #0xbd9
   12bc0:	add	x4, x4, #0xa00
   12bc4:	mov	x0, x21
   12bc8:	bl	7db0 <fprintf@plt>
   12bcc:	ldr	x0, [x20, #128]
   12bd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12bd4:	add	x1, x1, #0xc8b
   12bd8:	bl	118e0 <scols_get_library_version@@SMARTCOLS_2.25+0x17bc>
   12bdc:	ldr	x8, [x20, #128]
   12be0:	b	12b5c <scols_line_link_group@@SMARTCOLS_2.34+0x68>
   12be4:	stp	x29, x30, [sp, #-32]!
   12be8:	stp	x20, x19, [sp, #16]
   12bec:	ldrb	w8, [x0, #249]
   12bf0:	mov	x29, sp
   12bf4:	tbz	w8, #2, 12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   12bf8:	ldr	x8, [x0, #160]
   12bfc:	cbz	x8, 12c14 <scols_line_link_group@@SMARTCOLS_2.34+0x120>
   12c00:	mov	w8, wzr
   12c04:	ldp	x20, x19, [sp, #16]
   12c08:	mov	w0, w8
   12c0c:	ldp	x29, x30, [sp], #32
   12c10:	ret
   12c14:	mov	x19, x1
   12c18:	cbz	x1, 12cb8 <scols_line_link_group@@SMARTCOLS_2.34+0x1c4>
   12c1c:	mov	x8, x19
   12c20:	ldr	x9, [x8, #64]!
   12c24:	cmp	x9, x8
   12c28:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12c2c:	ldr	x9, [x19, #112]
   12c30:	cbnz	x9, 12c3c <scols_line_link_group@@SMARTCOLS_2.34+0x148>
   12c34:	ldr	x8, [x19, #120]
   12c38:	cbz	x8, 12cd0 <scols_line_link_group@@SMARTCOLS_2.34+0x1dc>
   12c3c:	ldr	x8, [x19, #128]
   12c40:	cbz	x8, 12c60 <scols_line_link_group@@SMARTCOLS_2.34+0x16c>
   12c44:	ldr	x10, [x8, #24]
   12c48:	add	x11, x19, #0x60
   12c4c:	cmp	x10, x11
   12c50:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12c54:	ldr	x10, [x8, #32]!
   12c58:	cmp	x10, x8
   12c5c:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12c60:	cbz	x9, 12ca0 <scols_line_link_group@@SMARTCOLS_2.34+0x1ac>
   12c64:	ldr	x8, [x9, #72]
   12c68:	add	x10, x19, #0x50
   12c6c:	cmp	x8, x10
   12c70:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12c74:	b	12c90 <scols_line_link_group@@SMARTCOLS_2.34+0x19c>
   12c78:	ldr	x11, [x10, #72]
   12c7c:	add	x9, x9, #0x50
   12c80:	mov	w8, wzr
   12c84:	cmp	x11, x9
   12c88:	mov	x9, x10
   12c8c:	b.ne	12c04 <scols_line_link_group@@SMARTCOLS_2.34+0x110>  // b.any
   12c90:	ldr	x10, [x9, #112]
   12c94:	cbnz	x10, 12c78 <scols_line_link_group@@SMARTCOLS_2.34+0x184>
   12c98:	ldr	x8, [x9, #120]
   12c9c:	cbz	x8, 12d28 <scols_line_link_group@@SMARTCOLS_2.34+0x234>
   12ca0:	ldr	x8, [x19, #120]
   12ca4:	cbz	x8, 12cb8 <scols_line_link_group@@SMARTCOLS_2.34+0x1c4>
   12ca8:	ldr	x8, [x8, #40]
   12cac:	add	x9, x19, #0x50
   12cb0:	cmp	x8, x9
   12cb4:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12cb8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12cbc:	ldr	x8, [x8, #4024]
   12cc0:	ldrb	w8, [x8]
   12cc4:	tbnz	w8, #3, 12ce0 <scols_line_link_group@@SMARTCOLS_2.34+0x1ec>
   12cc8:	mov	w8, #0x1                   	// #1
   12ccc:	b	12c04 <scols_line_link_group@@SMARTCOLS_2.34+0x110>
   12cd0:	ldr	x8, [x0, #168]
   12cd4:	cmp	x8, x19
   12cd8:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12cdc:	b	12c3c <scols_line_link_group@@SMARTCOLS_2.34+0x148>
   12ce0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12ce4:	ldr	x8, [x8, #4016]
   12ce8:	ldr	x20, [x8]
   12cec:	bl	7390 <getpid@plt>
   12cf0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12cf4:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12cf8:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12cfc:	mov	w2, w0
   12d00:	add	x1, x1, #0xbcb
   12d04:	add	x3, x3, #0xbd9
   12d08:	add	x4, x4, #0xc40
   12d0c:	mov	x0, x20
   12d10:	bl	7db0 <fprintf@plt>
   12d14:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12d18:	add	x1, x1, #0xddc
   12d1c:	mov	x0, x19
   12d20:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12d24:	b	12cc8 <scols_line_link_group@@SMARTCOLS_2.34+0x1d4>
   12d28:	cbz	x0, 12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>
   12d2c:	ldr	x8, [x0, #168]
   12d30:	cmp	x8, x9
   12d34:	b.ne	12c00 <scols_line_link_group@@SMARTCOLS_2.34+0x10c>  // b.any
   12d38:	b	12ca0 <scols_line_link_group@@SMARTCOLS_2.34+0x1ac>
   12d3c:	sub	sp, sp, #0x120
   12d40:	stp	x29, x30, [sp, #240]
   12d44:	add	x29, sp, #0xf0
   12d48:	str	x28, [sp, #256]
   12d4c:	stp	x20, x19, [sp, #272]
   12d50:	stp	x2, x3, [x29, #-112]
   12d54:	stp	x4, x5, [x29, #-96]
   12d58:	stp	x6, x7, [x29, #-80]
   12d5c:	stp	q1, q2, [sp, #16]
   12d60:	stp	q3, q4, [sp, #48]
   12d64:	str	q0, [sp]
   12d68:	stp	q5, q6, [sp, #80]
   12d6c:	str	q7, [sp, #112]
   12d70:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12d74:	ldr	x20, [x20, #4016]
   12d78:	mov	x19, x1
   12d7c:	cbz	x0, 12da8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   12d80:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12d84:	ldr	x9, [x9, #4024]
   12d88:	ldrb	w9, [x9, #3]
   12d8c:	tbnz	w9, #0, 12da8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   12d90:	mov	x8, x0
   12d94:	ldr	x0, [x20]
   12d98:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12d9c:	add	x1, x1, #0xbf0
   12da0:	mov	x2, x8
   12da4:	bl	7db0 <fprintf@plt>
   12da8:	mov	x8, #0xffffffffffffffd0    	// #-48
   12dac:	mov	x10, sp
   12db0:	sub	x11, x29, #0x70
   12db4:	movk	x8, #0xff80, lsl #32
   12db8:	add	x9, x29, #0x30
   12dbc:	add	x10, x10, #0x80
   12dc0:	add	x11, x11, #0x30
   12dc4:	stp	x10, x8, [x29, #-16]
   12dc8:	stp	x9, x11, [x29, #-32]
   12dcc:	ldp	q0, q1, [x29, #-32]
   12dd0:	ldr	x0, [x20]
   12dd4:	sub	x2, x29, #0x40
   12dd8:	mov	x1, x19
   12ddc:	stp	q0, q1, [x29, #-64]
   12de0:	bl	7c60 <vfprintf@plt>
   12de4:	ldr	x1, [x20]
   12de8:	mov	w0, #0xa                   	// #10
   12dec:	bl	7250 <fputc@plt>
   12df0:	ldp	x20, x19, [sp, #272]
   12df4:	ldr	x28, [sp, #256]
   12df8:	ldp	x29, x30, [sp, #240]
   12dfc:	add	sp, sp, #0x120
   12e00:	ret
   12e04:	sub	sp, sp, #0x80
   12e08:	stp	x29, x30, [sp, #32]
   12e0c:	stp	x28, x27, [sp, #48]
   12e10:	stp	x26, x25, [sp, #64]
   12e14:	stp	x24, x23, [sp, #80]
   12e18:	stp	x22, x21, [sp, #96]
   12e1c:	stp	x20, x19, [sp, #112]
   12e20:	add	x29, sp, #0x20
   12e24:	cbz	x0, 13138 <scols_line_link_group@@SMARTCOLS_2.34+0x644>
   12e28:	adrp	x24, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12e2c:	ldr	x24, [x24, #4024]
   12e30:	mov	x20, x3
   12e34:	mov	x21, x2
   12e38:	mov	x22, x1
   12e3c:	ldrb	w8, [x24]
   12e40:	mov	x19, x0
   12e44:	tbnz	w8, #4, 12f04 <scols_line_link_group@@SMARTCOLS_2.34+0x410>
   12e48:	mov	x23, x19
   12e4c:	str	xzr, [x23, #160]!
   12e50:	ldrh	w8, [x23, #88]
   12e54:	str	xzr, [x23, #8]
   12e58:	and	w8, w8, #0xfffffbff
   12e5c:	strh	w8, [x23, #88]
   12e60:	mov	x8, x23
   12e64:	ldr	x9, [x8, #-32]!
   12e68:	cmp	x9, x8
   12e6c:	b.eq	12e78 <scols_line_link_group@@SMARTCOLS_2.34+0x384>  // b.none
   12e70:	mov	x0, x19
   12e74:	bl	125a0 <scols_get_library_version@@SMARTCOLS_2.25+0x247c>
   12e78:	mov	x0, sp
   12e7c:	mov	w1, wzr
   12e80:	bl	7110 <scols_reset_iter@plt>
   12e84:	b	12e8c <scols_line_link_group@@SMARTCOLS_2.34+0x398>
   12e88:	str	x8, [x19, #168]
   12e8c:	mov	x1, sp
   12e90:	sub	x2, x29, #0x8
   12e94:	mov	x0, x19
   12e98:	bl	7a00 <scols_table_next_line@plt>
   12e9c:	cbnz	w0, 12ed4 <scols_line_link_group@@SMARTCOLS_2.34+0x3e0>
   12ea0:	ldr	x8, [x19, #168]
   12ea4:	cbz	x8, 12eb4 <scols_line_link_group@@SMARTCOLS_2.34+0x3c0>
   12ea8:	ldur	x8, [x29, #-8]
   12eac:	cbnz	x8, 12ec0 <scols_line_link_group@@SMARTCOLS_2.34+0x3cc>
   12eb0:	b	12e88 <scols_line_link_group@@SMARTCOLS_2.34+0x394>
   12eb4:	ldur	x8, [x29, #-8]
   12eb8:	str	x8, [x19, #168]
   12ebc:	cbz	x8, 12e88 <scols_line_link_group@@SMARTCOLS_2.34+0x394>
   12ec0:	ldr	x9, [x8, #112]
   12ec4:	cbnz	x9, 12e8c <scols_line_link_group@@SMARTCOLS_2.34+0x398>
   12ec8:	ldr	x9, [x8, #120]
   12ecc:	cbnz	x9, 12e8c <scols_line_link_group@@SMARTCOLS_2.34+0x398>
   12ed0:	b	12e88 <scols_line_link_group@@SMARTCOLS_2.34+0x394>
   12ed4:	mov	x0, sp
   12ed8:	mov	w1, wzr
   12edc:	bl	7110 <scols_reset_iter@plt>
   12ee0:	mov	x1, sp
   12ee4:	sub	x2, x29, #0x8
   12ee8:	mov	x0, x19
   12eec:	bl	7a00 <scols_table_next_line@plt>
   12ef0:	mov	w28, wzr
   12ef4:	cbnz	w0, 130b0 <scols_line_link_group@@SMARTCOLS_2.34+0x5bc>
   12ef8:	adrp	x27, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12efc:	add	x27, x27, #0xebb
   12f00:	b	12f6c <scols_line_link_group@@SMARTCOLS_2.34+0x478>
   12f04:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   12f08:	ldr	x8, [x8, #4016]
   12f0c:	ldr	x23, [x8]
   12f10:	bl	7390 <getpid@plt>
   12f14:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12f18:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12f1c:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   12f20:	mov	w2, w0
   12f24:	add	x1, x1, #0xbcb
   12f28:	add	x3, x3, #0xbd9
   12f2c:	add	x4, x4, #0xcb0
   12f30:	mov	x0, x23
   12f34:	bl	7db0 <fprintf@plt>
   12f38:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   12f3c:	add	x1, x1, #0xead
   12f40:	mov	x0, x19
   12f44:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   12f48:	b	12e48 <scols_line_link_group@@SMARTCOLS_2.34+0x354>
   12f4c:	ldrb	w8, [x24]
   12f50:	tbnz	w8, #3, 1305c <scols_line_link_group@@SMARTCOLS_2.34+0x568>
   12f54:	str	xzr, [x23]
   12f58:	mov	x1, sp
   12f5c:	sub	x2, x29, #0x8
   12f60:	mov	x0, x19
   12f64:	bl	7a00 <scols_table_next_line@plt>
   12f68:	cbnz	w0, 130ac <scols_line_link_group@@SMARTCOLS_2.34+0x5b8>
   12f6c:	ldur	x1, [x29, #-8]
   12f70:	ldr	x8, [x1, #112]
   12f74:	cbnz	x8, 12f58 <scols_line_link_group@@SMARTCOLS_2.34+0x464>
   12f78:	ldr	x8, [x1, #120]
   12f7c:	cbnz	x8, 12f58 <scols_line_link_group@@SMARTCOLS_2.34+0x464>
   12f80:	ldr	x8, [x19, #168]
   12f84:	cmp	x8, x1
   12f88:	b.ne	12f98 <scols_line_link_group@@SMARTCOLS_2.34+0x4a4>  // b.any
   12f8c:	ldrh	w8, [x19, #248]
   12f90:	orr	w8, w8, #0x400
   12f94:	strh	w8, [x19, #248]
   12f98:	mov	x0, x19
   12f9c:	mov	x2, x22
   12fa0:	mov	x3, x21
   12fa4:	mov	x4, x20
   12fa8:	bl	13158 <scols_line_link_group@@SMARTCOLS_2.34+0x664>
   12fac:	cbnz	w0, 130a4 <scols_line_link_group@@SMARTCOLS_2.34+0x5b0>
   12fb0:	ldr	x8, [x23]
   12fb4:	cbz	x8, 12f58 <scols_line_link_group@@SMARTCOLS_2.34+0x464>
   12fb8:	mov	x0, x19
   12fbc:	bl	12744 <scols_get_library_version@@SMARTCOLS_2.25+0x2620>
   12fc0:	ldrb	w8, [x24]
   12fc4:	mov	x28, x0
   12fc8:	tbnz	w8, #3, 13010 <scols_line_link_group@@SMARTCOLS_2.34+0x51c>
   12fcc:	cbz	x28, 12f4c <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   12fd0:	ldr	x8, [x23]
   12fd4:	add	x25, x28, #0x20
   12fd8:	mov	x26, x25
   12fdc:	sub	x8, x8, #0x1
   12fe0:	str	x8, [x23]
   12fe4:	ldr	x26, [x26]
   12fe8:	cmp	x26, x25
   12fec:	b.eq	12fb0 <scols_line_link_group@@SMARTCOLS_2.34+0x4bc>  // b.none
   12ff0:	sub	x1, x26, #0x50
   12ff4:	mov	x0, x19
   12ff8:	mov	x2, x22
   12ffc:	mov	x3, x21
   13000:	mov	x4, x20
   13004:	bl	13158 <scols_line_link_group@@SMARTCOLS_2.34+0x664>
   13008:	cbz	w0, 12fe4 <scols_line_link_group@@SMARTCOLS_2.34+0x4f0>
   1300c:	b	130a4 <scols_line_link_group@@SMARTCOLS_2.34+0x5b0>
   13010:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13014:	ldr	x8, [x8, #4016]
   13018:	ldr	x26, [x8]
   1301c:	bl	7390 <getpid@plt>
   13020:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13024:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13028:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1302c:	mov	w2, w0
   13030:	mov	x0, x26
   13034:	add	x1, x1, #0xbcb
   13038:	add	x3, x3, #0xbd9
   1303c:	add	x4, x4, #0xc40
   13040:	bl	7db0 <fprintf@plt>
   13044:	ldur	x0, [x29, #-8]
   13048:	ldr	x2, [x23]
   1304c:	mov	x1, x27
   13050:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   13054:	cbnz	x28, 12fd0 <scols_line_link_group@@SMARTCOLS_2.34+0x4dc>
   13058:	b	12f4c <scols_line_link_group@@SMARTCOLS_2.34+0x458>
   1305c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13060:	ldr	x8, [x8, #4016]
   13064:	ldr	x26, [x8]
   13068:	bl	7390 <getpid@plt>
   1306c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13070:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13074:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13078:	mov	w2, w0
   1307c:	mov	x0, x26
   13080:	add	x1, x1, #0xbcb
   13084:	add	x3, x3, #0xbd9
   13088:	add	x4, x4, #0xc40
   1308c:	bl	7db0 <fprintf@plt>
   13090:	ldur	x0, [x29, #-8]
   13094:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13098:	add	x1, x1, #0xede
   1309c:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   130a0:	b	12f54 <scols_line_link_group@@SMARTCOLS_2.34+0x460>
   130a4:	mov	w28, w0
   130a8:	b	130b0 <scols_line_link_group@@SMARTCOLS_2.34+0x5bc>
   130ac:	mov	w28, wzr
   130b0:	ldrh	w8, [x19, #248]
   130b4:	str	xzr, [x19, #160]
   130b8:	and	w8, w8, #0xfffffbff
   130bc:	strh	w8, [x19, #248]
   130c0:	ldrb	w8, [x24]
   130c4:	tbnz	w8, #4, 130ec <scols_line_link_group@@SMARTCOLS_2.34+0x5f8>
   130c8:	mov	w0, w28
   130cc:	ldp	x20, x19, [sp, #112]
   130d0:	ldp	x22, x21, [sp, #96]
   130d4:	ldp	x24, x23, [sp, #80]
   130d8:	ldp	x26, x25, [sp, #64]
   130dc:	ldp	x28, x27, [sp, #48]
   130e0:	ldp	x29, x30, [sp, #32]
   130e4:	add	sp, sp, #0x80
   130e8:	ret
   130ec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   130f0:	ldr	x8, [x8, #4016]
   130f4:	ldr	x20, [x8]
   130f8:	bl	7390 <getpid@plt>
   130fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13100:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13104:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13108:	mov	w2, w0
   1310c:	add	x1, x1, #0xbcb
   13110:	add	x3, x3, #0xbd9
   13114:	add	x4, x4, #0xcb0
   13118:	mov	x0, x20
   1311c:	bl	7db0 <fprintf@plt>
   13120:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13124:	add	x1, x1, #0xf05
   13128:	mov	x0, x19
   1312c:	mov	w2, w28
   13130:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   13134:	b	130c8 <scols_line_link_group@@SMARTCOLS_2.34+0x5d4>
   13138:	adrp	x0, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1313c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13140:	adrp	x3, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13144:	add	x0, x0, #0xd35
   13148:	add	x1, x1, #0xdea
   1314c:	add	x3, x3, #0xe02
   13150:	mov	w2, #0x5c                  	// #92
   13154:	bl	7c80 <__assert_fail@plt>
   13158:	stp	x29, x30, [sp, #-96]!
   1315c:	str	x27, [sp, #16]
   13160:	stp	x26, x25, [sp, #32]
   13164:	stp	x24, x23, [sp, #48]
   13168:	stp	x22, x21, [sp, #64]
   1316c:	stp	x20, x19, [sp, #80]
   13170:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13174:	ldr	x25, [x25, #4024]
   13178:	mov	x20, x4
   1317c:	mov	x21, x3
   13180:	mov	x22, x2
   13184:	ldrb	w8, [x25]
   13188:	mov	x19, x1
   1318c:	mov	x23, x0
   13190:	mov	x29, sp
   13194:	tbnz	w8, #3, 132f0 <scols_line_link_group@@SMARTCOLS_2.34+0x7fc>
   13198:	cbz	x19, 131b4 <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>
   1319c:	ldr	x8, [x19, #128]
   131a0:	cbz	x8, 131b4 <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>
   131a4:	ldr	x9, [x8, #24]
   131a8:	add	x10, x19, #0x60
   131ac:	cmp	x9, x10
   131b0:	b.eq	13250 <scols_line_link_group@@SMARTCOLS_2.34+0x75c>  // b.none
   131b4:	cbz	x23, 131dc <scols_line_link_group@@SMARTCOLS_2.34+0x6e8>
   131b8:	mov	x8, x23
   131bc:	ldr	x9, [x8, #128]!
   131c0:	cmp	x9, x8
   131c4:	b.eq	131dc <scols_line_link_group@@SMARTCOLS_2.34+0x6e8>  // b.none
   131c8:	mov	x0, x23
   131cc:	mov	x1, x19
   131d0:	bl	11db4 <scols_get_library_version@@SMARTCOLS_2.25+0x1c90>
   131d4:	mov	w24, w0
   131d8:	cbnz	w0, 13270 <scols_line_link_group@@SMARTCOLS_2.34+0x77c>
   131dc:	mov	x0, x23
   131e0:	mov	x1, x19
   131e4:	mov	x2, x22
   131e8:	mov	x3, x20
   131ec:	blr	x21
   131f0:	mov	w24, w0
   131f4:	cbz	x19, 13270 <scols_line_link_group@@SMARTCOLS_2.34+0x77c>
   131f8:	cbnz	w24, 13270 <scols_line_link_group@@SMARTCOLS_2.34+0x77c>
   131fc:	mov	x26, x19
   13200:	ldr	x8, [x26, #64]!
   13204:	cmp	x8, x26
   13208:	b.eq	1326c <scols_line_link_group@@SMARTCOLS_2.34+0x778>  // b.none
   1320c:	ldrb	w8, [x25]
   13210:	tbnz	w8, #3, 1333c <scols_line_link_group@@SMARTCOLS_2.34+0x848>
   13214:	mov	x27, x26
   13218:	ldr	x27, [x27]
   1321c:	cmp	x27, x26
   13220:	b.eq	13298 <scols_line_link_group@@SMARTCOLS_2.34+0x7a4>  // b.none
   13224:	sub	x1, x27, #0x50
   13228:	mov	x0, x23
   1322c:	mov	x2, x22
   13230:	mov	x3, x21
   13234:	mov	x4, x20
   13238:	bl	13158 <scols_line_link_group@@SMARTCOLS_2.34+0x664>
   1323c:	cbz	w0, 13218 <scols_line_link_group@@SMARTCOLS_2.34+0x724>
   13240:	mov	w24, w0
   13244:	ldrb	w8, [x25]
   13248:	tbz	w8, #3, 13278 <scols_line_link_group@@SMARTCOLS_2.34+0x784>
   1324c:	b	132a4 <scols_line_link_group@@SMARTCOLS_2.34+0x7b0>
   13250:	ldr	x9, [x8, #32]!
   13254:	cmp	x9, x8
   13258:	b.eq	131b4 <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>  // b.none
   1325c:	ldr	x8, [x23, #160]
   13260:	add	x8, x8, #0x1
   13264:	str	x8, [x23, #160]
   13268:	b	131b8 <scols_line_link_group@@SMARTCOLS_2.34+0x6c4>
   1326c:	mov	w24, wzr
   13270:	ldrb	w8, [x25]
   13274:	tbnz	w8, #3, 132a4 <scols_line_link_group@@SMARTCOLS_2.34+0x7b0>
   13278:	mov	w0, w24
   1327c:	ldp	x20, x19, [sp, #80]
   13280:	ldp	x22, x21, [sp, #64]
   13284:	ldp	x24, x23, [sp, #48]
   13288:	ldp	x26, x25, [sp, #32]
   1328c:	ldr	x27, [sp, #16]
   13290:	ldp	x29, x30, [sp], #96
   13294:	ret
   13298:	mov	w24, wzr
   1329c:	ldrb	w8, [x25]
   132a0:	tbz	w8, #3, 13278 <scols_line_link_group@@SMARTCOLS_2.34+0x784>
   132a4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   132a8:	ldr	x8, [x8, #4016]
   132ac:	ldr	x20, [x8]
   132b0:	bl	7390 <getpid@plt>
   132b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   132b8:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   132bc:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   132c0:	mov	w2, w0
   132c4:	add	x1, x1, #0xbcb
   132c8:	add	x3, x3, #0xbd9
   132cc:	add	x4, x4, #0xc40
   132d0:	mov	x0, x20
   132d4:	bl	7db0 <fprintf@plt>
   132d8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   132dc:	add	x1, x1, #0xf33
   132e0:	mov	x0, x19
   132e4:	mov	w2, w24
   132e8:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   132ec:	b	13278 <scols_line_link_group@@SMARTCOLS_2.34+0x784>
   132f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   132f4:	ldr	x8, [x8, #4016]
   132f8:	ldr	x24, [x8]
   132fc:	bl	7390 <getpid@plt>
   13300:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13304:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13308:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1330c:	mov	w2, w0
   13310:	add	x1, x1, #0xbcb
   13314:	add	x3, x3, #0xbd9
   13318:	add	x4, x4, #0xc40
   1331c:	mov	x0, x24
   13320:	bl	7db0 <fprintf@plt>
   13324:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13328:	add	x1, x1, #0xf19
   1332c:	mov	x0, x19
   13330:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   13334:	cbnz	x19, 1319c <scols_line_link_group@@SMARTCOLS_2.34+0x6a8>
   13338:	b	131b4 <scols_line_link_group@@SMARTCOLS_2.34+0x6c0>
   1333c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13340:	ldr	x8, [x8, #4016]
   13344:	ldr	x24, [x8]
   13348:	bl	7390 <getpid@plt>
   1334c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13350:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13354:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13358:	mov	w2, w0
   1335c:	add	x1, x1, #0xbcb
   13360:	add	x3, x3, #0xbd9
   13364:	add	x4, x4, #0xc40
   13368:	mov	x0, x24
   1336c:	bl	7db0 <fprintf@plt>
   13370:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13374:	add	x1, x1, #0xf24
   13378:	mov	x0, x19
   1337c:	bl	12d3c <scols_line_link_group@@SMARTCOLS_2.34+0x248>
   13380:	b	13214 <scols_line_link_group@@SMARTCOLS_2.34+0x720>

0000000000013384 <scols_init_debug@@SMARTCOLS_2.25>:
   13384:	sub	sp, sp, #0x70
   13388:	stp	x29, x30, [sp, #16]
   1338c:	stp	x28, x27, [sp, #32]
   13390:	stp	x26, x25, [sp, #48]
   13394:	stp	x24, x23, [sp, #64]
   13398:	stp	x22, x21, [sp, #80]
   1339c:	stp	x20, x19, [sp, #96]
   133a0:	adrp	x26, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   133a4:	ldr	x26, [x26, #4024]
   133a8:	add	x29, sp, #0x10
   133ac:	ldr	w8, [x26]
   133b0:	cbnz	w8, 136a4 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   133b4:	cbz	w0, 1349c <scols_init_debug@@SMARTCOLS_2.25+0x118>
   133b8:	str	w0, [x26]
   133bc:	bl	7200 <getuid@plt>
   133c0:	mov	w19, w0
   133c4:	bl	7160 <geteuid@plt>
   133c8:	cmp	w19, w0
   133cc:	b.ne	13640 <scols_init_debug@@SMARTCOLS_2.25+0x2bc>  // b.any
   133d0:	bl	7870 <getgid@plt>
   133d4:	mov	w19, w0
   133d8:	bl	7120 <getegid@plt>
   133dc:	cmp	w19, w0
   133e0:	b.ne	13640 <scols_init_debug@@SMARTCOLS_2.25+0x2bc>  // b.any
   133e4:	ldr	w9, [x26]
   133e8:	orr	w8, w9, #0x2
   133ec:	cmp	w9, #0x4
   133f0:	str	w8, [x26]
   133f4:	b.cc	136a0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>  // b.lo, b.ul, b.last
   133f8:	add	x0, sp, #0x8
   133fc:	str	xzr, [sp, #8]
   13400:	bl	7850 <scols_get_library_version@plt>
   13404:	ldr	w8, [x26]
   13408:	tbz	w8, #1, 136a0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   1340c:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13410:	ldr	x20, [x20, #4016]
   13414:	ldr	x19, [x20]
   13418:	bl	7390 <getpid@plt>
   1341c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13420:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13424:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13428:	mov	w2, w0
   1342c:	add	x1, x1, #0xbcb
   13430:	add	x3, x3, #0xbd9
   13434:	add	x4, x4, #0xfd7
   13438:	mov	x0, x19
   1343c:	bl	7db0 <fprintf@plt>
   13440:	ldr	w1, [x26]
   13444:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13448:	add	x0, x0, #0xf99
   1344c:	bl	137f8 <scols_init_debug@@SMARTCOLS_2.25+0x474>
   13450:	ldr	w8, [x26]
   13454:	tbz	w8, #1, 136a0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   13458:	ldr	x19, [x20]
   1345c:	bl	7390 <getpid@plt>
   13460:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13464:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13468:	adrp	x4, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1346c:	mov	w2, w0
   13470:	add	x1, x1, #0xbcb
   13474:	add	x3, x3, #0xbd9
   13478:	add	x4, x4, #0xfd7
   1347c:	mov	x0, x19
   13480:	bl	7db0 <fprintf@plt>
   13484:	ldr	x1, [sp, #8]
   13488:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1348c:	add	x0, x0, #0xfb4
   13490:	bl	137f8 <scols_init_debug@@SMARTCOLS_2.25+0x474>
   13494:	ldr	w8, [x26]
   13498:	b	136a0 <scols_init_debug@@SMARTCOLS_2.25+0x31c>
   1349c:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   134a0:	add	x0, x0, #0xf4d
   134a4:	bl	7cb0 <getenv@plt>
   134a8:	cbz	x0, 13638 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   134ac:	add	x1, sp, #0x8
   134b0:	mov	w2, wzr
   134b4:	mov	x20, x0
   134b8:	bl	7020 <strtoul@plt>
   134bc:	ldr	x8, [sp, #8]
   134c0:	mov	x19, x0
   134c4:	cbz	x8, 13690 <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   134c8:	ldrb	w9, [x8]
   134cc:	cbz	w9, 1367c <scols_init_debug@@SMARTCOLS_2.25+0x2f8>
   134d0:	mov	x0, x20
   134d4:	bl	7650 <strdup@plt>
   134d8:	cbz	x0, 13638 <scols_init_debug@@SMARTCOLS_2.25+0x2b4>
   134dc:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   134e0:	adrp	x22, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   134e4:	adrp	x25, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   134e8:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   134ec:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   134f0:	mov	x28, x0
   134f4:	mov	w19, wzr
   134f8:	add	x21, x21, #0xa29
   134fc:	add	x22, x22, #0xfc8
   13500:	add	x25, x25, #0x690
   13504:	add	x23, x23, #0xfe6
   13508:	add	x24, x24, #0x55d
   1350c:	mov	x20, x0
   13510:	add	x2, sp, #0x8
   13514:	mov	x0, x20
   13518:	mov	x1, x21
   1351c:	bl	73b0 <strtok_r@plt>
   13520:	cbz	x0, 1362c <scols_init_debug@@SMARTCOLS_2.25+0x2a8>
   13524:	ldr	x20, [sp, #8]
   13528:	mov	x1, x22
   1352c:	mov	x27, x0
   13530:	bl	77b0 <strcmp@plt>
   13534:	cbz	w0, 135c8 <scols_init_debug@@SMARTCOLS_2.25+0x244>
   13538:	mov	x0, x27
   1353c:	mov	x1, x23
   13540:	bl	77b0 <strcmp@plt>
   13544:	cbz	w0, 135d0 <scols_init_debug@@SMARTCOLS_2.25+0x24c>
   13548:	mov	x0, x27
   1354c:	mov	x1, x24
   13550:	bl	77b0 <strcmp@plt>
   13554:	cbz	w0, 135dc <scols_init_debug@@SMARTCOLS_2.25+0x258>
   13558:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1355c:	mov	x0, x27
   13560:	add	x1, x1, #0x10
   13564:	bl	77b0 <strcmp@plt>
   13568:	cbz	w0, 135e8 <scols_init_debug@@SMARTCOLS_2.25+0x264>
   1356c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13570:	mov	x0, x27
   13574:	add	x1, x1, #0x24
   13578:	bl	77b0 <strcmp@plt>
   1357c:	cbz	w0, 135f4 <scols_init_debug@@SMARTCOLS_2.25+0x270>
   13580:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13584:	mov	x0, x27
   13588:	add	x1, x1, #0xa5b
   1358c:	bl	77b0 <strcmp@plt>
   13590:	cbz	w0, 13600 <scols_init_debug@@SMARTCOLS_2.25+0x27c>
   13594:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13598:	mov	x0, x27
   1359c:	add	x1, x1, #0xdc7
   135a0:	bl	77b0 <strcmp@plt>
   135a4:	cbz	w0, 1360c <scols_init_debug@@SMARTCOLS_2.25+0x288>
   135a8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   135ac:	mov	x0, x27
   135b0:	add	x1, x1, #0xaa1
   135b4:	bl	77b0 <strcmp@plt>
   135b8:	cbnz	w0, 1361c <scols_init_debug@@SMARTCOLS_2.25+0x298>
   135bc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   135c0:	add	x8, x8, #0x738
   135c4:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   135c8:	mov	x8, x25
   135cc:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   135d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   135d4:	add	x8, x8, #0x6a8
   135d8:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   135dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   135e0:	add	x8, x8, #0x6c0
   135e4:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   135e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   135ec:	add	x8, x8, #0x6d8
   135f0:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   135f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   135f8:	add	x8, x8, #0x6f0
   135fc:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   13600:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13604:	add	x8, x8, #0x708
   13608:	b	13614 <scols_init_debug@@SMARTCOLS_2.25+0x290>
   1360c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13610:	add	x8, x8, #0x720
   13614:	ldr	w8, [x8, #8]
   13618:	orr	w19, w8, w19
   1361c:	mov	w8, #0xffff                	// #65535
   13620:	cmp	w19, w8
   13624:	b.ne	13510 <scols_init_debug@@SMARTCOLS_2.25+0x18c>  // b.any
   13628:	mov	w19, #0xffff                	// #65535
   1362c:	mov	x0, x28
   13630:	bl	7840 <free@plt>
   13634:	b	13690 <scols_init_debug@@SMARTCOLS_2.25+0x30c>
   13638:	str	wzr, [x26]
   1363c:	b	13698 <scols_init_debug@@SMARTCOLS_2.25+0x314>
   13640:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13644:	ldr	w8, [x26]
   13648:	ldr	x9, [x9, #4016]
   1364c:	orr	w8, w8, #0x1000000
   13650:	ldr	x19, [x9]
   13654:	str	w8, [x26]
   13658:	bl	7390 <getpid@plt>
   1365c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13660:	adrp	x3, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   13664:	mov	w2, w0
   13668:	add	x1, x1, #0xf60
   1366c:	add	x3, x3, #0xbd9
   13670:	mov	x0, x19
   13674:	bl	7db0 <fprintf@plt>
   13678:	b	133e4 <scols_init_debug@@SMARTCOLS_2.25+0x60>
   1367c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13680:	add	x1, x1, #0xfc8
   13684:	mov	x0, x8
   13688:	bl	77b0 <strcmp@plt>
   1368c:	cbz	w0, 137f0 <scols_init_debug@@SMARTCOLS_2.25+0x46c>
   13690:	str	w19, [x26]
   13694:	cbnz	w19, 133bc <scols_init_debug@@SMARTCOLS_2.25+0x38>
   13698:	mov	w8, #0x2                   	// #2
   1369c:	str	w8, [x26]
   136a0:	tbnz	w8, #0, 136c4 <scols_init_debug@@SMARTCOLS_2.25+0x340>
   136a4:	ldp	x20, x19, [sp, #96]
   136a8:	ldp	x22, x21, [sp, #80]
   136ac:	ldp	x24, x23, [sp, #64]
   136b0:	ldp	x26, x25, [sp, #48]
   136b4:	ldp	x28, x27, [sp, #32]
   136b8:	ldp	x29, x30, [sp, #16]
   136bc:	add	sp, sp, #0x70
   136c0:	ret
   136c4:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   136c8:	ldr	x20, [x20, #4016]
   136cc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   136d0:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   136d4:	add	x1, x1, #0x5b
   136d8:	ldr	x0, [x20]
   136dc:	add	x2, x2, #0xf4d
   136e0:	bl	7db0 <fprintf@plt>
   136e4:	ldr	x0, [x20]
   136e8:	adrp	x19, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   136ec:	add	x19, x19, #0x8c
   136f0:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   136f4:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   136f8:	add	x2, x2, #0xfc8
   136fc:	add	x4, x4, #0xfcc
   13700:	mov	w3, #0xffff                	// #65535
   13704:	mov	x1, x19
   13708:	bl	7db0 <fprintf@plt>
   1370c:	ldr	x0, [x20]
   13710:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13714:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13718:	add	x2, x2, #0xfe6
   1371c:	add	x4, x4, #0xfeb
   13720:	mov	w3, #0x40                  	// #64
   13724:	mov	x1, x19
   13728:	bl	7db0 <fprintf@plt>
   1372c:	ldr	x0, [x20]
   13730:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13734:	adrp	x4, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13738:	add	x2, x2, #0x55d
   1373c:	add	x4, x4, #0xfff
   13740:	mov	w3, #0x4                   	// #4
   13744:	mov	x1, x19
   13748:	bl	7db0 <fprintf@plt>
   1374c:	ldr	x0, [x20]
   13750:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13754:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13758:	add	x2, x2, #0x10
   1375c:	add	x4, x4, #0x14
   13760:	mov	w3, #0x20                  	// #32
   13764:	mov	x1, x19
   13768:	bl	7db0 <fprintf@plt>
   1376c:	ldr	x0, [x20]
   13770:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13774:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13778:	add	x2, x2, #0x24
   1377c:	add	x4, x4, #0x1f
   13780:	mov	w3, #0x1                   	// #1
   13784:	mov	x1, x19
   13788:	bl	7db0 <fprintf@plt>
   1378c:	ldr	x0, [x20]
   13790:	adrp	x2, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13794:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13798:	add	x2, x2, #0xa5b
   1379c:	add	x4, x4, #0x29
   137a0:	mov	w3, #0x80                  	// #128
   137a4:	mov	x1, x19
   137a8:	bl	7db0 <fprintf@plt>
   137ac:	ldr	x0, [x20]
   137b0:	adrp	x2, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   137b4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   137b8:	add	x2, x2, #0xdc7
   137bc:	add	x4, x4, #0x3e
   137c0:	mov	w3, #0x8                   	// #8
   137c4:	mov	x1, x19
   137c8:	bl	7db0 <fprintf@plt>
   137cc:	ldr	x0, [x20]
   137d0:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   137d4:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   137d8:	add	x2, x2, #0xaa1
   137dc:	add	x4, x4, #0x4f
   137e0:	mov	w3, #0x10                  	// #16
   137e4:	mov	x1, x19
   137e8:	bl	7db0 <fprintf@plt>
   137ec:	b	136a4 <scols_init_debug@@SMARTCOLS_2.25+0x320>
   137f0:	mov	w0, #0xffff                	// #65535
   137f4:	b	133b8 <scols_init_debug@@SMARTCOLS_2.25+0x34>
   137f8:	sub	sp, sp, #0x120
   137fc:	stp	x29, x30, [sp, #256]
   13800:	add	x29, sp, #0x100
   13804:	stp	x28, x19, [sp, #272]
   13808:	stp	x1, x2, [x29, #-120]
   1380c:	stp	x3, x4, [x29, #-104]
   13810:	stp	x5, x6, [x29, #-88]
   13814:	stur	x7, [x29, #-72]
   13818:	stp	q0, q1, [sp]
   1381c:	stp	q2, q3, [sp, #32]
   13820:	stp	q4, q5, [sp, #64]
   13824:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   13828:	ldr	x19, [x19, #4016]
   1382c:	mov	x9, #0xffffffffffffffc8    	// #-56
   13830:	mov	x10, sp
   13834:	sub	x11, x29, #0x78
   13838:	movk	x9, #0xff80, lsl #32
   1383c:	add	x12, x29, #0x20
   13840:	add	x10, x10, #0x80
   13844:	add	x11, x11, #0x38
   13848:	stp	x10, x9, [x29, #-16]
   1384c:	stp	x12, x11, [x29, #-32]
   13850:	mov	x8, x0
   13854:	ldr	x0, [x19]
   13858:	ldp	q0, q1, [x29, #-32]
   1385c:	sub	x2, x29, #0x40
   13860:	mov	x1, x8
   13864:	stp	q6, q7, [sp, #96]
   13868:	stp	q0, q1, [x29, #-64]
   1386c:	bl	7c60 <vfprintf@plt>
   13870:	ldr	x1, [x19]
   13874:	mov	w0, #0xa                   	// #10
   13878:	bl	7250 <fputc@plt>
   1387c:	ldp	x28, x19, [sp, #272]
   13880:	ldp	x29, x30, [sp, #256]
   13884:	add	sp, sp, #0x120
   13888:	ret
   1388c:	sub	sp, sp, #0x90
   13890:	mov	w1, w0
   13894:	mov	x2, sp
   13898:	mov	w0, wzr
   1389c:	stp	x29, x30, [sp, #128]
   138a0:	add	x29, sp, #0x80
   138a4:	bl	7ae0 <__fxstat@plt>
   138a8:	ldr	w8, [sp, #16]
   138ac:	cmp	w0, #0x0
   138b0:	ldp	x29, x30, [sp, #128]
   138b4:	cset	w9, eq  // eq = none
   138b8:	and	w8, w8, #0xf000
   138bc:	cmp	w8, #0x6, lsl #12
   138c0:	cset	w8, eq  // eq = none
   138c4:	and	w0, w9, w8
   138c8:	add	sp, sp, #0x90
   138cc:	ret
   138d0:	sub	sp, sp, #0x50
   138d4:	mov	w1, #0x400                 	// #1024
   138d8:	mov	w2, wzr
   138dc:	stp	x29, x30, [sp, #16]
   138e0:	str	x23, [sp, #32]
   138e4:	stp	x22, x21, [sp, #48]
   138e8:	stp	x20, x19, [sp, #64]
   138ec:	add	x29, sp, #0x10
   138f0:	mov	w19, w0
   138f4:	mov	w20, #0x400                 	// #1024
   138f8:	bl	72d0 <lseek@plt>
   138fc:	mov	x21, xzr
   13900:	tbnz	x0, #63, 13954 <scols_init_debug@@SMARTCOLS_2.25+0x5d0>
   13904:	mov	w22, #0x400                 	// #1024
   13908:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
   1390c:	sub	x1, x29, #0x4
   13910:	mov	w2, #0x1                   	// #1
   13914:	mov	w0, w19
   13918:	bl	7a40 <read@plt>
   1391c:	cmp	x0, #0x0
   13920:	b.le	13980 <scols_init_debug@@SMARTCOLS_2.25+0x5fc>
   13924:	cmn	x22, #0x1
   13928:	b.eq	139dc <scols_init_debug@@SMARTCOLS_2.25+0x658>  // b.none
   1392c:	lsl	x8, x22, #1
   13930:	cmp	x22, x23
   13934:	csinv	x20, x8, xzr, ls  // ls = plast
   13938:	mov	w0, w19
   1393c:	mov	x1, x20
   13940:	mov	w2, wzr
   13944:	bl	72d0 <lseek@plt>
   13948:	mov	x21, x22
   1394c:	mov	x22, x20
   13950:	tbz	x0, #63, 1390c <scols_init_debug@@SMARTCOLS_2.25+0x588>
   13954:	mov	x22, x20
   13958:	b	13980 <scols_init_debug@@SMARTCOLS_2.25+0x5fc>
   1395c:	add	x1, x29, #0x18
   13960:	mov	w2, #0x1                   	// #1
   13964:	mov	w0, w19
   13968:	bl	7a40 <read@plt>
   1396c:	cmp	x0, #0x0
   13970:	cset	w8, gt
   13974:	cmp	x8, #0x0
   13978:	csel	x22, x20, x22, eq  // eq = none
   1397c:	csel	x21, x21, x20, eq  // eq = none
   13980:	sub	x8, x22, #0x1
   13984:	cmp	x21, x8
   13988:	b.cs	139b0 <scols_init_debug@@SMARTCOLS_2.25+0x62c>  // b.hs, b.nlast
   1398c:	add	x8, x21, x22
   13990:	lsr	x20, x8, #1
   13994:	mov	w0, w19
   13998:	mov	x1, x20
   1399c:	mov	w2, wzr
   139a0:	bl	72d0 <lseek@plt>
   139a4:	tbz	x0, #63, 1395c <scols_init_debug@@SMARTCOLS_2.25+0x5d8>
   139a8:	mov	x8, xzr
   139ac:	b	13974 <scols_init_debug@@SMARTCOLS_2.25+0x5f0>
   139b0:	mov	w0, w19
   139b4:	mov	x1, xzr
   139b8:	mov	w2, wzr
   139bc:	bl	72d0 <lseek@plt>
   139c0:	tbnz	x0, #63, 139d4 <scols_init_debug@@SMARTCOLS_2.25+0x650>
   139c4:	add	x1, x29, #0x1c
   139c8:	mov	w2, #0x1                   	// #1
   139cc:	mov	w0, w19
   139d0:	bl	7a40 <read@plt>
   139d4:	add	x0, x21, #0x1
   139d8:	b	139e0 <scols_init_debug@@SMARTCOLS_2.25+0x65c>
   139dc:	mov	x0, #0xffffffffffffffff    	// #-1
   139e0:	ldp	x20, x19, [sp, #64]
   139e4:	ldp	x22, x21, [sp, #48]
   139e8:	ldr	x23, [sp, #32]
   139ec:	ldp	x29, x30, [sp, #16]
   139f0:	add	sp, sp, #0x50
   139f4:	ret
   139f8:	sub	sp, sp, #0xa0
   139fc:	stp	x20, x19, [sp, #144]
   13a00:	mov	x19, x1
   13a04:	mov	w1, #0x1272                	// #4722
   13a08:	movk	w1, #0x8008, lsl #16
   13a0c:	mov	x2, x19
   13a10:	stp	x29, x30, [sp, #128]
   13a14:	add	x29, sp, #0x80
   13a18:	mov	w20, w0
   13a1c:	bl	7df0 <ioctl@plt>
   13a20:	tbnz	w0, #31, 13a2c <scols_init_debug@@SMARTCOLS_2.25+0x6a8>
   13a24:	mov	w0, wzr
   13a28:	b	13a70 <scols_init_debug@@SMARTCOLS_2.25+0x6ec>
   13a2c:	mov	x2, sp
   13a30:	mov	w1, #0x1260                	// #4704
   13a34:	mov	w0, w20
   13a38:	bl	7df0 <ioctl@plt>
   13a3c:	tbnz	w0, #31, 13a48 <scols_init_debug@@SMARTCOLS_2.25+0x6c4>
   13a40:	ldr	x8, [sp]
   13a44:	b	13a64 <scols_init_debug@@SMARTCOLS_2.25+0x6e0>
   13a48:	mov	w1, #0x204                 	// #516
   13a4c:	mov	x2, sp
   13a50:	movk	w1, #0x8020, lsl #16
   13a54:	mov	w0, w20
   13a58:	bl	7df0 <ioctl@plt>
   13a5c:	tbnz	w0, #31, 13a80 <scols_init_debug@@SMARTCOLS_2.25+0x6fc>
   13a60:	ldr	w8, [sp]
   13a64:	mov	w0, wzr
   13a68:	lsl	x8, x8, #9
   13a6c:	str	x8, [x19]
   13a70:	ldp	x20, x19, [sp, #144]
   13a74:	ldp	x29, x30, [sp, #128]
   13a78:	add	sp, sp, #0xa0
   13a7c:	ret
   13a80:	mov	x2, sp
   13a84:	mov	w0, wzr
   13a88:	mov	w1, w20
   13a8c:	bl	7ae0 <__fxstat@plt>
   13a90:	ldr	w8, [sp, #16]
   13a94:	and	w8, w8, #0xf000
   13a98:	cbnz	w0, 13aac <scols_init_debug@@SMARTCOLS_2.25+0x728>
   13a9c:	cmp	w8, #0x8, lsl #12
   13aa0:	b.ne	13aac <scols_init_debug@@SMARTCOLS_2.25+0x728>  // b.any
   13aa4:	ldr	x8, [sp, #48]
   13aa8:	b	13ac0 <scols_init_debug@@SMARTCOLS_2.25+0x73c>
   13aac:	cmp	w8, #0x6, lsl #12
   13ab0:	b.ne	13ac8 <scols_init_debug@@SMARTCOLS_2.25+0x744>  // b.any
   13ab4:	mov	w0, w20
   13ab8:	bl	138d0 <scols_init_debug@@SMARTCOLS_2.25+0x54c>
   13abc:	mov	x8, x0
   13ac0:	mov	w0, wzr
   13ac4:	b	13a6c <scols_init_debug@@SMARTCOLS_2.25+0x6e8>
   13ac8:	mov	w0, #0xffffffff            	// #-1
   13acc:	b	13a70 <scols_init_debug@@SMARTCOLS_2.25+0x6ec>
   13ad0:	stp	x29, x30, [sp, #-32]!
   13ad4:	mov	x29, sp
   13ad8:	str	x19, [sp, #16]
   13adc:	mov	x19, x1
   13ae0:	add	x1, x29, #0x18
   13ae4:	bl	139f8 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   13ae8:	cbz	w0, 13af4 <scols_init_debug@@SMARTCOLS_2.25+0x770>
   13aec:	mov	w0, #0xffffffff            	// #-1
   13af0:	b	13b00 <scols_init_debug@@SMARTCOLS_2.25+0x77c>
   13af4:	ldr	x8, [x29, #24]
   13af8:	lsr	x8, x8, #9
   13afc:	str	x8, [x19]
   13b00:	ldr	x19, [sp, #16]
   13b04:	ldp	x29, x30, [sp], #32
   13b08:	ret
   13b0c:	stp	x29, x30, [sp, #-16]!
   13b10:	mov	x2, x1
   13b14:	mov	w1, #0x1268                	// #4712
   13b18:	mov	x29, sp
   13b1c:	bl	7df0 <ioctl@plt>
   13b20:	asr	w0, w0, #31
   13b24:	ldp	x29, x30, [sp], #16
   13b28:	ret
   13b2c:	sub	sp, sp, #0x20
   13b30:	str	x1, [sp, #8]
   13b34:	add	x2, sp, #0x8
   13b38:	mov	w1, #0x127b                	// #4731
   13b3c:	stp	x29, x30, [sp, #16]
   13b40:	add	x29, sp, #0x10
   13b44:	bl	7df0 <ioctl@plt>
   13b48:	ldp	x29, x30, [sp, #16]
   13b4c:	asr	w0, w0, #31
   13b50:	add	sp, sp, #0x20
   13b54:	ret
   13b58:	sub	sp, sp, #0x20
   13b5c:	stp	x29, x30, [sp, #16]
   13b60:	add	x29, sp, #0x10
   13b64:	sub	x2, x29, #0x4
   13b68:	mov	w1, #0x127a                	// #4730
   13b6c:	bl	7df0 <ioctl@plt>
   13b70:	ldur	w8, [x29, #-4]
   13b74:	cmp	w0, #0x0
   13b78:	ldp	x29, x30, [sp, #16]
   13b7c:	cset	w9, ge  // ge = tcont
   13b80:	cmp	w8, #0x0
   13b84:	cset	w8, ne  // ne = any
   13b88:	and	w0, w9, w8
   13b8c:	add	sp, sp, #0x20
   13b90:	ret
   13b94:	sub	sp, sp, #0xb0
   13b98:	stp	x29, x30, [sp, #128]
   13b9c:	stp	x20, x19, [sp, #160]
   13ba0:	ldr	w8, [x0, #16]
   13ba4:	mov	x20, x1
   13ba8:	orr	w9, w2, #0x80
   13bac:	str	x21, [sp, #144]
   13bb0:	and	w8, w8, #0xf000
   13bb4:	cmp	w8, #0x6, lsl #12
   13bb8:	mov	x21, x0
   13bbc:	csel	w1, w9, w2, eq  // eq = none
   13bc0:	mov	x0, x20
   13bc4:	add	x29, sp, #0x80
   13bc8:	bl	7460 <open@plt>
   13bcc:	mov	w19, w0
   13bd0:	tbnz	w0, #31, 13c6c <scols_init_debug@@SMARTCOLS_2.25+0x8e8>
   13bd4:	mov	x2, sp
   13bd8:	mov	w0, wzr
   13bdc:	mov	w1, w19
   13be0:	bl	7ae0 <__fxstat@plt>
   13be4:	tbnz	w0, #31, 13c54 <scols_init_debug@@SMARTCOLS_2.25+0x8d0>
   13be8:	ldr	x8, [sp]
   13bec:	ldr	x9, [x21]
   13bf0:	cmp	x8, x9
   13bf4:	b.ne	13c54 <scols_init_debug@@SMARTCOLS_2.25+0x8d0>  // b.any
   13bf8:	ldr	x8, [sp, #8]
   13bfc:	ldr	x9, [x21, #8]
   13c00:	cmp	x8, x9
   13c04:	b.ne	13c54 <scols_init_debug@@SMARTCOLS_2.25+0x8d0>  // b.any
   13c08:	ldr	w8, [x21, #16]
   13c0c:	and	w8, w8, #0xf000
   13c10:	cmp	w8, #0x6, lsl #12
   13c14:	b.ne	13c6c <scols_init_debug@@SMARTCOLS_2.25+0x8e8>  // b.any
   13c18:	mov	x2, sp
   13c1c:	mov	w1, #0x127a                	// #4730
   13c20:	mov	w0, w19
   13c24:	bl	7df0 <ioctl@plt>
   13c28:	tbnz	w0, #31, 13c6c <scols_init_debug@@SMARTCOLS_2.25+0x8e8>
   13c2c:	ldr	w8, [sp]
   13c30:	cbz	w8, 13c6c <scols_init_debug@@SMARTCOLS_2.25+0x8e8>
   13c34:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13c38:	add	x1, x1, #0x123
   13c3c:	mov	w2, #0x5                   	// #5
   13c40:	mov	x0, xzr
   13c44:	bl	7b20 <dcgettext@plt>
   13c48:	mov	x1, x20
   13c4c:	bl	7a30 <warnx@plt>
   13c50:	b	13c6c <scols_init_debug@@SMARTCOLS_2.25+0x8e8>
   13c54:	mov	w0, w19
   13c58:	bl	7690 <close@plt>
   13c5c:	bl	7c90 <__errno_location@plt>
   13c60:	mov	w8, #0x4d                  	// #77
   13c64:	str	w8, [x0]
   13c68:	mov	w19, #0xffffffff            	// #-1
   13c6c:	mov	w0, w19
   13c70:	ldp	x20, x19, [sp, #160]
   13c74:	ldr	x21, [sp, #144]
   13c78:	ldp	x29, x30, [sp, #128]
   13c7c:	add	sp, sp, #0xb0
   13c80:	ret
   13c84:	stp	x29, x30, [sp, #-16]!
   13c88:	mov	w1, #0x5331                	// #21297
   13c8c:	mov	x2, xzr
   13c90:	mov	x29, sp
   13c94:	bl	7df0 <ioctl@plt>
   13c98:	bic	w0, w0, w0, asr #31
   13c9c:	ldp	x29, x30, [sp], #16
   13ca0:	ret
   13ca4:	sub	sp, sp, #0x30
   13ca8:	stp	x20, x19, [sp, #32]
   13cac:	mov	x19, x2
   13cb0:	mov	x20, x1
   13cb4:	mov	x2, sp
   13cb8:	mov	w1, #0x301                 	// #769
   13cbc:	stp	x29, x30, [sp, #16]
   13cc0:	add	x29, sp, #0x10
   13cc4:	bl	7df0 <ioctl@plt>
   13cc8:	cbz	w0, 13cd4 <scols_init_debug@@SMARTCOLS_2.25+0x950>
   13ccc:	mov	w0, #0xffffffff            	// #-1
   13cd0:	b	13ce4 <scols_init_debug@@SMARTCOLS_2.25+0x960>
   13cd4:	ldrb	w8, [sp]
   13cd8:	str	w8, [x20]
   13cdc:	ldrb	w8, [sp, #1]
   13ce0:	str	w8, [x19]
   13ce4:	ldp	x20, x19, [sp, #32]
   13ce8:	ldp	x29, x30, [sp, #16]
   13cec:	add	sp, sp, #0x30
   13cf0:	ret
   13cf4:	cmp	w0, #0x7f
   13cf8:	b.hi	13d80 <scols_init_debug@@SMARTCOLS_2.25+0x9fc>  // b.pmore
   13cfc:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d00:	mov	w8, w0
   13d04:	add	x9, x9, #0xa3
   13d08:	adr	x10, 13d20 <scols_init_debug@@SMARTCOLS_2.25+0x99c>
   13d0c:	ldrb	w11, [x9, x8]
   13d10:	add	x10, x10, x11, lsl #2
   13d14:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d18:	add	x0, x0, #0x168
   13d1c:	br	x10
   13d20:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d24:	add	x0, x0, #0x13d
   13d28:	ret
   13d2c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d30:	add	x0, x0, #0x142
   13d34:	ret
   13d38:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d3c:	add	x0, x0, #0x14a
   13d40:	ret
   13d44:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d48:	add	x0, x0, #0x154
   13d4c:	ret
   13d50:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d54:	add	x0, x0, #0x159
   13d58:	ret
   13d5c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d60:	add	x0, x0, #0x15d
   13d64:	ret
   13d68:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d6c:	add	x0, x0, #0x165
   13d70:	ret
   13d74:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d78:	add	x0, x0, #0x175
   13d7c:	ret
   13d80:	mov	x0, xzr
   13d84:	ret
   13d88:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d8c:	add	x0, x0, #0x17a
   13d90:	ret
   13d94:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13d98:	add	x0, x0, #0x17f
   13d9c:	ret
   13da0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13da4:	add	x0, x0, #0x189
   13da8:	ret
   13dac:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13db0:	add	x0, x0, #0x18d
   13db4:	ret
   13db8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13dbc:	add	x0, x0, #0x191
   13dc0:	ret
   13dc4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13dc8:	add	x0, x0, #0x16d
   13dcc:	ret
   13dd0:	stp	x29, x30, [sp, #-48]!
   13dd4:	stp	x28, x21, [sp, #16]
   13dd8:	stp	x20, x19, [sp, #32]
   13ddc:	mov	x29, sp
   13de0:	sub	sp, sp, #0x200
   13de4:	cbz	x1, 13e94 <scols_init_debug@@SMARTCOLS_2.25+0xb10>
   13de8:	ldrb	w8, [x1]
   13dec:	mov	x4, x1
   13df0:	cbz	w8, 13e94 <scols_init_debug@@SMARTCOLS_2.25+0xb10>
   13df4:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13df8:	add	x8, x8, #0xa8d
   13dfc:	cmp	x0, #0x0
   13e00:	csel	x20, x8, x0, eq  // eq = none
   13e04:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13e08:	add	x2, x2, #0x1b0
   13e0c:	add	x0, sp, #0x100
   13e10:	mov	w1, #0x100                 	// #256
   13e14:	mov	x3, x20
   13e18:	bl	7300 <snprintf@plt>
   13e1c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   13e20:	add	x1, x1, #0x1ac
   13e24:	add	x0, sp, #0x100
   13e28:	bl	73c0 <fopen@plt>
   13e2c:	cbz	x0, 13e94 <scols_init_debug@@SMARTCOLS_2.25+0xb10>
   13e30:	mov	x19, x0
   13e34:	add	x0, sp, #0xc
   13e38:	mov	w1, #0xf4                  	// #244
   13e3c:	mov	x2, x19
   13e40:	bl	71d0 <fgets_unlocked@plt>
   13e44:	cbz	x0, 13eac <scols_init_debug@@SMARTCOLS_2.25+0xb28>
   13e48:	add	x0, sp, #0xc
   13e4c:	add	x21, sp, #0xc
   13e50:	bl	7030 <strlen@plt>
   13e54:	cmp	x0, #0x2
   13e58:	b.cc	13eac <scols_init_debug@@SMARTCOLS_2.25+0xb28>  // b.lo, b.ul, b.last
   13e5c:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13e60:	add	x8, x0, x21
   13e64:	add	x2, x2, #0x1c8
   13e68:	add	x0, sp, #0x100
   13e6c:	add	x3, sp, #0xc
   13e70:	mov	w1, #0x100                 	// #256
   13e74:	sturb	wzr, [x8, #-1]
   13e78:	bl	7300 <snprintf@plt>
   13e7c:	ldrb	w8, [x20]
   13e80:	cbz	w8, 13e9c <scols_init_debug@@SMARTCOLS_2.25+0xb18>
   13e84:	add	x0, sp, #0x100
   13e88:	bl	7650 <strdup@plt>
   13e8c:	mov	x20, x0
   13e90:	b	13eb0 <scols_init_debug@@SMARTCOLS_2.25+0xb2c>
   13e94:	mov	x20, xzr
   13e98:	b	13eb8 <scols_init_debug@@SMARTCOLS_2.25+0xb34>
   13e9c:	add	x0, sp, #0x100
   13ea0:	mov	w1, wzr
   13ea4:	bl	7750 <access@plt>
   13ea8:	cbz	w0, 13e84 <scols_init_debug@@SMARTCOLS_2.25+0xb00>
   13eac:	mov	x20, xzr
   13eb0:	mov	x0, x19
   13eb4:	bl	7370 <fclose@plt>
   13eb8:	mov	x0, x20
   13ebc:	add	sp, sp, #0x200
   13ec0:	ldp	x20, x19, [sp, #32]
   13ec4:	ldp	x28, x21, [sp, #16]
   13ec8:	ldp	x29, x30, [sp], #48
   13ecc:	ret
   13ed0:	mov	x1, x0
   13ed4:	mov	x0, xzr
   13ed8:	b	13dd0 <scols_init_debug@@SMARTCOLS_2.25+0xa4c>
   13edc:	stp	x29, x30, [sp, #-64]!
   13ee0:	str	x28, [sp, #16]
   13ee4:	stp	x22, x21, [sp, #32]
   13ee8:	stp	x20, x19, [sp, #48]
   13eec:	mov	x29, sp
   13ef0:	sub	sp, sp, #0x1, lsl #12
   13ef4:	cbz	x0, 13f08 <scols_init_debug@@SMARTCOLS_2.25+0xb84>
   13ef8:	ldrb	w8, [x0]
   13efc:	mov	x19, x0
   13f00:	cmp	w8, #0x2f
   13f04:	b.ne	13f34 <scols_init_debug@@SMARTCOLS_2.25+0xbb0>  // b.any
   13f08:	bl	7c90 <__errno_location@plt>
   13f0c:	mov	w8, #0x16                  	// #22
   13f10:	mov	x20, xzr
   13f14:	str	w8, [x0]
   13f18:	mov	x0, x20
   13f1c:	add	sp, sp, #0x1, lsl #12
   13f20:	ldp	x20, x19, [sp, #48]
   13f24:	ldp	x22, x21, [sp, #32]
   13f28:	ldr	x28, [sp, #16]
   13f2c:	ldp	x29, x30, [sp], #64
   13f30:	ret
   13f34:	mov	x0, sp
   13f38:	mov	w1, #0x1000                	// #4096
   13f3c:	bl	6fd0 <getcwd@plt>
   13f40:	cbz	x0, 13fd0 <scols_init_debug@@SMARTCOLS_2.25+0xc4c>
   13f44:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13f48:	add	x1, x1, #0x1d7
   13f4c:	mov	w2, #0x2                   	// #2
   13f50:	mov	x0, x19
   13f54:	bl	74d0 <strncmp@plt>
   13f58:	cbz	w0, 13fd8 <scols_init_debug@@SMARTCOLS_2.25+0xc54>
   13f5c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   13f60:	add	x1, x1, #0xa6f
   13f64:	mov	x0, x19
   13f68:	bl	77b0 <strcmp@plt>
   13f6c:	cbz	w0, 13fe4 <scols_init_debug@@SMARTCOLS_2.25+0xc60>
   13f70:	ldrb	w8, [x19]
   13f74:	cbz	w8, 13fe4 <scols_init_debug@@SMARTCOLS_2.25+0xc60>
   13f78:	mov	x0, sp
   13f7c:	bl	7030 <strlen@plt>
   13f80:	mov	x21, x0
   13f84:	mov	x0, x19
   13f88:	bl	7030 <strlen@plt>
   13f8c:	add	x8, x21, x0
   13f90:	mov	x22, x0
   13f94:	add	x0, x8, #0x2
   13f98:	bl	7400 <malloc@plt>
   13f9c:	mov	x20, x0
   13fa0:	cbz	x0, 13f18 <scols_init_debug@@SMARTCOLS_2.25+0xb94>
   13fa4:	mov	x1, sp
   13fa8:	mov	x0, x20
   13fac:	mov	x2, x21
   13fb0:	bl	6f90 <memcpy@plt>
   13fb4:	add	x0, x20, x21
   13fb8:	mov	w8, #0x2f                  	// #47
   13fbc:	strb	w8, [x0], #1
   13fc0:	add	x2, x22, #0x1
   13fc4:	mov	x1, x19
   13fc8:	bl	6f90 <memcpy@plt>
   13fcc:	b	13f18 <scols_init_debug@@SMARTCOLS_2.25+0xb94>
   13fd0:	mov	x20, xzr
   13fd4:	b	13f18 <scols_init_debug@@SMARTCOLS_2.25+0xb94>
   13fd8:	add	x19, x19, #0x2
   13fdc:	ldrb	w8, [x19]
   13fe0:	cbnz	w8, 13f78 <scols_init_debug@@SMARTCOLS_2.25+0xbf4>
   13fe4:	mov	x0, sp
   13fe8:	bl	7650 <strdup@plt>
   13fec:	mov	x20, x0
   13ff0:	b	13f18 <scols_init_debug@@SMARTCOLS_2.25+0xb94>
   13ff4:	sub	sp, sp, #0xa0
   13ff8:	stp	x29, x30, [sp, #128]
   13ffc:	stp	x20, x19, [sp, #144]
   14000:	add	x29, sp, #0x80
   14004:	cbz	x0, 140a8 <scols_init_debug@@SMARTCOLS_2.25+0xd24>
   14008:	ldrb	w8, [x0]
   1400c:	mov	x20, x0
   14010:	cbz	w8, 140a8 <scols_init_debug@@SMARTCOLS_2.25+0xd24>
   14014:	mov	x0, x20
   14018:	mov	x1, xzr
   1401c:	bl	7b40 <realpath@plt>
   14020:	cbz	x0, 140c0 <scols_init_debug@@SMARTCOLS_2.25+0xd3c>
   14024:	mov	w1, #0x2f                  	// #47
   14028:	mov	x19, x0
   1402c:	bl	76c0 <strrchr@plt>
   14030:	cbz	x0, 140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   14034:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14038:	add	x1, x1, #0x1da
   1403c:	mov	w2, #0x4                   	// #4
   14040:	mov	x20, x0
   14044:	bl	74d0 <strncmp@plt>
   14048:	cbnz	w0, 140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   1404c:	bl	77e0 <__ctype_b_loc@plt>
   14050:	ldr	x8, [x0]
   14054:	ldrsb	x9, [x20, #4]
   14058:	ldrh	w8, [x8, x9, lsl #1]
   1405c:	tbz	w8, #11, 140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   14060:	mov	x2, sp
   14064:	mov	w0, wzr
   14068:	mov	x1, x19
   1406c:	bl	7cd0 <__xstat@plt>
   14070:	cbnz	w0, 140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   14074:	ldr	w8, [sp, #16]
   14078:	and	w8, w8, #0xf000
   1407c:	cmp	w8, #0x6, lsl #12
   14080:	b.ne	140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>  // b.any
   14084:	add	x1, x20, #0x1
   14088:	mov	x0, xzr
   1408c:	bl	13dd0 <scols_init_debug@@SMARTCOLS_2.25+0xa4c>
   14090:	cbz	x0, 140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   14094:	mov	x20, x0
   14098:	mov	x0, x19
   1409c:	bl	7840 <free@plt>
   140a0:	mov	x19, x20
   140a4:	b	140ac <scols_init_debug@@SMARTCOLS_2.25+0xd28>
   140a8:	mov	x19, xzr
   140ac:	mov	x0, x19
   140b0:	ldp	x20, x19, [sp, #144]
   140b4:	ldp	x29, x30, [sp, #128]
   140b8:	add	sp, sp, #0xa0
   140bc:	ret
   140c0:	mov	x0, x20
   140c4:	ldp	x20, x19, [sp, #144]
   140c8:	ldp	x29, x30, [sp, #128]
   140cc:	add	sp, sp, #0xa0
   140d0:	b	7650 <strdup@plt>
   140d4:	sub	sp, sp, #0xf0
   140d8:	stp	x20, x19, [sp, #224]
   140dc:	mov	x20, x0
   140e0:	stp	x29, x30, [sp, #160]
   140e4:	str	x25, [sp, #176]
   140e8:	stp	x24, x23, [sp, #192]
   140ec:	stp	x22, x21, [sp, #208]
   140f0:	add	x29, sp, #0xa0
   140f4:	cbz	x0, 14110 <scols_init_debug@@SMARTCOLS_2.25+0xd8c>
   140f8:	ldrb	w8, [x20]
   140fc:	cbz	w8, 1410c <scols_init_debug@@SMARTCOLS_2.25+0xd88>
   14100:	add	x0, x29, #0x18
   14104:	bl	7210 <pipe@plt>
   14108:	cbz	w0, 14130 <scols_init_debug@@SMARTCOLS_2.25+0xdac>
   1410c:	mov	x20, xzr
   14110:	mov	x0, x20
   14114:	ldp	x20, x19, [sp, #224]
   14118:	ldp	x22, x21, [sp, #208]
   1411c:	ldp	x24, x23, [sp, #192]
   14120:	ldr	x25, [sp, #176]
   14124:	ldp	x29, x30, [sp, #160]
   14128:	add	sp, sp, #0xf0
   1412c:	ret
   14130:	bl	72b0 <fork@plt>
   14134:	cmn	w0, #0x1
   14138:	b.eq	141f8 <scols_init_debug@@SMARTCOLS_2.25+0xe74>  // b.none
   1413c:	mov	w19, w0
   14140:	cbz	w0, 14350 <scols_init_debug@@SMARTCOLS_2.25+0xfcc>
   14144:	ldr	w0, [x29, #28]
   14148:	add	x20, sp, #0x18
   1414c:	bl	7690 <close@plt>
   14150:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14154:	ldr	w21, [x29, #24]
   14158:	ldr	q0, [x9, #416]
   1415c:	mov	x23, xzr
   14160:	mov	w8, #0xffffffff            	// #-1
   14164:	mov	w22, #0x8                   	// #8
   14168:	str	q0, [sp]
   1416c:	str	w8, [x29, #28]
   14170:	str	xzr, [sp, #24]
   14174:	b	14188 <scols_init_debug@@SMARTCOLS_2.25+0xe04>
   14178:	subs	x22, x22, x0
   1417c:	add	x20, x20, x0
   14180:	add	x23, x0, x23
   14184:	b.eq	14214 <scols_init_debug@@SMARTCOLS_2.25+0xe90>  // b.none
   14188:	mov	w0, w21
   1418c:	mov	x1, x20
   14190:	mov	x2, x22
   14194:	bl	7a40 <read@plt>
   14198:	cmp	x0, #0x0
   1419c:	b.gt	14178 <scols_init_debug@@SMARTCOLS_2.25+0xdf4>
   141a0:	mov	w24, #0x6                   	// #6
   141a4:	tbz	x0, #63, 14210 <scols_init_debug@@SMARTCOLS_2.25+0xe8c>
   141a8:	bl	7c90 <__errno_location@plt>
   141ac:	ldr	w8, [x0]
   141b0:	cmp	w8, #0xb
   141b4:	b.eq	141c0 <scols_init_debug@@SMARTCOLS_2.25+0xe3c>  // b.none
   141b8:	cmp	w8, #0x4
   141bc:	b.ne	14210 <scols_init_debug@@SMARTCOLS_2.25+0xe8c>  // b.any
   141c0:	subs	w24, w24, #0x1
   141c4:	b.eq	14210 <scols_init_debug@@SMARTCOLS_2.25+0xe8c>  // b.none
   141c8:	ldr	q0, [sp]
   141cc:	add	x0, sp, #0x20
   141d0:	mov	x1, xzr
   141d4:	str	q0, [sp, #32]
   141d8:	bl	78b0 <nanosleep@plt>
   141dc:	mov	w0, w21
   141e0:	mov	x1, x20
   141e4:	mov	x2, x22
   141e8:	bl	7a40 <read@plt>
   141ec:	cmp	x0, #0x1
   141f0:	b.lt	141a4 <scols_init_debug@@SMARTCOLS_2.25+0xe20>  // b.tstop
   141f4:	b	14178 <scols_init_debug@@SMARTCOLS_2.25+0xdf4>
   141f8:	ldr	w0, [x29, #24]
   141fc:	bl	7690 <close@plt>
   14200:	ldr	w0, [x29, #28]
   14204:	bl	7690 <close@plt>
   14208:	mov	x20, xzr
   1420c:	b	14110 <scols_init_debug@@SMARTCOLS_2.25+0xd8c>
   14210:	cbz	x23, 14258 <scols_init_debug@@SMARTCOLS_2.25+0xed4>
   14214:	cmp	x23, #0x8
   14218:	b.ne	14258 <scols_init_debug@@SMARTCOLS_2.25+0xed4>  // b.any
   1421c:	ldr	x21, [sp, #24]
   14220:	tbnz	x21, #63, 142e0 <scols_init_debug@@SMARTCOLS_2.25+0xf5c>
   14224:	add	x0, x21, #0x1
   14228:	bl	7400 <malloc@plt>
   1422c:	mov	x20, x0
   14230:	cbz	x0, 142ec <scols_init_debug@@SMARTCOLS_2.25+0xf68>
   14234:	ldr	w22, [x29, #24]
   14238:	mov	x0, x20
   1423c:	mov	w1, wzr
   14240:	mov	x2, x21
   14244:	bl	7520 <memset@plt>
   14248:	mov	x24, xzr
   1424c:	cbz	x21, 142fc <scols_init_debug@@SMARTCOLS_2.25+0xf78>
   14250:	mov	x23, x20
   14254:	b	14270 <scols_init_debug@@SMARTCOLS_2.25+0xeec>
   14258:	mov	w21, wzr
   1425c:	b	14328 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   14260:	subs	x21, x21, x0
   14264:	add	x23, x23, x0
   14268:	add	x24, x0, x24
   1426c:	b.eq	142fc <scols_init_debug@@SMARTCOLS_2.25+0xf78>  // b.none
   14270:	mov	w0, w22
   14274:	mov	x1, x23
   14278:	mov	x2, x21
   1427c:	bl	7a40 <read@plt>
   14280:	cmp	x0, #0x0
   14284:	b.gt	14260 <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   14288:	mov	w25, #0x6                   	// #6
   1428c:	tbz	x0, #63, 142f4 <scols_init_debug@@SMARTCOLS_2.25+0xf70>
   14290:	bl	7c90 <__errno_location@plt>
   14294:	ldr	w8, [x0]
   14298:	cmp	w8, #0xb
   1429c:	b.eq	142a8 <scols_init_debug@@SMARTCOLS_2.25+0xf24>  // b.none
   142a0:	cmp	w8, #0x4
   142a4:	b.ne	142f4 <scols_init_debug@@SMARTCOLS_2.25+0xf70>  // b.any
   142a8:	subs	w25, w25, #0x1
   142ac:	b.eq	142f4 <scols_init_debug@@SMARTCOLS_2.25+0xf70>  // b.none
   142b0:	ldr	q0, [sp]
   142b4:	add	x0, sp, #0x20
   142b8:	mov	x1, xzr
   142bc:	str	q0, [sp, #32]
   142c0:	bl	78b0 <nanosleep@plt>
   142c4:	mov	w0, w22
   142c8:	mov	x1, x23
   142cc:	mov	x2, x21
   142d0:	bl	7a40 <read@plt>
   142d4:	cmp	x0, #0x1
   142d8:	b.lt	1428c <scols_init_debug@@SMARTCOLS_2.25+0xf08>  // b.tstop
   142dc:	b	14260 <scols_init_debug@@SMARTCOLS_2.25+0xedc>
   142e0:	mov	x20, xzr
   142e4:	neg	w21, w21
   142e8:	b	1431c <scols_init_debug@@SMARTCOLS_2.25+0xf98>
   142ec:	mov	w21, #0xc                   	// #12
   142f0:	b	14320 <scols_init_debug@@SMARTCOLS_2.25+0xf9c>
   142f4:	cmp	x24, #0x0
   142f8:	csinv	x24, x24, xzr, ne  // ne = any
   142fc:	ldr	x8, [sp, #24]
   14300:	cmp	x24, x8
   14304:	b.ne	14314 <scols_init_debug@@SMARTCOLS_2.25+0xf90>  // b.any
   14308:	mov	w21, wzr
   1430c:	strb	wzr, [x20, x24]
   14310:	b	1432c <scols_init_debug@@SMARTCOLS_2.25+0xfa8>
   14314:	bl	7c90 <__errno_location@plt>
   14318:	ldr	w21, [x0]
   1431c:	cbz	w21, 1432c <scols_init_debug@@SMARTCOLS_2.25+0xfa8>
   14320:	mov	x0, x20
   14324:	bl	7840 <free@plt>
   14328:	mov	x20, xzr
   1432c:	ldr	w0, [x29, #24]
   14330:	bl	7690 <close@plt>
   14334:	mov	w0, w19
   14338:	mov	x1, xzr
   1433c:	mov	w2, wzr
   14340:	bl	7d50 <waitpid@plt>
   14344:	bl	7c90 <__errno_location@plt>
   14348:	str	w21, [x0]
   1434c:	b	14110 <scols_init_debug@@SMARTCOLS_2.25+0xd8c>
   14350:	ldr	w0, [x29, #24]
   14354:	bl	7690 <close@plt>
   14358:	mov	w8, #0xffffffff            	// #-1
   1435c:	str	w8, [x29, #24]
   14360:	bl	7c90 <__errno_location@plt>
   14364:	mov	x19, x0
   14368:	str	wzr, [x0]
   1436c:	bl	7870 <getgid@plt>
   14370:	bl	7740 <setgid@plt>
   14374:	tbnz	w0, #31, 14394 <scols_init_debug@@SMARTCOLS_2.25+0x1010>
   14378:	bl	7200 <getuid@plt>
   1437c:	bl	6ff0 <setuid@plt>
   14380:	tbnz	w0, #31, 14394 <scols_init_debug@@SMARTCOLS_2.25+0x1010>
   14384:	mov	x0, x20
   14388:	mov	x1, xzr
   1438c:	bl	7b40 <realpath@plt>
   14390:	cbnz	x0, 144a8 <scols_init_debug@@SMARTCOLS_2.25+0x1124>
   14394:	ldr	w8, [x19]
   14398:	mov	w9, #0xffffffea            	// #-22
   1439c:	mov	w25, wzr
   143a0:	mov	x20, xzr
   143a4:	cmp	w8, #0x0
   143a8:	csneg	w8, w9, w8, eq  // eq = none
   143ac:	sxtw	x21, w8
   143b0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   143b4:	ldr	w22, [x29, #28]
   143b8:	ldr	q0, [x8, #416]
   143bc:	add	x23, sp, #0x18
   143c0:	mov	w24, #0x8                   	// #8
   143c4:	str	x21, [sp, #24]
   143c8:	str	q0, [sp]
   143cc:	mov	w0, w22
   143d0:	mov	x1, x23
   143d4:	mov	x2, x24
   143d8:	str	wzr, [x19]
   143dc:	bl	7700 <write@plt>
   143e0:	cmp	x0, #0x1
   143e4:	b.lt	143fc <scols_init_debug@@SMARTCOLS_2.25+0x1078>  // b.tstop
   143e8:	ldr	w8, [x19]
   143ec:	subs	x24, x24, x0
   143f0:	add	x9, x23, x0
   143f4:	csel	x23, x23, x9, eq  // eq = none
   143f8:	b	14410 <scols_init_debug@@SMARTCOLS_2.25+0x108c>
   143fc:	ldr	w8, [x19]
   14400:	cmp	w8, #0xb
   14404:	b.eq	14410 <scols_init_debug@@SMARTCOLS_2.25+0x108c>  // b.none
   14408:	cmp	w8, #0x4
   1440c:	b.ne	14430 <scols_init_debug@@SMARTCOLS_2.25+0x10ac>  // b.any
   14410:	cmp	w8, #0xb
   14414:	b.ne	1442c <scols_init_debug@@SMARTCOLS_2.25+0x10a8>  // b.any
   14418:	ldr	q0, [sp]
   1441c:	add	x0, sp, #0x20
   14420:	mov	x1, xzr
   14424:	str	q0, [sp, #32]
   14428:	bl	78b0 <nanosleep@plt>
   1442c:	cbnz	x24, 143cc <scols_init_debug@@SMARTCOLS_2.25+0x1048>
   14430:	cbz	w25, 144a0 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   14434:	cbz	x21, 144a0 <scols_init_debug@@SMARTCOLS_2.25+0x111c>
   14438:	ldr	w22, [x29, #28]
   1443c:	mov	w0, w22
   14440:	mov	x1, x20
   14444:	mov	x2, x21
   14448:	str	wzr, [x19]
   1444c:	bl	7700 <write@plt>
   14450:	cmp	x0, #0x1
   14454:	b.lt	1446c <scols_init_debug@@SMARTCOLS_2.25+0x10e8>  // b.tstop
   14458:	ldr	w8, [x19]
   1445c:	subs	x21, x21, x0
   14460:	add	x9, x20, x0
   14464:	csel	x20, x20, x9, eq  // eq = none
   14468:	b	14480 <scols_init_debug@@SMARTCOLS_2.25+0x10fc>
   1446c:	ldr	w8, [x19]
   14470:	cmp	w8, #0xb
   14474:	b.eq	14480 <scols_init_debug@@SMARTCOLS_2.25+0x10fc>  // b.none
   14478:	cmp	w8, #0x4
   1447c:	b.ne	144a0 <scols_init_debug@@SMARTCOLS_2.25+0x111c>  // b.any
   14480:	cmp	w8, #0xb
   14484:	b.ne	1449c <scols_init_debug@@SMARTCOLS_2.25+0x1118>  // b.any
   14488:	ldr	q0, [sp]
   1448c:	add	x0, sp, #0x20
   14490:	mov	x1, xzr
   14494:	str	q0, [sp, #32]
   14498:	bl	78b0 <nanosleep@plt>
   1449c:	cbnz	x21, 1443c <scols_init_debug@@SMARTCOLS_2.25+0x10b8>
   144a0:	mov	w0, wzr
   144a4:	bl	7080 <exit@plt>
   144a8:	mov	w1, #0x2f                  	// #47
   144ac:	mov	x20, x0
   144b0:	bl	76c0 <strrchr@plt>
   144b4:	cbz	x0, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>
   144b8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   144bc:	add	x1, x1, #0x1da
   144c0:	mov	w2, #0x4                   	// #4
   144c4:	mov	x21, x0
   144c8:	bl	74d0 <strncmp@plt>
   144cc:	cbnz	w0, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>
   144d0:	bl	77e0 <__ctype_b_loc@plt>
   144d4:	ldr	x8, [x0]
   144d8:	ldrsb	x9, [x21, #4]
   144dc:	ldrh	w8, [x8, x9, lsl #1]
   144e0:	tbz	w8, #11, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>
   144e4:	add	x2, sp, #0x20
   144e8:	mov	w0, wzr
   144ec:	mov	x1, x20
   144f0:	bl	7cd0 <__xstat@plt>
   144f4:	cbnz	w0, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>
   144f8:	ldr	w8, [sp, #48]
   144fc:	and	w8, w8, #0xf000
   14500:	cmp	w8, #0x6, lsl #12
   14504:	b.ne	14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>  // b.any
   14508:	add	x1, x21, #0x1
   1450c:	mov	x0, xzr
   14510:	bl	13dd0 <scols_init_debug@@SMARTCOLS_2.25+0xa4c>
   14514:	cbz	x0, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x11a4>
   14518:	mov	x21, x0
   1451c:	mov	x0, x20
   14520:	bl	7840 <free@plt>
   14524:	mov	x20, x21
   14528:	mov	x0, x20
   1452c:	bl	7030 <strlen@plt>
   14530:	mov	x21, x0
   14534:	mov	w25, #0x1                   	// #1
   14538:	b	143b0 <scols_init_debug@@SMARTCOLS_2.25+0x102c>
   1453c:	cbz	x2, 14564 <scols_init_debug@@SMARTCOLS_2.25+0x11e0>
   14540:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14544:	add	x8, x8, #0x1e0
   14548:	ldrb	w9, [x1], #1
   1454c:	and	w10, w0, #0xff
   14550:	subs	x2, x2, #0x1
   14554:	eor	w9, w10, w9
   14558:	ldr	w9, [x8, w9, uxtw #2]
   1455c:	eor	w0, w9, w0, lsr #8
   14560:	b.ne	14548 <scols_init_debug@@SMARTCOLS_2.25+0x11c4>  // b.any
   14564:	ret
   14568:	cbz	x2, 145a8 <scols_init_debug@@SMARTCOLS_2.25+0x1224>
   1456c:	adrp	x10, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14570:	mov	x8, xzr
   14574:	add	x9, x4, x3
   14578:	add	x10, x10, #0x1e0
   1457c:	ldrb	w11, [x1, x8]
   14580:	cmp	x8, x9
   14584:	ccmp	x8, x3, #0x0, cc  // cc = lo, ul, last
   14588:	and	w12, w0, #0xff
   1458c:	csel	w11, wzr, w11, cs  // cs = hs, nlast
   14590:	eor	w11, w11, w12
   14594:	ldr	w11, [x10, w11, uxtw #2]
   14598:	add	x8, x8, #0x1
   1459c:	cmp	x2, x8
   145a0:	eor	w0, w11, w0, lsr #8
   145a4:	b.ne	1457c <scols_init_debug@@SMARTCOLS_2.25+0x11f8>  // b.any
   145a8:	ret
   145ac:	cbz	x2, 145d4 <scols_init_debug@@SMARTCOLS_2.25+0x1250>
   145b0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   145b4:	add	x8, x8, #0x5e0
   145b8:	ldrb	w9, [x1], #1
   145bc:	and	w10, w0, #0xff
   145c0:	subs	x2, x2, #0x1
   145c4:	eor	w9, w10, w9
   145c8:	ldr	w9, [x8, w9, uxtw #2]
   145cc:	eor	w0, w9, w0, lsr #8
   145d0:	b.ne	145b8 <scols_init_debug@@SMARTCOLS_2.25+0x1234>  // b.any
   145d4:	ret
   145d8:	stp	x29, x30, [sp, #-96]!
   145dc:	stp	x28, x27, [sp, #16]
   145e0:	stp	x26, x25, [sp, #32]
   145e4:	stp	x24, x23, [sp, #48]
   145e8:	stp	x22, x21, [sp, #64]
   145ec:	stp	x20, x19, [sp, #80]
   145f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   145f4:	ldr	x8, [x8, #4048]
   145f8:	mov	x29, sp
   145fc:	ldr	x26, [x8]
   14600:	ldr	x28, [x26]
   14604:	cbz	x28, 14830 <scols_init_debug@@SMARTCOLS_2.25+0x14ac>
   14608:	adrp	x19, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1460c:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14610:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14614:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14618:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1461c:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14620:	adrp	x25, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14624:	add	x19, x19, #0x9e0
   14628:	add	x20, x20, #0x9e5
   1462c:	add	x21, x21, #0x9ea
   14630:	add	x22, x22, #0x9f0
   14634:	add	x23, x23, #0x9f5
   14638:	add	x24, x24, #0x9ff
   1463c:	add	x25, x25, #0xa03
   14640:	mov	x27, x26
   14644:	mov	w2, #0x9                   	// #9
   14648:	mov	x0, x28
   1464c:	mov	x1, x19
   14650:	bl	74d0 <strncmp@plt>
   14654:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14658:	mov	w2, #0x4                   	// #4
   1465c:	mov	x0, x28
   14660:	mov	x1, x20
   14664:	bl	74d0 <strncmp@plt>
   14668:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   1466c:	mov	w2, #0x5                   	// #5
   14670:	mov	x0, x28
   14674:	mov	x1, x21
   14678:	bl	74d0 <strncmp@plt>
   1467c:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14680:	mov	w2, #0x4                   	// #4
   14684:	mov	x0, x28
   14688:	mov	x1, x22
   1468c:	bl	74d0 <strncmp@plt>
   14690:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14694:	mov	w2, #0x9                   	// #9
   14698:	mov	x0, x28
   1469c:	mov	x1, x23
   146a0:	bl	74d0 <strncmp@plt>
   146a4:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   146a8:	mov	w2, #0x3                   	// #3
   146ac:	mov	x0, x28
   146b0:	mov	x1, x24
   146b4:	bl	74d0 <strncmp@plt>
   146b8:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   146bc:	mov	w2, #0x8                   	// #8
   146c0:	mov	x0, x28
   146c4:	mov	x1, x25
   146c8:	bl	74d0 <strncmp@plt>
   146cc:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   146d0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   146d4:	mov	w2, #0x5                   	// #5
   146d8:	mov	x0, x28
   146dc:	add	x1, x1, #0xa0c
   146e0:	bl	74d0 <strncmp@plt>
   146e4:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   146e8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   146ec:	mov	w2, #0x8                   	// #8
   146f0:	mov	x0, x28
   146f4:	add	x1, x1, #0xa12
   146f8:	bl	74d0 <strncmp@plt>
   146fc:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14700:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14704:	mov	w2, #0x5                   	// #5
   14708:	mov	x0, x28
   1470c:	add	x1, x1, #0xa06
   14710:	bl	74d0 <strncmp@plt>
   14714:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14718:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1471c:	mov	w2, #0x6                   	// #6
   14720:	mov	x0, x28
   14724:	add	x1, x1, #0xa1b
   14728:	bl	74d0 <strncmp@plt>
   1472c:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14730:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14734:	mov	w2, #0xb                   	// #11
   14738:	mov	x0, x28
   1473c:	add	x1, x1, #0xa22
   14740:	bl	74d0 <strncmp@plt>
   14744:	cbz	w0, 14754 <scols_init_debug@@SMARTCOLS_2.25+0x13d0>
   14748:	ldr	x28, [x27, #8]!
   1474c:	cbnz	x28, 14644 <scols_init_debug@@SMARTCOLS_2.25+0x12c0>
   14750:	b	14774 <scols_init_debug@@SMARTCOLS_2.25+0x13f0>
   14754:	add	x8, x27, #0x8
   14758:	ldr	x9, [x8]
   1475c:	stur	x9, [x8, #-8]
   14760:	add	x8, x8, #0x8
   14764:	cbnz	x9, 14758 <scols_init_debug@@SMARTCOLS_2.25+0x13d4>
   14768:	sub	x27, x27, #0x8
   1476c:	ldr	x28, [x27, #8]!
   14770:	cbnz	x28, 14644 <scols_init_debug@@SMARTCOLS_2.25+0x12c0>
   14774:	ldr	x22, [x26]
   14778:	cbz	x22, 14830 <scols_init_debug@@SMARTCOLS_2.25+0x14ac>
   1477c:	adrp	x19, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14780:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14784:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14788:	add	x19, x19, #0xa2e
   1478c:	add	x20, x20, #0xa34
   14790:	add	x21, x21, #0xa3e
   14794:	b	147a0 <scols_init_debug@@SMARTCOLS_2.25+0x141c>
   14798:	ldr	x22, [x26, #8]!
   1479c:	cbz	x22, 14830 <scols_init_debug@@SMARTCOLS_2.25+0x14ac>
   147a0:	mov	w2, #0x5                   	// #5
   147a4:	mov	x0, x22
   147a8:	mov	x1, x19
   147ac:	bl	74d0 <strncmp@plt>
   147b0:	cbz	w0, 147f0 <scols_init_debug@@SMARTCOLS_2.25+0x146c>
   147b4:	mov	w2, #0x9                   	// #9
   147b8:	mov	x0, x22
   147bc:	mov	x1, x20
   147c0:	bl	74d0 <strncmp@plt>
   147c4:	cbz	w0, 14804 <scols_init_debug@@SMARTCOLS_2.25+0x1480>
   147c8:	mov	w2, #0x3                   	// #3
   147cc:	mov	x0, x22
   147d0:	mov	x1, x21
   147d4:	bl	74d0 <strncmp@plt>
   147d8:	cbnz	w0, 14798 <scols_init_debug@@SMARTCOLS_2.25+0x1414>
   147dc:	mov	w1, #0x2f                  	// #47
   147e0:	mov	x0, x22
   147e4:	bl	7940 <strchr@plt>
   147e8:	cbnz	x0, 14814 <scols_init_debug@@SMARTCOLS_2.25+0x1490>
   147ec:	b	14798 <scols_init_debug@@SMARTCOLS_2.25+0x1414>
   147f0:	mov	w1, #0x2f                  	// #47
   147f4:	mov	x0, x22
   147f8:	bl	7940 <strchr@plt>
   147fc:	cbnz	x0, 14814 <scols_init_debug@@SMARTCOLS_2.25+0x1490>
   14800:	b	147b4 <scols_init_debug@@SMARTCOLS_2.25+0x1430>
   14804:	mov	w1, #0x2f                  	// #47
   14808:	mov	x0, x22
   1480c:	bl	7940 <strchr@plt>
   14810:	cbz	x0, 147c8 <scols_init_debug@@SMARTCOLS_2.25+0x1444>
   14814:	add	x8, x26, #0x8
   14818:	ldr	x9, [x8]
   1481c:	stur	x9, [x8, #-8]
   14820:	add	x8, x8, #0x8
   14824:	cbnz	x9, 14818 <scols_init_debug@@SMARTCOLS_2.25+0x1494>
   14828:	sub	x26, x26, #0x8
   1482c:	b	14798 <scols_init_debug@@SMARTCOLS_2.25+0x1414>
   14830:	ldp	x20, x19, [sp, #80]
   14834:	ldp	x22, x21, [sp, #64]
   14838:	ldp	x24, x23, [sp, #48]
   1483c:	ldp	x26, x25, [sp, #32]
   14840:	ldp	x28, x27, [sp, #16]
   14844:	ldp	x29, x30, [sp], #96
   14848:	ret
   1484c:	stp	x29, x30, [sp, #-32]!
   14850:	stp	x20, x19, [sp, #16]
   14854:	mov	x29, sp
   14858:	mov	x19, x0
   1485c:	bl	7200 <getuid@plt>
   14860:	cbnz	w0, 148ac <scols_init_debug@@SMARTCOLS_2.25+0x1528>
   14864:	bl	7160 <geteuid@plt>
   14868:	cbnz	w0, 148ac <scols_init_debug@@SMARTCOLS_2.25+0x1528>
   1486c:	bl	7870 <getgid@plt>
   14870:	mov	w20, w0
   14874:	bl	7120 <getegid@plt>
   14878:	cmp	w20, w0
   1487c:	b.ne	148ac <scols_init_debug@@SMARTCOLS_2.25+0x1528>  // b.any
   14880:	mov	w0, #0x3                   	// #3
   14884:	mov	w1, wzr
   14888:	mov	w2, wzr
   1488c:	mov	w3, wzr
   14890:	mov	w4, wzr
   14894:	bl	7ce0 <prctl@plt>
   14898:	cbz	w0, 148ac <scols_init_debug@@SMARTCOLS_2.25+0x1528>
   1489c:	mov	x0, x19
   148a0:	ldp	x20, x19, [sp, #16]
   148a4:	ldp	x29, x30, [sp], #32
   148a8:	b	7170 <secure_getenv@plt>
   148ac:	ldp	x20, x19, [sp, #16]
   148b0:	mov	x0, xzr
   148b4:	ldp	x29, x30, [sp], #32
   148b8:	ret
   148bc:	cbz	x0, 148dc <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   148c0:	ldr	x0, [x0]
   148c4:	cbz	x0, 148dc <scols_init_debug@@SMARTCOLS_2.25+0x1558>
   148c8:	ldr	x8, [x0]
   148cc:	cmp	x8, x1
   148d0:	b.eq	148dc <scols_init_debug@@SMARTCOLS_2.25+0x1558>  // b.none
   148d4:	ldr	x0, [x0, #16]
   148d8:	cbnz	x0, 148c8 <scols_init_debug@@SMARTCOLS_2.25+0x1544>
   148dc:	ret
   148e0:	mov	w0, #0x1                   	// #1
   148e4:	mov	w1, #0x10                  	// #16
   148e8:	b	75a0 <calloc@plt>
   148ec:	stp	x29, x30, [sp, #-48]!
   148f0:	stp	x20, x19, [sp, #32]
   148f4:	ldr	x20, [x0]
   148f8:	mov	x19, x0
   148fc:	str	x21, [sp, #16]
   14900:	mov	x29, sp
   14904:	cbz	x20, 14920 <scols_init_debug@@SMARTCOLS_2.25+0x159c>
   14908:	ldp	x0, x21, [x20, #8]
   1490c:	bl	7840 <free@plt>
   14910:	mov	x0, x20
   14914:	bl	7840 <free@plt>
   14918:	mov	x20, x21
   1491c:	cbnz	x21, 14908 <scols_init_debug@@SMARTCOLS_2.25+0x1584>
   14920:	mov	x0, x19
   14924:	ldp	x20, x19, [sp, #32]
   14928:	ldr	x21, [sp, #16]
   1492c:	ldp	x29, x30, [sp], #48
   14930:	b	7840 <free@plt>
   14934:	stp	x29, x30, [sp, #-32]!
   14938:	stp	x20, x19, [sp, #16]
   1493c:	mov	x19, x1
   14940:	mov	x20, x0
   14944:	mov	x29, sp
   14948:	cbz	x0, 14968 <scols_init_debug@@SMARTCOLS_2.25+0x15e4>
   1494c:	ldr	x8, [x20]
   14950:	cbz	x8, 14968 <scols_init_debug@@SMARTCOLS_2.25+0x15e4>
   14954:	ldr	x9, [x8]
   14958:	cmp	x9, x19
   1495c:	b.eq	14994 <scols_init_debug@@SMARTCOLS_2.25+0x1610>  // b.none
   14960:	ldr	x8, [x8, #16]
   14964:	cbnz	x8, 14954 <scols_init_debug@@SMARTCOLS_2.25+0x15d0>
   14968:	mov	w0, w19
   1496c:	bl	77c0 <getpwuid@plt>
   14970:	cbz	x0, 1497c <scols_init_debug@@SMARTCOLS_2.25+0x15f8>
   14974:	ldr	x1, [x0]
   14978:	b	14980 <scols_init_debug@@SMARTCOLS_2.25+0x15fc>
   1497c:	mov	x1, xzr
   14980:	mov	x0, x20
   14984:	mov	x2, x19
   14988:	ldp	x20, x19, [sp, #16]
   1498c:	ldp	x29, x30, [sp], #32
   14990:	b	149a0 <scols_init_debug@@SMARTCOLS_2.25+0x161c>
   14994:	ldp	x20, x19, [sp, #16]
   14998:	ldp	x29, x30, [sp], #32
   1499c:	ret
   149a0:	stp	x29, x30, [sp, #-64]!
   149a4:	stp	x28, x23, [sp, #16]
   149a8:	stp	x22, x21, [sp, #32]
   149ac:	stp	x20, x19, [sp, #48]
   149b0:	mov	x29, sp
   149b4:	sub	sp, sp, #0x410
   149b8:	mov	x23, x1
   149bc:	mov	x19, x0
   149c0:	mov	w0, #0x1                   	// #1
   149c4:	mov	w1, #0x18                  	// #24
   149c8:	mov	x22, x2
   149cc:	bl	75a0 <calloc@plt>
   149d0:	cbz	x0, 14ab4 <scols_init_debug@@SMARTCOLS_2.25+0x1730>
   149d4:	mov	x20, x0
   149d8:	str	x22, [x0]
   149dc:	cbz	x23, 14a14 <scols_init_debug@@SMARTCOLS_2.25+0x1690>
   149e0:	add	x0, sp, #0xc
   149e4:	mov	w2, #0x100                 	// #256
   149e8:	mov	x1, x23
   149ec:	bl	7070 <mbstowcs@plt>
   149f0:	cbz	x0, 14a70 <scols_init_debug@@SMARTCOLS_2.25+0x16ec>
   149f4:	add	x0, sp, #0xc
   149f8:	mov	w1, #0x100                 	// #256
   149fc:	str	wzr, [sp, #1036]
   14a00:	bl	7480 <wcswidth@plt>
   14a04:	mov	w21, w0
   14a08:	cmp	w21, #0x1
   14a0c:	b.ge	14a84 <scols_init_debug@@SMARTCOLS_2.25+0x1700>  // b.tcont
   14a10:	b	14a18 <scols_init_debug@@SMARTCOLS_2.25+0x1694>
   14a14:	mov	w21, wzr
   14a18:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14a1c:	add	x0, x20, #0x8
   14a20:	add	x1, x1, #0xa42
   14a24:	mov	x2, x22
   14a28:	bl	7290 <asprintf@plt>
   14a2c:	tbnz	w0, #31, 14a94 <scols_init_debug@@SMARTCOLS_2.25+0x1710>
   14a30:	ldr	x9, [x19]
   14a34:	cbz	x9, 14a4c <scols_init_debug@@SMARTCOLS_2.25+0x16c8>
   14a38:	mov	x8, x9
   14a3c:	ldr	x9, [x9, #16]
   14a40:	cbnz	x9, 14a34 <scols_init_debug@@SMARTCOLS_2.25+0x16b0>
   14a44:	add	x8, x8, #0x10
   14a48:	b	14a50 <scols_init_debug@@SMARTCOLS_2.25+0x16cc>
   14a4c:	mov	x8, x19
   14a50:	cmp	w21, #0x0
   14a54:	str	x20, [x8]
   14a58:	b.gt	14aa4 <scols_init_debug@@SMARTCOLS_2.25+0x1720>
   14a5c:	ldr	x0, [x20, #8]
   14a60:	cbz	x0, 14aa0 <scols_init_debug@@SMARTCOLS_2.25+0x171c>
   14a64:	bl	7030 <strlen@plt>
   14a68:	mov	x21, x0
   14a6c:	b	14aa4 <scols_init_debug@@SMARTCOLS_2.25+0x1720>
   14a70:	mov	x0, x23
   14a74:	bl	7030 <strlen@plt>
   14a78:	mov	x21, x0
   14a7c:	cmp	w21, #0x1
   14a80:	b.lt	14a18 <scols_init_debug@@SMARTCOLS_2.25+0x1694>  // b.tstop
   14a84:	mov	x0, x23
   14a88:	bl	7650 <strdup@plt>
   14a8c:	str	x0, [x20, #8]
   14a90:	cbnz	x0, 14a30 <scols_init_debug@@SMARTCOLS_2.25+0x16ac>
   14a94:	mov	x0, x20
   14a98:	bl	7840 <free@plt>
   14a9c:	b	14ab4 <scols_init_debug@@SMARTCOLS_2.25+0x1730>
   14aa0:	mov	w21, wzr
   14aa4:	ldr	w8, [x19, #8]
   14aa8:	cmp	w8, w21
   14aac:	csel	w8, w21, w8, lt  // lt = tstop
   14ab0:	str	w8, [x19, #8]
   14ab4:	add	sp, sp, #0x410
   14ab8:	ldp	x20, x19, [sp, #48]
   14abc:	ldp	x22, x21, [sp, #32]
   14ac0:	ldp	x28, x23, [sp, #16]
   14ac4:	ldp	x29, x30, [sp], #64
   14ac8:	ret
   14acc:	stp	x29, x30, [sp, #-32]!
   14ad0:	stp	x20, x19, [sp, #16]
   14ad4:	mov	x19, x1
   14ad8:	mov	x20, x0
   14adc:	mov	x29, sp
   14ae0:	cbz	x0, 14b00 <scols_init_debug@@SMARTCOLS_2.25+0x177c>
   14ae4:	ldr	x8, [x20]
   14ae8:	cbz	x8, 14b00 <scols_init_debug@@SMARTCOLS_2.25+0x177c>
   14aec:	ldr	x9, [x8]
   14af0:	cmp	x9, x19
   14af4:	b.eq	14b2c <scols_init_debug@@SMARTCOLS_2.25+0x17a8>  // b.none
   14af8:	ldr	x8, [x8, #16]
   14afc:	cbnz	x8, 14aec <scols_init_debug@@SMARTCOLS_2.25+0x1768>
   14b00:	mov	w0, w19
   14b04:	bl	7d00 <getgrgid@plt>
   14b08:	cbz	x0, 14b14 <scols_init_debug@@SMARTCOLS_2.25+0x1790>
   14b0c:	ldr	x1, [x0]
   14b10:	b	14b18 <scols_init_debug@@SMARTCOLS_2.25+0x1794>
   14b14:	mov	x1, xzr
   14b18:	mov	x0, x20
   14b1c:	mov	x2, x19
   14b20:	ldp	x20, x19, [sp, #16]
   14b24:	ldp	x29, x30, [sp], #32
   14b28:	b	149a0 <scols_init_debug@@SMARTCOLS_2.25+0x161c>
   14b2c:	ldp	x20, x19, [sp, #16]
   14b30:	ldp	x29, x30, [sp], #32
   14b34:	ret
   14b38:	mov	w1, #0xc2                  	// #194
   14b3c:	movk	w1, #0x8, lsl #16
   14b40:	b	7730 <mkostemp@plt>
   14b44:	stp	x29, x30, [sp, #-48]!
   14b48:	stp	x20, x19, [sp, #32]
   14b4c:	mov	x20, x2
   14b50:	mov	x19, x0
   14b54:	str	x21, [sp, #16]
   14b58:	mov	x29, sp
   14b5c:	cbnz	x1, 14b70 <scols_init_debug@@SMARTCOLS_2.25+0x17ec>
   14b60:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14b64:	add	x0, x0, #0xa46
   14b68:	bl	7cb0 <getenv@plt>
   14b6c:	mov	x1, x0
   14b70:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14b74:	add	x8, x8, #0xa4d
   14b78:	cmp	x1, #0x0
   14b7c:	csel	x2, x8, x1, eq  // eq = none
   14b80:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14b84:	add	x1, x1, #0xa53
   14b88:	add	x0, x29, #0x18
   14b8c:	mov	x3, x20
   14b90:	bl	7290 <asprintf@plt>
   14b94:	tbnz	w0, #31, 14bd4 <scols_init_debug@@SMARTCOLS_2.25+0x1850>
   14b98:	mov	w0, #0x3f                  	// #63
   14b9c:	bl	7c30 <umask@plt>
   14ba0:	ldr	x8, [x29, #24]
   14ba4:	mov	w1, #0xc2                  	// #194
   14ba8:	mov	w21, w0
   14bac:	movk	w1, #0x8, lsl #16
   14bb0:	mov	x0, x8
   14bb4:	bl	7730 <mkostemp@plt>
   14bb8:	mov	w20, w0
   14bbc:	mov	w0, w21
   14bc0:	bl	7c30 <umask@plt>
   14bc4:	cmn	w20, #0x1
   14bc8:	b.eq	14bdc <scols_init_debug@@SMARTCOLS_2.25+0x1858>  // b.none
   14bcc:	ldr	x8, [x29, #24]
   14bd0:	b	14bec <scols_init_debug@@SMARTCOLS_2.25+0x1868>
   14bd4:	mov	w20, #0xffffffff            	// #-1
   14bd8:	b	14bf0 <scols_init_debug@@SMARTCOLS_2.25+0x186c>
   14bdc:	ldr	x0, [x29, #24]
   14be0:	bl	7840 <free@plt>
   14be4:	mov	x8, xzr
   14be8:	str	xzr, [x29, #24]
   14bec:	str	x8, [x19]
   14bf0:	mov	w0, w20
   14bf4:	ldp	x20, x19, [sp, #32]
   14bf8:	ldr	x21, [sp, #16]
   14bfc:	ldp	x29, x30, [sp], #48
   14c00:	ret
   14c04:	stp	x29, x30, [sp, #-48]!
   14c08:	mov	w2, w1
   14c0c:	mov	w1, #0x406                 	// #1030
   14c10:	str	x21, [sp, #16]
   14c14:	stp	x20, x19, [sp, #32]
   14c18:	mov	x29, sp
   14c1c:	mov	w20, w0
   14c20:	bl	79a0 <fcntl@plt>
   14c24:	mov	w19, w0
   14c28:	tbnz	w0, #31, 14c40 <scols_init_debug@@SMARTCOLS_2.25+0x18bc>
   14c2c:	mov	w0, w19
   14c30:	ldp	x20, x19, [sp, #32]
   14c34:	ldr	x21, [sp, #16]
   14c38:	ldp	x29, x30, [sp], #48
   14c3c:	ret
   14c40:	mov	w0, w20
   14c44:	bl	70c0 <dup@plt>
   14c48:	mov	w19, w0
   14c4c:	tbnz	w0, #31, 14c2c <scols_init_debug@@SMARTCOLS_2.25+0x18a8>
   14c50:	mov	w1, #0x1                   	// #1
   14c54:	mov	w0, w19
   14c58:	bl	79a0 <fcntl@plt>
   14c5c:	tbnz	w0, #31, 14c74 <scols_init_debug@@SMARTCOLS_2.25+0x18f0>
   14c60:	orr	w2, w0, #0x1
   14c64:	mov	w1, #0x2                   	// #2
   14c68:	mov	w0, w19
   14c6c:	bl	79a0 <fcntl@plt>
   14c70:	tbz	w0, #31, 14c2c <scols_init_debug@@SMARTCOLS_2.25+0x18a8>
   14c74:	bl	7c90 <__errno_location@plt>
   14c78:	ldr	w21, [x0]
   14c7c:	mov	x20, x0
   14c80:	mov	w0, w19
   14c84:	bl	7690 <close@plt>
   14c88:	mov	w19, #0xffffffff            	// #-1
   14c8c:	str	w21, [x20]
   14c90:	b	14c2c <scols_init_debug@@SMARTCOLS_2.25+0x18a8>
   14c94:	b	7d70 <getdtablesize@plt>
   14c98:	stp	x29, x30, [sp, #-80]!
   14c9c:	stp	x20, x19, [sp, #64]
   14ca0:	mov	x20, x0
   14ca4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14ca8:	add	x0, x0, #0xa60
   14cac:	str	x25, [sp, #16]
   14cb0:	stp	x24, x23, [sp, #32]
   14cb4:	stp	x22, x21, [sp, #48]
   14cb8:	mov	x29, sp
   14cbc:	mov	x19, x1
   14cc0:	bl	7220 <opendir@plt>
   14cc4:	cbz	x0, 14ce8 <scols_init_debug@@SMARTCOLS_2.25+0x1964>
   14cc8:	mov	x21, x0
   14ccc:	bl	7610 <readdir@plt>
   14cd0:	cbz	x0, 14e04 <scols_init_debug@@SMARTCOLS_2.25+0x1a80>
   14cd4:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14cd8:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14cdc:	add	x22, x22, #0xa6f
   14ce0:	add	x23, x23, #0xa6e
   14ce4:	b	14d68 <scols_init_debug@@SMARTCOLS_2.25+0x19e4>
   14ce8:	bl	7d70 <getdtablesize@plt>
   14cec:	cmp	w0, #0x1
   14cf0:	b.lt	14d3c <scols_init_debug@@SMARTCOLS_2.25+0x19b8>  // b.tstop
   14cf4:	mov	w21, w0
   14cf8:	mov	w22, wzr
   14cfc:	b	14d14 <scols_init_debug@@SMARTCOLS_2.25+0x1990>
   14d00:	mov	w0, w22
   14d04:	bl	7690 <close@plt>
   14d08:	add	w22, w22, #0x1
   14d0c:	cmp	w22, w21
   14d10:	b.eq	14d3c <scols_init_debug@@SMARTCOLS_2.25+0x19b8>  // b.none
   14d14:	mov	x8, x20
   14d18:	mov	x9, x19
   14d1c:	cbz	x19, 14d00 <scols_init_debug@@SMARTCOLS_2.25+0x197c>
   14d20:	ldr	w10, [x8]
   14d24:	cmp	w10, w22
   14d28:	b.eq	14d08 <scols_init_debug@@SMARTCOLS_2.25+0x1984>  // b.none
   14d2c:	subs	x9, x9, #0x1
   14d30:	add	x8, x8, #0x4
   14d34:	b.ne	14d20 <scols_init_debug@@SMARTCOLS_2.25+0x199c>  // b.any
   14d38:	b	14d00 <scols_init_debug@@SMARTCOLS_2.25+0x197c>
   14d3c:	ldp	x20, x19, [sp, #64]
   14d40:	ldp	x22, x21, [sp, #48]
   14d44:	ldp	x24, x23, [sp, #32]
   14d48:	ldr	x25, [sp, #16]
   14d4c:	ldp	x29, x30, [sp], #80
   14d50:	ret
   14d54:	mov	w0, w24
   14d58:	bl	7690 <close@plt>
   14d5c:	mov	x0, x21
   14d60:	bl	7610 <readdir@plt>
   14d64:	cbz	x0, 14e04 <scols_init_debug@@SMARTCOLS_2.25+0x1a80>
   14d68:	add	x25, x0, #0x13
   14d6c:	mov	x0, x25
   14d70:	mov	x1, x22
   14d74:	bl	77b0 <strcmp@plt>
   14d78:	cbz	w0, 14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   14d7c:	mov	x0, x25
   14d80:	mov	x1, x23
   14d84:	bl	77b0 <strcmp@plt>
   14d88:	cbz	w0, 14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   14d8c:	bl	7c90 <__errno_location@plt>
   14d90:	mov	x24, x0
   14d94:	str	wzr, [x0]
   14d98:	add	x1, x29, #0x18
   14d9c:	mov	w2, #0xa                   	// #10
   14da0:	mov	x0, x25
   14da4:	bl	7800 <strtol@plt>
   14da8:	ldr	w8, [x24]
   14dac:	cbnz	w8, 14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   14db0:	ldr	x8, [x29, #24]
   14db4:	cmp	x8, x25
   14db8:	b.eq	14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>  // b.none
   14dbc:	cbz	x8, 14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   14dc0:	ldrb	w8, [x8]
   14dc4:	cbnz	w8, 14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>
   14dc8:	mov	x24, x0
   14dcc:	mov	x0, x21
   14dd0:	bl	79e0 <dirfd@plt>
   14dd4:	cmp	w0, w24
   14dd8:	b.eq	14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>  // b.none
   14ddc:	mov	x8, x20
   14de0:	mov	x9, x19
   14de4:	cbz	x19, 14d54 <scols_init_debug@@SMARTCOLS_2.25+0x19d0>
   14de8:	ldr	w10, [x8]
   14dec:	cmp	w10, w24
   14df0:	b.eq	14d5c <scols_init_debug@@SMARTCOLS_2.25+0x19d8>  // b.none
   14df4:	subs	x9, x9, #0x1
   14df8:	add	x8, x8, #0x4
   14dfc:	b.ne	14de8 <scols_init_debug@@SMARTCOLS_2.25+0x1a64>  // b.any
   14e00:	b	14d54 <scols_init_debug@@SMARTCOLS_2.25+0x19d0>
   14e04:	mov	x0, x21
   14e08:	ldp	x20, x19, [sp, #64]
   14e0c:	ldp	x22, x21, [sp, #48]
   14e10:	ldp	x24, x23, [sp, #32]
   14e14:	ldr	x25, [sp, #16]
   14e18:	ldp	x29, x30, [sp], #80
   14e1c:	b	7660 <closedir@plt>
   14e20:	stp	x29, x30, [sp, #-64]!
   14e24:	str	x23, [sp, #16]
   14e28:	stp	x22, x21, [sp, #32]
   14e2c:	stp	x20, x19, [sp, #48]
   14e30:	mov	x29, sp
   14e34:	cbz	x0, 14edc <scols_init_debug@@SMARTCOLS_2.25+0x1b58>
   14e38:	ldrb	w8, [x0]
   14e3c:	cbz	w8, 14edc <scols_init_debug@@SMARTCOLS_2.25+0x1b58>
   14e40:	mov	w20, w1
   14e44:	bl	7650 <strdup@plt>
   14e48:	cbz	x0, 14ef4 <scols_init_debug@@SMARTCOLS_2.25+0x1b70>
   14e4c:	mov	x8, x0
   14e50:	ldrb	w9, [x8], #1
   14e54:	mov	x19, x0
   14e58:	cmp	w9, #0x2f
   14e5c:	csel	x9, x0, x8, ne  // ne = any
   14e60:	ldrb	w9, [x9]
   14e64:	csel	x22, x8, x0, eq  // eq = none
   14e68:	cbz	w9, 14ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   14e6c:	mov	w23, #0x2f                  	// #47
   14e70:	b	14e88 <scols_init_debug@@SMARTCOLS_2.25+0x1b04>
   14e74:	cbz	x21, 14ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   14e78:	strb	w23, [x21]
   14e7c:	ldrb	w8, [x21, #1]!
   14e80:	mov	x22, x21
   14e84:	cbz	w8, 14ee4 <scols_init_debug@@SMARTCOLS_2.25+0x1b60>
   14e88:	mov	w1, #0x2f                  	// #47
   14e8c:	mov	x0, x22
   14e90:	bl	7940 <strchr@plt>
   14e94:	mov	x21, x0
   14e98:	cbz	x0, 14ea8 <scols_init_debug@@SMARTCOLS_2.25+0x1b24>
   14e9c:	strb	wzr, [x21]
   14ea0:	ldrb	w8, [x22]
   14ea4:	cbz	w8, 14e78 <scols_init_debug@@SMARTCOLS_2.25+0x1af4>
   14ea8:	mov	x0, x19
   14eac:	mov	w1, w20
   14eb0:	bl	7d90 <mkdir@plt>
   14eb4:	cbz	w0, 14e74 <scols_init_debug@@SMARTCOLS_2.25+0x1af0>
   14eb8:	mov	w22, w0
   14ebc:	bl	7c90 <__errno_location@plt>
   14ec0:	ldr	w8, [x0]
   14ec4:	cmp	w8, #0x11
   14ec8:	b.ne	14ed0 <scols_init_debug@@SMARTCOLS_2.25+0x1b4c>  // b.any
   14ecc:	cbnz	x21, 14e78 <scols_init_debug@@SMARTCOLS_2.25+0x1af4>
   14ed0:	cmp	w8, #0x11
   14ed4:	csel	w20, w22, wzr, ne  // ne = any
   14ed8:	b	14ee8 <scols_init_debug@@SMARTCOLS_2.25+0x1b64>
   14edc:	mov	w20, #0xffffffea            	// #-22
   14ee0:	b	14ef8 <scols_init_debug@@SMARTCOLS_2.25+0x1b74>
   14ee4:	mov	w20, wzr
   14ee8:	mov	x0, x19
   14eec:	bl	7840 <free@plt>
   14ef0:	b	14ef8 <scols_init_debug@@SMARTCOLS_2.25+0x1b74>
   14ef4:	mov	w20, #0xfffffff4            	// #-12
   14ef8:	mov	w0, w20
   14efc:	ldp	x20, x19, [sp, #48]
   14f00:	ldp	x22, x21, [sp, #32]
   14f04:	ldr	x23, [sp, #16]
   14f08:	ldp	x29, x30, [sp], #64
   14f0c:	ret
   14f10:	stp	x29, x30, [sp, #-16]!
   14f14:	mov	x29, sp
   14f18:	cbz	x0, 14f2c <scols_init_debug@@SMARTCOLS_2.25+0x1ba8>
   14f1c:	mov	w1, #0x2f                  	// #47
   14f20:	bl	76c0 <strrchr@plt>
   14f24:	cbz	x0, 14f2c <scols_init_debug@@SMARTCOLS_2.25+0x1ba8>
   14f28:	strb	wzr, [x0], #1
   14f2c:	ldp	x29, x30, [sp], #16
   14f30:	ret
   14f34:	stp	x29, x30, [sp, #-80]!
   14f38:	str	x28, [sp, #16]
   14f3c:	stp	x24, x23, [sp, #32]
   14f40:	stp	x22, x21, [sp, #48]
   14f44:	stp	x20, x19, [sp, #64]
   14f48:	mov	x29, sp
   14f4c:	sub	sp, sp, #0x480
   14f50:	mov	x20, x0
   14f54:	mov	x21, x2
   14f58:	mov	x19, x1
   14f5c:	mov	x2, sp
   14f60:	mov	w0, wzr
   14f64:	mov	x1, x20
   14f68:	mov	w22, w3
   14f6c:	bl	7cd0 <__xstat@plt>
   14f70:	cbnz	w0, 14f8c <scols_init_debug@@SMARTCOLS_2.25+0x1c08>
   14f74:	ldr	w8, [sp, #16]
   14f78:	and	w8, w8, #0xf000
   14f7c:	cmp	w8, #0x6, lsl #12
   14f80:	b.ne	14f8c <scols_init_debug@@SMARTCOLS_2.25+0x1c08>  // b.any
   14f84:	ldr	x24, [sp, #32]
   14f88:	b	14f90 <scols_init_debug@@SMARTCOLS_2.25+0x1c0c>
   14f8c:	mov	x24, xzr
   14f90:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   14f94:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   14f98:	add	x0, x0, #0xa78
   14f9c:	add	x1, x1, #0x1ac
   14fa0:	bl	73c0 <fopen@plt>
   14fa4:	cbz	x0, 150b8 <scols_init_debug@@SMARTCOLS_2.25+0x1d34>
   14fa8:	mov	x23, x0
   14fac:	add	x0, sp, #0x80
   14fb0:	mov	w1, #0x400                 	// #1024
   14fb4:	mov	x2, x23
   14fb8:	bl	71d0 <fgets_unlocked@plt>
   14fbc:	cbz	x0, 150b0 <scols_init_debug@@SMARTCOLS_2.25+0x1d2c>
   14fc0:	ldrb	w8, [sp, #128]
   14fc4:	cbz	w8, 14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1c70>
   14fc8:	ldr	x8, [sp, #128]
   14fcc:	ldrb	w9, [sp, #136]
   14fd0:	mov	x10, #0x6946                	// #26950
   14fd4:	movk	x10, #0x656c, lsl #16
   14fd8:	movk	x10, #0x616e, lsl #32
   14fdc:	movk	x10, #0x656d, lsl #48
   14fe0:	mov	w11, #0x9                   	// #9
   14fe4:	eor	x8, x8, x10
   14fe8:	eor	x9, x9, x11
   14fec:	orr	x8, x8, x9
   14ff0:	cbnz	x8, 15008 <scols_init_debug@@SMARTCOLS_2.25+0x1c84>
   14ff4:	add	x0, sp, #0x80
   14ff8:	mov	w1, #0x400                 	// #1024
   14ffc:	mov	x2, x23
   15000:	bl	71d0 <fgets_unlocked@plt>
   15004:	cbz	x0, 150b0 <scols_init_debug@@SMARTCOLS_2.25+0x1d2c>
   15008:	add	x0, sp, #0x80
   1500c:	mov	w1, #0x20                  	// #32
   15010:	bl	7940 <strchr@plt>
   15014:	cbz	x0, 1501c <scols_init_debug@@SMARTCOLS_2.25+0x1c98>
   15018:	strb	wzr, [x0]
   1501c:	add	x0, sp, #0x80
   15020:	mov	w1, #0x9                   	// #9
   15024:	bl	7940 <strchr@plt>
   15028:	cbz	x0, 15030 <scols_init_debug@@SMARTCOLS_2.25+0x1cac>
   1502c:	strb	wzr, [x0]
   15030:	add	x0, sp, #0x80
   15034:	mov	x1, x20
   15038:	bl	77b0 <strcmp@plt>
   1503c:	cbz	w0, 15074 <scols_init_debug@@SMARTCOLS_2.25+0x1cf0>
   15040:	cbz	x24, 14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1c70>
   15044:	add	x1, sp, #0x80
   15048:	mov	x2, sp
   1504c:	mov	w0, wzr
   15050:	bl	7cd0 <__xstat@plt>
   15054:	cbnz	w0, 14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1c70>
   15058:	ldr	w8, [sp, #16]
   1505c:	and	w8, w8, #0xf000
   15060:	cmp	w8, #0x6, lsl #12
   15064:	b.ne	14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1c70>  // b.any
   15068:	ldr	x8, [sp, #32]
   1506c:	cmp	x24, x8
   15070:	b.ne	14ff4 <scols_init_debug@@SMARTCOLS_2.25+0x1c70>  // b.any
   15074:	mov	x0, x23
   15078:	bl	7370 <fclose@plt>
   1507c:	mov	w8, #0x9                   	// #9
   15080:	str	w8, [x19]
   15084:	cbz	x21, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   15088:	cbz	w22, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   1508c:	sxtw	x8, w22
   15090:	sub	x22, x8, #0x1
   15094:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   15098:	add	x1, x1, #0xa71
   1509c:	mov	x0, x21
   150a0:	mov	x2, x22
   150a4:	bl	7bd0 <strncpy@plt>
   150a8:	strb	wzr, [x21, x22]
   150ac:	b	1512c <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   150b0:	mov	x0, x23
   150b4:	bl	7370 <fclose@plt>
   150b8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   150bc:	add	x0, x0, #0xa8e
   150c0:	mov	x1, x20
   150c4:	mov	x2, x19
   150c8:	mov	x3, x21
   150cc:	mov	w4, w22
   150d0:	bl	151e8 <scols_init_debug@@SMARTCOLS_2.25+0x1e64>
   150d4:	mov	w23, w0
   150d8:	cbz	w0, 15118 <scols_init_debug@@SMARTCOLS_2.25+0x1d94>
   150dc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   150e0:	add	x0, x0, #0xa8e
   150e4:	mov	w1, #0x4                   	// #4
   150e8:	bl	7750 <access@plt>
   150ec:	cbz	w0, 15124 <scols_init_debug@@SMARTCOLS_2.25+0x1da0>
   150f0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   150f4:	add	x0, x0, #0xa9b
   150f8:	mov	x1, x20
   150fc:	mov	x2, x19
   15100:	mov	x3, x21
   15104:	mov	w4, w22
   15108:	bl	151e8 <scols_init_debug@@SMARTCOLS_2.25+0x1e64>
   1510c:	mov	w23, w0
   15110:	cbnz	w23, 1518c <scols_init_debug@@SMARTCOLS_2.25+0x1e08>
   15114:	b	1512c <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   15118:	ldr	w8, [x19]
   1511c:	cbnz	w8, 1512c <scols_init_debug@@SMARTCOLS_2.25+0x1da8>
   15120:	b	150dc <scols_init_debug@@SMARTCOLS_2.25+0x1d58>
   15124:	str	wzr, [x19]
   15128:	cbnz	w23, 1518c <scols_init_debug@@SMARTCOLS_2.25+0x1e08>
   1512c:	add	x2, sp, #0x80
   15130:	mov	w0, wzr
   15134:	mov	x1, x20
   15138:	bl	7cd0 <__xstat@plt>
   1513c:	cbnz	w0, 15188 <scols_init_debug@@SMARTCOLS_2.25+0x1e04>
   15140:	ldr	w8, [sp, #144]
   15144:	and	w8, w8, #0xf000
   15148:	cmp	w8, #0x6, lsl #12
   1514c:	b.ne	15188 <scols_init_debug@@SMARTCOLS_2.25+0x1e04>  // b.any
   15150:	mov	w1, #0x80                  	// #128
   15154:	movk	w1, #0x8, lsl #16
   15158:	mov	x0, x20
   1515c:	bl	7460 <open@plt>
   15160:	tbnz	w0, #31, 1516c <scols_init_debug@@SMARTCOLS_2.25+0x1de8>
   15164:	bl	7690 <close@plt>
   15168:	b	15188 <scols_init_debug@@SMARTCOLS_2.25+0x1e04>
   1516c:	bl	7c90 <__errno_location@plt>
   15170:	ldr	w8, [x0]
   15174:	cmp	w8, #0x10
   15178:	b.ne	15188 <scols_init_debug@@SMARTCOLS_2.25+0x1e04>  // b.any
   1517c:	ldr	w8, [x19]
   15180:	orr	w8, w8, #0x10
   15184:	str	w8, [x19]
   15188:	mov	w23, wzr
   1518c:	mov	w0, w23
   15190:	add	sp, sp, #0x480
   15194:	ldp	x20, x19, [sp, #64]
   15198:	ldp	x22, x21, [sp, #48]
   1519c:	ldp	x24, x23, [sp, #32]
   151a0:	ldr	x28, [sp, #16]
   151a4:	ldp	x29, x30, [sp], #80
   151a8:	ret
   151ac:	sub	sp, sp, #0x20
   151b0:	stp	x29, x30, [sp, #16]
   151b4:	add	x29, sp, #0x10
   151b8:	sub	x1, x29, #0x4
   151bc:	mov	x2, xzr
   151c0:	mov	w3, wzr
   151c4:	stur	wzr, [x29, #-4]
   151c8:	bl	14f34 <scols_init_debug@@SMARTCOLS_2.25+0x1bb0>
   151cc:	ldur	w8, [x29, #-4]
   151d0:	ldp	x29, x30, [sp, #16]
   151d4:	cmp	w0, #0x0
   151d8:	and	w8, w8, #0x1
   151dc:	csel	w0, w8, wzr, eq  // eq = none
   151e0:	add	sp, sp, #0x20
   151e4:	ret
   151e8:	sub	sp, sp, #0xe0
   151ec:	stp	x24, x23, [sp, #176]
   151f0:	mov	x23, x1
   151f4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   151f8:	add	x1, x1, #0x4af
   151fc:	stp	x29, x30, [sp, #128]
   15200:	stp	x28, x27, [sp, #144]
   15204:	stp	x26, x25, [sp, #160]
   15208:	stp	x22, x21, [sp, #192]
   1520c:	stp	x20, x19, [sp, #208]
   15210:	add	x29, sp, #0x80
   15214:	mov	w22, w4
   15218:	mov	x21, x3
   1521c:	mov	x20, x2
   15220:	str	wzr, [x2]
   15224:	bl	75c0 <setmntent@plt>
   15228:	cbz	x0, 15254 <scols_init_debug@@SMARTCOLS_2.25+0x1ed0>
   1522c:	mov	x19, x0
   15230:	mov	x2, sp
   15234:	mov	w0, wzr
   15238:	mov	x1, x23
   1523c:	bl	7cd0 <__xstat@plt>
   15240:	cbz	w0, 15260 <scols_init_debug@@SMARTCOLS_2.25+0x1edc>
   15244:	mov	x27, xzr
   15248:	mov	x26, xzr
   1524c:	mov	x28, xzr
   15250:	b	15288 <scols_init_debug@@SMARTCOLS_2.25+0x1f04>
   15254:	bl	7c90 <__errno_location@plt>
   15258:	ldr	w23, [x0]
   1525c:	b	154a8 <scols_init_debug@@SMARTCOLS_2.25+0x2124>
   15260:	ldr	w8, [sp, #16]
   15264:	and	w8, w8, #0xf000
   15268:	cmp	w8, #0x6, lsl #12
   1526c:	b.ne	15280 <scols_init_debug@@SMARTCOLS_2.25+0x1efc>  // b.any
   15270:	ldr	x26, [sp, #32]
   15274:	mov	x27, xzr
   15278:	mov	x28, xzr
   1527c:	b	15288 <scols_init_debug@@SMARTCOLS_2.25+0x1f04>
   15280:	ldp	x27, x28, [sp]
   15284:	mov	x26, xzr
   15288:	mov	x0, x19
   1528c:	bl	7ba0 <getmntent@plt>
   15290:	cbz	x0, 153d8 <scols_init_debug@@SMARTCOLS_2.25+0x2054>
   15294:	mov	x24, x0
   15298:	b	152ac <scols_init_debug@@SMARTCOLS_2.25+0x1f28>
   1529c:	mov	x0, x19
   152a0:	bl	7ba0 <getmntent@plt>
   152a4:	mov	x24, x0
   152a8:	cbz	x0, 153d8 <scols_init_debug@@SMARTCOLS_2.25+0x2054>
   152ac:	ldr	x25, [x24]
   152b0:	ldrb	w8, [x25]
   152b4:	cmp	w8, #0x2f
   152b8:	b.ne	1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>  // b.any
   152bc:	mov	x0, x23
   152c0:	mov	x1, x25
   152c4:	bl	77b0 <strcmp@plt>
   152c8:	cbz	w0, 15354 <scols_init_debug@@SMARTCOLS_2.25+0x1fd0>
   152cc:	mov	x2, sp
   152d0:	mov	w0, wzr
   152d4:	mov	x1, x25
   152d8:	bl	7cd0 <__xstat@plt>
   152dc:	cbnz	w0, 1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>
   152e0:	ldr	w8, [sp, #16]
   152e4:	and	w8, w8, #0xf000
   152e8:	cmp	w8, #0x6, lsl #12
   152ec:	b.ne	15338 <scols_init_debug@@SMARTCOLS_2.25+0x1fb4>  // b.any
   152f0:	ldr	x8, [sp, #32]
   152f4:	cbz	x26, 15300 <scols_init_debug@@SMARTCOLS_2.25+0x1f7c>
   152f8:	cmp	x26, x8
   152fc:	b.eq	15354 <scols_init_debug@@SMARTCOLS_2.25+0x1fd0>  // b.none
   15300:	cbz	x27, 1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>
   15304:	lsr	x9, x8, #32
   15308:	and	x9, x9, #0xfffff000
   1530c:	bfxil	x9, x8, #8, #12
   15310:	cmp	x9, #0x7
   15314:	b.ne	1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>  // b.any
   15318:	ldr	x0, [x24]
   1531c:	mov	x1, x23
   15320:	mov	x2, xzr
   15324:	mov	x3, xzr
   15328:	mov	w4, wzr
   1532c:	bl	20ec4 <scols_init_debug@@SMARTCOLS_2.25+0xdb40>
   15330:	cbz	w0, 1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>
   15334:	b	15354 <scols_init_debug@@SMARTCOLS_2.25+0x1fd0>
   15338:	cbz	x27, 1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>
   1533c:	ldr	x8, [sp]
   15340:	cmp	x27, x8
   15344:	b.ne	1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>  // b.any
   15348:	ldr	x8, [sp, #8]
   1534c:	cmp	x28, x8
   15350:	b.ne	1529c <scols_init_debug@@SMARTCOLS_2.25+0x1f18>  // b.any
   15354:	ldr	x1, [x24, #8]
   15358:	mov	x2, sp
   1535c:	mov	w0, wzr
   15360:	bl	7cd0 <__xstat@plt>
   15364:	tbnz	w0, #31, 15460 <scols_init_debug@@SMARTCOLS_2.25+0x20dc>
   15368:	cbz	x26, 15378 <scols_init_debug@@SMARTCOLS_2.25+0x1ff4>
   1536c:	ldr	x8, [sp]
   15370:	cmp	x8, x26
   15374:	b.ne	1549c <scols_init_debug@@SMARTCOLS_2.25+0x2118>  // b.any
   15378:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1537c:	mov	w8, #0x1                   	// #1
   15380:	add	x1, x1, #0xaa5
   15384:	mov	x0, x24
   15388:	str	w8, [x20]
   1538c:	bl	78f0 <hasmntopt@plt>
   15390:	cbz	x0, 153a0 <scols_init_debug@@SMARTCOLS_2.25+0x201c>
   15394:	ldr	w8, [x20]
   15398:	orr	w8, w8, #0x4
   1539c:	str	w8, [x20]
   153a0:	cbz	x21, 153c0 <scols_init_debug@@SMARTCOLS_2.25+0x203c>
   153a4:	ldr	x1, [x24, #8]
   153a8:	sxtw	x8, w22
   153ac:	sub	x22, x8, #0x1
   153b0:	mov	x0, x21
   153b4:	mov	x2, x22
   153b8:	bl	7bd0 <strncpy@plt>
   153bc:	strb	wzr, [x21, x22]
   153c0:	ldr	x0, [x24, #8]
   153c4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   153c8:	add	x1, x1, #0x1d8
   153cc:	bl	77b0 <strcmp@plt>
   153d0:	cbnz	w0, 1549c <scols_init_debug@@SMARTCOLS_2.25+0x2118>
   153d4:	b	15430 <scols_init_debug@@SMARTCOLS_2.25+0x20ac>
   153d8:	cbz	x26, 1549c <scols_init_debug@@SMARTCOLS_2.25+0x2118>
   153dc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   153e0:	add	x1, x1, #0x1d8
   153e4:	mov	x2, sp
   153e8:	mov	w0, wzr
   153ec:	bl	7cd0 <__xstat@plt>
   153f0:	mov	w23, wzr
   153f4:	cbnz	w0, 154a0 <scols_init_debug@@SMARTCOLS_2.25+0x211c>
   153f8:	ldr	x8, [sp]
   153fc:	cmp	x8, x26
   15400:	b.ne	1549c <scols_init_debug@@SMARTCOLS_2.25+0x2118>  // b.any
   15404:	mov	w8, #0x1                   	// #1
   15408:	str	w8, [x20]
   1540c:	cbz	x21, 15430 <scols_init_debug@@SMARTCOLS_2.25+0x20ac>
   15410:	sxtw	x8, w22
   15414:	sub	x22, x8, #0x1
   15418:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1541c:	add	x1, x1, #0x1d8
   15420:	mov	x0, x21
   15424:	mov	x2, x22
   15428:	bl	7bd0 <strncpy@plt>
   1542c:	strb	wzr, [x21, x22]
   15430:	ldr	w8, [x20]
   15434:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   15438:	mov	w1, #0x42                  	// #66
   1543c:	add	x0, x0, #0xaa8
   15440:	orr	w8, w8, #0x2
   15444:	movk	w1, #0x8, lsl #16
   15448:	mov	w2, #0x180                 	// #384
   1544c:	str	w8, [x20]
   15450:	bl	7460 <open@plt>
   15454:	tbnz	w0, #31, 15474 <scols_init_debug@@SMARTCOLS_2.25+0x20f0>
   15458:	bl	7690 <close@plt>
   1545c:	b	15490 <scols_init_debug@@SMARTCOLS_2.25+0x210c>
   15460:	bl	7c90 <__errno_location@plt>
   15464:	ldr	w8, [x0]
   15468:	cmp	w8, #0x2
   1546c:	csel	w23, wzr, w8, eq  // eq = none
   15470:	b	154a0 <scols_init_debug@@SMARTCOLS_2.25+0x211c>
   15474:	bl	7c90 <__errno_location@plt>
   15478:	ldr	w8, [x0]
   1547c:	cmp	w8, #0x1e
   15480:	b.ne	15490 <scols_init_debug@@SMARTCOLS_2.25+0x210c>  // b.any
   15484:	ldr	w8, [x20]
   15488:	orr	w8, w8, #0x4
   1548c:	str	w8, [x20]
   15490:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   15494:	add	x0, x0, #0xaa8
   15498:	bl	7d60 <unlink@plt>
   1549c:	mov	w23, wzr
   154a0:	mov	x0, x19
   154a4:	bl	75e0 <endmntent@plt>
   154a8:	mov	w0, w23
   154ac:	ldp	x20, x19, [sp, #208]
   154b0:	ldp	x22, x21, [sp, #192]
   154b4:	ldp	x24, x23, [sp, #176]
   154b8:	ldp	x26, x25, [sp, #160]
   154bc:	ldp	x28, x27, [sp, #144]
   154c0:	ldp	x29, x30, [sp, #128]
   154c4:	add	sp, sp, #0xe0
   154c8:	ret
   154cc:	stp	x29, x30, [sp, #-64]!
   154d0:	stp	x24, x23, [sp, #16]
   154d4:	stp	x22, x21, [sp, #32]
   154d8:	stp	x20, x19, [sp, #48]
   154dc:	mov	x29, sp
   154e0:	cbz	x0, 15544 <scols_init_debug@@SMARTCOLS_2.25+0x21c0>
   154e4:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   154e8:	mov	x19, x0
   154ec:	mov	x21, xzr
   154f0:	mov	w22, #0x15                  	// #21
   154f4:	add	x20, x20, #0x768
   154f8:	b	15510 <scols_init_debug@@SMARTCOLS_2.25+0x218c>
   154fc:	add	x21, x23, #0x1
   15500:	mov	x23, x22
   15504:	cmp	x21, x23
   15508:	mov	x22, x23
   1550c:	b.cs	15540 <scols_init_debug@@SMARTCOLS_2.25+0x21bc>  // b.hs, b.nlast
   15510:	add	x8, x22, x21
   15514:	lsr	x23, x8, #1
   15518:	add	x24, x20, x23, lsl #4
   1551c:	ldr	x1, [x24]
   15520:	mov	x0, x19
   15524:	bl	77b0 <strcmp@plt>
   15528:	tbnz	w0, #31, 15504 <scols_init_debug@@SMARTCOLS_2.25+0x2180>
   1552c:	cbnz	w0, 154fc <scols_init_debug@@SMARTCOLS_2.25+0x2178>
   15530:	cbz	x24, 15540 <scols_init_debug@@SMARTCOLS_2.25+0x21bc>
   15534:	add	x8, x20, x23, lsl #4
   15538:	ldr	x0, [x8, #8]
   1553c:	b	15544 <scols_init_debug@@SMARTCOLS_2.25+0x21c0>
   15540:	mov	x0, xzr
   15544:	ldp	x20, x19, [sp, #48]
   15548:	ldp	x22, x21, [sp, #32]
   1554c:	ldp	x24, x23, [sp, #16]
   15550:	ldp	x29, x30, [sp], #64
   15554:	ret
   15558:	stp	x29, x30, [sp, #-64]!
   1555c:	stp	x24, x23, [sp, #16]
   15560:	stp	x22, x21, [sp, #32]
   15564:	stp	x20, x19, [sp, #48]
   15568:	mov	x29, sp
   1556c:	cbz	x0, 15610 <scols_init_debug@@SMARTCOLS_2.25+0x228c>
   15570:	mov	x20, x0
   15574:	bl	7030 <strlen@plt>
   15578:	mov	w8, #0x1                   	// #1
   1557c:	bfi	x8, x0, #2, #62
   15580:	mov	x0, x8
   15584:	bl	7400 <malloc@plt>
   15588:	mov	x19, x0
   1558c:	cbz	x0, 1561c <scols_init_debug@@SMARTCOLS_2.25+0x2298>
   15590:	ldrb	w22, [x20]
   15594:	mov	x24, x19
   15598:	cbz	w22, 15618 <scols_init_debug@@SMARTCOLS_2.25+0x2294>
   1559c:	add	x21, x20, #0x1
   155a0:	adrp	x20, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   155a4:	add	x20, x20, #0xbb8
   155a8:	mov	w23, #0x5c                  	// #92
   155ac:	mov	x24, x19
   155b0:	b	155c8 <scols_init_debug@@SMARTCOLS_2.25+0x2244>
   155b4:	add	x8, x24, #0x1
   155b8:	strb	w22, [x24]
   155bc:	ldrb	w22, [x21], #1
   155c0:	mov	x24, x8
   155c4:	cbz	w22, 15618 <scols_init_debug@@SMARTCOLS_2.25+0x2294>
   155c8:	sxtb	w1, w22
   155cc:	mov	w2, #0x5                   	// #5
   155d0:	mov	x0, x20
   155d4:	bl	7a50 <memchr@plt>
   155d8:	cbz	x0, 155b4 <scols_init_debug@@SMARTCOLS_2.25+0x2230>
   155dc:	and	w8, w22, #0xff
   155e0:	mov	w9, #0x30                  	// #48
   155e4:	mov	w10, #0x30                  	// #48
   155e8:	mov	w11, #0x30                  	// #48
   155ec:	bfxil	w9, w22, #6, #2
   155f0:	bfxil	w10, w8, #3, #3
   155f4:	bfxil	w11, w22, #0, #3
   155f8:	strb	w23, [x24]
   155fc:	strb	w9, [x24, #1]
   15600:	strb	w10, [x24, #2]
   15604:	add	x8, x24, #0x4
   15608:	strb	w11, [x24, #3]
   1560c:	b	155bc <scols_init_debug@@SMARTCOLS_2.25+0x2238>
   15610:	mov	x19, xzr
   15614:	b	1561c <scols_init_debug@@SMARTCOLS_2.25+0x2298>
   15618:	strb	wzr, [x24]
   1561c:	mov	x0, x19
   15620:	ldp	x20, x19, [sp, #48]
   15624:	ldp	x22, x21, [sp, #32]
   15628:	ldp	x24, x23, [sp, #16]
   1562c:	ldp	x29, x30, [sp], #64
   15630:	ret
   15634:	cbz	x0, 156dc <scols_init_debug@@SMARTCOLS_2.25+0x2358>
   15638:	subs	x8, x2, #0x1
   1563c:	b.eq	156d8 <scols_init_debug@@SMARTCOLS_2.25+0x2354>  // b.none
   15640:	ldrb	w10, [x0]
   15644:	cbz	w10, 156d8 <scols_init_debug@@SMARTCOLS_2.25+0x2354>
   15648:	mov	x9, xzr
   1564c:	and	w11, w10, #0xff
   15650:	cmp	w11, #0x5c
   15654:	b.ne	156b0 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.any
   15658:	add	x11, x9, #0x3
   1565c:	cmp	x11, x8
   15660:	b.cs	156b0 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.hs, b.nlast
   15664:	ldrb	w11, [x0, #1]
   15668:	and	w12, w11, #0xf8
   1566c:	cmp	w12, #0x30
   15670:	b.ne	156b0 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.any
   15674:	ldrb	w12, [x0, #2]
   15678:	and	w13, w12, #0xf8
   1567c:	cmp	w13, #0x30
   15680:	b.ne	156b0 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.any
   15684:	ldrb	w13, [x0, #3]
   15688:	and	w14, w13, #0xf8
   1568c:	cmp	w14, #0x30
   15690:	b.ne	156b0 <scols_init_debug@@SMARTCOLS_2.25+0x232c>  // b.any
   15694:	lsl	w10, w11, #6
   15698:	bfi	w10, w12, #3, #3
   1569c:	bfxil	w10, w13, #0, #3
   156a0:	add	x11, x0, #0x4
   156a4:	strb	w10, [x1]
   156a8:	mov	w10, #0x4                   	// #4
   156ac:	b	156bc <scols_init_debug@@SMARTCOLS_2.25+0x2338>
   156b0:	add	x11, x0, #0x1
   156b4:	strb	w10, [x1]
   156b8:	mov	w10, #0x1                   	// #1
   156bc:	add	x9, x9, x10
   156c0:	cmp	x9, x8
   156c4:	add	x1, x1, #0x1
   156c8:	b.cs	156d8 <scols_init_debug@@SMARTCOLS_2.25+0x2354>  // b.hs, b.nlast
   156cc:	ldrb	w10, [x0, x10]
   156d0:	mov	x0, x11
   156d4:	cbnz	w10, 1564c <scols_init_debug@@SMARTCOLS_2.25+0x22c8>
   156d8:	strb	wzr, [x1]
   156dc:	ret
   156e0:	cbz	x0, 15810 <scols_init_debug@@SMARTCOLS_2.25+0x248c>
   156e4:	stp	x29, x30, [sp, #-96]!
   156e8:	stp	x22, x21, [sp, #64]
   156ec:	stp	x20, x19, [sp, #80]
   156f0:	mov	x19, x1
   156f4:	subs	x21, x2, #0x1
   156f8:	mov	x22, x1
   156fc:	str	x27, [sp, #16]
   15700:	stp	x26, x25, [sp, #32]
   15704:	stp	x24, x23, [sp, #48]
   15708:	mov	x29, sp
   1570c:	b.eq	157ec <scols_init_debug@@SMARTCOLS_2.25+0x2468>  // b.none
   15710:	ldrb	w24, [x0]
   15714:	mov	x20, x0
   15718:	mov	x22, x19
   1571c:	cbz	w24, 157ec <scols_init_debug@@SMARTCOLS_2.25+0x2468>
   15720:	mov	x23, xzr
   15724:	mov	x22, x19
   15728:	add	x8, x23, #0x3
   1572c:	cmp	x8, x21
   15730:	b.cs	1576c <scols_init_debug@@SMARTCOLS_2.25+0x23e8>  // b.hs, b.nlast
   15734:	and	w8, w24, #0xff
   15738:	cmp	w8, #0x5c
   1573c:	b.ne	1576c <scols_init_debug@@SMARTCOLS_2.25+0x23e8>  // b.any
   15740:	ldrb	w8, [x20, #1]
   15744:	cmp	w8, #0x78
   15748:	b.ne	1576c <scols_init_debug@@SMARTCOLS_2.25+0x23e8>  // b.any
   1574c:	bl	77e0 <__ctype_b_loc@plt>
   15750:	ldr	x9, [x0]
   15754:	ldrsb	x27, [x20, #2]
   15758:	ldrh	w8, [x9, x27, lsl #1]
   1575c:	tbz	w8, #12, 1576c <scols_init_debug@@SMARTCOLS_2.25+0x23e8>
   15760:	ldrsb	x25, [x20, #3]
   15764:	ldrh	w26, [x9, x25, lsl #1]
   15768:	tbnz	w26, #12, 15798 <scols_init_debug@@SMARTCOLS_2.25+0x2414>
   1576c:	add	x8, x20, #0x1
   15770:	mov	w9, #0x1                   	// #1
   15774:	strb	w24, [x22]
   15778:	add	x23, x23, x9
   1577c:	cmp	x23, x21
   15780:	add	x22, x22, #0x1
   15784:	b.cs	157ec <scols_init_debug@@SMARTCOLS_2.25+0x2468>  // b.hs, b.nlast
   15788:	ldrb	w24, [x20, x9]
   1578c:	mov	x20, x8
   15790:	cbnz	w24, 15728 <scols_init_debug@@SMARTCOLS_2.25+0x23a4>
   15794:	b	157ec <scols_init_debug@@SMARTCOLS_2.25+0x2468>
   15798:	tbnz	w8, #11, 157bc <scols_init_debug@@SMARTCOLS_2.25+0x2438>
   1579c:	bl	72f0 <__ctype_tolower_loc@plt>
   157a0:	ldr	x8, [x0]
   157a4:	ldr	w8, [x8, x27, lsl #2]
   157a8:	sub	w8, w8, #0x57
   157ac:	lsl	w24, w8, #4
   157b0:	tbz	w26, #11, 157c8 <scols_init_debug@@SMARTCOLS_2.25+0x2444>
   157b4:	sub	w8, w25, #0x30
   157b8:	b	157d8 <scols_init_debug@@SMARTCOLS_2.25+0x2454>
   157bc:	sub	w8, w27, #0x30
   157c0:	lsl	w24, w8, #4
   157c4:	tbnz	w26, #11, 157b4 <scols_init_debug@@SMARTCOLS_2.25+0x2430>
   157c8:	bl	72f0 <__ctype_tolower_loc@plt>
   157cc:	ldr	x8, [x0]
   157d0:	ldr	w8, [x8, x25, lsl #2]
   157d4:	sub	w8, w8, #0x57
   157d8:	orr	w9, w8, w24
   157dc:	add	x8, x20, #0x4
   157e0:	strb	w9, [x22]
   157e4:	mov	w9, #0x4                   	// #4
   157e8:	b	15778 <scols_init_debug@@SMARTCOLS_2.25+0x23f4>
   157ec:	strb	wzr, [x22]
   157f0:	sub	x8, x22, x19
   157f4:	ldp	x20, x19, [sp, #80]
   157f8:	ldp	x22, x21, [sp, #64]
   157fc:	ldp	x24, x23, [sp, #48]
   15800:	ldp	x26, x25, [sp, #32]
   15804:	ldr	x27, [sp, #16]
   15808:	add	x0, x8, #0x1
   1580c:	ldp	x29, x30, [sp], #96
   15810:	ret
   15814:	stp	x29, x30, [sp, #-32]!
   15818:	stp	x20, x19, [sp, #16]
   1581c:	mov	x29, sp
   15820:	cbz	x0, 15928 <scols_init_debug@@SMARTCOLS_2.25+0x25a4>
   15824:	mov	x9, #0x201                 	// #513
   15828:	mov	x19, x0
   1582c:	mov	x20, xzr
   15830:	mov	w8, #0x1                   	// #1
   15834:	movk	x9, #0x1, lsl #32
   15838:	b	15840 <scols_init_debug@@SMARTCOLS_2.25+0x24bc>
   1583c:	add	x20, x20, #0x1
   15840:	ldrb	w10, [x19, x20]
   15844:	cmp	w10, #0x20
   15848:	b.hi	1583c <scols_init_debug@@SMARTCOLS_2.25+0x24b8>  // b.pmore
   1584c:	lsl	x10, x8, x10
   15850:	tst	x10, x9
   15854:	b.eq	1583c <scols_init_debug@@SMARTCOLS_2.25+0x24b8>  // b.none
   15858:	cbz	x1, 15864 <scols_init_debug@@SMARTCOLS_2.25+0x24e0>
   1585c:	add	x8, x19, x20
   15860:	str	x8, [x1]
   15864:	cbz	x20, 15924 <scols_init_debug@@SMARTCOLS_2.25+0x25a0>
   15868:	add	x0, x20, #0x1
   1586c:	bl	7400 <malloc@plt>
   15870:	cbz	x0, 15928 <scols_init_debug@@SMARTCOLS_2.25+0x25a4>
   15874:	mov	x8, x0
   15878:	cbz	x20, 1591c <scols_init_debug@@SMARTCOLS_2.25+0x2598>
   1587c:	ldrb	w10, [x19]
   15880:	mov	x8, x0
   15884:	cbz	w10, 1591c <scols_init_debug@@SMARTCOLS_2.25+0x2598>
   15888:	mov	x9, xzr
   1588c:	mov	x8, x0
   15890:	and	w11, w10, #0xff
   15894:	cmp	w11, #0x5c
   15898:	b.ne	158f4 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.any
   1589c:	add	x11, x9, #0x3
   158a0:	cmp	x11, x20
   158a4:	b.cs	158f4 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.hs, b.nlast
   158a8:	ldrb	w11, [x19, #1]
   158ac:	and	w12, w11, #0xf8
   158b0:	cmp	w12, #0x30
   158b4:	b.ne	158f4 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.any
   158b8:	ldrb	w12, [x19, #2]
   158bc:	and	w13, w12, #0xf8
   158c0:	cmp	w13, #0x30
   158c4:	b.ne	158f4 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.any
   158c8:	ldrb	w13, [x19, #3]
   158cc:	and	w14, w13, #0xf8
   158d0:	cmp	w14, #0x30
   158d4:	b.ne	158f4 <scols_init_debug@@SMARTCOLS_2.25+0x2570>  // b.any
   158d8:	lsl	w10, w11, #6
   158dc:	bfi	w10, w12, #3, #3
   158e0:	bfxil	w10, w13, #0, #3
   158e4:	add	x11, x19, #0x4
   158e8:	strb	w10, [x8]
   158ec:	mov	w10, #0x4                   	// #4
   158f0:	b	15900 <scols_init_debug@@SMARTCOLS_2.25+0x257c>
   158f4:	add	x11, x19, #0x1
   158f8:	strb	w10, [x8]
   158fc:	mov	w10, #0x1                   	// #1
   15900:	add	x9, x9, x10
   15904:	cmp	x9, x20
   15908:	add	x8, x8, #0x1
   1590c:	b.cs	1591c <scols_init_debug@@SMARTCOLS_2.25+0x2598>  // b.hs, b.nlast
   15910:	ldrb	w10, [x19, x10]
   15914:	mov	x19, x11
   15918:	cbnz	w10, 15890 <scols_init_debug@@SMARTCOLS_2.25+0x250c>
   1591c:	strb	wzr, [x8]
   15920:	b	15928 <scols_init_debug@@SMARTCOLS_2.25+0x25a4>
   15924:	mov	x0, xzr
   15928:	ldp	x20, x19, [sp, #16]
   1592c:	ldp	x29, x30, [sp], #32
   15930:	ret
   15934:	stp	x29, x30, [sp, #-64]!
   15938:	orr	x8, x0, x1
   1593c:	cmp	x8, #0x0
   15940:	stp	x20, x19, [sp, #48]
   15944:	mov	x19, x0
   15948:	cset	w0, eq  // eq = none
   1594c:	stp	x24, x23, [sp, #16]
   15950:	stp	x22, x21, [sp, #32]
   15954:	mov	x29, sp
   15958:	cbz	x1, 15a24 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>
   1595c:	tbnz	w0, #0, 15a24 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>
   15960:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   15964:	add	x20, x20, #0x7ed
   15968:	mov	x21, x1
   1596c:	mov	w2, #0x2                   	// #2
   15970:	mov	x0, x1
   15974:	mov	x1, x20
   15978:	bl	74d0 <strncmp@plt>
   1597c:	cmp	w0, #0x0
   15980:	add	x8, x21, #0x2
   15984:	mov	x0, x19
   15988:	cset	w23, eq  // eq = none
   1598c:	csel	x21, x8, x21, eq  // eq = none
   15990:	bl	7030 <strlen@plt>
   15994:	mov	x8, #0x200000000           	// #8589934592
   15998:	add	x8, x8, x0, lsl #32
   1599c:	sxtw	x22, w0
   159a0:	asr	x24, x8, #32
   159a4:	b	159bc <scols_init_debug@@SMARTCOLS_2.25+0x2638>
   159a8:	mov	w1, #0x2c                  	// #44
   159ac:	mov	x0, x21
   159b0:	bl	7940 <strchr@plt>
   159b4:	add	x21, x0, #0x1
   159b8:	cbz	x0, 15a20 <scols_init_debug@@SMARTCOLS_2.25+0x269c>
   159bc:	mov	w2, #0x2                   	// #2
   159c0:	mov	x0, x21
   159c4:	mov	x1, x20
   159c8:	bl	74d0 <strncmp@plt>
   159cc:	cbnz	w0, 159f4 <scols_init_debug@@SMARTCOLS_2.25+0x2670>
   159d0:	add	x0, x21, #0x2
   159d4:	mov	x1, x19
   159d8:	mov	x2, x22
   159dc:	bl	7890 <strncasecmp@plt>
   159e0:	cbnz	w0, 159f4 <scols_init_debug@@SMARTCOLS_2.25+0x2670>
   159e4:	ldrb	w8, [x21, x24]
   159e8:	cbz	w8, 15a24 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>
   159ec:	cmp	w8, #0x2c
   159f0:	b.eq	15a24 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>  // b.none
   159f4:	mov	x0, x21
   159f8:	mov	x1, x19
   159fc:	mov	x2, x22
   15a00:	bl	7890 <strncasecmp@plt>
   15a04:	cbnz	w0, 159a8 <scols_init_debug@@SMARTCOLS_2.25+0x2624>
   15a08:	ldrb	w8, [x21, x22]
   15a0c:	cmp	w8, #0x2c
   15a10:	b.eq	15a18 <scols_init_debug@@SMARTCOLS_2.25+0x2694>  // b.none
   15a14:	cbnz	w8, 159a8 <scols_init_debug@@SMARTCOLS_2.25+0x2624>
   15a18:	eor	w0, w23, #0x1
   15a1c:	b	15a24 <scols_init_debug@@SMARTCOLS_2.25+0x26a0>
   15a20:	mov	w0, w23
   15a24:	ldp	x20, x19, [sp, #48]
   15a28:	ldp	x22, x21, [sp, #32]
   15a2c:	ldp	x24, x23, [sp, #16]
   15a30:	ldp	x29, x30, [sp], #64
   15a34:	ret
   15a38:	sub	sp, sp, #0x60
   15a3c:	stp	x29, x30, [sp, #16]
   15a40:	stp	x20, x19, [sp, #80]
   15a44:	add	x29, sp, #0x10
   15a48:	mov	x19, x2
   15a4c:	str	x25, [sp, #32]
   15a50:	stp	x24, x23, [sp, #48]
   15a54:	stp	x22, x21, [sp, #64]
   15a58:	str	xzr, [x29, #24]
   15a5c:	cbz	x0, 15b8c <scols_init_debug@@SMARTCOLS_2.25+0x2808>
   15a60:	ldrb	w22, [x0]
   15a64:	mov	x20, x0
   15a68:	mov	x21, xzr
   15a6c:	mov	x24, xzr
   15a70:	cmp	w22, #0x0
   15a74:	cset	w8, ne  // ne = any
   15a78:	subs	x9, x1, #0x1
   15a7c:	cset	w10, cs  // cs = hs, nlast
   15a80:	add	x9, x0, x9
   15a84:	tst	w10, w8
   15a88:	csel	x25, x9, x0, ne  // ne = any
   15a8c:	cmp	x25, x0
   15a90:	b.cc	15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>  // b.lo, b.ul, b.last
   15a94:	cbz	w22, 15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   15a98:	mov	x21, xzr
   15a9c:	mov	x24, xzr
   15aa0:	cmp	x20, x25
   15aa4:	b.cs	15ac0 <scols_init_debug@@SMARTCOLS_2.25+0x273c>  // b.hs, b.nlast
   15aa8:	and	w8, w22, #0xff
   15aac:	cmp	w8, #0x5c
   15ab0:	b.ne	15ac0 <scols_init_debug@@SMARTCOLS_2.25+0x273c>  // b.any
   15ab4:	ldrb	w8, [x20, #1]
   15ab8:	cmp	w8, #0x78
   15abc:	b.eq	15b20 <scols_init_debug@@SMARTCOLS_2.25+0x279c>  // b.none
   15ac0:	bl	77e0 <__ctype_b_loc@plt>
   15ac4:	ldr	x8, [x0]
   15ac8:	and	x9, x22, #0xff
   15acc:	ldrh	w8, [x8, x9, lsl #1]
   15ad0:	tbnz	w8, #1, 15b20 <scols_init_debug@@SMARTCOLS_2.25+0x279c>
   15ad4:	mov	x23, x0
   15ad8:	bl	7860 <__ctype_get_mb_cur_max@plt>
   15adc:	mov	x2, x0
   15ae0:	sub	x0, x29, #0x4
   15ae4:	add	x3, x29, #0x18
   15ae8:	mov	x1, x20
   15aec:	bl	6f80 <mbrtowc@plt>
   15af0:	cbz	x0, 15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   15af4:	mov	x22, x0
   15af8:	cmn	x0, #0x2
   15afc:	b.cc	15b38 <scols_init_debug@@SMARTCOLS_2.25+0x27b4>  // b.lo, b.ul, b.last
   15b00:	ldr	x8, [x23]
   15b04:	ldrb	w9, [x20]
   15b08:	ldrh	w8, [x8, x9, lsl #1]
   15b0c:	tbnz	w8, #14, 15b58 <scols_init_debug@@SMARTCOLS_2.25+0x27d4>
   15b10:	add	x21, x21, #0x4
   15b14:	add	x24, x24, #0x4
   15b18:	mov	w22, #0x1                   	// #1
   15b1c:	b	15b74 <scols_init_debug@@SMARTCOLS_2.25+0x27f0>
   15b20:	add	x21, x21, #0x4
   15b24:	add	x24, x24, #0x4
   15b28:	add	x20, x20, #0x1
   15b2c:	cmp	x20, x25
   15b30:	b.ls	15b80 <scols_init_debug@@SMARTCOLS_2.25+0x27fc>  // b.plast
   15b34:	b	15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   15b38:	ldur	w0, [x29, #-4]
   15b3c:	bl	7c10 <iswprint@plt>
   15b40:	cbz	w0, 15b68 <scols_init_debug@@SMARTCOLS_2.25+0x27e4>
   15b44:	ldur	w0, [x29, #-4]
   15b48:	bl	7430 <wcwidth@plt>
   15b4c:	add	x21, x21, w0, sxtw
   15b50:	add	x24, x22, x24
   15b54:	b	15b74 <scols_init_debug@@SMARTCOLS_2.25+0x27f0>
   15b58:	add	x21, x21, #0x1
   15b5c:	add	x24, x24, #0x1
   15b60:	mov	w22, #0x1                   	// #1
   15b64:	b	15b74 <scols_init_debug@@SMARTCOLS_2.25+0x27f0>
   15b68:	lsl	x8, x22, #2
   15b6c:	add	x21, x8, x21
   15b70:	add	x24, x8, x24
   15b74:	add	x20, x20, x22
   15b78:	cmp	x20, x25
   15b7c:	b.hi	15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>  // b.pmore
   15b80:	ldrb	w22, [x20]
   15b84:	cbnz	w22, 15aa0 <scols_init_debug@@SMARTCOLS_2.25+0x271c>
   15b88:	b	15b94 <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   15b8c:	mov	x21, xzr
   15b90:	mov	x24, xzr
   15b94:	cbz	x19, 15b9c <scols_init_debug@@SMARTCOLS_2.25+0x2818>
   15b98:	str	x24, [x19]
   15b9c:	mov	x0, x21
   15ba0:	ldp	x20, x19, [sp, #80]
   15ba4:	ldp	x22, x21, [sp, #64]
   15ba8:	ldp	x24, x23, [sp, #48]
   15bac:	ldr	x25, [sp, #32]
   15bb0:	ldp	x29, x30, [sp, #16]
   15bb4:	add	sp, sp, #0x60
   15bb8:	ret
   15bbc:	stp	x29, x30, [sp, #-32]!
   15bc0:	str	x19, [sp, #16]
   15bc4:	mov	x29, sp
   15bc8:	cbz	x0, 15bf8 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15bcc:	ldrb	w8, [x0]
   15bd0:	mov	x19, x0
   15bd4:	cbz	w8, 15bf8 <scols_init_debug@@SMARTCOLS_2.25+0x2874>
   15bd8:	mov	x0, x19
   15bdc:	bl	7030 <strlen@plt>
   15be0:	mov	x1, x0
   15be4:	mov	x0, x19
   15be8:	ldr	x19, [sp, #16]
   15bec:	mov	x2, xzr
   15bf0:	ldp	x29, x30, [sp], #32
   15bf4:	b	15a38 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
   15bf8:	ldr	x19, [sp, #16]
   15bfc:	mov	x0, xzr
   15c00:	ldp	x29, x30, [sp], #32
   15c04:	ret
   15c08:	sub	sp, sp, #0x60
   15c0c:	stp	x29, x30, [sp, #16]
   15c10:	stp	x26, x25, [sp, #32]
   15c14:	stp	x24, x23, [sp, #48]
   15c18:	stp	x22, x21, [sp, #64]
   15c1c:	stp	x20, x19, [sp, #80]
   15c20:	add	x29, sp, #0x10
   15c24:	cbz	x0, 15dd0 <scols_init_debug@@SMARTCOLS_2.25+0x2a4c>
   15c28:	mov	x22, x0
   15c2c:	ldrb	w8, [x22]
   15c30:	mov	x19, x2
   15c34:	mov	x0, xzr
   15c38:	str	xzr, [sp, #8]
   15c3c:	cbz	x2, 15de0 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   15c40:	cbz	w8, 15de0 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   15c44:	str	xzr, [x1]
   15c48:	ldrb	w25, [x22]
   15c4c:	mov	x21, x1
   15c50:	mov	x23, x19
   15c54:	cbz	w25, 15dd8 <scols_init_debug@@SMARTCOLS_2.25+0x2a54>
   15c58:	adrp	x24, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   15c5c:	mov	x20, x3
   15c60:	add	x24, x24, #0x49b
   15c64:	mov	x23, x19
   15c68:	b	15c7c <scols_init_debug@@SMARTCOLS_2.25+0x28f8>
   15c6c:	add	x22, x22, #0x1
   15c70:	strb	w25, [x23], #1
   15c74:	ldrb	w25, [x22]
   15c78:	cbz	w25, 15dd8 <scols_init_debug@@SMARTCOLS_2.25+0x2a54>
   15c7c:	cbz	x20, 15c90 <scols_init_debug@@SMARTCOLS_2.25+0x290c>
   15c80:	sxtb	w1, w25
   15c84:	mov	x0, x20
   15c88:	bl	7940 <strchr@plt>
   15c8c:	cbnz	x0, 15c6c <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   15c90:	and	w8, w25, #0xff
   15c94:	cmp	w8, #0x5c
   15c98:	b.ne	15ca8 <scols_init_debug@@SMARTCOLS_2.25+0x2924>  // b.any
   15c9c:	ldrb	w8, [x22, #1]
   15ca0:	cmp	w8, #0x78
   15ca4:	b.eq	15d18 <scols_init_debug@@SMARTCOLS_2.25+0x2994>  // b.none
   15ca8:	bl	77e0 <__ctype_b_loc@plt>
   15cac:	ldr	x8, [x0]
   15cb0:	and	x9, x25, #0xff
   15cb4:	ldrh	w8, [x8, x9, lsl #1]
   15cb8:	tbnz	w8, #1, 15d18 <scols_init_debug@@SMARTCOLS_2.25+0x2994>
   15cbc:	mov	x26, x0
   15cc0:	bl	7860 <__ctype_get_mb_cur_max@plt>
   15cc4:	mov	x2, x0
   15cc8:	add	x0, sp, #0x4
   15ccc:	add	x3, sp, #0x8
   15cd0:	mov	x1, x22
   15cd4:	bl	6f80 <mbrtowc@plt>
   15cd8:	cbz	x0, 15dd8 <scols_init_debug@@SMARTCOLS_2.25+0x2a54>
   15cdc:	mov	x25, x0
   15ce0:	cmn	x0, #0x2
   15ce4:	b.cc	15d40 <scols_init_debug@@SMARTCOLS_2.25+0x29bc>  // b.lo, b.ul, b.last
   15ce8:	ldr	x8, [x26]
   15cec:	ldrb	w2, [x22]
   15cf0:	ldrh	w8, [x8, x2, lsl #1]
   15cf4:	tbnz	w8, #14, 15d78 <scols_init_debug@@SMARTCOLS_2.25+0x29f4>
   15cf8:	mov	x0, x23
   15cfc:	mov	x1, x24
   15d00:	bl	71f0 <sprintf@plt>
   15d04:	ldr	x8, [x21]
   15d08:	mov	w25, #0x1                   	// #1
   15d0c:	add	x23, x23, #0x4
   15d10:	add	x22, x22, x25
   15d14:	b	15d34 <scols_init_debug@@SMARTCOLS_2.25+0x29b0>
   15d18:	and	w2, w25, #0xff
   15d1c:	mov	x0, x23
   15d20:	mov	x1, x24
   15d24:	bl	71f0 <sprintf@plt>
   15d28:	ldr	x8, [x21]
   15d2c:	add	x23, x23, #0x4
   15d30:	add	x22, x22, #0x1
   15d34:	add	x8, x8, #0x4
   15d38:	str	x8, [x21]
   15d3c:	b	15c74 <scols_init_debug@@SMARTCOLS_2.25+0x28f0>
   15d40:	ldr	w0, [sp, #4]
   15d44:	bl	7c10 <iswprint@plt>
   15d48:	cbz	w0, 15d98 <scols_init_debug@@SMARTCOLS_2.25+0x2a14>
   15d4c:	mov	x0, x23
   15d50:	mov	x1, x22
   15d54:	mov	x2, x25
   15d58:	bl	6f90 <memcpy@plt>
   15d5c:	ldr	w0, [sp, #4]
   15d60:	add	x23, x23, x25
   15d64:	bl	7430 <wcwidth@plt>
   15d68:	ldr	x8, [x21]
   15d6c:	add	x8, x8, w0, sxtw
   15d70:	str	x8, [x21]
   15d74:	b	15dc8 <scols_init_debug@@SMARTCOLS_2.25+0x2a44>
   15d78:	ldr	x8, [x21]
   15d7c:	mov	w25, #0x1                   	// #1
   15d80:	add	x8, x8, #0x1
   15d84:	str	x8, [x21]
   15d88:	ldrb	w8, [x22]
   15d8c:	add	x22, x22, x25
   15d90:	strb	w8, [x23], #1
   15d94:	b	15c74 <scols_init_debug@@SMARTCOLS_2.25+0x28f0>
   15d98:	mov	x26, xzr
   15d9c:	ldrb	w2, [x22, x26]
   15da0:	mov	x0, x23
   15da4:	mov	x1, x24
   15da8:	bl	71f0 <sprintf@plt>
   15dac:	ldr	x8, [x21]
   15db0:	add	x26, x26, #0x1
   15db4:	add	x23, x23, #0x4
   15db8:	cmp	x25, x26
   15dbc:	add	x8, x8, #0x4
   15dc0:	str	x8, [x21]
   15dc4:	b.ne	15d9c <scols_init_debug@@SMARTCOLS_2.25+0x2a18>  // b.any
   15dc8:	add	x22, x22, x25
   15dcc:	b	15c74 <scols_init_debug@@SMARTCOLS_2.25+0x28f0>
   15dd0:	str	xzr, [sp, #8]
   15dd4:	b	15de0 <scols_init_debug@@SMARTCOLS_2.25+0x2a5c>
   15dd8:	mov	x0, x19
   15ddc:	strb	wzr, [x23]
   15de0:	ldp	x20, x19, [sp, #80]
   15de4:	ldp	x22, x21, [sp, #64]
   15de8:	ldp	x24, x23, [sp, #48]
   15dec:	ldp	x26, x25, [sp, #32]
   15df0:	ldp	x29, x30, [sp, #16]
   15df4:	add	sp, sp, #0x60
   15df8:	ret
   15dfc:	sub	sp, sp, #0x50
   15e00:	stp	x29, x30, [sp, #16]
   15e04:	stp	x24, x23, [sp, #32]
   15e08:	stp	x22, x21, [sp, #48]
   15e0c:	stp	x20, x19, [sp, #64]
   15e10:	add	x29, sp, #0x10
   15e14:	cbz	x0, 15f40 <scols_init_debug@@SMARTCOLS_2.25+0x2bbc>
   15e18:	mov	x21, x0
   15e1c:	ldrb	w8, [x21]
   15e20:	mov	x19, x2
   15e24:	mov	x0, xzr
   15e28:	str	xzr, [sp, #8]
   15e2c:	cbz	x2, 15f50 <scols_init_debug@@SMARTCOLS_2.25+0x2bcc>
   15e30:	cbz	w8, 15f50 <scols_init_debug@@SMARTCOLS_2.25+0x2bcc>
   15e34:	str	xzr, [x1]
   15e38:	ldrb	w8, [x21]
   15e3c:	mov	x20, x1
   15e40:	mov	x22, x19
   15e44:	cbz	w8, 15f48 <scols_init_debug@@SMARTCOLS_2.25+0x2bc4>
   15e48:	adrp	x23, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   15e4c:	add	x23, x23, #0x49b
   15e50:	mov	x22, x19
   15e54:	b	15e7c <scols_init_debug@@SMARTCOLS_2.25+0x2af8>
   15e58:	ldr	x8, [x20]
   15e5c:	mov	w24, #0x1                   	// #1
   15e60:	add	x8, x8, #0x1
   15e64:	str	x8, [x20]
   15e68:	ldrb	w8, [x21]
   15e6c:	strb	w8, [x22], #1
   15e70:	add	x21, x21, x24
   15e74:	ldrb	w8, [x21]
   15e78:	cbz	w8, 15f48 <scols_init_debug@@SMARTCOLS_2.25+0x2bc4>
   15e7c:	bl	7860 <__ctype_get_mb_cur_max@plt>
   15e80:	mov	x2, x0
   15e84:	add	x0, sp, #0x4
   15e88:	add	x3, sp, #0x8
   15e8c:	mov	x1, x21
   15e90:	bl	6f80 <mbrtowc@plt>
   15e94:	cbz	x0, 15f48 <scols_init_debug@@SMARTCOLS_2.25+0x2bc4>
   15e98:	mov	x24, x0
   15e9c:	cmn	x0, #0x2
   15ea0:	b.cc	15edc <scols_init_debug@@SMARTCOLS_2.25+0x2b58>  // b.lo, b.ul, b.last
   15ea4:	bl	77e0 <__ctype_b_loc@plt>
   15ea8:	ldr	x8, [x0]
   15eac:	ldrb	w2, [x21]
   15eb0:	ldrh	w8, [x8, x2, lsl #1]
   15eb4:	tbnz	w8, #14, 15e58 <scols_init_debug@@SMARTCOLS_2.25+0x2ad4>
   15eb8:	mov	x0, x22
   15ebc:	mov	x1, x23
   15ec0:	bl	71f0 <sprintf@plt>
   15ec4:	ldr	x8, [x20]
   15ec8:	add	x22, x22, #0x4
   15ecc:	mov	w24, #0x1                   	// #1
   15ed0:	add	x8, x8, #0x4
   15ed4:	str	x8, [x20]
   15ed8:	b	15e70 <scols_init_debug@@SMARTCOLS_2.25+0x2aec>
   15edc:	ldrb	w8, [x21]
   15ee0:	cmp	w8, #0x5c
   15ee4:	b.ne	15f14 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>  // b.any
   15ee8:	ldrb	w8, [x21, #1]
   15eec:	cmp	w8, #0x78
   15ef0:	b.ne	15f14 <scols_init_debug@@SMARTCOLS_2.25+0x2b90>  // b.any
   15ef4:	mov	w2, #0x5c                  	// #92
   15ef8:	mov	x0, x22
   15efc:	mov	x1, x23
   15f00:	bl	71f0 <sprintf@plt>
   15f04:	ldr	x8, [x20]
   15f08:	add	x22, x22, #0x4
   15f0c:	add	x8, x8, #0x4
   15f10:	b	15f38 <scols_init_debug@@SMARTCOLS_2.25+0x2bb4>
   15f14:	mov	x0, x22
   15f18:	mov	x1, x21
   15f1c:	mov	x2, x24
   15f20:	bl	6f90 <memcpy@plt>
   15f24:	ldr	w0, [sp, #4]
   15f28:	add	x22, x22, x24
   15f2c:	bl	7430 <wcwidth@plt>
   15f30:	ldr	x8, [x20]
   15f34:	add	x8, x8, w0, sxtw
   15f38:	str	x8, [x20]
   15f3c:	b	15e70 <scols_init_debug@@SMARTCOLS_2.25+0x2aec>
   15f40:	str	xzr, [sp, #8]
   15f44:	b	15f50 <scols_init_debug@@SMARTCOLS_2.25+0x2bcc>
   15f48:	mov	x0, x19
   15f4c:	strb	wzr, [x22]
   15f50:	ldp	x20, x19, [sp, #64]
   15f54:	ldp	x22, x21, [sp, #48]
   15f58:	ldp	x24, x23, [sp, #32]
   15f5c:	ldp	x29, x30, [sp, #16]
   15f60:	add	sp, sp, #0x50
   15f64:	ret
   15f68:	mov	w8, #0x1                   	// #1
   15f6c:	bfi	x8, x0, #2, #62
   15f70:	mov	x0, x8
   15f74:	ret
   15f78:	stp	x29, x30, [sp, #-48]!
   15f7c:	str	x21, [sp, #16]
   15f80:	stp	x20, x19, [sp, #32]
   15f84:	mov	x29, sp
   15f88:	cbz	x0, 15fd8 <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   15f8c:	mov	x19, x1
   15f90:	mov	x20, x0
   15f94:	bl	7030 <strlen@plt>
   15f98:	cbz	x0, 15fd8 <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   15f9c:	mov	w8, #0x1                   	// #1
   15fa0:	bfi	x8, x0, #2, #62
   15fa4:	mov	x0, x8
   15fa8:	bl	7400 <malloc@plt>
   15fac:	mov	x21, x0
   15fb0:	cbz	x0, 15fcc <scols_init_debug@@SMARTCOLS_2.25+0x2c48>
   15fb4:	mov	x0, x20
   15fb8:	mov	x1, x19
   15fbc:	mov	x2, x21
   15fc0:	mov	x3, xzr
   15fc4:	bl	15c08 <scols_init_debug@@SMARTCOLS_2.25+0x2884>
   15fc8:	cbnz	x0, 15fd8 <scols_init_debug@@SMARTCOLS_2.25+0x2c54>
   15fcc:	mov	x0, x21
   15fd0:	bl	7840 <free@plt>
   15fd4:	mov	x0, xzr
   15fd8:	ldp	x20, x19, [sp, #32]
   15fdc:	ldr	x21, [sp, #16]
   15fe0:	ldp	x29, x30, [sp], #48
   15fe4:	ret
   15fe8:	stp	x29, x30, [sp, #-48]!
   15fec:	str	x21, [sp, #16]
   15ff0:	stp	x20, x19, [sp, #32]
   15ff4:	mov	x29, sp
   15ff8:	cbz	x0, 16044 <scols_init_debug@@SMARTCOLS_2.25+0x2cc0>
   15ffc:	mov	x19, x1
   16000:	mov	x20, x0
   16004:	bl	7030 <strlen@plt>
   16008:	cbz	x0, 16044 <scols_init_debug@@SMARTCOLS_2.25+0x2cc0>
   1600c:	mov	w8, #0x1                   	// #1
   16010:	bfi	x8, x0, #2, #62
   16014:	mov	x0, x8
   16018:	bl	7400 <malloc@plt>
   1601c:	mov	x21, x0
   16020:	cbz	x0, 16038 <scols_init_debug@@SMARTCOLS_2.25+0x2cb4>
   16024:	mov	x0, x20
   16028:	mov	x1, x19
   1602c:	mov	x2, x21
   16030:	bl	15dfc <scols_init_debug@@SMARTCOLS_2.25+0x2a78>
   16034:	cbnz	x0, 16044 <scols_init_debug@@SMARTCOLS_2.25+0x2cc0>
   16038:	mov	x0, x21
   1603c:	bl	7840 <free@plt>
   16040:	mov	x0, xzr
   16044:	ldp	x20, x19, [sp, #32]
   16048:	ldr	x21, [sp, #16]
   1604c:	ldp	x29, x30, [sp], #48
   16050:	ret
   16054:	stp	x29, x30, [sp, #-80]!
   16058:	stp	x26, x25, [sp, #16]
   1605c:	stp	x24, x23, [sp, #32]
   16060:	stp	x22, x21, [sp, #48]
   16064:	stp	x20, x19, [sp, #64]
   16068:	mov	x29, sp
   1606c:	mov	x21, x1
   16070:	mov	x19, x0
   16074:	bl	7030 <strlen@plt>
   16078:	mov	x20, x0
   1607c:	mov	x0, xzr
   16080:	mov	x1, x19
   16084:	mov	x2, xzr
   16088:	bl	7070 <mbstowcs@plt>
   1608c:	cmn	x0, #0x1
   16090:	b.eq	1610c <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.none
   16094:	lsl	x8, x0, #2
   16098:	mov	x23, x0
   1609c:	add	x1, x8, #0x4
   160a0:	mov	w0, #0x1                   	// #1
   160a4:	bl	75a0 <calloc@plt>
   160a8:	mov	x22, x0
   160ac:	cbz	x0, 16140 <scols_init_debug@@SMARTCOLS_2.25+0x2dbc>
   160b0:	mov	x0, x22
   160b4:	mov	x1, x19
   160b8:	mov	x2, x23
   160bc:	bl	7070 <mbstowcs@plt>
   160c0:	cbz	x0, 16140 <scols_init_debug@@SMARTCOLS_2.25+0x2dbc>
   160c4:	ldr	w0, [x22]
   160c8:	cbz	w0, 16114 <scols_init_debug@@SMARTCOLS_2.25+0x2d90>
   160cc:	ldr	x24, [x21]
   160d0:	mov	x25, xzr
   160d4:	mov	w26, #0xfffd                	// #65533
   160d8:	mov	x23, x22
   160dc:	bl	7430 <wcwidth@plt>
   160e0:	cmn	w0, #0x1
   160e4:	b.ne	160f0 <scols_init_debug@@SMARTCOLS_2.25+0x2d6c>  // b.any
   160e8:	mov	w0, #0x1                   	// #1
   160ec:	str	w26, [x23]
   160f0:	add	x8, x25, w0, sxtw
   160f4:	cmp	x8, x24
   160f8:	b.hi	16120 <scols_init_debug@@SMARTCOLS_2.25+0x2d9c>  // b.pmore
   160fc:	ldr	w0, [x23, #4]!
   16100:	mov	x25, x8
   16104:	cbnz	w0, 160dc <scols_init_debug@@SMARTCOLS_2.25+0x2d58>
   16108:	b	16124 <scols_init_debug@@SMARTCOLS_2.25+0x2da0>
   1610c:	mov	x22, xzr
   16110:	b	16140 <scols_init_debug@@SMARTCOLS_2.25+0x2dbc>
   16114:	mov	x8, xzr
   16118:	mov	x23, x22
   1611c:	b	16124 <scols_init_debug@@SMARTCOLS_2.25+0x2da0>
   16120:	mov	x8, x25
   16124:	mov	x0, x19
   16128:	mov	x1, x22
   1612c:	mov	x2, x20
   16130:	str	wzr, [x23]
   16134:	str	x8, [x21]
   16138:	bl	7a80 <wcstombs@plt>
   1613c:	mov	x20, x0
   16140:	mov	x0, x22
   16144:	bl	7840 <free@plt>
   16148:	tbnz	x20, #63, 16150 <scols_init_debug@@SMARTCOLS_2.25+0x2dcc>
   1614c:	strb	wzr, [x19, x20]
   16150:	mov	x0, x20
   16154:	ldp	x20, x19, [sp, #64]
   16158:	ldp	x22, x21, [sp, #48]
   1615c:	ldp	x24, x23, [sp, #32]
   16160:	ldp	x26, x25, [sp, #16]
   16164:	ldp	x29, x30, [sp], #80
   16168:	ret
   1616c:	mov	w6, #0x20                  	// #32
   16170:	b	16174 <scols_init_debug@@SMARTCOLS_2.25+0x2df0>
   16174:	sub	sp, sp, #0x80
   16178:	stp	x29, x30, [sp, #32]
   1617c:	stp	x28, x27, [sp, #48]
   16180:	stp	x26, x25, [sp, #64]
   16184:	stp	x24, x23, [sp, #80]
   16188:	stp	x22, x21, [sp, #96]
   1618c:	stp	x20, x19, [sp, #112]
   16190:	add	x29, sp, #0x20
   16194:	mov	w19, w6
   16198:	mov	w21, w5
   1619c:	mov	w25, w4
   161a0:	mov	x24, x3
   161a4:	mov	x23, x2
   161a8:	mov	x20, x1
   161ac:	mov	x28, x0
   161b0:	bl	7030 <strlen@plt>
   161b4:	mov	x27, x0
   161b8:	bl	7860 <__ctype_get_mb_cur_max@plt>
   161bc:	cmp	x0, #0x2
   161c0:	b.cc	16250 <scols_init_debug@@SMARTCOLS_2.25+0x2ecc>  // b.lo, b.ul, b.last
   161c4:	mov	x0, xzr
   161c8:	mov	x1, x28
   161cc:	mov	x2, xzr
   161d0:	bl	7070 <mbstowcs@plt>
   161d4:	cmn	x0, #0x1
   161d8:	b.eq	16260 <scols_init_debug@@SMARTCOLS_2.25+0x2edc>  // b.none
   161dc:	stur	w21, [x29, #-8]
   161e0:	add	x21, x0, #0x1
   161e4:	mov	x26, x0
   161e8:	lsl	x0, x21, #2
   161ec:	bl	7400 <malloc@plt>
   161f0:	cbz	x0, 16274 <scols_init_debug@@SMARTCOLS_2.25+0x2ef0>
   161f4:	mov	x1, x28
   161f8:	mov	x2, x21
   161fc:	mov	x22, x0
   16200:	bl	7070 <mbstowcs@plt>
   16204:	cbz	x0, 1628c <scols_init_debug@@SMARTCOLS_2.25+0x2f08>
   16208:	str	wzr, [x22, x26, lsl #2]
   1620c:	ldr	w0, [x22]
   16210:	str	w19, [sp]
   16214:	mov	x19, x20
   16218:	str	w25, [sp, #12]
   1621c:	str	x23, [sp, #16]
   16220:	cbz	w0, 16298 <scols_init_debug@@SMARTCOLS_2.25+0x2f14>
   16224:	mov	w23, wzr
   16228:	add	x20, x22, #0x4
   1622c:	mov	w21, #0xfffd                	// #65533
   16230:	b	1623c <scols_init_debug@@SMARTCOLS_2.25+0x2eb8>
   16234:	ldr	w0, [x20], #4
   16238:	cbz	w0, 1629c <scols_init_debug@@SMARTCOLS_2.25+0x2f18>
   1623c:	bl	7c10 <iswprint@plt>
   16240:	cbnz	w0, 16234 <scols_init_debug@@SMARTCOLS_2.25+0x2eb0>
   16244:	mov	w23, #0x1                   	// #1
   16248:	stur	w21, [x20, #-4]
   1624c:	b	16234 <scols_init_debug@@SMARTCOLS_2.25+0x2eb0>
   16250:	mov	x26, xzr
   16254:	mov	x22, xzr
   16258:	mov	x21, x27
   1625c:	b	163e0 <scols_init_debug@@SMARTCOLS_2.25+0x305c>
   16260:	mov	x26, xzr
   16264:	tbnz	w21, #0, 16280 <scols_init_debug@@SMARTCOLS_2.25+0x2efc>
   16268:	mov	x24, #0xffffffffffffffff    	// #-1
   1626c:	mov	x22, x26
   16270:	b	16554 <scols_init_debug@@SMARTCOLS_2.25+0x31d0>
   16274:	ldur	w8, [x29, #-8]
   16278:	mov	x26, xzr
   1627c:	tbz	w8, #0, 16268 <scols_init_debug@@SMARTCOLS_2.25+0x2ee4>
   16280:	mov	x22, x26
   16284:	mov	x21, x27
   16288:	b	163e0 <scols_init_debug@@SMARTCOLS_2.25+0x305c>
   1628c:	mov	x26, xzr
   16290:	mov	x21, x27
   16294:	b	163e0 <scols_init_debug@@SMARTCOLS_2.25+0x305c>
   16298:	mov	w23, wzr
   1629c:	mov	x25, x28
   162a0:	mov	x20, xzr
   162a4:	mov	w21, wzr
   162a8:	add	x26, x26, #0x1
   162ac:	mov	w28, #0x7fffffff            	// #2147483647
   162b0:	cmp	x26, x20
   162b4:	b.eq	162f4 <scols_init_debug@@SMARTCOLS_2.25+0x2f70>  // b.none
   162b8:	ldr	w0, [x22, x20, lsl #2]
   162bc:	cbz	w0, 162f4 <scols_init_debug@@SMARTCOLS_2.25+0x2f70>
   162c0:	bl	7430 <wcwidth@plt>
   162c4:	cmn	w0, #0x1
   162c8:	sub	w8, w28, w0
   162cc:	cset	w9, eq  // eq = none
   162d0:	cmp	w21, w8
   162d4:	cset	w8, gt
   162d8:	orr	w8, w9, w8
   162dc:	cmp	w8, #0x0
   162e0:	csel	w9, wzr, w0, ne  // ne = any
   162e4:	add	w21, w9, w21
   162e8:	add	x20, x20, #0x1
   162ec:	cbz	w8, 162b0 <scols_init_debug@@SMARTCOLS_2.25+0x2f2c>
   162f0:	mov	w21, #0xffffffff            	// #-1
   162f4:	sxtw	x21, w21
   162f8:	mov	x20, x19
   162fc:	mov	x28, x25
   16300:	tbz	w23, #0, 1631c <scols_init_debug@@SMARTCOLS_2.25+0x2f98>
   16304:	mov	x0, xzr
   16308:	mov	x1, x22
   1630c:	mov	x2, xzr
   16310:	bl	7a80 <wcstombs@plt>
   16314:	ldr	w19, [sp]
   16318:	b	16330 <scols_init_debug@@SMARTCOLS_2.25+0x2fac>
   1631c:	ldr	x8, [x24]
   16320:	ldr	w19, [sp]
   16324:	mov	x0, x27
   16328:	cmp	x8, x21
   1632c:	b.cs	163a4 <scols_init_debug@@SMARTCOLS_2.25+0x3020>  // b.hs, b.nlast
   16330:	add	x0, x0, #0x1
   16334:	str	x0, [sp]
   16338:	bl	7400 <malloc@plt>
   1633c:	ldr	x23, [sp, #16]
   16340:	ldr	w25, [sp, #12]
   16344:	mov	x26, x0
   16348:	cbz	x0, 16394 <scols_init_debug@@SMARTCOLS_2.25+0x3010>
   1634c:	ldr	w0, [x22]
   16350:	cbz	w0, 163ac <scols_init_debug@@SMARTCOLS_2.25+0x3028>
   16354:	ldr	x25, [x24]
   16358:	mov	x27, xzr
   1635c:	mov	w28, #0xfffd                	// #65533
   16360:	mov	x23, x22
   16364:	bl	7430 <wcwidth@plt>
   16368:	cmn	w0, #0x1
   1636c:	b.ne	16378 <scols_init_debug@@SMARTCOLS_2.25+0x2ff4>  // b.any
   16370:	mov	w0, #0x1                   	// #1
   16374:	str	w28, [x23]
   16378:	add	x21, x27, w0, sxtw
   1637c:	cmp	x21, x25
   16380:	b.hi	163b8 <scols_init_debug@@SMARTCOLS_2.25+0x3034>  // b.pmore
   16384:	ldr	w0, [x23, #4]!
   16388:	mov	x27, x21
   1638c:	cbnz	w0, 16364 <scols_init_debug@@SMARTCOLS_2.25+0x2fe0>
   16390:	b	163bc <scols_init_debug@@SMARTCOLS_2.25+0x3038>
   16394:	ldur	w8, [x29, #-8]
   16398:	tbnz	w8, #0, 163e0 <scols_init_debug@@SMARTCOLS_2.25+0x305c>
   1639c:	mov	x24, #0xffffffffffffffff    	// #-1
   163a0:	b	16554 <scols_init_debug@@SMARTCOLS_2.25+0x31d0>
   163a4:	mov	x26, xzr
   163a8:	b	163d8 <scols_init_debug@@SMARTCOLS_2.25+0x3054>
   163ac:	mov	x21, xzr
   163b0:	mov	x23, x22
   163b4:	b	163bc <scols_init_debug@@SMARTCOLS_2.25+0x3038>
   163b8:	mov	x21, x27
   163bc:	ldr	x2, [sp]
   163c0:	mov	x0, x26
   163c4:	mov	x1, x22
   163c8:	str	wzr, [x23]
   163cc:	bl	7a80 <wcstombs@plt>
   163d0:	mov	x27, x0
   163d4:	mov	x28, x26
   163d8:	ldr	x23, [sp, #16]
   163dc:	ldr	w25, [sp, #12]
   163e0:	ldr	x8, [x24]
   163e4:	cmp	x21, x8
   163e8:	csel	x9, x8, x21, hi  // hi = pmore
   163ec:	csel	x27, x8, x27, hi  // hi = pmore
   163f0:	cmp	x8, x21
   163f4:	sub	x8, x8, x9
   163f8:	csel	x8, x8, xzr, hi  // hi = pmore
   163fc:	str	x9, [x24]
   16400:	add	x24, x8, x27
   16404:	cbz	x23, 16554 <scols_init_debug@@SMARTCOLS_2.25+0x31d0>
   16408:	add	x9, x20, x23
   1640c:	sub	x21, x9, #0x1
   16410:	stur	x22, [x29, #-8]
   16414:	cbz	w25, 164b8 <scols_init_debug@@SMARTCOLS_2.25+0x3134>
   16418:	cmp	w25, #0x1
   1641c:	b.eq	16444 <scols_init_debug@@SMARTCOLS_2.25+0x30c0>  // b.none
   16420:	cmp	w25, #0x2
   16424:	b.ne	16588 <scols_init_debug@@SMARTCOLS_2.25+0x3204>  // b.any
   16428:	mov	x22, x28
   1642c:	lsr	x28, x8, #1
   16430:	and	x8, x8, #0x1
   16434:	add	x8, x28, x8
   16438:	cmp	x21, x20
   1643c:	b.hi	16454 <scols_init_debug@@SMARTCOLS_2.25+0x30d0>  // b.pmore
   16440:	b	164ac <scols_init_debug@@SMARTCOLS_2.25+0x3128>
   16444:	mov	x22, x28
   16448:	mov	x28, xzr
   1644c:	cmp	x21, x20
   16450:	b.ls	164ac <scols_init_debug@@SMARTCOLS_2.25+0x3128>  // b.plast
   16454:	cbz	x8, 164ac <scols_init_debug@@SMARTCOLS_2.25+0x3128>
   16458:	mvn	x9, x20
   1645c:	add	x9, x21, x9
   16460:	str	x26, [sp, #16]
   16464:	mov	x26, x20
   16468:	sub	x20, x8, #0x1
   1646c:	cmp	x20, x9
   16470:	csel	x8, x9, x20, hi  // hi = pmore
   16474:	add	x2, x8, #0x1
   16478:	mov	x0, x26
   1647c:	mov	w1, w19
   16480:	mov	w25, w19
   16484:	bl	7520 <memset@plt>
   16488:	sub	x8, x23, #0x2
   1648c:	cmp	x20, x8
   16490:	csel	x8, x20, x8, cc  // cc = lo, ul, last
   16494:	mov	x20, x26
   16498:	ldr	x26, [sp, #16]
   1649c:	add	x8, x8, x20
   164a0:	mov	x19, x23
   164a4:	add	x23, x8, #0x1
   164a8:	b	164cc <scols_init_debug@@SMARTCOLS_2.25+0x3148>
   164ac:	mov	w25, w19
   164b0:	mov	x19, x23
   164b4:	b	164c8 <scols_init_debug@@SMARTCOLS_2.25+0x3144>
   164b8:	mov	x22, x28
   164bc:	mov	w25, w19
   164c0:	mov	x19, x23
   164c4:	mov	x28, x8
   164c8:	mov	x23, x20
   164cc:	sub	x8, x21, x23
   164d0:	cmp	x27, x8
   164d4:	csel	x27, x27, x8, cc  // cc = lo, ul, last
   164d8:	mov	x0, x23
   164dc:	mov	x1, x22
   164e0:	mov	x2, x27
   164e4:	strb	wzr, [x23]
   164e8:	bl	6f90 <memcpy@plt>
   164ec:	add	x0, x23, x27
   164f0:	cbz	x28, 1654c <scols_init_debug@@SMARTCOLS_2.25+0x31c8>
   164f4:	ldur	x22, [x29, #-8]
   164f8:	cmp	x0, x21
   164fc:	b.cs	16550 <scols_init_debug@@SMARTCOLS_2.25+0x31cc>  // b.hs, b.nlast
   16500:	mvn	x8, x0
   16504:	add	x8, x21, x8
   16508:	mov	x21, x20
   1650c:	sub	x20, x28, #0x1
   16510:	cmp	x20, x8
   16514:	csel	x8, x8, x20, hi  // hi = pmore
   16518:	add	x2, x8, #0x1
   1651c:	mov	w1, w25
   16520:	bl	7520 <memset@plt>
   16524:	sub	x8, x19, x23
   16528:	sub	x8, x8, x27
   1652c:	add	x8, x8, x21
   16530:	sub	x8, x8, #0x2
   16534:	cmp	x20, x8
   16538:	csel	x8, x8, x20, hi  // hi = pmore
   1653c:	add	x8, x27, x8
   16540:	add	x8, x8, x23
   16544:	add	x0, x8, #0x1
   16548:	b	16550 <scols_init_debug@@SMARTCOLS_2.25+0x31cc>
   1654c:	ldur	x22, [x29, #-8]
   16550:	strb	wzr, [x0]
   16554:	mov	x0, x22
   16558:	bl	7840 <free@plt>
   1655c:	mov	x0, x26
   16560:	bl	7840 <free@plt>
   16564:	mov	x0, x24
   16568:	ldp	x20, x19, [sp, #112]
   1656c:	ldp	x22, x21, [sp, #96]
   16570:	ldp	x24, x23, [sp, #80]
   16574:	ldp	x26, x25, [sp, #64]
   16578:	ldp	x28, x27, [sp, #48]
   1657c:	ldp	x29, x30, [sp, #32]
   16580:	add	sp, sp, #0x80
   16584:	ret
   16588:	bl	7720 <abort@plt>
   1658c:	stp	x29, x30, [sp, #-48]!
   16590:	stp	x22, x21, [sp, #16]
   16594:	stp	x20, x19, [sp, #32]
   16598:	mov	x22, x1
   1659c:	mov	x19, x0
   165a0:	mov	w0, #0x1                   	// #1
   165a4:	mov	w1, #0x38                  	// #56
   165a8:	mov	x29, sp
   165ac:	mov	x21, x2
   165b0:	bl	75a0 <calloc@plt>
   165b4:	mov	x20, x0
   165b8:	cbz	x0, 165dc <scols_init_debug@@SMARTCOLS_2.25+0x3258>
   165bc:	mov	x0, x19
   165c0:	stp	x19, x22, [x20]
   165c4:	str	x21, [x20, #16]
   165c8:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   165cc:	str	x0, [x20, #24]
   165d0:	mov	x0, x19
   165d4:	bl	7030 <strlen@plt>
   165d8:	str	x0, [x20, #32]
   165dc:	mov	x0, x20
   165e0:	ldp	x20, x19, [sp, #32]
   165e4:	ldp	x22, x21, [sp, #16]
   165e8:	ldp	x29, x30, [sp], #48
   165ec:	ret
   165f0:	stp	x29, x30, [sp, #-32]!
   165f4:	str	x19, [sp, #16]
   165f8:	mov	x29, sp
   165fc:	cbz	x0, 16608 <scols_init_debug@@SMARTCOLS_2.25+0x3284>
   16600:	ldr	x19, [x0]
   16604:	b	1660c <scols_init_debug@@SMARTCOLS_2.25+0x3288>
   16608:	mov	x19, xzr
   1660c:	bl	7840 <free@plt>
   16610:	mov	x0, x19
   16614:	ldr	x19, [sp, #16]
   16618:	ldp	x29, x30, [sp], #32
   1661c:	ret
   16620:	sub	sp, sp, #0x40
   16624:	cmp	w1, #0x3
   16628:	stp	x29, x30, [sp, #16]
   1662c:	stp	x22, x21, [sp, #32]
   16630:	stp	x20, x19, [sp, #48]
   16634:	add	x29, sp, #0x10
   16638:	b.hi	166c8 <scols_init_debug@@SMARTCOLS_2.25+0x3344>  // b.pmore
   1663c:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   16640:	mov	w8, w1
   16644:	add	x9, x9, #0xbbd
   16648:	adr	x10, 1665c <scols_init_debug@@SMARTCOLS_2.25+0x32d8>
   1664c:	ldrb	w11, [x9, x8]
   16650:	add	x10, x10, x11, lsl #2
   16654:	mov	x19, x0
   16658:	br	x10
   1665c:	ldr	x9, [x19, #40]
   16660:	cbz	x9, 1675c <scols_init_debug@@SMARTCOLS_2.25+0x33d8>
   16664:	ldr	x8, [x19]
   16668:	str	wzr, [sp, #8]
   1666c:	cbz	x8, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   16670:	ldrb	w10, [x8]
   16674:	cbz	w10, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   16678:	cmp	x9, #0x1
   1667c:	add	x22, x8, x9
   16680:	b.lt	16764 <scols_init_debug@@SMARTCOLS_2.25+0x33e0>  // b.tstop
   16684:	mov	x21, x8
   16688:	bl	7860 <__ctype_get_mb_cur_max@plt>
   1668c:	mov	x2, x0
   16690:	add	x0, sp, #0x8
   16694:	mov	x1, x21
   16698:	mov	x3, xzr
   1669c:	bl	6f80 <mbrtowc@plt>
   166a0:	cmn	x0, #0x3
   166a4:	csinc	x8, x0, xzr, ls  // ls = plast
   166a8:	add	x8, x21, x8
   166ac:	cmp	x8, x22
   166b0:	b.cc	16684 <scols_init_debug@@SMARTCOLS_2.25+0x3300>  // b.lo, b.ul, b.last
   166b4:	mov	x20, x0
   166b8:	mov	x8, x21
   166bc:	cmp	x8, x22
   166c0:	b.ne	16770 <scols_init_debug@@SMARTCOLS_2.25+0x33ec>  // b.any
   166c4:	b	16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   166c8:	mov	w0, #0xffffffea            	// #-22
   166cc:	b	1679c <scols_init_debug@@SMARTCOLS_2.25+0x3418>
   166d0:	ldr	x8, [x19, #48]
   166d4:	ldr	x9, [x19, #24]
   166d8:	cmp	x8, x9
   166dc:	b.cs	1675c <scols_init_debug@@SMARTCOLS_2.25+0x33d8>  // b.hs, b.nlast
   166e0:	ldr	x8, [x19]
   166e4:	cbz	x8, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   166e8:	ldr	x9, [x19, #40]
   166ec:	add	x20, x8, x9
   166f0:	ldrb	w8, [x20]
   166f4:	cbz	w8, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   166f8:	bl	7860 <__ctype_get_mb_cur_max@plt>
   166fc:	mov	x2, x0
   16700:	sub	x0, x29, #0x4
   16704:	mov	x1, x20
   16708:	mov	x3, xzr
   1670c:	bl	6f80 <mbrtowc@plt>
   16710:	ldur	w8, [x29, #-4]
   16714:	mov	x20, x0
   16718:	mov	w0, w8
   1671c:	bl	7430 <wcwidth@plt>
   16720:	cbz	x20, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   16724:	ldp	x9, x10, [x19, #40]
   16728:	mov	w8, w0
   1672c:	mov	w0, wzr
   16730:	add	x9, x9, x20
   16734:	add	x8, x10, w8, sxtw
   16738:	b	16790 <scols_init_debug@@SMARTCOLS_2.25+0x340c>
   1673c:	ldur	q0, [x19, #24]
   16740:	mov	w0, wzr
   16744:	ext	v0.16b, v0.16b, v0.16b, #8
   16748:	stur	q0, [x19, #40]
   1674c:	b	1679c <scols_init_debug@@SMARTCOLS_2.25+0x3418>
   16750:	mov	w0, wzr
   16754:	stp	xzr, xzr, [x19, #40]
   16758:	b	1679c <scols_init_debug@@SMARTCOLS_2.25+0x3418>
   1675c:	mov	w0, #0x1                   	// #1
   16760:	b	1679c <scols_init_debug@@SMARTCOLS_2.25+0x3418>
   16764:	mov	x20, xzr
   16768:	cmp	x8, x22
   1676c:	b.eq	16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>  // b.none
   16770:	ldr	w0, [sp, #8]
   16774:	bl	7430 <wcwidth@plt>
   16778:	cbz	x20, 16798 <scols_init_debug@@SMARTCOLS_2.25+0x3414>
   1677c:	ldp	x9, x10, [x19, #40]
   16780:	mov	w8, w0
   16784:	mov	w0, wzr
   16788:	sub	x9, x9, x20
   1678c:	sub	x8, x10, w8, sxtw
   16790:	stp	x9, x8, [x19, #40]
   16794:	b	1679c <scols_init_debug@@SMARTCOLS_2.25+0x3418>
   16798:	mov	w0, wzr
   1679c:	ldp	x20, x19, [sp, #48]
   167a0:	ldp	x22, x21, [sp, #32]
   167a4:	ldp	x29, x30, [sp, #16]
   167a8:	add	sp, sp, #0x40
   167ac:	ret
   167b0:	stp	x29, x30, [sp, #-32]!
   167b4:	str	x19, [sp, #16]
   167b8:	ldp	x9, x8, [x0, #32]
   167bc:	mov	x19, x0
   167c0:	mov	x29, sp
   167c4:	cmp	x8, x9
   167c8:	b.cc	167ec <scols_init_debug@@SMARTCOLS_2.25+0x3468>  // b.lo, b.ul, b.last
   167cc:	mov	x0, x19
   167d0:	mov	w1, wzr
   167d4:	bl	16620 <scols_init_debug@@SMARTCOLS_2.25+0x329c>
   167d8:	cmp	w0, #0x1
   167dc:	b.ne	167ec <scols_init_debug@@SMARTCOLS_2.25+0x3468>  // b.any
   167e0:	ldr	x19, [sp, #16]
   167e4:	ldp	x29, x30, [sp], #32
   167e8:	ret
   167ec:	mov	x0, x19
   167f0:	ldr	x19, [sp, #16]
   167f4:	ldp	x29, x30, [sp], #32
   167f8:	b	167fc <scols_init_debug@@SMARTCOLS_2.25+0x3478>
   167fc:	sub	sp, sp, #0x40
   16800:	stp	x29, x30, [sp, #16]
   16804:	stp	x22, x21, [sp, #32]
   16808:	stp	x20, x19, [sp, #48]
   1680c:	ldr	x8, [x0, #24]
   16810:	add	x29, sp, #0x10
   16814:	cbz	x8, 168b8 <scols_init_debug@@SMARTCOLS_2.25+0x3534>
   16818:	ldp	x9, x8, [x0, #32]
   1681c:	mov	x19, x0
   16820:	cmp	x8, x9
   16824:	b.cs	168b8 <scols_init_debug@@SMARTCOLS_2.25+0x3534>  // b.hs, b.nlast
   16828:	ldr	x9, [x19]
   1682c:	add	x20, x9, x8
   16830:	cbz	x9, 16868 <scols_init_debug@@SMARTCOLS_2.25+0x34e4>
   16834:	ldrb	w8, [x20]
   16838:	cbz	w8, 16868 <scols_init_debug@@SMARTCOLS_2.25+0x34e4>
   1683c:	bl	7860 <__ctype_get_mb_cur_max@plt>
   16840:	mov	x2, x0
   16844:	sub	x0, x29, #0x4
   16848:	mov	x1, x20
   1684c:	mov	x3, xzr
   16850:	bl	6f80 <mbrtowc@plt>
   16854:	ldur	w8, [x29, #-4]
   16858:	mov	x21, x0
   1685c:	mov	w0, w8
   16860:	bl	7430 <wcwidth@plt>
   16864:	b	1686c <scols_init_debug@@SMARTCOLS_2.25+0x34e8>
   16868:	mov	x21, xzr
   1686c:	mov	x0, x20
   16870:	bl	7030 <strlen@plt>
   16874:	sub	x22, x0, x21
   16878:	add	x1, x20, x21
   1687c:	mov	x0, x20
   16880:	mov	x2, x22
   16884:	bl	6fb0 <memmove@plt>
   16888:	cmn	x21, #0x1
   1688c:	strb	wzr, [x20, x22]
   16890:	b.eq	168b8 <scols_init_debug@@SMARTCOLS_2.25+0x3534>  // b.none
   16894:	ldr	x8, [x19, #32]
   16898:	ldr	x0, [x19]
   1689c:	sub	x8, x8, x21
   168a0:	str	x8, [x19, #32]
   168a4:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   168a8:	mov	x8, x0
   168ac:	mov	w0, wzr
   168b0:	str	x8, [x19, #24]
   168b4:	b	168bc <scols_init_debug@@SMARTCOLS_2.25+0x3538>
   168b8:	mov	w0, #0x1                   	// #1
   168bc:	ldp	x20, x19, [sp, #48]
   168c0:	ldp	x22, x21, [sp, #32]
   168c4:	ldp	x29, x30, [sp, #16]
   168c8:	add	sp, sp, #0x40
   168cc:	ret
   168d0:	stp	x29, x30, [sp, #-32]!
   168d4:	mov	w1, wzr
   168d8:	str	x19, [sp, #16]
   168dc:	mov	x29, sp
   168e0:	mov	x19, x0
   168e4:	bl	16620 <scols_init_debug@@SMARTCOLS_2.25+0x329c>
   168e8:	cbz	w0, 168fc <scols_init_debug@@SMARTCOLS_2.25+0x3578>
   168ec:	ldr	x19, [sp, #16]
   168f0:	mov	w0, #0x1                   	// #1
   168f4:	ldp	x29, x30, [sp], #32
   168f8:	ret
   168fc:	mov	x0, x19
   16900:	ldr	x19, [sp, #16]
   16904:	ldp	x29, x30, [sp], #32
   16908:	b	167fc <scols_init_debug@@SMARTCOLS_2.25+0x3478>
   1690c:	stp	x29, x30, [sp, #-48]!
   16910:	stp	x20, x19, [sp, #32]
   16914:	str	x21, [sp, #16]
   16918:	ldr	x21, [x0, #32]
   1691c:	mov	x29, sp
   16920:	mov	x19, x0
   16924:	mov	w20, w1
   16928:	bl	7860 <__ctype_get_mb_cur_max@plt>
   1692c:	ldr	x8, [x19, #8]
   16930:	add	x9, x0, x21
   16934:	cmp	x9, x8
   16938:	b.hi	16994 <scols_init_debug@@SMARTCOLS_2.25+0x3610>  // b.pmore
   1693c:	ldr	x8, [x19]
   16940:	ldr	x9, [x19, #40]
   16944:	add	x2, x29, #0x18
   16948:	mov	w1, w20
   1694c:	add	x0, x8, x9
   16950:	bl	169a8 <scols_init_debug@@SMARTCOLS_2.25+0x3624>
   16954:	cmn	x0, #0x1
   16958:	b.eq	16994 <scols_init_debug@@SMARTCOLS_2.25+0x3610>  // b.none
   1695c:	ldr	x8, [x29, #24]
   16960:	ldr	x9, [x19, #48]
   16964:	ldr	q0, [x19, #32]
   16968:	dup	v1.2d, x0
   1696c:	ldr	x0, [x19]
   16970:	add	x8, x9, x8
   16974:	add	v0.2d, v0.2d, v1.2d
   16978:	str	x8, [x19, #48]
   1697c:	str	q0, [x19, #32]
   16980:	bl	15bbc <scols_init_debug@@SMARTCOLS_2.25+0x2838>
   16984:	mov	x8, x0
   16988:	mov	w0, wzr
   1698c:	str	x8, [x19, #24]
   16990:	b	16998 <scols_init_debug@@SMARTCOLS_2.25+0x3614>
   16994:	mov	w0, #0x1                   	// #1
   16998:	ldp	x20, x19, [sp, #32]
   1699c:	ldr	x21, [sp, #16]
   169a0:	ldp	x29, x30, [sp], #48
   169a4:	ret
   169a8:	stp	x29, x30, [sp, #-64]!
   169ac:	str	x23, [sp, #16]
   169b0:	stp	x22, x21, [sp, #32]
   169b4:	stp	x20, x19, [sp, #48]
   169b8:	mov	x29, sp
   169bc:	mov	x21, x2
   169c0:	mov	w23, w1
   169c4:	mov	x19, x0
   169c8:	bl	7860 <__ctype_get_mb_cur_max@plt>
   169cc:	add	x9, x0, #0xf
   169d0:	mov	x8, sp
   169d4:	and	x9, x9, #0xfffffffffffffff0
   169d8:	sub	x20, x8, x9
   169dc:	mov	sp, x20
   169e0:	mov	x0, x20
   169e4:	mov	w1, w23
   169e8:	bl	7810 <wctomb@plt>
   169ec:	cmn	w0, #0x1
   169f0:	sxtw	x22, w0
   169f4:	b.eq	16a3c <scols_init_debug@@SMARTCOLS_2.25+0x36b8>  // b.none
   169f8:	mov	w0, w23
   169fc:	bl	7430 <wcwidth@plt>
   16a00:	sxtw	x8, w0
   16a04:	mov	x0, x19
   16a08:	str	x8, [x21]
   16a0c:	bl	7030 <strlen@plt>
   16a10:	mov	x21, x0
   16a14:	add	x0, x19, x22
   16a18:	mov	x1, x19
   16a1c:	mov	x2, x21
   16a20:	bl	6fb0 <memmove@plt>
   16a24:	mov	x0, x19
   16a28:	mov	x1, x20
   16a2c:	mov	x2, x22
   16a30:	bl	6f90 <memcpy@plt>
   16a34:	add	x8, x21, x22
   16a38:	strb	wzr, [x19, x8]
   16a3c:	mov	x0, x22
   16a40:	mov	sp, x29
   16a44:	ldp	x20, x19, [sp, #48]
   16a48:	ldp	x22, x21, [sp, #32]
   16a4c:	ldr	x23, [sp, #16]
   16a50:	ldp	x29, x30, [sp], #64
   16a54:	ret
   16a58:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   16a5c:	ldr	q0, [x8, #3024]
   16a60:	str	xzr, [x0, #16]
   16a64:	str	q0, [x0]
   16a68:	ret
   16a6c:	stp	x29, x30, [sp, #-64]!
   16a70:	str	x23, [sp, #16]
   16a74:	stp	x22, x21, [sp, #32]
   16a78:	stp	x20, x19, [sp, #48]
   16a7c:	ldp	w8, w9, [x0, #16]
   16a80:	mov	w20, w2
   16a84:	mov	x19, x1
   16a88:	mov	x21, x0
   16a8c:	adds	w10, w8, w2, lsl #3
   16a90:	mov	x29, sp
   16a94:	str	w10, [x0, #16]
   16a98:	b.cc	16aa4 <scols_init_debug@@SMARTCOLS_2.25+0x3720>  // b.lo, b.ul, b.last
   16a9c:	add	w9, w9, #0x1
   16aa0:	str	w9, [x21, #20]
   16aa4:	add	w9, w9, w20, lsr #29
   16aa8:	ubfx	x8, x8, #3, #6
   16aac:	str	w9, [x21, #20]
   16ab0:	cbz	w8, 16af8 <scols_init_debug@@SMARTCOLS_2.25+0x3774>
   16ab4:	mov	w10, #0x40                  	// #64
   16ab8:	add	x9, x21, x8
   16abc:	sub	w22, w10, w8
   16ac0:	cmp	w22, w20
   16ac4:	add	x0, x9, #0x18
   16ac8:	b.ls	16ad4 <scols_init_debug@@SMARTCOLS_2.25+0x3750>  // b.plast
   16acc:	mov	w2, w20
   16ad0:	b	16b3c <scols_init_debug@@SMARTCOLS_2.25+0x37b8>
   16ad4:	mov	x1, x19
   16ad8:	mov	x2, x22
   16adc:	add	x23, x21, #0x18
   16ae0:	bl	6f90 <memcpy@plt>
   16ae4:	mov	x0, x21
   16ae8:	mov	x1, x23
   16aec:	bl	16b54 <scols_init_debug@@SMARTCOLS_2.25+0x37d0>
   16af0:	add	x19, x19, x22
   16af4:	sub	w20, w20, w22
   16af8:	cmp	w20, #0x40
   16afc:	add	x22, x21, #0x18
   16b00:	b.cc	16b34 <scols_init_debug@@SMARTCOLS_2.25+0x37b0>  // b.lo, b.ul, b.last
   16b04:	mov	w23, w20
   16b08:	ldp	q1, q0, [x19, #32]
   16b0c:	ldp	q3, q2, [x19], #64
   16b10:	mov	x0, x21
   16b14:	mov	x1, x22
   16b18:	stp	q1, q0, [x22, #32]
   16b1c:	stp	q3, q2, [x22]
   16b20:	bl	16b54 <scols_init_debug@@SMARTCOLS_2.25+0x37d0>
   16b24:	sub	w23, w23, #0x40
   16b28:	cmp	w23, #0x3f
   16b2c:	b.hi	16b08 <scols_init_debug@@SMARTCOLS_2.25+0x3784>  // b.pmore
   16b30:	and	w20, w20, #0x3f
   16b34:	mov	w2, w20
   16b38:	mov	x0, x22
   16b3c:	mov	x1, x19
   16b40:	ldp	x20, x19, [sp, #48]
   16b44:	ldp	x22, x21, [sp, #32]
   16b48:	ldr	x23, [sp, #16]
   16b4c:	ldp	x29, x30, [sp], #64
   16b50:	b	6f90 <memcpy@plt>
   16b54:	str	x27, [sp, #-80]!
   16b58:	stp	x26, x25, [sp, #16]
   16b5c:	stp	x24, x23, [sp, #32]
   16b60:	stp	x22, x21, [sp, #48]
   16b64:	stp	x20, x19, [sp, #64]
   16b68:	ldp	w11, w8, [x0]
   16b6c:	ldp	w9, w10, [x0, #8]
   16b70:	ldp	w4, w13, [x1]
   16b74:	mov	w2, #0xa478                	// #42104
   16b78:	movk	w2, #0xd76a, lsl #16
   16b7c:	bic	w25, w10, w8
   16b80:	and	w26, w9, w8
   16b84:	orr	w25, w26, w25
   16b88:	add	w26, w11, w4
   16b8c:	add	w25, w26, w25
   16b90:	add	w2, w25, w2
   16b94:	ror	w2, w2, #25
   16b98:	add	w2, w2, w8
   16b9c:	bic	w25, w9, w2
   16ba0:	and	w26, w8, w2
   16ba4:	mov	w5, #0xb756                	// #46934
   16ba8:	orr	w25, w26, w25
   16bac:	add	w26, w10, w13
   16bb0:	movk	w5, #0xe8c7, lsl #16
   16bb4:	add	w25, w26, w25
   16bb8:	ldp	w12, w17, [x1, #8]
   16bbc:	add	w5, w25, w5
   16bc0:	ror	w5, w5, #20
   16bc4:	add	w5, w5, w2
   16bc8:	bic	w25, w8, w5
   16bcc:	and	w26, w2, w5
   16bd0:	mov	w6, #0x70db                	// #28891
   16bd4:	orr	w25, w26, w25
   16bd8:	add	w26, w9, w12
   16bdc:	movk	w6, #0x2420, lsl #16
   16be0:	add	w25, w26, w25
   16be4:	add	w6, w25, w6
   16be8:	ror	w6, w6, #15
   16bec:	add	w6, w6, w5
   16bf0:	bic	w25, w2, w6
   16bf4:	and	w26, w5, w6
   16bf8:	mov	w19, #0xceee                	// #52974
   16bfc:	orr	w25, w26, w25
   16c00:	add	w26, w8, w17
   16c04:	movk	w19, #0xc1bd, lsl #16
   16c08:	add	w25, w26, w25
   16c0c:	ldp	w14, w3, [x1, #16]
   16c10:	add	w19, w25, w19
   16c14:	ror	w19, w19, #10
   16c18:	add	w19, w19, w6
   16c1c:	bic	w25, w5, w19
   16c20:	and	w26, w6, w19
   16c24:	mov	w20, #0xfaf                 	// #4015
   16c28:	orr	w25, w26, w25
   16c2c:	add	w2, w14, w2
   16c30:	movk	w20, #0xf57c, lsl #16
   16c34:	add	w2, w2, w25
   16c38:	add	w2, w2, w20
   16c3c:	ror	w2, w2, #25
   16c40:	add	w20, w2, w19
   16c44:	bic	w2, w6, w20
   16c48:	and	w25, w19, w20
   16c4c:	mov	w21, #0xc62a                	// #50730
   16c50:	orr	w2, w25, w2
   16c54:	add	w5, w3, w5
   16c58:	movk	w21, #0x4787, lsl #16
   16c5c:	add	w2, w5, w2
   16c60:	ldp	w15, w7, [x1, #24]
   16c64:	add	w2, w2, w21
   16c68:	ror	w2, w2, #20
   16c6c:	add	w5, w2, w20
   16c70:	bic	w2, w19, w5
   16c74:	and	w21, w20, w5
   16c78:	mov	w22, #0x4613                	// #17939
   16c7c:	add	w6, w15, w6
   16c80:	orr	w2, w21, w2
   16c84:	movk	w22, #0xa830, lsl #16
   16c88:	add	w2, w6, w2
   16c8c:	add	w2, w2, w22
   16c90:	ror	w2, w2, #15
   16c94:	add	w21, w2, w5
   16c98:	bic	w2, w20, w21
   16c9c:	and	w6, w5, w21
   16ca0:	mov	w23, #0x9501                	// #38145
   16ca4:	orr	w22, w6, w2
   16ca8:	add	w19, w7, w19
   16cac:	movk	w23, #0xfd46, lsl #16
   16cb0:	add	w19, w19, w22
   16cb4:	ldp	w18, w16, [x1, #32]
   16cb8:	add	w19, w19, w23
   16cbc:	ror	w19, w19, #10
   16cc0:	add	w22, w19, w21
   16cc4:	bic	w19, w5, w22
   16cc8:	and	w23, w21, w22
   16ccc:	mov	w24, #0x98d8                	// #39128
   16cd0:	orr	w19, w23, w19
   16cd4:	add	w20, w18, w20
   16cd8:	movk	w24, #0x6980, lsl #16
   16cdc:	add	w19, w20, w19
   16ce0:	add	w19, w19, w24
   16ce4:	ror	w19, w19, #25
   16ce8:	add	w20, w19, w22
   16cec:	bic	w19, w21, w20
   16cf0:	and	w24, w22, w20
   16cf4:	mov	w26, #0xf7af                	// #63407
   16cf8:	orr	w19, w24, w19
   16cfc:	add	w5, w16, w5
   16d00:	movk	w26, #0x8b44, lsl #16
   16d04:	add	w5, w5, w19
   16d08:	ldp	w6, w2, [x1, #40]
   16d0c:	add	w5, w5, w26
   16d10:	ror	w5, w5, #20
   16d14:	add	w26, w5, w20
   16d18:	bic	w5, w22, w26
   16d1c:	and	w19, w20, w26
   16d20:	add	w21, w6, w21
   16d24:	orr	w5, w19, w5
   16d28:	mov	w25, #0xffff5bb1            	// #-42063
   16d2c:	add	w5, w21, w5
   16d30:	add	w5, w5, w25
   16d34:	ror	w5, w5, #15
   16d38:	add	w21, w5, w26
   16d3c:	bic	w5, w20, w21
   16d40:	and	w19, w26, w21
   16d44:	mov	w23, #0xd7be                	// #55230
   16d48:	orr	w25, w19, w5
   16d4c:	add	w22, w2, w22
   16d50:	movk	w23, #0x895c, lsl #16
   16d54:	add	w22, w22, w25
   16d58:	ldp	w19, w5, [x1, #48]
   16d5c:	add	w22, w22, w23
   16d60:	ror	w22, w22, #10
   16d64:	add	w22, w22, w21
   16d68:	bic	w23, w26, w22
   16d6c:	and	w25, w21, w22
   16d70:	mov	w24, #0x1122                	// #4386
   16d74:	orr	w23, w25, w23
   16d78:	add	w20, w19, w20
   16d7c:	movk	w24, #0x6b90, lsl #16
   16d80:	add	w20, w20, w23
   16d84:	add	w20, w20, w24
   16d88:	ror	w20, w20, #25
   16d8c:	add	w23, w20, w22
   16d90:	bic	w20, w21, w23
   16d94:	and	w24, w22, w23
   16d98:	mov	w25, #0x7193                	// #29075
   16d9c:	add	w26, w5, w26
   16da0:	orr	w20, w24, w20
   16da4:	movk	w25, #0xfd98, lsl #16
   16da8:	add	w20, w26, w20
   16dac:	add	w20, w20, w25
   16db0:	ror	w20, w20, #20
   16db4:	add	w24, w20, w23
   16db8:	ldp	w20, w1, [x1, #56]
   16dbc:	bic	w25, w22, w24
   16dc0:	and	w26, w23, w24
   16dc4:	orr	w25, w26, w25
   16dc8:	mov	w26, #0x438e                	// #17294
   16dcc:	add	w21, w20, w21
   16dd0:	movk	w26, #0xa679, lsl #16
   16dd4:	add	w21, w21, w25
   16dd8:	add	w21, w21, w26
   16ddc:	ror	w21, w21, #15
   16de0:	add	w21, w21, w24
   16de4:	bic	w25, w23, w21
   16de8:	and	w26, w24, w21
   16dec:	orr	w25, w26, w25
   16df0:	mov	w26, #0x821                 	// #2081
   16df4:	add	w22, w1, w22
   16df8:	movk	w26, #0x49b4, lsl #16
   16dfc:	add	w22, w22, w25
   16e00:	add	w22, w22, w26
   16e04:	ror	w22, w22, #10
   16e08:	add	w22, w22, w21
   16e0c:	bic	w25, w21, w24
   16e10:	and	w26, w22, w24
   16e14:	orr	w25, w26, w25
   16e18:	mov	w26, #0x2562                	// #9570
   16e1c:	add	w23, w13, w23
   16e20:	movk	w26, #0xf61e, lsl #16
   16e24:	add	w23, w23, w25
   16e28:	add	w23, w23, w26
   16e2c:	ror	w23, w23, #27
   16e30:	add	w23, w23, w22
   16e34:	bic	w25, w22, w21
   16e38:	and	w26, w23, w21
   16e3c:	orr	w25, w26, w25
   16e40:	mov	w26, #0xb340                	// #45888
   16e44:	add	w24, w15, w24
   16e48:	movk	w26, #0xc040, lsl #16
   16e4c:	add	w24, w24, w25
   16e50:	add	w24, w24, w26
   16e54:	ror	w24, w24, #23
   16e58:	add	w24, w24, w23
   16e5c:	bic	w25, w23, w22
   16e60:	and	w26, w24, w22
   16e64:	orr	w25, w26, w25
   16e68:	mov	w26, #0x5a51                	// #23121
   16e6c:	add	w21, w2, w21
   16e70:	movk	w26, #0x265e, lsl #16
   16e74:	add	w21, w21, w25
   16e78:	add	w21, w21, w26
   16e7c:	ror	w21, w21, #18
   16e80:	add	w21, w21, w24
   16e84:	bic	w25, w24, w23
   16e88:	and	w26, w21, w23
   16e8c:	orr	w25, w26, w25
   16e90:	mov	w26, #0xc7aa                	// #51114
   16e94:	add	w22, w4, w22
   16e98:	movk	w26, #0xe9b6, lsl #16
   16e9c:	add	w22, w22, w25
   16ea0:	add	w22, w22, w26
   16ea4:	ror	w22, w22, #12
   16ea8:	add	w22, w22, w21
   16eac:	bic	w25, w21, w24
   16eb0:	and	w26, w22, w24
   16eb4:	orr	w25, w26, w25
   16eb8:	mov	w26, #0x105d                	// #4189
   16ebc:	add	w23, w3, w23
   16ec0:	movk	w26, #0xd62f, lsl #16
   16ec4:	add	w23, w23, w25
   16ec8:	add	w23, w23, w26
   16ecc:	ror	w23, w23, #27
   16ed0:	add	w23, w23, w22
   16ed4:	bic	w25, w22, w21
   16ed8:	and	w26, w23, w21
   16edc:	orr	w25, w26, w25
   16ee0:	mov	w26, #0x1453                	// #5203
   16ee4:	add	w24, w6, w24
   16ee8:	movk	w26, #0x244, lsl #16
   16eec:	add	w24, w24, w25
   16ef0:	add	w24, w24, w26
   16ef4:	ror	w24, w24, #23
   16ef8:	add	w24, w24, w23
   16efc:	bic	w25, w23, w22
   16f00:	and	w26, w24, w22
   16f04:	orr	w25, w26, w25
   16f08:	mov	w26, #0xe681                	// #59009
   16f0c:	add	w21, w1, w21
   16f10:	movk	w26, #0xd8a1, lsl #16
   16f14:	add	w21, w21, w25
   16f18:	add	w21, w21, w26
   16f1c:	ror	w21, w21, #18
   16f20:	add	w21, w21, w24
   16f24:	bic	w25, w24, w23
   16f28:	and	w26, w21, w23
   16f2c:	orr	w25, w26, w25
   16f30:	mov	w26, #0xfbc8                	// #64456
   16f34:	add	w22, w14, w22
   16f38:	movk	w26, #0xe7d3, lsl #16
   16f3c:	add	w22, w22, w25
   16f40:	add	w22, w22, w26
   16f44:	ror	w22, w22, #12
   16f48:	add	w22, w22, w21
   16f4c:	bic	w25, w21, w24
   16f50:	and	w26, w22, w24
   16f54:	orr	w25, w26, w25
   16f58:	mov	w26, #0xcde6                	// #52710
   16f5c:	add	w23, w16, w23
   16f60:	movk	w26, #0x21e1, lsl #16
   16f64:	add	w23, w23, w25
   16f68:	add	w23, w23, w26
   16f6c:	ror	w23, w23, #27
   16f70:	add	w23, w23, w22
   16f74:	bic	w25, w22, w21
   16f78:	and	w26, w23, w21
   16f7c:	orr	w25, w26, w25
   16f80:	mov	w26, #0x7d6                 	// #2006
   16f84:	add	w24, w20, w24
   16f88:	movk	w26, #0xc337, lsl #16
   16f8c:	add	w24, w24, w25
   16f90:	add	w24, w24, w26
   16f94:	ror	w24, w24, #23
   16f98:	add	w24, w24, w23
   16f9c:	bic	w25, w23, w22
   16fa0:	and	w26, w24, w22
   16fa4:	orr	w25, w26, w25
   16fa8:	mov	w26, #0xd87                 	// #3463
   16fac:	add	w21, w17, w21
   16fb0:	movk	w26, #0xf4d5, lsl #16
   16fb4:	add	w21, w21, w25
   16fb8:	add	w21, w21, w26
   16fbc:	ror	w21, w21, #18
   16fc0:	add	w21, w21, w24
   16fc4:	bic	w25, w24, w23
   16fc8:	and	w26, w21, w23
   16fcc:	orr	w25, w26, w25
   16fd0:	mov	w26, #0x14ed                	// #5357
   16fd4:	add	w22, w18, w22
   16fd8:	movk	w26, #0x455a, lsl #16
   16fdc:	add	w22, w22, w25
   16fe0:	add	w22, w22, w26
   16fe4:	ror	w22, w22, #12
   16fe8:	add	w22, w22, w21
   16fec:	bic	w25, w21, w24
   16ff0:	and	w26, w22, w24
   16ff4:	orr	w25, w26, w25
   16ff8:	mov	w26, #0xe905                	// #59653
   16ffc:	add	w23, w5, w23
   17000:	movk	w26, #0xa9e3, lsl #16
   17004:	add	w23, w23, w25
   17008:	add	w23, w23, w26
   1700c:	ror	w23, w23, #27
   17010:	add	w23, w23, w22
   17014:	bic	w25, w22, w21
   17018:	and	w26, w23, w21
   1701c:	orr	w25, w26, w25
   17020:	mov	w26, #0xa3f8                	// #41976
   17024:	add	w24, w12, w24
   17028:	movk	w26, #0xfcef, lsl #16
   1702c:	add	w24, w24, w25
   17030:	add	w24, w24, w26
   17034:	ror	w24, w24, #23
   17038:	add	w24, w24, w23
   1703c:	bic	w25, w23, w22
   17040:	and	w26, w24, w22
   17044:	orr	w25, w26, w25
   17048:	mov	w26, #0x2d9                 	// #729
   1704c:	add	w21, w7, w21
   17050:	movk	w26, #0x676f, lsl #16
   17054:	add	w21, w21, w25
   17058:	add	w21, w21, w26
   1705c:	ror	w21, w21, #18
   17060:	add	w21, w21, w24
   17064:	eor	w25, w21, w24
   17068:	and	w26, w25, w23
   1706c:	add	w22, w19, w22
   17070:	eor	w26, w26, w24
   17074:	add	w22, w22, w26
   17078:	mov	w26, #0x4c8a                	// #19594
   1707c:	movk	w26, #0x8d2a, lsl #16
   17080:	add	w22, w22, w26
   17084:	ror	w22, w22, #12
   17088:	add	w22, w22, w21
   1708c:	mov	w26, #0x3942                	// #14658
   17090:	add	w23, w3, w23
   17094:	eor	w25, w25, w22
   17098:	movk	w26, #0xfffa, lsl #16
   1709c:	add	w23, w23, w25
   170a0:	add	w23, w23, w26
   170a4:	ror	w23, w23, #28
   170a8:	eor	w26, w22, w21
   170ac:	add	w23, w23, w22
   170b0:	mov	w25, #0xf681                	// #63105
   170b4:	add	w24, w18, w24
   170b8:	eor	w26, w26, w23
   170bc:	movk	w25, #0x8771, lsl #16
   170c0:	add	w24, w24, w26
   170c4:	add	w24, w24, w25
   170c8:	ror	w24, w24, #21
   170cc:	eor	w25, w23, w22
   170d0:	add	w24, w24, w23
   170d4:	mov	w26, #0x6122                	// #24866
   170d8:	add	w21, w2, w21
   170dc:	eor	w25, w25, w24
   170e0:	movk	w26, #0x6d9d, lsl #16
   170e4:	add	w21, w21, w25
   170e8:	add	w21, w21, w26
   170ec:	ror	w21, w21, #16
   170f0:	eor	w26, w24, w23
   170f4:	add	w21, w21, w24
   170f8:	mov	w25, #0x380c                	// #14348
   170fc:	add	w22, w20, w22
   17100:	eor	w26, w26, w21
   17104:	movk	w25, #0xfde5, lsl #16
   17108:	add	w22, w22, w26
   1710c:	add	w22, w22, w25
   17110:	ror	w22, w22, #9
   17114:	eor	w25, w21, w24
   17118:	add	w22, w22, w21
   1711c:	mov	w26, #0xea44                	// #59972
   17120:	add	w23, w13, w23
   17124:	eor	w25, w25, w22
   17128:	movk	w26, #0xa4be, lsl #16
   1712c:	add	w23, w23, w25
   17130:	add	w23, w23, w26
   17134:	ror	w23, w23, #28
   17138:	eor	w26, w22, w21
   1713c:	add	w23, w23, w22
   17140:	mov	w25, #0xcfa9                	// #53161
   17144:	add	w24, w14, w24
   17148:	eor	w26, w26, w23
   1714c:	movk	w25, #0x4bde, lsl #16
   17150:	add	w24, w24, w26
   17154:	add	w24, w24, w25
   17158:	ror	w24, w24, #21
   1715c:	eor	w25, w23, w22
   17160:	add	w24, w24, w23
   17164:	mov	w26, #0x4b60                	// #19296
   17168:	add	w21, w7, w21
   1716c:	eor	w25, w25, w24
   17170:	movk	w26, #0xf6bb, lsl #16
   17174:	add	w21, w21, w25
   17178:	add	w21, w21, w26
   1717c:	ror	w21, w21, #16
   17180:	eor	w26, w24, w23
   17184:	add	w21, w21, w24
   17188:	mov	w25, #0xbc70                	// #48240
   1718c:	add	w22, w6, w22
   17190:	eor	w26, w26, w21
   17194:	movk	w25, #0xbebf, lsl #16
   17198:	add	w22, w22, w26
   1719c:	add	w22, w22, w25
   171a0:	ror	w22, w22, #9
   171a4:	eor	w25, w21, w24
   171a8:	add	w22, w22, w21
   171ac:	mov	w26, #0x7ec6                	// #32454
   171b0:	add	w23, w5, w23
   171b4:	eor	w25, w25, w22
   171b8:	movk	w26, #0x289b, lsl #16
   171bc:	add	w23, w23, w25
   171c0:	add	w23, w23, w26
   171c4:	ror	w23, w23, #28
   171c8:	eor	w26, w22, w21
   171cc:	add	w23, w23, w22
   171d0:	mov	w25, #0x27fa                	// #10234
   171d4:	add	w24, w4, w24
   171d8:	eor	w26, w26, w23
   171dc:	movk	w25, #0xeaa1, lsl #16
   171e0:	add	w24, w24, w26
   171e4:	add	w24, w24, w25
   171e8:	ror	w24, w24, #21
   171ec:	eor	w25, w23, w22
   171f0:	add	w24, w24, w23
   171f4:	mov	w26, #0x3085                	// #12421
   171f8:	add	w21, w17, w21
   171fc:	eor	w25, w25, w24
   17200:	movk	w26, #0xd4ef, lsl #16
   17204:	add	w21, w21, w25
   17208:	add	w21, w21, w26
   1720c:	ror	w21, w21, #16
   17210:	eor	w26, w24, w23
   17214:	add	w21, w21, w24
   17218:	mov	w25, #0x1d05                	// #7429
   1721c:	add	w22, w15, w22
   17220:	eor	w26, w26, w21
   17224:	movk	w25, #0x488, lsl #16
   17228:	add	w22, w22, w26
   1722c:	add	w22, w22, w25
   17230:	ror	w22, w22, #9
   17234:	eor	w25, w21, w24
   17238:	add	w22, w22, w21
   1723c:	mov	w26, #0xd039                	// #53305
   17240:	add	w23, w16, w23
   17244:	eor	w25, w25, w22
   17248:	movk	w26, #0xd9d4, lsl #16
   1724c:	add	w23, w23, w25
   17250:	add	w23, w23, w26
   17254:	ror	w23, w23, #28
   17258:	eor	w26, w22, w21
   1725c:	add	w23, w23, w22
   17260:	mov	w25, #0x99e5                	// #39397
   17264:	add	w24, w19, w24
   17268:	eor	w26, w26, w23
   1726c:	movk	w25, #0xe6db, lsl #16
   17270:	add	w24, w24, w26
   17274:	add	w24, w24, w25
   17278:	ror	w24, w24, #21
   1727c:	eor	w25, w23, w22
   17280:	add	w24, w24, w23
   17284:	mov	w26, #0x7cf8                	// #31992
   17288:	add	w21, w1, w21
   1728c:	eor	w25, w25, w24
   17290:	movk	w26, #0x1fa2, lsl #16
   17294:	add	w21, w21, w25
   17298:	add	w21, w21, w26
   1729c:	ror	w21, w21, #16
   172a0:	add	w4, w4, w23
   172a4:	eor	w23, w24, w23
   172a8:	add	w21, w21, w24
   172ac:	mov	w25, #0x5665                	// #22117
   172b0:	add	w22, w12, w22
   172b4:	eor	w23, w23, w21
   172b8:	movk	w25, #0xc4ac, lsl #16
   172bc:	add	w22, w22, w23
   172c0:	add	w22, w22, w25
   172c4:	ror	w22, w22, #9
   172c8:	add	w22, w22, w21
   172cc:	add	w7, w7, w24
   172d0:	orn	w24, w22, w24
   172d4:	mov	w26, #0x2244                	// #8772
   172d8:	eor	w24, w24, w21
   172dc:	movk	w26, #0xf429, lsl #16
   172e0:	add	w4, w4, w24
   172e4:	add	w4, w4, w26
   172e8:	ror	w4, w4, #26
   172ec:	add	w27, w4, w22
   172f0:	orn	w4, w27, w21
   172f4:	mov	w23, #0xff97                	// #65431
   172f8:	eor	w4, w4, w22
   172fc:	movk	w23, #0x432a, lsl #16
   17300:	add	w4, w7, w4
   17304:	add	w20, w20, w21
   17308:	add	w21, w4, w23
   1730c:	add	w23, w3, w22
   17310:	ror	w3, w21, #22
   17314:	add	w21, w3, w27
   17318:	orn	w3, w21, w22
   1731c:	mov	w25, #0x23a7                	// #9127
   17320:	eor	w3, w3, w27
   17324:	movk	w25, #0xab94, lsl #16
   17328:	add	w20, w20, w3
   1732c:	add	w20, w20, w25
   17330:	ror	w20, w20, #17
   17334:	add	w20, w20, w21
   17338:	orn	w25, w20, w27
   1733c:	mov	w24, #0xa039                	// #41017
   17340:	eor	w25, w25, w21
   17344:	movk	w24, #0xfc93, lsl #16
   17348:	add	w23, w23, w25
   1734c:	add	w23, w23, w24
   17350:	ror	w23, w23, #11
   17354:	add	w23, w23, w20
   17358:	add	w17, w17, w21
   1735c:	orn	w21, w23, w21
   17360:	mov	w26, #0x59c3                	// #22979
   17364:	add	w19, w19, w27
   17368:	eor	w21, w21, w20
   1736c:	movk	w26, #0x655b, lsl #16
   17370:	add	w19, w19, w21
   17374:	add	w19, w19, w26
   17378:	ror	w19, w19, #26
   1737c:	add	w19, w19, w23
   17380:	add	w6, w6, w20
   17384:	orn	w20, w19, w20
   17388:	mov	w7, #0xcc92                	// #52370
   1738c:	eor	w20, w20, w23
   17390:	movk	w7, #0x8f0c, lsl #16
   17394:	add	w17, w17, w20
   17398:	add	w17, w17, w7
   1739c:	ror	w17, w17, #22
   173a0:	add	w17, w17, w19
   173a4:	add	w13, w13, w23
   173a8:	orn	w23, w17, w23
   173ac:	mov	w4, #0xf47d                	// #62589
   173b0:	eor	w23, w23, w19
   173b4:	movk	w4, #0xffef, lsl #16
   173b8:	add	w6, w6, w23
   173bc:	add	w4, w6, w4
   173c0:	ror	w4, w4, #17
   173c4:	add	w4, w4, w17
   173c8:	orn	w6, w4, w19
   173cc:	mov	w3, #0x5dd1                	// #24017
   173d0:	eor	w6, w6, w17
   173d4:	movk	w3, #0x8584, lsl #16
   173d8:	add	w13, w13, w6
   173dc:	add	w13, w13, w3
   173e0:	ror	w13, w13, #11
   173e4:	add	w13, w13, w4
   173e8:	add	w1, w1, w17
   173ec:	orn	w17, w13, w17
   173f0:	mov	w22, #0x7e4f                	// #32335
   173f4:	add	w18, w18, w19
   173f8:	eor	w17, w17, w4
   173fc:	movk	w22, #0x6fa8, lsl #16
   17400:	add	w17, w18, w17
   17404:	add	w17, w17, w22
   17408:	ror	w17, w17, #26
   1740c:	add	w17, w17, w13
   17410:	orn	w18, w17, w4
   17414:	mov	w25, #0xe6e0                	// #59104
   17418:	eor	w18, w18, w13
   1741c:	movk	w25, #0xfe2c, lsl #16
   17420:	add	w18, w1, w18
   17424:	add	w18, w18, w25
   17428:	ror	w18, w18, #22
   1742c:	add	w18, w18, w17
   17430:	add	w3, w5, w13
   17434:	orn	w13, w18, w13
   17438:	mov	w24, #0x4314                	// #17172
   1743c:	add	w15, w15, w4
   17440:	eor	w13, w13, w17
   17444:	movk	w24, #0xa301, lsl #16
   17448:	add	w13, w15, w13
   1744c:	add	w13, w13, w24
   17450:	ror	w13, w13, #17
   17454:	add	w13, w13, w18
   17458:	orn	w15, w13, w17
   1745c:	mov	w21, #0x11a1                	// #4513
   17460:	eor	w15, w15, w18
   17464:	movk	w21, #0x4e08, lsl #16
   17468:	add	w15, w3, w15
   1746c:	add	w15, w15, w21
   17470:	ror	w15, w15, #11
   17474:	add	w15, w15, w13
   17478:	add	w14, w14, w17
   1747c:	orn	w17, w15, w18
   17480:	mov	w26, #0x7e82                	// #32386
   17484:	eor	w17, w17, w13
   17488:	movk	w26, #0xf753, lsl #16
   1748c:	add	w14, w14, w17
   17490:	add	w14, w14, w26
   17494:	ror	w14, w14, #26
   17498:	add	w14, w14, w15
   1749c:	add	w12, w12, w13
   174a0:	orn	w13, w14, w13
   174a4:	mov	w20, #0xf235                	// #62005
   174a8:	add	w1, w2, w18
   174ac:	eor	w13, w13, w15
   174b0:	movk	w20, #0xbd3a, lsl #16
   174b4:	add	w13, w1, w13
   174b8:	add	w13, w13, w20
   174bc:	ror	w13, w13, #22
   174c0:	add	w13, w13, w14
   174c4:	add	w16, w16, w15
   174c8:	orn	w15, w13, w15
   174cc:	mov	w7, #0xd2bb                	// #53947
   174d0:	eor	w15, w15, w14
   174d4:	movk	w7, #0x2ad7, lsl #16
   174d8:	add	w12, w12, w15
   174dc:	add	w12, w12, w7
   174e0:	ror	w12, w12, #17
   174e4:	add	w12, w12, w13
   174e8:	add	w11, w14, w11
   174ec:	orn	w14, w12, w14
   174f0:	mov	w23, #0xd391                	// #54161
   174f4:	add	w8, w12, w8
   174f8:	add	w9, w12, w9
   174fc:	eor	w12, w14, w13
   17500:	movk	w23, #0xeb86, lsl #16
   17504:	add	w12, w16, w12
   17508:	add	w12, w12, w23
   1750c:	ror	w12, w12, #11
   17510:	add	w10, w13, w10
   17514:	add	w8, w8, w12
   17518:	stp	w11, w8, [x0]
   1751c:	stp	w9, w10, [x0, #8]
   17520:	ldp	x20, x19, [sp, #64]
   17524:	ldp	x22, x21, [sp, #48]
   17528:	ldp	x24, x23, [sp, #32]
   1752c:	ldp	x26, x25, [sp, #16]
   17530:	ldr	x27, [sp], #80
   17534:	ret
   17538:	stp	x29, x30, [sp, #-48]!
   1753c:	stp	x22, x21, [sp, #16]
   17540:	stp	x20, x19, [sp, #32]
   17544:	ldr	w22, [x1, #16]
   17548:	add	x21, x1, #0x18
   1754c:	mov	x20, x0
   17550:	mov	w8, #0x80                  	// #128
   17554:	ubfx	x9, x22, #3, #6
   17558:	add	x0, x21, x9
   1755c:	eor	w2, w9, #0x3f
   17560:	mov	x19, x1
   17564:	cmp	w2, #0x7
   17568:	strb	w8, [x0], #1
   1756c:	mov	x29, sp
   17570:	b.hi	175a0 <scols_init_debug@@SMARTCOLS_2.25+0x421c>  // b.pmore
   17574:	mov	w1, wzr
   17578:	bl	7520 <memset@plt>
   1757c:	mov	x0, x19
   17580:	mov	x1, x21
   17584:	bl	16b54 <scols_init_debug@@SMARTCOLS_2.25+0x37d0>
   17588:	movi	v0.2d, #0x0
   1758c:	str	xzr, [x21, #48]
   17590:	stp	q0, q0, [x21, #16]
   17594:	str	q0, [x21]
   17598:	ldr	w22, [x19, #16]
   1759c:	b	175ac <scols_init_debug@@SMARTCOLS_2.25+0x4228>
   175a0:	sub	w2, w2, #0x8
   175a4:	mov	w1, wzr
   175a8:	bl	7520 <memset@plt>
   175ac:	ldr	w8, [x19, #20]
   175b0:	mov	x0, x19
   175b4:	mov	x1, x21
   175b8:	stp	w22, w8, [x19, #80]
   175bc:	bl	16b54 <scols_init_debug@@SMARTCOLS_2.25+0x37d0>
   175c0:	ldr	q0, [x19]
   175c4:	movi	v1.2d, #0x0
   175c8:	str	q0, [x20]
   175cc:	stp	q1, q1, [x19, #32]
   175d0:	str	q1, [x19, #64]
   175d4:	str	xzr, [x19, #80]
   175d8:	stp	q1, q1, [x19]
   175dc:	ldp	x20, x19, [sp, #32]
   175e0:	ldp	x22, x21, [sp, #16]
   175e4:	ldp	x29, x30, [sp], #48
   175e8:	ret
   175ec:	stp	x29, x30, [sp, #-16]!
   175f0:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   175f4:	ldr	w8, [x8, #1976]
   175f8:	mov	x29, sp
   175fc:	cbz	w8, 17608 <scols_init_debug@@SMARTCOLS_2.25+0x4284>
   17600:	ldp	x29, x30, [sp], #16
   17604:	ret
   17608:	bl	1761c <scols_init_debug@@SMARTCOLS_2.25+0x4298>
   1760c:	adrp	x0, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3c7c>
   17610:	add	x0, x0, #0x960
   17614:	ldp	x29, x30, [sp], #16
   17618:	b	27b40 <scols_init_debug@@SMARTCOLS_2.25+0x147bc>
   1761c:	sub	sp, sp, #0xe0
   17620:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17624:	add	x0, x0, #0xbe0
   17628:	stp	x29, x30, [sp, #160]
   1762c:	stp	x24, x23, [sp, #176]
   17630:	stp	x22, x21, [sp, #192]
   17634:	stp	x20, x19, [sp, #208]
   17638:	add	x29, sp, #0xa0
   1763c:	bl	7cb0 <getenv@plt>
   17640:	mov	x19, x0
   17644:	mov	w0, #0x1                   	// #1
   17648:	bl	7a60 <isatty@plt>
   1764c:	cbz	w0, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   17650:	cbz	x19, 17694 <scols_init_debug@@SMARTCOLS_2.25+0x4310>
   17654:	ldrb	w20, [x19]
   17658:	cbz	w20, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   1765c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17660:	add	x1, x1, #0xbeb
   17664:	mov	x0, x19
   17668:	bl	77b0 <strcmp@plt>
   1766c:	cbz	w0, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   17670:	cmp	w20, #0x2f
   17674:	b.ne	1769c <scols_init_debug@@SMARTCOLS_2.25+0x4318>  // b.any
   17678:	mov	w1, #0x1                   	// #1
   1767c:	mov	x0, x19
   17680:	bl	7750 <access@plt>
   17684:	cmp	w0, #0x0
   17688:	cset	w24, eq  // eq = none
   1768c:	cbnz	w24, 1772c <scols_init_debug@@SMARTCOLS_2.25+0x43a8>
   17690:	b	1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   17694:	adrp	x19, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17698:	add	x19, x19, #0xbe6
   1769c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   176a0:	add	x0, x0, #0xbef
   176a4:	bl	7cb0 <getenv@plt>
   176a8:	cbz	x0, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   176ac:	bl	7650 <strdup@plt>
   176b0:	cbz	x0, 178b4 <scols_init_debug@@SMARTCOLS_2.25+0x4530>
   176b4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   176b8:	add	x1, x1, #0xbf4
   176bc:	mov	x20, x0
   176c0:	bl	7000 <strtok@plt>
   176c4:	cbz	x0, 1771c <scols_init_debug@@SMARTCOLS_2.25+0x4398>
   176c8:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   176cc:	add	x21, x21, #0xbf4
   176d0:	mov	w24, #0x1                   	// #1
   176d4:	b	176e8 <scols_init_debug@@SMARTCOLS_2.25+0x4364>
   176d8:	mov	x0, xzr
   176dc:	mov	x1, x21
   176e0:	bl	7000 <strtok@plt>
   176e4:	cbz	x0, 1771c <scols_init_debug@@SMARTCOLS_2.25+0x4398>
   176e8:	mov	w1, #0x80000               	// #524288
   176ec:	bl	7460 <open@plt>
   176f0:	tbnz	w0, #31, 176d8 <scols_init_debug@@SMARTCOLS_2.25+0x4354>
   176f4:	mov	w2, #0x1                   	// #1
   176f8:	mov	x1, x19
   176fc:	mov	w3, wzr
   17700:	mov	w22, w0
   17704:	bl	7c50 <faccessat@plt>
   17708:	mov	w23, w0
   1770c:	mov	w0, w22
   17710:	bl	7690 <close@plt>
   17714:	cbnz	w23, 176d8 <scols_init_debug@@SMARTCOLS_2.25+0x4354>
   17718:	b	17720 <scols_init_debug@@SMARTCOLS_2.25+0x439c>
   1771c:	mov	w24, wzr
   17720:	mov	x0, x20
   17724:	bl	7840 <free@plt>
   17728:	cbz	w24, 1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   1772c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17730:	adrp	x20, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17734:	add	x8, x8, #0x778
   17738:	add	x20, x20, #0x7b0
   1773c:	str	x19, [x8, #16]
   17740:	ldrb	w19, [x20, #792]
   17744:	str	x8, [x20]
   17748:	mov	w8, #0xffffffff            	// #-1
   1774c:	str	w8, [x20, #12]
   17750:	adrp	x8, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3c7c>
   17754:	add	x8, x8, #0xb40
   17758:	str	x8, [x20, #800]
   1775c:	tbnz	w19, #0, 17778 <scols_init_debug@@SMARTCOLS_2.25+0x43f4>
   17760:	add	x0, sp, #0x8
   17764:	bl	7210 <pipe@plt>
   17768:	tbnz	w0, #31, 17878 <scols_init_debug@@SMARTCOLS_2.25+0x44f4>
   1776c:	ldr	w8, [sp, #12]
   17770:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17774:	str	w8, [x9, #1980]
   17778:	mov	x0, xzr
   1777c:	bl	79c0 <fflush@plt>
   17780:	bl	72b0 <fork@plt>
   17784:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17788:	str	w0, [x8, #1976]
   1778c:	cbz	w0, 178c4 <scols_init_debug@@SMARTCOLS_2.25+0x4540>
   17790:	tbnz	w0, #31, 177a4 <scols_init_debug@@SMARTCOLS_2.25+0x4420>
   17794:	adrp	x20, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17798:	tbnz	w19, #0, 177bc <scols_init_debug@@SMARTCOLS_2.25+0x4438>
   1779c:	ldr	w0, [sp, #8]
   177a0:	b	177c4 <scols_init_debug@@SMARTCOLS_2.25+0x4440>
   177a4:	tbnz	w19, #0, 178a4 <scols_init_debug@@SMARTCOLS_2.25+0x4520>
   177a8:	ldr	w0, [sp, #8]
   177ac:	bl	7690 <close@plt>
   177b0:	ldr	w0, [sp, #12]
   177b4:	bl	7690 <close@plt>
   177b8:	b	1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   177bc:	ldr	w0, [x20, #1980]
   177c0:	cbz	w0, 177c8 <scols_init_debug@@SMARTCOLS_2.25+0x4444>
   177c4:	bl	7690 <close@plt>
   177c8:	ldr	w0, [x20, #1980]
   177cc:	mov	w1, #0x1                   	// #1
   177d0:	bl	7bc0 <dup2@plt>
   177d4:	mov	w0, #0x2                   	// #2
   177d8:	bl	7a60 <isatty@plt>
   177dc:	cbz	w0, 177ec <scols_init_debug@@SMARTCOLS_2.25+0x4468>
   177e0:	ldr	w0, [x20, #1980]
   177e4:	mov	w1, #0x2                   	// #2
   177e8:	bl	7bc0 <dup2@plt>
   177ec:	adrp	x20, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   177f0:	add	x20, x20, #0x7bc
   177f4:	mov	x19, x20
   177f8:	ldr	w0, [x19], #172
   177fc:	bl	7690 <close@plt>
   17800:	adrp	x8, 17000 <scols_init_debug@@SMARTCOLS_2.25+0x3c7c>
   17804:	movi	v0.2d, #0x0
   17808:	add	x8, x8, #0xc0c
   1780c:	add	x2, x20, #0x14
   17810:	add	x1, sp, #0x8
   17814:	mov	w0, #0x2                   	// #2
   17818:	stp	q0, q0, [sp, #16]
   1781c:	stp	q0, q0, [sp, #48]
   17820:	stp	q0, q0, [sp, #80]
   17824:	stp	q0, q0, [sp, #112]
   17828:	stur	q0, [sp, #144]
   1782c:	str	x8, [sp, #8]
   17830:	bl	76a0 <sigaction@plt>
   17834:	add	x1, sp, #0x8
   17838:	mov	w0, #0x1                   	// #1
   1783c:	mov	x2, x19
   17840:	bl	76a0 <sigaction@plt>
   17844:	add	x2, x20, #0x144
   17848:	add	x1, sp, #0x8
   1784c:	mov	w0, #0xf                   	// #15
   17850:	bl	76a0 <sigaction@plt>
   17854:	add	x2, x20, #0x1dc
   17858:	add	x1, sp, #0x8
   1785c:	mov	w0, #0x3                   	// #3
   17860:	bl	76a0 <sigaction@plt>
   17864:	add	x2, x20, #0x274
   17868:	add	x1, sp, #0x8
   1786c:	mov	w0, #0xd                   	// #13
   17870:	bl	76a0 <sigaction@plt>
   17874:	b	1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   17878:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1787c:	ldr	w0, [x8, #1984]
   17880:	cmp	w0, #0x1
   17884:	b.lt	1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>  // b.tstop
   17888:	bl	7690 <close@plt>
   1788c:	ldp	x20, x19, [sp, #208]
   17890:	ldp	x22, x21, [sp, #192]
   17894:	ldp	x24, x23, [sp, #176]
   17898:	ldp	x29, x30, [sp, #160]
   1789c:	add	sp, sp, #0xe0
   178a0:	ret
   178a4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   178a8:	ldr	w0, [x8, #1980]
   178ac:	cbnz	w0, 17888 <scols_init_debug@@SMARTCOLS_2.25+0x4504>
   178b0:	b	1788c <scols_init_debug@@SMARTCOLS_2.25+0x4508>
   178b4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   178b8:	add	x1, x1, #0xbf6
   178bc:	mov	w0, #0x1                   	// #1
   178c0:	bl	7de0 <err@plt>
   178c4:	tbnz	w19, #0, 178e8 <scols_init_debug@@SMARTCOLS_2.25+0x4564>
   178c8:	ldr	w0, [sp, #8]
   178cc:	mov	w1, wzr
   178d0:	bl	7bc0 <dup2@plt>
   178d4:	ldr	w0, [sp, #8]
   178d8:	bl	7690 <close@plt>
   178dc:	add	x8, sp, #0x8
   178e0:	add	x8, x8, #0x4
   178e4:	b	17908 <scols_init_debug@@SMARTCOLS_2.25+0x4584>
   178e8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   178ec:	ldr	w0, [x8, #1980]
   178f0:	cmp	w0, #0x1
   178f4:	b.lt	17910 <scols_init_debug@@SMARTCOLS_2.25+0x458c>  // b.tstop
   178f8:	mov	w1, wzr
   178fc:	bl	7bc0 <dup2@plt>
   17900:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17904:	add	x8, x8, #0x7bc
   17908:	ldr	w0, [x8]
   1790c:	bl	7690 <close@plt>
   17910:	ldr	x8, [x20, #800]
   17914:	blr	x8
   17918:	ldr	x1, [x20]
   1791c:	ldr	x0, [x1]
   17920:	bl	77a0 <execvp@plt>
   17924:	bl	7c90 <__errno_location@plt>
   17928:	ldr	w8, [x0]
   1792c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17930:	add	x1, x1, #0xc45
   17934:	mov	w2, #0x5                   	// #5
   17938:	cmp	w8, #0x2
   1793c:	mov	w8, #0x7e                  	// #126
   17940:	mov	x0, xzr
   17944:	cinc	w19, w8, eq  // eq = none
   17948:	bl	7b20 <dcgettext@plt>
   1794c:	ldr	x8, [x20]
   17950:	mov	x1, x0
   17954:	mov	w0, w19
   17958:	ldr	x2, [x8]
   1795c:	bl	7de0 <err@plt>
   17960:	sub	sp, sp, #0x30
   17964:	stp	x20, x19, [sp, #32]
   17968:	adrp	x19, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1796c:	ldr	w8, [x19, #1976]
   17970:	stp	x29, x30, [sp, #16]
   17974:	add	x29, sp, #0x10
   17978:	cbz	w8, 179ec <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   1797c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   17980:	ldr	x8, [x8, #4032]
   17984:	ldr	x0, [x8]
   17988:	bl	79c0 <fflush@plt>
   1798c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   17990:	ldr	x8, [x8, #4016]
   17994:	ldr	x0, [x8]
   17998:	bl	79c0 <fflush@plt>
   1799c:	mov	w0, #0x1                   	// #1
   179a0:	bl	7690 <close@plt>
   179a4:	mov	w0, #0x2                   	// #2
   179a8:	bl	7690 <close@plt>
   179ac:	ldr	w19, [x19, #1976]
   179b0:	sub	x1, x29, #0x4
   179b4:	mov	w2, wzr
   179b8:	mov	w0, w19
   179bc:	bl	7d50 <waitpid@plt>
   179c0:	tbz	w0, #31, 179ec <scols_init_debug@@SMARTCOLS_2.25+0x4668>
   179c4:	bl	7c90 <__errno_location@plt>
   179c8:	mov	x20, x0
   179cc:	ldr	w8, [x20]
   179d0:	cmp	w8, #0x4
   179d4:	b.ne	179fc <scols_init_debug@@SMARTCOLS_2.25+0x4678>  // b.any
   179d8:	sub	x1, x29, #0x4
   179dc:	mov	w0, w19
   179e0:	mov	w2, wzr
   179e4:	bl	7d50 <waitpid@plt>
   179e8:	tbnz	w0, #31, 179cc <scols_init_debug@@SMARTCOLS_2.25+0x4648>
   179ec:	ldp	x20, x19, [sp, #32]
   179f0:	ldp	x29, x30, [sp, #16]
   179f4:	add	sp, sp, #0x30
   179f8:	ret
   179fc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17a00:	add	x1, x1, #0xc5a
   17a04:	mov	w2, #0x5                   	// #5
   17a08:	mov	x0, xzr
   17a0c:	bl	7b20 <dcgettext@plt>
   17a10:	ldr	w8, [x20]
   17a14:	mov	x19, x0
   17a18:	mov	w0, w8
   17a1c:	bl	7670 <strerror@plt>
   17a20:	mov	x2, x0
   17a24:	mov	w0, #0x1                   	// #1
   17a28:	mov	x1, x19
   17a2c:	bl	7de0 <err@plt>
   17a30:	stp	x29, x30, [sp, #-32]!
   17a34:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17a38:	ldr	w8, [x8, #1976]
   17a3c:	str	x19, [sp, #16]
   17a40:	mov	x29, sp
   17a44:	cbz	w8, 17a54 <scols_init_debug@@SMARTCOLS_2.25+0x46d0>
   17a48:	ldr	x19, [sp, #16]
   17a4c:	ldp	x29, x30, [sp], #32
   17a50:	ret
   17a54:	mov	w0, #0x1                   	// #1
   17a58:	bl	70c0 <dup@plt>
   17a5c:	adrp	x19, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17a60:	add	x19, x19, #0x7c8
   17a64:	str	w0, [x19, #4]
   17a68:	mov	w0, #0x2                   	// #2
   17a6c:	bl	70c0 <dup@plt>
   17a70:	str	w0, [x19]
   17a74:	ldr	x19, [sp, #16]
   17a78:	ldp	x29, x30, [sp], #32
   17a7c:	b	1761c <scols_init_debug@@SMARTCOLS_2.25+0x4298>
   17a80:	stp	x29, x30, [sp, #-32]!
   17a84:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17a88:	ldr	w8, [x8, #1976]
   17a8c:	str	x19, [sp, #16]
   17a90:	mov	x29, sp
   17a94:	cbz	w8, 17b34 <scols_init_debug@@SMARTCOLS_2.25+0x47b0>
   17a98:	bl	17960 <scols_init_debug@@SMARTCOLS_2.25+0x45dc>
   17a9c:	adrp	x19, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17aa0:	add	x19, x19, #0x7b0
   17aa4:	ldr	w0, [x19, #28]
   17aa8:	mov	w1, #0x1                   	// #1
   17aac:	bl	7bc0 <dup2@plt>
   17ab0:	ldr	w0, [x19, #24]
   17ab4:	mov	w1, #0x2                   	// #2
   17ab8:	bl	7bc0 <dup2@plt>
   17abc:	ldr	w0, [x19, #28]
   17ac0:	bl	7690 <close@plt>
   17ac4:	ldr	w0, [x19, #24]
   17ac8:	bl	7690 <close@plt>
   17acc:	add	x1, x19, #0x20
   17ad0:	mov	w0, #0x2                   	// #2
   17ad4:	mov	x2, xzr
   17ad8:	bl	76a0 <sigaction@plt>
   17adc:	add	x1, x19, #0xb8
   17ae0:	mov	w0, #0x1                   	// #1
   17ae4:	mov	x2, xzr
   17ae8:	bl	76a0 <sigaction@plt>
   17aec:	add	x1, x19, #0x150
   17af0:	mov	w0, #0xf                   	// #15
   17af4:	mov	x2, xzr
   17af8:	bl	76a0 <sigaction@plt>
   17afc:	add	x1, x19, #0x1e8
   17b00:	mov	w0, #0x3                   	// #3
   17b04:	mov	x2, xzr
   17b08:	bl	76a0 <sigaction@plt>
   17b0c:	add	x1, x19, #0x280
   17b10:	mov	w0, #0xd                   	// #13
   17b14:	mov	x2, xzr
   17b18:	bl	76a0 <sigaction@plt>
   17b1c:	mov	x0, x19
   17b20:	ldr	x19, [sp, #16]
   17b24:	mov	w2, #0x328                 	// #808
   17b28:	mov	w1, wzr
   17b2c:	ldp	x29, x30, [sp], #32
   17b30:	b	7520 <memset@plt>
   17b34:	ldr	x19, [sp, #16]
   17b38:	ldp	x29, x30, [sp], #32
   17b3c:	ret
   17b40:	sub	sp, sp, #0x120
   17b44:	add	x8, sp, #0x80
   17b48:	movi	v0.2d, #0x0
   17b4c:	stur	q0, [x8, #72]
   17b50:	stur	q0, [x8, #56]
   17b54:	stur	q0, [x8, #88]
   17b58:	stur	q0, [x8, #104]
   17b5c:	stur	q0, [x8, #24]
   17b60:	stur	q0, [x8, #8]
   17b64:	stur	q0, [x8, #40]
   17b68:	ldp	q0, q1, [sp, #192]
   17b6c:	str	xzr, [sp, #248]
   17b70:	mov	w8, #0x1                   	// #1
   17b74:	str	x8, [sp, #128]
   17b78:	stp	q0, q1, [sp, #64]
   17b7c:	ldp	q2, q0, [sp, #224]
   17b80:	ldr	q1, [sp, #144]
   17b84:	add	x1, sp, #0x80
   17b88:	mov	x3, sp
   17b8c:	stp	q2, q0, [sp, #96]
   17b90:	ldp	q0, q3, [sp, #160]
   17b94:	mov	w0, #0x1                   	// #1
   17b98:	mov	x2, xzr
   17b9c:	mov	x4, xzr
   17ba0:	stp	q1, q0, [sp, #16]
   17ba4:	ldr	q1, [sp, #128]
   17ba8:	stp	x29, x30, [sp, #256]
   17bac:	str	x28, [sp, #272]
   17bb0:	add	x29, sp, #0x100
   17bb4:	str	q3, [sp, #48]
   17bb8:	str	q1, [sp]
   17bbc:	bl	7aa0 <select@plt>
   17bc0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17bc4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17bc8:	add	x0, x0, #0xc11
   17bcc:	add	x1, x1, #0xc16
   17bd0:	mov	w2, wzr
   17bd4:	bl	71b0 <setenv@plt>
   17bd8:	cbz	w0, 17bfc <scols_init_debug@@SMARTCOLS_2.25+0x4878>
   17bdc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17be0:	add	x1, x1, #0xc1b
   17be4:	mov	w2, #0x5                   	// #5
   17be8:	mov	x0, xzr
   17bec:	bl	7b20 <dcgettext@plt>
   17bf0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17bf4:	add	x1, x1, #0xc11
   17bf8:	bl	77d0 <warn@plt>
   17bfc:	ldr	x28, [sp, #272]
   17c00:	ldp	x29, x30, [sp, #256]
   17c04:	add	sp, sp, #0x120
   17c08:	ret
   17c0c:	stp	x29, x30, [sp, #-32]!
   17c10:	str	x19, [sp, #16]
   17c14:	mov	x29, sp
   17c18:	mov	w19, w0
   17c1c:	bl	17960 <scols_init_debug@@SMARTCOLS_2.25+0x45dc>
   17c20:	mov	w0, w19
   17c24:	ldr	x19, [sp, #16]
   17c28:	ldp	x29, x30, [sp], #32
   17c2c:	b	70b0 <raise@plt>
   17c30:	stp	x29, x30, [sp, #-64]!
   17c34:	stp	x20, x19, [sp, #48]
   17c38:	mov	x29, sp
   17c3c:	mov	x20, xzr
   17c40:	str	x23, [sp, #16]
   17c44:	stp	x22, x21, [sp, #32]
   17c48:	str	xzr, [x29, #24]
   17c4c:	cbz	x0, 17cd0 <scols_init_debug@@SMARTCOLS_2.25+0x494c>
   17c50:	mov	x19, x1
   17c54:	cbz	x1, 17cd0 <scols_init_debug@@SMARTCOLS_2.25+0x494c>
   17c58:	mov	x21, x0
   17c5c:	mov	w0, #0x4000                	// #16384
   17c60:	bl	7400 <malloc@plt>
   17c64:	cbz	x0, 17cf0 <scols_init_debug@@SMARTCOLS_2.25+0x496c>
   17c68:	mov	x22, x0
   17c6c:	str	x0, [x19]
   17c70:	mov	w0, #0x1                   	// #1
   17c74:	mov	w1, #0x30                  	// #48
   17c78:	bl	75a0 <calloc@plt>
   17c7c:	cbz	x0, 17d04 <scols_init_debug@@SMARTCOLS_2.25+0x4980>
   17c80:	mov	x20, x0
   17c84:	bl	7c90 <__errno_location@plt>
   17c88:	mov	x23, x0
   17c8c:	str	wzr, [x0]
   17c90:	add	x4, x29, #0x18
   17c94:	mov	w3, #0x4000                	// #16384
   17c98:	mov	x0, x21
   17c9c:	mov	x1, x20
   17ca0:	mov	x2, x22
   17ca4:	bl	6fa0 <getpwnam_r@plt>
   17ca8:	cbz	w0, 17cc8 <scols_init_debug@@SMARTCOLS_2.25+0x4944>
   17cac:	str	w0, [x23]
   17cb0:	mov	x0, x20
   17cb4:	bl	7840 <free@plt>
   17cb8:	ldr	x0, [x19]
   17cbc:	bl	7840 <free@plt>
   17cc0:	mov	x20, xzr
   17cc4:	b	17cd0 <scols_init_debug@@SMARTCOLS_2.25+0x494c>
   17cc8:	ldr	x8, [x29, #24]
   17ccc:	cbz	x8, 17ce8 <scols_init_debug@@SMARTCOLS_2.25+0x4964>
   17cd0:	mov	x0, x20
   17cd4:	ldp	x20, x19, [sp, #48]
   17cd8:	ldp	x22, x21, [sp, #32]
   17cdc:	ldr	x23, [sp, #16]
   17ce0:	ldp	x29, x30, [sp], #64
   17ce4:	ret
   17ce8:	mov	w0, #0x16                  	// #22
   17cec:	b	17cac <scols_init_debug@@SMARTCOLS_2.25+0x4928>
   17cf0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17cf4:	add	x1, x1, #0xc6e
   17cf8:	mov	w0, #0x1                   	// #1
   17cfc:	mov	w2, #0x4000                	// #16384
   17d00:	bl	7de0 <err@plt>
   17d04:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17d08:	add	x1, x1, #0xc6e
   17d0c:	mov	w0, #0x1                   	// #1
   17d10:	mov	w2, #0x30                  	// #48
   17d14:	bl	7de0 <err@plt>
   17d18:	stp	x29, x30, [sp, #-64]!
   17d1c:	mov	x29, sp
   17d20:	str	x23, [sp, #16]
   17d24:	stp	x22, x21, [sp, #32]
   17d28:	stp	x20, x19, [sp, #48]
   17d2c:	str	xzr, [x29, #24]
   17d30:	cbz	x1, 17da0 <scols_init_debug@@SMARTCOLS_2.25+0x4a1c>
   17d34:	mov	w21, w0
   17d38:	mov	w0, #0x4000                	// #16384
   17d3c:	mov	x19, x1
   17d40:	bl	7400 <malloc@plt>
   17d44:	cbz	x0, 17dcc <scols_init_debug@@SMARTCOLS_2.25+0x4a48>
   17d48:	mov	x22, x0
   17d4c:	str	x0, [x19]
   17d50:	mov	w0, #0x1                   	// #1
   17d54:	mov	w1, #0x30                  	// #48
   17d58:	bl	75a0 <calloc@plt>
   17d5c:	cbz	x0, 17de0 <scols_init_debug@@SMARTCOLS_2.25+0x4a5c>
   17d60:	mov	x20, x0
   17d64:	bl	7c90 <__errno_location@plt>
   17d68:	mov	x23, x0
   17d6c:	str	wzr, [x0]
   17d70:	add	x4, x29, #0x18
   17d74:	mov	w3, #0x4000                	// #16384
   17d78:	mov	w0, w21
   17d7c:	mov	x1, x20
   17d80:	mov	x2, x22
   17d84:	bl	72a0 <getpwuid_r@plt>
   17d88:	cbz	w0, 17dbc <scols_init_debug@@SMARTCOLS_2.25+0x4a38>
   17d8c:	str	w0, [x23]
   17d90:	mov	x0, x20
   17d94:	bl	7840 <free@plt>
   17d98:	ldr	x0, [x19]
   17d9c:	bl	7840 <free@plt>
   17da0:	mov	x20, xzr
   17da4:	mov	x0, x20
   17da8:	ldp	x20, x19, [sp, #48]
   17dac:	ldp	x22, x21, [sp, #32]
   17db0:	ldr	x23, [sp, #16]
   17db4:	ldp	x29, x30, [sp], #64
   17db8:	ret
   17dbc:	ldr	x8, [x29, #24]
   17dc0:	cbnz	x8, 17da4 <scols_init_debug@@SMARTCOLS_2.25+0x4a20>
   17dc4:	mov	w0, #0x16                  	// #22
   17dc8:	b	17d8c <scols_init_debug@@SMARTCOLS_2.25+0x4a08>
   17dcc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17dd0:	add	x1, x1, #0xc6e
   17dd4:	mov	w0, #0x1                   	// #1
   17dd8:	mov	w2, #0x4000                	// #16384
   17ddc:	bl	7de0 <err@plt>
   17de0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17de4:	add	x1, x1, #0xc6e
   17de8:	mov	w0, #0x1                   	// #1
   17dec:	mov	w2, #0x30                  	// #48
   17df0:	bl	7de0 <err@plt>
   17df4:	stp	x29, x30, [sp, #-32]!
   17df8:	str	x19, [sp, #16]
   17dfc:	mov	x29, sp
   17e00:	bl	7d80 <getlogin@plt>
   17e04:	cbz	x0, 17e20 <scols_init_debug@@SMARTCOLS_2.25+0x4a9c>
   17e08:	bl	7650 <strdup@plt>
   17e0c:	cbnz	x0, 17e3c <scols_init_debug@@SMARTCOLS_2.25+0x4ab8>
   17e10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17e14:	add	x1, x1, #0xbf6
   17e18:	mov	w0, #0x1                   	// #1
   17e1c:	bl	7de0 <err@plt>
   17e20:	bl	7c90 <__errno_location@plt>
   17e24:	mov	x19, x0
   17e28:	str	wzr, [x0]
   17e2c:	bl	7200 <getuid@plt>
   17e30:	ldr	w8, [x19]
   17e34:	cbz	w8, 17e48 <scols_init_debug@@SMARTCOLS_2.25+0x4ac4>
   17e38:	mov	x0, xzr
   17e3c:	ldr	x19, [sp, #16]
   17e40:	ldp	x29, x30, [sp], #32
   17e44:	ret
   17e48:	bl	77c0 <getpwuid@plt>
   17e4c:	cbz	x0, 17e3c <scols_init_debug@@SMARTCOLS_2.25+0x4ab8>
   17e50:	ldr	x0, [x0]
   17e54:	cbz	x0, 17e3c <scols_init_debug@@SMARTCOLS_2.25+0x4ab8>
   17e58:	ldrb	w8, [x0]
   17e5c:	cbnz	w8, 17e08 <scols_init_debug@@SMARTCOLS_2.25+0x4a84>
   17e60:	b	17e38 <scols_init_debug@@SMARTCOLS_2.25+0x4ab4>
   17e64:	stp	x29, x30, [sp, #-32]!
   17e68:	stp	x20, x19, [sp, #16]
   17e6c:	mov	x29, sp
   17e70:	mov	w19, w1
   17e74:	mov	w20, w0
   17e78:	bl	7570 <random@plt>
   17e7c:	sub	w8, w19, w20
   17e80:	add	w8, w8, #0x1
   17e84:	sxtw	x9, w8
   17e88:	sdiv	x9, x0, x9
   17e8c:	msub	w8, w9, w8, w0
   17e90:	add	w0, w8, w20
   17e94:	ldp	x20, x19, [sp, #16]
   17e98:	ldp	x29, x30, [sp], #32
   17e9c:	ret
   17ea0:	stp	x29, x30, [sp, #-32]!
   17ea4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17ea8:	add	x0, x0, #0xca0
   17eac:	mov	w1, #0x80000               	// #524288
   17eb0:	str	x19, [sp, #16]
   17eb4:	mov	x29, sp
   17eb8:	bl	7460 <open@plt>
   17ebc:	mov	w19, w0
   17ec0:	cmn	w0, #0x1
   17ec4:	b.eq	17ed0 <scols_init_debug@@SMARTCOLS_2.25+0x4b4c>  // b.none
   17ec8:	tbz	w19, #31, 17eec <scols_init_debug@@SMARTCOLS_2.25+0x4b68>
   17ecc:	b	17f0c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   17ed0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   17ed4:	mov	w1, #0x800                 	// #2048
   17ed8:	add	x0, x0, #0xcad
   17edc:	movk	w1, #0x8, lsl #16
   17ee0:	bl	7460 <open@plt>
   17ee4:	mov	w19, w0
   17ee8:	tbnz	w19, #31, 17f0c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   17eec:	mov	w1, #0x1                   	// #1
   17ef0:	mov	w0, w19
   17ef4:	bl	79a0 <fcntl@plt>
   17ef8:	tbnz	w0, #31, 17f0c <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   17efc:	orr	w2, w0, #0x1
   17f00:	mov	w1, #0x2                   	// #2
   17f04:	mov	w0, w19
   17f08:	bl	79a0 <fcntl@plt>
   17f0c:	bl	17f20 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   17f10:	mov	w0, w19
   17f14:	ldr	x19, [sp, #16]
   17f18:	ldp	x29, x30, [sp], #32
   17f1c:	ret
   17f20:	sub	sp, sp, #0x40
   17f24:	mov	x0, sp
   17f28:	mov	x1, xzr
   17f2c:	stp	x29, x30, [sp, #16]
   17f30:	str	x21, [sp, #32]
   17f34:	stp	x20, x19, [sp, #48]
   17f38:	add	x29, sp, #0x10
   17f3c:	bl	7540 <gettimeofday@plt>
   17f40:	bl	7390 <getpid@plt>
   17f44:	mov	w19, w0
   17f48:	bl	7200 <getuid@plt>
   17f4c:	ldp	x20, x21, [sp]
   17f50:	eor	w8, w0, w19, lsl #16
   17f54:	eor	x19, x21, x20
   17f58:	eor	w0, w8, w19
   17f5c:	bl	7b30 <srandom@plt>
   17f60:	bl	7390 <getpid@plt>
   17f64:	eor	w8, w20, w0
   17f68:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   17f6c:	ldr	x1, [x0, #1888]
   17f70:	add	x0, x0, #0x760
   17f74:	blr	x1
   17f78:	mrs	x9, tpidr_el0
   17f7c:	add	x20, x9, x0
   17f80:	strh	w8, [x20]
   17f84:	bl	74a0 <getppid@plt>
   17f88:	eor	w8, w21, w0
   17f8c:	lsr	x9, x19, #16
   17f90:	mov	x0, sp
   17f94:	mov	x1, xzr
   17f98:	strh	w8, [x20, #2]
   17f9c:	strh	w9, [x20, #4]
   17fa0:	bl	7540 <gettimeofday@plt>
   17fa4:	ldr	w8, [sp]
   17fa8:	ldr	w9, [sp, #8]
   17fac:	eor	w8, w9, w8
   17fb0:	ands	w8, w8, #0x1f
   17fb4:	b.eq	17fcc <scols_init_debug@@SMARTCOLS_2.25+0x4c48>  // b.none
   17fb8:	add	w19, w8, #0x1
   17fbc:	bl	7570 <random@plt>
   17fc0:	sub	w19, w19, #0x1
   17fc4:	cmp	w19, #0x1
   17fc8:	b.gt	17fbc <scols_init_debug@@SMARTCOLS_2.25+0x4c38>
   17fcc:	ldp	x20, x19, [sp, #48]
   17fd0:	ldr	x21, [sp, #32]
   17fd4:	ldp	x29, x30, [sp, #16]
   17fd8:	add	sp, sp, #0x40
   17fdc:	ret
   17fe0:	sub	sp, sp, #0x60
   17fe4:	stp	x29, x30, [sp, #32]
   17fe8:	stp	x24, x23, [sp, #48]
   17fec:	stp	x22, x21, [sp, #64]
   17ff0:	stp	x20, x19, [sp, #80]
   17ff4:	add	x29, sp, #0x20
   17ff8:	mov	x19, x1
   17ffc:	mov	x20, x0
   18000:	bl	7c90 <__errno_location@plt>
   18004:	mov	x23, x0
   18008:	cbz	x19, 18094 <scols_init_debug@@SMARTCOLS_2.25+0x4d10>
   1800c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18010:	ldr	q0, [x8, #3216]
   18014:	mov	w24, wzr
   18018:	mov	x21, x20
   1801c:	mov	x22, x19
   18020:	str	q0, [sp]
   18024:	b	1803c <scols_init_debug@@SMARTCOLS_2.25+0x4cb8>
   18028:	sxtw	x8, w0
   1802c:	mov	w24, wzr
   18030:	sub	x22, x22, x8
   18034:	add	x21, x21, x8
   18038:	cbz	x22, 1809c <scols_init_debug@@SMARTCOLS_2.25+0x4d18>
   1803c:	mov	w2, #0x1                   	// #1
   18040:	mov	x0, x21
   18044:	mov	x1, x22
   18048:	str	wzr, [x23]
   1804c:	bl	7c00 <getrandom@plt>
   18050:	cmp	w0, #0x1
   18054:	b.ge	18028 <scols_init_debug@@SMARTCOLS_2.25+0x4ca4>  // b.tcont
   18058:	ldr	w8, [x23]
   1805c:	cmp	w8, #0x26
   18060:	b.eq	180a8 <scols_init_debug@@SMARTCOLS_2.25+0x4d24>  // b.none
   18064:	cmp	w24, #0x7
   18068:	b.gt	1809c <scols_init_debug@@SMARTCOLS_2.25+0x4d18>
   1806c:	cmp	w8, #0xb
   18070:	b.ne	1809c <scols_init_debug@@SMARTCOLS_2.25+0x4d18>  // b.any
   18074:	ldr	q0, [sp]
   18078:	add	x0, sp, #0x10
   1807c:	mov	x1, xzr
   18080:	str	q0, [sp, #16]
   18084:	bl	78b0 <nanosleep@plt>
   18088:	add	w24, w24, #0x1
   1808c:	cbnz	x22, 1803c <scols_init_debug@@SMARTCOLS_2.25+0x4cb8>
   18090:	b	1809c <scols_init_debug@@SMARTCOLS_2.25+0x4d18>
   18094:	mov	x22, xzr
   18098:	mov	x21, x20
   1809c:	ldr	w8, [x23]
   180a0:	cmp	w8, #0x26
   180a4:	b.ne	18158 <scols_init_debug@@SMARTCOLS_2.25+0x4dd4>  // b.any
   180a8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   180ac:	add	x0, x0, #0xca0
   180b0:	mov	w1, #0x80000               	// #524288
   180b4:	bl	7460 <open@plt>
   180b8:	mov	w23, w0
   180bc:	cmn	w0, #0x1
   180c0:	b.eq	18208 <scols_init_debug@@SMARTCOLS_2.25+0x4e84>  // b.none
   180c4:	tbnz	w23, #31, 18224 <scols_init_debug@@SMARTCOLS_2.25+0x4ea0>
   180c8:	mov	w1, #0x1                   	// #1
   180cc:	mov	w0, w23
   180d0:	bl	79a0 <fcntl@plt>
   180d4:	tbnz	w0, #31, 180e8 <scols_init_debug@@SMARTCOLS_2.25+0x4d64>
   180d8:	orr	w2, w0, #0x1
   180dc:	mov	w1, #0x2                   	// #2
   180e0:	mov	w0, w23
   180e4:	bl	79a0 <fcntl@plt>
   180e8:	bl	17f20 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   180ec:	cbz	x22, 18150 <scols_init_debug@@SMARTCOLS_2.25+0x4dcc>
   180f0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   180f4:	ldr	q0, [x8, #3216]
   180f8:	mov	w24, wzr
   180fc:	str	q0, [sp]
   18100:	b	18114 <scols_init_debug@@SMARTCOLS_2.25+0x4d90>
   18104:	mov	w24, wzr
   18108:	sub	x22, x22, x0
   1810c:	add	x21, x21, x0
   18110:	cbz	x22, 18150 <scols_init_debug@@SMARTCOLS_2.25+0x4dcc>
   18114:	mov	w0, w23
   18118:	mov	x1, x21
   1811c:	mov	x2, x22
   18120:	bl	7a40 <read@plt>
   18124:	cmp	x0, #0x0
   18128:	b.gt	18104 <scols_init_debug@@SMARTCOLS_2.25+0x4d80>
   1812c:	cmp	w24, #0x8
   18130:	b.gt	18150 <scols_init_debug@@SMARTCOLS_2.25+0x4dcc>
   18134:	ldr	q0, [sp]
   18138:	add	x0, sp, #0x10
   1813c:	mov	x1, xzr
   18140:	add	w24, w24, #0x1
   18144:	str	q0, [sp, #16]
   18148:	bl	78b0 <nanosleep@plt>
   1814c:	cbnz	x22, 18114 <scols_init_debug@@SMARTCOLS_2.25+0x4d90>
   18150:	mov	w0, w23
   18154:	bl	7690 <close@plt>
   18158:	bl	17f20 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   1815c:	cbz	x19, 18180 <scols_init_debug@@SMARTCOLS_2.25+0x4dfc>
   18160:	mov	x21, x19
   18164:	mov	x22, x20
   18168:	bl	7570 <random@plt>
   1816c:	ldrb	w8, [x22]
   18170:	subs	x21, x21, #0x1
   18174:	eor	w8, w8, w0, lsr #7
   18178:	strb	w8, [x22], #1
   1817c:	b.ne	18168 <scols_init_debug@@SMARTCOLS_2.25+0x4de4>  // b.any
   18180:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18184:	ldr	x1, [x0, #1888]
   18188:	add	x0, x0, #0x760
   1818c:	blr	x1
   18190:	mrs	x21, tpidr_el0
   18194:	add	x22, x21, x0
   18198:	ldr	w8, [x22]
   1819c:	ldrh	w23, [x22, #4]
   181a0:	mov	w0, #0xb2                  	// #178
   181a4:	str	w8, [sp, #16]
   181a8:	strh	w23, [sp, #20]
   181ac:	bl	7d40 <syscall@plt>
   181b0:	eor	w8, w23, w0
   181b4:	strh	w8, [x22, #4]
   181b8:	cbz	x19, 181d8 <scols_init_debug@@SMARTCOLS_2.25+0x4e54>
   181bc:	add	x0, sp, #0x10
   181c0:	bl	7a70 <jrand48@plt>
   181c4:	ldrb	w8, [x20]
   181c8:	subs	x19, x19, #0x1
   181cc:	eor	w8, w8, w0, lsr #7
   181d0:	strb	w8, [x20], #1
   181d4:	b.ne	181bc <scols_init_debug@@SMARTCOLS_2.25+0x4e38>  // b.any
   181d8:	ldr	w8, [sp, #16]
   181dc:	adrp	x0, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   181e0:	ldr	x1, [x0, #1888]
   181e4:	add	x0, x0, #0x760
   181e8:	blr	x1
   181ec:	str	w8, [x21, x0]
   181f0:	ldp	x20, x19, [sp, #80]
   181f4:	ldp	x22, x21, [sp, #64]
   181f8:	ldp	x24, x23, [sp, #48]
   181fc:	ldp	x29, x30, [sp, #32]
   18200:	add	sp, sp, #0x60
   18204:	ret
   18208:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1820c:	mov	w1, #0x800                 	// #2048
   18210:	add	x0, x0, #0xcad
   18214:	movk	w1, #0x8, lsl #16
   18218:	bl	7460 <open@plt>
   1821c:	mov	w23, w0
   18220:	tbz	w23, #31, 180c8 <scols_init_debug@@SMARTCOLS_2.25+0x4d44>
   18224:	bl	17f20 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   18228:	bl	17f20 <scols_init_debug@@SMARTCOLS_2.25+0x4b9c>
   1822c:	cbnz	x19, 18160 <scols_init_debug@@SMARTCOLS_2.25+0x4ddc>
   18230:	b	18180 <scols_init_debug@@SMARTCOLS_2.25+0x4dfc>
   18234:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18238:	add	x1, x1, #0xcb9
   1823c:	mov	w2, #0x5                   	// #5
   18240:	mov	x0, xzr
   18244:	b	7b20 <dcgettext@plt>
   18248:	stp	x29, x30, [sp, #-80]!
   1824c:	stp	x26, x25, [sp, #16]
   18250:	stp	x24, x23, [sp, #32]
   18254:	stp	x22, x21, [sp, #48]
   18258:	stp	x20, x19, [sp, #64]
   1825c:	adrp	x22, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   18260:	ldr	x22, [x22, #4048]
   18264:	mov	x19, x1
   18268:	mov	w20, w0
   1826c:	mov	x8, xzr
   18270:	ldr	x21, [x22]
   18274:	mov	x29, sp
   18278:	ldr	x9, [x21, x8]
   1827c:	add	x8, x8, #0x8
   18280:	cbnz	x9, 18278 <scols_init_debug@@SMARTCOLS_2.25+0x4ef4>
   18284:	and	x0, x8, #0x7fffffff8
   18288:	bl	7400 <malloc@plt>
   1828c:	str	x0, [x22]
   18290:	cbz	x0, 18324 <scols_init_debug@@SMARTCOLS_2.25+0x4fa0>
   18294:	mov	x8, x0
   18298:	ldr	x0, [x21]
   1829c:	cbz	x0, 182e8 <scols_init_debug@@SMARTCOLS_2.25+0x4f64>
   182a0:	mov	x25, xzr
   182a4:	add	x24, x21, #0x8
   182a8:	mov	x23, #0xffffffff00000000    	// #-4294967296
   182ac:	mov	x26, #0x100000000           	// #4294967296
   182b0:	bl	7650 <strdup@plt>
   182b4:	ldr	x8, [x22]
   182b8:	str	x0, [x8, x25, lsl #3]
   182bc:	cbz	x0, 18324 <scols_init_debug@@SMARTCOLS_2.25+0x4fa0>
   182c0:	ldr	x0, [x24, x25, lsl #3]
   182c4:	add	x8, x25, #0x1
   182c8:	add	x23, x23, x26
   182cc:	mov	x25, x8
   182d0:	cbnz	x0, 182b0 <scols_init_debug@@SMARTCOLS_2.25+0x4f2c>
   182d4:	ldr	x9, [x22]
   182d8:	str	xzr, [x9, w8, uxtw #3]
   182dc:	cbz	w8, 182ec <scols_init_debug@@SMARTCOLS_2.25+0x4f68>
   182e0:	add	x8, x21, x23, asr #29
   182e4:	b	182f4 <scols_init_debug@@SMARTCOLS_2.25+0x4f70>
   182e8:	str	xzr, [x8]
   182ec:	sub	w8, w20, #0x1
   182f0:	add	x8, x19, w8, sxtw #3
   182f4:	ldr	x20, [x8]
   182f8:	mov	x0, x20
   182fc:	bl	7030 <strlen@plt>
   18300:	ldr	x8, [x19]
   18304:	add	x9, x20, x0
   18308:	sub	x8, x9, x8
   1830c:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18310:	cmp	x8, #0x2
   18314:	str	x8, [x9, #2776]
   18318:	b.cc	18324 <scols_init_debug@@SMARTCOLS_2.25+0x4fa0>  // b.lo, b.ul, b.last
   1831c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18320:	str	x19, [x8, #2784]
   18324:	ldp	x20, x19, [sp, #64]
   18328:	ldp	x22, x21, [sp, #48]
   1832c:	ldp	x24, x23, [sp, #32]
   18330:	ldp	x26, x25, [sp, #16]
   18334:	ldp	x29, x30, [sp], #80
   18338:	ret
   1833c:	stp	x29, x30, [sp, #-64]!
   18340:	str	x28, [sp, #16]
   18344:	stp	x22, x21, [sp, #32]
   18348:	stp	x20, x19, [sp, #48]
   1834c:	mov	x29, sp
   18350:	sub	sp, sp, #0x800
   18354:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18358:	ldr	x8, [x22, #2784]
   1835c:	cbz	x8, 183e8 <scols_init_debug@@SMARTCOLS_2.25+0x5064>
   18360:	mov	x19, x1
   18364:	mov	x20, x0
   18368:	bl	7030 <strlen@plt>
   1836c:	mov	x21, x0
   18370:	mov	x0, x19
   18374:	bl	7030 <strlen@plt>
   18378:	add	x8, x21, x0
   1837c:	add	x8, x8, #0x5
   18380:	cmp	x8, #0x800
   18384:	b.hi	183e8 <scols_init_debug@@SMARTCOLS_2.25+0x5064>  // b.pmore
   18388:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1838c:	add	x1, x1, #0xcce
   18390:	mov	x0, sp
   18394:	mov	x2, x20
   18398:	mov	x3, x19
   1839c:	mov	x21, sp
   183a0:	bl	71f0 <sprintf@plt>
   183a4:	mov	x0, sp
   183a8:	bl	7030 <strlen@plt>
   183ac:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   183b0:	ldr	x2, [x8, #2776]
   183b4:	sub	x8, x2, #0x2
   183b8:	cmp	x0, x8
   183bc:	b.ls	183c4 <scols_init_debug@@SMARTCOLS_2.25+0x5040>  // b.plast
   183c0:	strb	wzr, [x21, x8]
   183c4:	ldr	x19, [x22, #2784]
   183c8:	mov	w1, wzr
   183cc:	ldr	x0, [x19]
   183d0:	bl	7520 <memset@plt>
   183d4:	ldr	x0, [x19]
   183d8:	mov	x1, sp
   183dc:	bl	79d0 <strcpy@plt>
   183e0:	ldr	x8, [x22, #2784]
   183e4:	str	xzr, [x8, #8]
   183e8:	add	sp, sp, #0x800
   183ec:	ldp	x20, x19, [sp, #48]
   183f0:	ldp	x22, x21, [sp, #32]
   183f4:	ldr	x28, [sp, #16]
   183f8:	ldp	x29, x30, [sp], #64
   183fc:	ret
   18400:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18404:	str	w0, [x8, #1944]
   18408:	ret
   1840c:	sub	sp, sp, #0x70
   18410:	stp	x29, x30, [sp, #16]
   18414:	stp	x28, x27, [sp, #32]
   18418:	stp	x26, x25, [sp, #48]
   1841c:	stp	x24, x23, [sp, #64]
   18420:	stp	x22, x21, [sp, #80]
   18424:	stp	x20, x19, [sp, #96]
   18428:	add	x29, sp, #0x10
   1842c:	str	xzr, [x1]
   18430:	cbz	x0, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   18434:	ldrb	w22, [x0]
   18438:	mov	x20, x0
   1843c:	cbz	x22, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   18440:	mov	x21, x2
   18444:	mov	x19, x1
   18448:	bl	77e0 <__ctype_b_loc@plt>
   1844c:	ldr	x8, [x0]
   18450:	mov	x23, x0
   18454:	ldrh	w9, [x8, x22, lsl #1]
   18458:	tbz	w9, #13, 1846c <scols_init_debug@@SMARTCOLS_2.25+0x50e8>
   1845c:	add	x9, x20, #0x1
   18460:	ldrb	w22, [x9], #1
   18464:	ldrh	w10, [x8, x22, lsl #1]
   18468:	tbnz	w10, #13, 18460 <scols_init_debug@@SMARTCOLS_2.25+0x50dc>
   1846c:	cmp	w22, #0x2d
   18470:	b.ne	184a8 <scols_init_debug@@SMARTCOLS_2.25+0x5124>  // b.any
   18474:	mov	w22, #0xffffffea            	// #-22
   18478:	neg	w19, w22
   1847c:	bl	7c90 <__errno_location@plt>
   18480:	str	w19, [x0]
   18484:	mov	w0, w22
   18488:	ldp	x20, x19, [sp, #96]
   1848c:	ldp	x22, x21, [sp, #80]
   18490:	ldp	x24, x23, [sp, #64]
   18494:	ldp	x26, x25, [sp, #48]
   18498:	ldp	x28, x27, [sp, #32]
   1849c:	ldp	x29, x30, [sp, #16]
   184a0:	add	sp, sp, #0x70
   184a4:	ret
   184a8:	bl	7c90 <__errno_location@plt>
   184ac:	mov	x24, x0
   184b0:	str	wzr, [x0]
   184b4:	add	x1, sp, #0x8
   184b8:	mov	x0, x20
   184bc:	mov	w2, wzr
   184c0:	mov	w3, wzr
   184c4:	str	xzr, [sp, #8]
   184c8:	bl	7580 <__strtoul_internal@plt>
   184cc:	ldr	x25, [sp, #8]
   184d0:	ldr	w8, [x24]
   184d4:	cmp	x25, x20
   184d8:	b.eq	18658 <scols_init_debug@@SMARTCOLS_2.25+0x52d4>  // b.none
   184dc:	add	x9, x0, #0x1
   184e0:	mov	x20, x0
   184e4:	cmp	x9, #0x1
   184e8:	b.hi	184f0 <scols_init_debug@@SMARTCOLS_2.25+0x516c>  // b.pmore
   184ec:	cbnz	w8, 1865c <scols_init_debug@@SMARTCOLS_2.25+0x52d8>
   184f0:	cbz	x25, 18668 <scols_init_debug@@SMARTCOLS_2.25+0x52e4>
   184f4:	ldrb	w8, [x25]
   184f8:	cbz	w8, 18668 <scols_init_debug@@SMARTCOLS_2.25+0x52e4>
   184fc:	mov	w27, wzr
   18500:	mov	x28, xzr
   18504:	b	18514 <scols_init_debug@@SMARTCOLS_2.25+0x5190>
   18508:	mov	x28, xzr
   1850c:	str	x22, [sp, #8]
   18510:	mov	x25, x22
   18514:	ldrb	w8, [x25, #1]
   18518:	cmp	w8, #0x61
   1851c:	b.le	1854c <scols_init_debug@@SMARTCOLS_2.25+0x51c8>
   18520:	cmp	w8, #0x62
   18524:	b.eq	18554 <scols_init_debug@@SMARTCOLS_2.25+0x51d0>  // b.none
   18528:	cmp	w8, #0x69
   1852c:	b.ne	18564 <scols_init_debug@@SMARTCOLS_2.25+0x51e0>  // b.any
   18530:	ldrb	w8, [x25, #2]
   18534:	orr	w8, w8, #0x20
   18538:	cmp	w8, #0x62
   1853c:	b.ne	18564 <scols_init_debug@@SMARTCOLS_2.25+0x51e0>  // b.any
   18540:	ldrb	w8, [x25, #3]
   18544:	cbnz	w8, 18564 <scols_init_debug@@SMARTCOLS_2.25+0x51e0>
   18548:	b	18678 <scols_init_debug@@SMARTCOLS_2.25+0x52f4>
   1854c:	cmp	w8, #0x42
   18550:	b.ne	18560 <scols_init_debug@@SMARTCOLS_2.25+0x51dc>  // b.any
   18554:	ldrb	w8, [x25, #2]
   18558:	cbnz	w8, 18564 <scols_init_debug@@SMARTCOLS_2.25+0x51e0>
   1855c:	b	18680 <scols_init_debug@@SMARTCOLS_2.25+0x52fc>
   18560:	cbz	w8, 18678 <scols_init_debug@@SMARTCOLS_2.25+0x52f4>
   18564:	bl	7310 <localeconv@plt>
   18568:	cbz	x0, 18588 <scols_init_debug@@SMARTCOLS_2.25+0x5204>
   1856c:	ldr	x22, [x0]
   18570:	cbz	x22, 18594 <scols_init_debug@@SMARTCOLS_2.25+0x5210>
   18574:	mov	x0, x22
   18578:	bl	7030 <strlen@plt>
   1857c:	mov	x26, x0
   18580:	mov	w8, #0x1                   	// #1
   18584:	b	1859c <scols_init_debug@@SMARTCOLS_2.25+0x5218>
   18588:	mov	w8, wzr
   1858c:	mov	x22, xzr
   18590:	b	18598 <scols_init_debug@@SMARTCOLS_2.25+0x5214>
   18594:	mov	w8, wzr
   18598:	mov	x26, xzr
   1859c:	cbnz	x28, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   185a0:	ldrb	w9, [x25]
   185a4:	eor	w8, w8, #0x1
   185a8:	cmp	w9, #0x0
   185ac:	cset	w9, eq  // eq = none
   185b0:	orr	w8, w8, w9
   185b4:	tbnz	w8, #0, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   185b8:	mov	x0, x22
   185bc:	mov	x1, x25
   185c0:	mov	x2, x26
   185c4:	bl	74d0 <strncmp@plt>
   185c8:	cbnz	w0, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   185cc:	add	x22, x25, x26
   185d0:	ldrb	w8, [x22]
   185d4:	cmp	w8, #0x30
   185d8:	b.ne	185ec <scols_init_debug@@SMARTCOLS_2.25+0x5268>  // b.any
   185dc:	ldrb	w8, [x22, #1]!
   185e0:	add	w27, w27, #0x1
   185e4:	cmp	w8, #0x30
   185e8:	b.eq	185dc <scols_init_debug@@SMARTCOLS_2.25+0x5258>  // b.none
   185ec:	ldr	x9, [x23]
   185f0:	sxtb	x8, w8
   185f4:	ldrh	w8, [x9, x8, lsl #1]
   185f8:	tbz	w8, #11, 18508 <scols_init_debug@@SMARTCOLS_2.25+0x5184>
   185fc:	add	x1, sp, #0x8
   18600:	mov	x0, x22
   18604:	mov	w2, wzr
   18608:	mov	w3, wzr
   1860c:	str	wzr, [x24]
   18610:	str	xzr, [sp, #8]
   18614:	bl	7580 <__strtoul_internal@plt>
   18618:	ldr	x25, [sp, #8]
   1861c:	ldr	w8, [x24]
   18620:	cmp	x25, x22
   18624:	b.eq	18658 <scols_init_debug@@SMARTCOLS_2.25+0x52d4>  // b.none
   18628:	add	x9, x0, #0x1
   1862c:	cmp	x9, #0x1
   18630:	b.hi	18638 <scols_init_debug@@SMARTCOLS_2.25+0x52b4>  // b.pmore
   18634:	cbnz	w8, 1865c <scols_init_debug@@SMARTCOLS_2.25+0x52d8>
   18638:	mov	x28, xzr
   1863c:	cbz	x0, 18514 <scols_init_debug@@SMARTCOLS_2.25+0x5190>
   18640:	cbz	x25, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   18644:	ldrb	w8, [x25]
   18648:	mov	w22, #0xffffffea            	// #-22
   1864c:	mov	x28, x0
   18650:	cbnz	w8, 18514 <scols_init_debug@@SMARTCOLS_2.25+0x5190>
   18654:	b	18478 <scols_init_debug@@SMARTCOLS_2.25+0x50f4>
   18658:	cbz	w8, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   1865c:	neg	w22, w8
   18660:	tbz	w22, #31, 18484 <scols_init_debug@@SMARTCOLS_2.25+0x5100>
   18664:	b	18478 <scols_init_debug@@SMARTCOLS_2.25+0x50f4>
   18668:	mov	w22, wzr
   1866c:	str	x20, [x19]
   18670:	tbz	w22, #31, 18484 <scols_init_debug@@SMARTCOLS_2.25+0x5100>
   18674:	b	18478 <scols_init_debug@@SMARTCOLS_2.25+0x50f4>
   18678:	mov	w24, #0x400                 	// #1024
   1867c:	b	18684 <scols_init_debug@@SMARTCOLS_2.25+0x5300>
   18680:	mov	w24, #0x3e8                 	// #1000
   18684:	ldrsb	w22, [x25]
   18688:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1868c:	add	x23, x23, #0xce3
   18690:	mov	w2, #0x9                   	// #9
   18694:	mov	x0, x23
   18698:	mov	w1, w22
   1869c:	bl	7a50 <memchr@plt>
   186a0:	cbnz	x0, 186c0 <scols_init_debug@@SMARTCOLS_2.25+0x533c>
   186a4:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   186a8:	add	x23, x23, #0xcec
   186ac:	mov	w2, #0x9                   	// #9
   186b0:	mov	x0, x23
   186b4:	mov	w1, w22
   186b8:	bl	7a50 <memchr@plt>
   186bc:	cbz	x0, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   186c0:	sub	w8, w0, w23
   186c4:	adds	w8, w8, #0x1
   186c8:	b.cs	186ec <scols_init_debug@@SMARTCOLS_2.25+0x5368>  // b.hs, b.nlast
   186cc:	mvn	w9, w0
   186d0:	add	w9, w9, w23
   186d4:	umulh	x10, x24, x20
   186d8:	cmp	xzr, x10
   186dc:	b.ne	186f4 <scols_init_debug@@SMARTCOLS_2.25+0x5370>  // b.any
   186e0:	adds	w9, w9, #0x1
   186e4:	mul	x20, x20, x24
   186e8:	b.cc	186d4 <scols_init_debug@@SMARTCOLS_2.25+0x5350>  // b.lo, b.ul, b.last
   186ec:	mov	w22, wzr
   186f0:	b	186f8 <scols_init_debug@@SMARTCOLS_2.25+0x5374>
   186f4:	mov	w22, #0xffffffde            	// #-34
   186f8:	cbz	x21, 18700 <scols_init_debug@@SMARTCOLS_2.25+0x537c>
   186fc:	str	w8, [x21]
   18700:	cbz	x28, 1866c <scols_init_debug@@SMARTCOLS_2.25+0x52e8>
   18704:	cbz	w8, 1866c <scols_init_debug@@SMARTCOLS_2.25+0x52e8>
   18708:	mvn	w8, w0
   1870c:	add	w9, w8, w23
   18710:	mov	w8, #0x1                   	// #1
   18714:	umulh	x10, x24, x8
   18718:	cmp	xzr, x10
   1871c:	b.ne	1872c <scols_init_debug@@SMARTCOLS_2.25+0x53a8>  // b.any
   18720:	adds	w9, w9, #0x1
   18724:	mul	x8, x8, x24
   18728:	b.cc	18714 <scols_init_debug@@SMARTCOLS_2.25+0x5390>  // b.lo, b.ul, b.last
   1872c:	mov	w9, #0xa                   	// #10
   18730:	cmp	x28, #0xb
   18734:	b.cc	18748 <scols_init_debug@@SMARTCOLS_2.25+0x53c4>  // b.lo, b.ul, b.last
   18738:	add	x9, x9, x9, lsl #2
   1873c:	lsl	x9, x9, #1
   18740:	cmp	x9, x28
   18744:	b.cc	18738 <scols_init_debug@@SMARTCOLS_2.25+0x53b4>  // b.lo, b.ul, b.last
   18748:	cmp	w27, #0x1
   1874c:	b.lt	187f8 <scols_init_debug@@SMARTCOLS_2.25+0x5474>  // b.tstop
   18750:	cmp	w27, #0x3
   18754:	b.hi	18760 <scols_init_debug@@SMARTCOLS_2.25+0x53dc>  // b.pmore
   18758:	mov	w10, wzr
   1875c:	b	187e4 <scols_init_debug@@SMARTCOLS_2.25+0x5460>
   18760:	mov	w10, #0x1                   	// #1
   18764:	dup	v0.2d, x10
   18768:	and	w10, w27, #0xfffffffc
   1876c:	mov	v1.16b, v0.16b
   18770:	mov	v1.d[0], x9
   18774:	mov	w9, w10
   18778:	fmov	x12, d1
   1877c:	mov	x11, v1.d[1]
   18780:	add	x12, x12, x12, lsl #2
   18784:	fmov	x13, d0
   18788:	lsl	x12, x12, #1
   1878c:	add	x11, x11, x11, lsl #2
   18790:	add	x13, x13, x13, lsl #2
   18794:	mov	x14, v0.d[1]
   18798:	fmov	d1, x12
   1879c:	lsl	x11, x11, #1
   187a0:	lsl	x13, x13, #1
   187a4:	mov	v1.d[1], x11
   187a8:	add	x11, x14, x14, lsl #2
   187ac:	fmov	d0, x13
   187b0:	lsl	x11, x11, #1
   187b4:	subs	w9, w9, #0x4
   187b8:	mov	v0.d[1], x11
   187bc:	b.ne	18778 <scols_init_debug@@SMARTCOLS_2.25+0x53f4>  // b.any
   187c0:	mov	x9, v1.d[1]
   187c4:	mov	x11, v0.d[1]
   187c8:	fmov	x12, d1
   187cc:	fmov	x13, d0
   187d0:	mul	x12, x13, x12
   187d4:	mul	x9, x11, x9
   187d8:	cmp	w27, w10
   187dc:	mul	x9, x12, x9
   187e0:	b.eq	187f8 <scols_init_debug@@SMARTCOLS_2.25+0x5474>  // b.none
   187e4:	sub	w10, w27, w10
   187e8:	add	x9, x9, x9, lsl #2
   187ec:	subs	w10, w10, #0x1
   187f0:	lsl	x9, x9, #1
   187f4:	b.ne	187e8 <scols_init_debug@@SMARTCOLS_2.25+0x5464>  // b.any
   187f8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
   187fc:	mov	w12, #0x1                   	// #1
   18800:	movk	x10, #0xcccd
   18804:	mov	w11, #0xa                   	// #10
   18808:	b	1881c <scols_init_debug@@SMARTCOLS_2.25+0x5498>
   1880c:	cmp	x28, #0x9
   18810:	mov	x28, x13
   18814:	mov	x12, x14
   18818:	b.ls	1866c <scols_init_debug@@SMARTCOLS_2.25+0x52e8>  // b.plast
   1881c:	umulh	x13, x28, x10
   18820:	lsr	x13, x13, #3
   18824:	add	x14, x12, x12, lsl #2
   18828:	msub	x15, x13, x11, x28
   1882c:	lsl	x14, x14, #1
   18830:	cbz	x15, 1880c <scols_init_debug@@SMARTCOLS_2.25+0x5488>
   18834:	udiv	x12, x9, x12
   18838:	udiv	x12, x12, x15
   1883c:	udiv	x12, x8, x12
   18840:	add	x20, x12, x20
   18844:	b	1880c <scols_init_debug@@SMARTCOLS_2.25+0x5488>
   18848:	mov	x2, xzr
   1884c:	b	1840c <scols_init_debug@@SMARTCOLS_2.25+0x5088>
   18850:	stp	x29, x30, [sp, #-48]!
   18854:	stp	x20, x19, [sp, #32]
   18858:	mov	x20, x1
   1885c:	mov	x19, x0
   18860:	str	x21, [sp, #16]
   18864:	mov	x29, sp
   18868:	cbz	x0, 1889c <scols_init_debug@@SMARTCOLS_2.25+0x5518>
   1886c:	ldrb	w21, [x19]
   18870:	mov	x8, x19
   18874:	cbz	w21, 188a0 <scols_init_debug@@SMARTCOLS_2.25+0x551c>
   18878:	bl	77e0 <__ctype_b_loc@plt>
   1887c:	ldr	x9, [x0]
   18880:	mov	x8, x19
   18884:	and	x10, x21, #0xff
   18888:	ldrh	w10, [x9, x10, lsl #1]
   1888c:	tbz	w10, #11, 188a0 <scols_init_debug@@SMARTCOLS_2.25+0x551c>
   18890:	ldrb	w21, [x8, #1]!
   18894:	cbnz	w21, 18884 <scols_init_debug@@SMARTCOLS_2.25+0x5500>
   18898:	b	188a0 <scols_init_debug@@SMARTCOLS_2.25+0x551c>
   1889c:	mov	x8, xzr
   188a0:	cbz	x20, 188a8 <scols_init_debug@@SMARTCOLS_2.25+0x5524>
   188a4:	str	x8, [x20]
   188a8:	cmp	x8, x19
   188ac:	b.ls	188c0 <scols_init_debug@@SMARTCOLS_2.25+0x553c>  // b.plast
   188b0:	ldrb	w8, [x8]
   188b4:	cmp	w8, #0x0
   188b8:	cset	w0, eq  // eq = none
   188bc:	b	188c4 <scols_init_debug@@SMARTCOLS_2.25+0x5540>
   188c0:	mov	w0, wzr
   188c4:	ldp	x20, x19, [sp, #32]
   188c8:	ldr	x21, [sp, #16]
   188cc:	ldp	x29, x30, [sp], #48
   188d0:	ret
   188d4:	stp	x29, x30, [sp, #-48]!
   188d8:	stp	x20, x19, [sp, #32]
   188dc:	mov	x20, x1
   188e0:	mov	x19, x0
   188e4:	str	x21, [sp, #16]
   188e8:	mov	x29, sp
   188ec:	cbz	x0, 18920 <scols_init_debug@@SMARTCOLS_2.25+0x559c>
   188f0:	ldrb	w21, [x19]
   188f4:	mov	x8, x19
   188f8:	cbz	w21, 18924 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>
   188fc:	bl	77e0 <__ctype_b_loc@plt>
   18900:	ldr	x9, [x0]
   18904:	mov	x8, x19
   18908:	and	x10, x21, #0xff
   1890c:	ldrh	w10, [x9, x10, lsl #1]
   18910:	tbz	w10, #12, 18924 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>
   18914:	ldrb	w21, [x8, #1]!
   18918:	cbnz	w21, 18908 <scols_init_debug@@SMARTCOLS_2.25+0x5584>
   1891c:	b	18924 <scols_init_debug@@SMARTCOLS_2.25+0x55a0>
   18920:	mov	x8, xzr
   18924:	cbz	x20, 1892c <scols_init_debug@@SMARTCOLS_2.25+0x55a8>
   18928:	str	x8, [x20]
   1892c:	cmp	x8, x19
   18930:	b.ls	18944 <scols_init_debug@@SMARTCOLS_2.25+0x55c0>  // b.plast
   18934:	ldrb	w8, [x8]
   18938:	cmp	w8, #0x0
   1893c:	cset	w0, eq  // eq = none
   18940:	b	18948 <scols_init_debug@@SMARTCOLS_2.25+0x55c4>
   18944:	mov	w0, wzr
   18948:	ldp	x20, x19, [sp, #32]
   1894c:	ldr	x21, [sp, #16]
   18950:	ldp	x29, x30, [sp], #48
   18954:	ret
   18958:	sub	sp, sp, #0x110
   1895c:	stp	x29, x30, [sp, #208]
   18960:	add	x29, sp, #0xd0
   18964:	mov	x8, #0xffffffffffffffd0    	// #-48
   18968:	mov	x9, sp
   1896c:	sub	x10, x29, #0x50
   18970:	stp	x28, x23, [sp, #224]
   18974:	stp	x22, x21, [sp, #240]
   18978:	stp	x20, x19, [sp, #256]
   1897c:	mov	x20, x1
   18980:	mov	x19, x0
   18984:	movk	x8, #0xff80, lsl #32
   18988:	add	x11, x29, #0x40
   1898c:	add	x9, x9, #0x80
   18990:	add	x22, x10, #0x30
   18994:	mov	w23, #0xffffffd0            	// #-48
   18998:	stp	x2, x3, [x29, #-80]
   1899c:	stp	x4, x5, [x29, #-64]
   189a0:	stp	x6, x7, [x29, #-48]
   189a4:	stp	q1, q2, [sp, #16]
   189a8:	stp	q3, q4, [sp, #48]
   189ac:	str	q0, [sp]
   189b0:	stp	q5, q6, [sp, #80]
   189b4:	str	q7, [sp, #112]
   189b8:	stp	x9, x8, [x29, #-16]
   189bc:	stp	x11, x22, [x29, #-32]
   189c0:	tbnz	w23, #31, 189cc <scols_init_debug@@SMARTCOLS_2.25+0x5648>
   189c4:	mov	w8, w23
   189c8:	b	189e4 <scols_init_debug@@SMARTCOLS_2.25+0x5660>
   189cc:	add	w8, w23, #0x8
   189d0:	cmn	w23, #0x8
   189d4:	stur	w8, [x29, #-8]
   189d8:	b.gt	189e4 <scols_init_debug@@SMARTCOLS_2.25+0x5660>
   189dc:	add	x9, x22, w23, sxtw
   189e0:	b	189f0 <scols_init_debug@@SMARTCOLS_2.25+0x566c>
   189e4:	ldur	x9, [x29, #-32]
   189e8:	add	x10, x9, #0x8
   189ec:	stur	x10, [x29, #-32]
   189f0:	ldr	x1, [x9]
   189f4:	cbz	x1, 18a6c <scols_init_debug@@SMARTCOLS_2.25+0x56e8>
   189f8:	tbnz	w8, #31, 18a04 <scols_init_debug@@SMARTCOLS_2.25+0x5680>
   189fc:	mov	w23, w8
   18a00:	b	18a1c <scols_init_debug@@SMARTCOLS_2.25+0x5698>
   18a04:	add	w23, w8, #0x8
   18a08:	cmn	w8, #0x8
   18a0c:	stur	w23, [x29, #-8]
   18a10:	b.gt	18a1c <scols_init_debug@@SMARTCOLS_2.25+0x5698>
   18a14:	add	x8, x22, w8, sxtw
   18a18:	b	18a28 <scols_init_debug@@SMARTCOLS_2.25+0x56a4>
   18a1c:	ldur	x8, [x29, #-32]
   18a20:	add	x9, x8, #0x8
   18a24:	stur	x9, [x29, #-32]
   18a28:	ldr	x21, [x8]
   18a2c:	cbz	x21, 18a6c <scols_init_debug@@SMARTCOLS_2.25+0x56e8>
   18a30:	mov	x0, x19
   18a34:	bl	77b0 <strcmp@plt>
   18a38:	cbz	w0, 18a50 <scols_init_debug@@SMARTCOLS_2.25+0x56cc>
   18a3c:	mov	x0, x19
   18a40:	mov	x1, x21
   18a44:	bl	77b0 <strcmp@plt>
   18a48:	cbnz	w0, 189c0 <scols_init_debug@@SMARTCOLS_2.25+0x563c>
   18a4c:	b	18a54 <scols_init_debug@@SMARTCOLS_2.25+0x56d0>
   18a50:	mov	w0, #0x1                   	// #1
   18a54:	ldp	x20, x19, [sp, #256]
   18a58:	ldp	x22, x21, [sp, #240]
   18a5c:	ldp	x28, x23, [sp, #224]
   18a60:	ldp	x29, x30, [sp, #208]
   18a64:	add	sp, sp, #0x110
   18a68:	ret
   18a6c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18a70:	ldr	w0, [x8, #1944]
   18a74:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18a78:	add	x1, x1, #0xcf5
   18a7c:	mov	x2, x20
   18a80:	mov	x3, x19
   18a84:	bl	7be0 <errx@plt>
   18a88:	cbz	x1, 18aac <scols_init_debug@@SMARTCOLS_2.25+0x5728>
   18a8c:	sxtb	w8, w2
   18a90:	ldrsb	w9, [x0]
   18a94:	cbz	w9, 18aac <scols_init_debug@@SMARTCOLS_2.25+0x5728>
   18a98:	cmp	w8, w9
   18a9c:	b.eq	18ab0 <scols_init_debug@@SMARTCOLS_2.25+0x572c>  // b.none
   18aa0:	sub	x1, x1, #0x1
   18aa4:	add	x0, x0, #0x1
   18aa8:	cbnz	x1, 18a90 <scols_init_debug@@SMARTCOLS_2.25+0x570c>
   18aac:	mov	x0, xzr
   18ab0:	ret
   18ab4:	stp	x29, x30, [sp, #-32]!
   18ab8:	stp	x20, x19, [sp, #16]
   18abc:	mov	x29, sp
   18ac0:	mov	x20, x1
   18ac4:	mov	x19, x0
   18ac8:	bl	18c24 <scols_init_debug@@SMARTCOLS_2.25+0x58a0>
   18acc:	cmp	x0, w0, sxtw
   18ad0:	b.ne	18ae8 <scols_init_debug@@SMARTCOLS_2.25+0x5764>  // b.any
   18ad4:	cmp	w0, w0, sxth
   18ad8:	b.ne	18ae8 <scols_init_debug@@SMARTCOLS_2.25+0x5764>  // b.any
   18adc:	ldp	x20, x19, [sp, #16]
   18ae0:	ldp	x29, x30, [sp], #32
   18ae4:	ret
   18ae8:	bl	7c90 <__errno_location@plt>
   18aec:	mov	w8, #0x22                  	// #34
   18af0:	str	w8, [x0]
   18af4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18af8:	ldr	w0, [x8, #1944]
   18afc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18b00:	add	x1, x1, #0xcf5
   18b04:	mov	x2, x20
   18b08:	mov	x3, x19
   18b0c:	bl	7de0 <err@plt>
   18b10:	stp	x29, x30, [sp, #-32]!
   18b14:	stp	x20, x19, [sp, #16]
   18b18:	mov	x29, sp
   18b1c:	mov	x20, x1
   18b20:	mov	x19, x0
   18b24:	bl	18c24 <scols_init_debug@@SMARTCOLS_2.25+0x58a0>
   18b28:	cmp	x0, w0, sxtw
   18b2c:	b.ne	18b3c <scols_init_debug@@SMARTCOLS_2.25+0x57b8>  // b.any
   18b30:	ldp	x20, x19, [sp, #16]
   18b34:	ldp	x29, x30, [sp], #32
   18b38:	ret
   18b3c:	bl	7c90 <__errno_location@plt>
   18b40:	mov	w8, #0x22                  	// #34
   18b44:	str	w8, [x0]
   18b48:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18b4c:	ldr	w0, [x8, #1944]
   18b50:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18b54:	add	x1, x1, #0xcf5
   18b58:	mov	x2, x20
   18b5c:	mov	x3, x19
   18b60:	bl	7de0 <err@plt>
   18b64:	stp	x29, x30, [sp, #-32]!
   18b68:	mov	w2, #0xa                   	// #10
   18b6c:	stp	x20, x19, [sp, #16]
   18b70:	mov	x29, sp
   18b74:	mov	x20, x1
   18b78:	mov	x19, x0
   18b7c:	bl	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18b80:	lsr	x8, x0, #32
   18b84:	cbnz	x8, 18b9c <scols_init_debug@@SMARTCOLS_2.25+0x5818>
   18b88:	cmp	w0, #0x10, lsl #12
   18b8c:	b.cs	18b9c <scols_init_debug@@SMARTCOLS_2.25+0x5818>  // b.hs, b.nlast
   18b90:	ldp	x20, x19, [sp, #16]
   18b94:	ldp	x29, x30, [sp], #32
   18b98:	ret
   18b9c:	bl	7c90 <__errno_location@plt>
   18ba0:	mov	w8, #0x22                  	// #34
   18ba4:	str	w8, [x0]
   18ba8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18bac:	ldr	w0, [x8, #1944]
   18bb0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18bb4:	add	x1, x1, #0xcf5
   18bb8:	mov	x2, x20
   18bbc:	mov	x3, x19
   18bc0:	bl	7de0 <err@plt>
   18bc4:	stp	x29, x30, [sp, #-32]!
   18bc8:	mov	w2, #0x10                  	// #16
   18bcc:	stp	x20, x19, [sp, #16]
   18bd0:	mov	x29, sp
   18bd4:	mov	x20, x1
   18bd8:	mov	x19, x0
   18bdc:	bl	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18be0:	lsr	x8, x0, #32
   18be4:	cbnz	x8, 18bfc <scols_init_debug@@SMARTCOLS_2.25+0x5878>
   18be8:	cmp	w0, #0x10, lsl #12
   18bec:	b.cs	18bfc <scols_init_debug@@SMARTCOLS_2.25+0x5878>  // b.hs, b.nlast
   18bf0:	ldp	x20, x19, [sp, #16]
   18bf4:	ldp	x29, x30, [sp], #32
   18bf8:	ret
   18bfc:	bl	7c90 <__errno_location@plt>
   18c00:	mov	w8, #0x22                  	// #34
   18c04:	str	w8, [x0]
   18c08:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18c0c:	ldr	w0, [x8, #1944]
   18c10:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18c14:	add	x1, x1, #0xcf5
   18c18:	mov	x2, x20
   18c1c:	mov	x3, x19
   18c20:	bl	7de0 <err@plt>
   18c24:	stp	x29, x30, [sp, #-48]!
   18c28:	mov	x29, sp
   18c2c:	str	x21, [sp, #16]
   18c30:	stp	x20, x19, [sp, #32]
   18c34:	mov	x20, x1
   18c38:	mov	x19, x0
   18c3c:	str	xzr, [x29, #24]
   18c40:	bl	7c90 <__errno_location@plt>
   18c44:	str	wzr, [x0]
   18c48:	cbz	x19, 18c9c <scols_init_debug@@SMARTCOLS_2.25+0x5918>
   18c4c:	ldrb	w8, [x19]
   18c50:	cbz	w8, 18c9c <scols_init_debug@@SMARTCOLS_2.25+0x5918>
   18c54:	mov	x21, x0
   18c58:	add	x1, x29, #0x18
   18c5c:	mov	w2, #0xa                   	// #10
   18c60:	mov	x0, x19
   18c64:	mov	w3, wzr
   18c68:	bl	74b0 <__strtol_internal@plt>
   18c6c:	ldr	w8, [x21]
   18c70:	cbnz	w8, 18cb8 <scols_init_debug@@SMARTCOLS_2.25+0x5934>
   18c74:	ldr	x8, [x29, #24]
   18c78:	cmp	x8, x19
   18c7c:	b.eq	18c9c <scols_init_debug@@SMARTCOLS_2.25+0x5918>  // b.none
   18c80:	cbz	x8, 18c8c <scols_init_debug@@SMARTCOLS_2.25+0x5908>
   18c84:	ldrb	w8, [x8]
   18c88:	cbnz	w8, 18c9c <scols_init_debug@@SMARTCOLS_2.25+0x5918>
   18c8c:	ldp	x20, x19, [sp, #32]
   18c90:	ldr	x21, [sp, #16]
   18c94:	ldp	x29, x30, [sp], #48
   18c98:	ret
   18c9c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18ca0:	ldr	w0, [x8, #1944]
   18ca4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18ca8:	add	x1, x1, #0xcf5
   18cac:	mov	x2, x20
   18cb0:	mov	x3, x19
   18cb4:	bl	7be0 <errx@plt>
   18cb8:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18cbc:	ldr	w0, [x9, #1944]
   18cc0:	cmp	w8, #0x22
   18cc4:	b.ne	18ca4 <scols_init_debug@@SMARTCOLS_2.25+0x5920>  // b.any
   18cc8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18ccc:	add	x1, x1, #0xcf5
   18cd0:	mov	x2, x20
   18cd4:	mov	x3, x19
   18cd8:	bl	7de0 <err@plt>
   18cdc:	stp	x29, x30, [sp, #-32]!
   18ce0:	mov	w2, #0xa                   	// #10
   18ce4:	stp	x20, x19, [sp, #16]
   18ce8:	mov	x29, sp
   18cec:	mov	x20, x1
   18cf0:	mov	x19, x0
   18cf4:	bl	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18cf8:	lsr	x8, x0, #32
   18cfc:	cbnz	x8, 18d0c <scols_init_debug@@SMARTCOLS_2.25+0x5988>
   18d00:	ldp	x20, x19, [sp, #16]
   18d04:	ldp	x29, x30, [sp], #32
   18d08:	ret
   18d0c:	bl	7c90 <__errno_location@plt>
   18d10:	mov	w8, #0x22                  	// #34
   18d14:	str	w8, [x0]
   18d18:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18d1c:	ldr	w0, [x8, #1944]
   18d20:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18d24:	add	x1, x1, #0xcf5
   18d28:	mov	x2, x20
   18d2c:	mov	x3, x19
   18d30:	bl	7de0 <err@plt>
   18d34:	stp	x29, x30, [sp, #-32]!
   18d38:	mov	w2, #0x10                  	// #16
   18d3c:	stp	x20, x19, [sp, #16]
   18d40:	mov	x29, sp
   18d44:	mov	x20, x1
   18d48:	mov	x19, x0
   18d4c:	bl	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18d50:	lsr	x8, x0, #32
   18d54:	cbnz	x8, 18d64 <scols_init_debug@@SMARTCOLS_2.25+0x59e0>
   18d58:	ldp	x20, x19, [sp, #16]
   18d5c:	ldp	x29, x30, [sp], #32
   18d60:	ret
   18d64:	bl	7c90 <__errno_location@plt>
   18d68:	mov	w8, #0x22                  	// #34
   18d6c:	str	w8, [x0]
   18d70:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18d74:	ldr	w0, [x8, #1944]
   18d78:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18d7c:	add	x1, x1, #0xcf5
   18d80:	mov	x2, x20
   18d84:	mov	x3, x19
   18d88:	bl	7de0 <err@plt>
   18d8c:	mov	w2, #0xa                   	// #10
   18d90:	b	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18d94:	sub	sp, sp, #0x40
   18d98:	stp	x29, x30, [sp, #16]
   18d9c:	stp	x22, x21, [sp, #32]
   18da0:	stp	x20, x19, [sp, #48]
   18da4:	add	x29, sp, #0x10
   18da8:	mov	w21, w2
   18dac:	mov	x20, x1
   18db0:	mov	x19, x0
   18db4:	str	xzr, [sp, #8]
   18db8:	bl	7c90 <__errno_location@plt>
   18dbc:	str	wzr, [x0]
   18dc0:	cbz	x19, 18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5a94>
   18dc4:	ldrb	w8, [x19]
   18dc8:	cbz	w8, 18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5a94>
   18dcc:	mov	x22, x0
   18dd0:	add	x1, sp, #0x8
   18dd4:	mov	x0, x19
   18dd8:	mov	w2, w21
   18ddc:	mov	w3, wzr
   18de0:	bl	7580 <__strtoul_internal@plt>
   18de4:	ldr	w8, [x22]
   18de8:	cbnz	w8, 18e34 <scols_init_debug@@SMARTCOLS_2.25+0x5ab0>
   18dec:	ldr	x8, [sp, #8]
   18df0:	cmp	x8, x19
   18df4:	b.eq	18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5a94>  // b.none
   18df8:	cbz	x8, 18e04 <scols_init_debug@@SMARTCOLS_2.25+0x5a80>
   18dfc:	ldrb	w8, [x8]
   18e00:	cbnz	w8, 18e18 <scols_init_debug@@SMARTCOLS_2.25+0x5a94>
   18e04:	ldp	x20, x19, [sp, #48]
   18e08:	ldp	x22, x21, [sp, #32]
   18e0c:	ldp	x29, x30, [sp, #16]
   18e10:	add	sp, sp, #0x40
   18e14:	ret
   18e18:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18e1c:	ldr	w0, [x8, #1944]
   18e20:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18e24:	add	x1, x1, #0xcf5
   18e28:	mov	x2, x20
   18e2c:	mov	x3, x19
   18e30:	bl	7be0 <errx@plt>
   18e34:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18e38:	ldr	w0, [x9, #1944]
   18e3c:	cmp	w8, #0x22
   18e40:	b.ne	18e20 <scols_init_debug@@SMARTCOLS_2.25+0x5a9c>  // b.any
   18e44:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18e48:	add	x1, x1, #0xcf5
   18e4c:	mov	x2, x20
   18e50:	mov	x3, x19
   18e54:	bl	7de0 <err@plt>
   18e58:	mov	w2, #0x10                  	// #16
   18e5c:	b	18d94 <scols_init_debug@@SMARTCOLS_2.25+0x5a10>
   18e60:	stp	x29, x30, [sp, #-48]!
   18e64:	mov	x29, sp
   18e68:	str	x21, [sp, #16]
   18e6c:	stp	x20, x19, [sp, #32]
   18e70:	mov	x20, x1
   18e74:	mov	x19, x0
   18e78:	str	xzr, [x29, #24]
   18e7c:	bl	7c90 <__errno_location@plt>
   18e80:	str	wzr, [x0]
   18e84:	cbz	x19, 18ed0 <scols_init_debug@@SMARTCOLS_2.25+0x5b4c>
   18e88:	ldrb	w8, [x19]
   18e8c:	cbz	w8, 18ed0 <scols_init_debug@@SMARTCOLS_2.25+0x5b4c>
   18e90:	mov	x21, x0
   18e94:	add	x1, x29, #0x18
   18e98:	mov	x0, x19
   18e9c:	bl	7150 <strtod@plt>
   18ea0:	ldr	w8, [x21]
   18ea4:	cbnz	w8, 18eec <scols_init_debug@@SMARTCOLS_2.25+0x5b68>
   18ea8:	ldr	x8, [x29, #24]
   18eac:	cmp	x8, x19
   18eb0:	b.eq	18ed0 <scols_init_debug@@SMARTCOLS_2.25+0x5b4c>  // b.none
   18eb4:	cbz	x8, 18ec0 <scols_init_debug@@SMARTCOLS_2.25+0x5b3c>
   18eb8:	ldrb	w8, [x8]
   18ebc:	cbnz	w8, 18ed0 <scols_init_debug@@SMARTCOLS_2.25+0x5b4c>
   18ec0:	ldp	x20, x19, [sp, #32]
   18ec4:	ldr	x21, [sp, #16]
   18ec8:	ldp	x29, x30, [sp], #48
   18ecc:	ret
   18ed0:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18ed4:	ldr	w0, [x8, #1944]
   18ed8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18edc:	add	x1, x1, #0xcf5
   18ee0:	mov	x2, x20
   18ee4:	mov	x3, x19
   18ee8:	bl	7be0 <errx@plt>
   18eec:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18ef0:	ldr	w0, [x9, #1944]
   18ef4:	cmp	w8, #0x22
   18ef8:	b.ne	18ed8 <scols_init_debug@@SMARTCOLS_2.25+0x5b54>  // b.any
   18efc:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18f00:	add	x1, x1, #0xcf5
   18f04:	mov	x2, x20
   18f08:	mov	x3, x19
   18f0c:	bl	7de0 <err@plt>
   18f10:	stp	x29, x30, [sp, #-48]!
   18f14:	mov	x29, sp
   18f18:	str	x21, [sp, #16]
   18f1c:	stp	x20, x19, [sp, #32]
   18f20:	mov	x20, x1
   18f24:	mov	x19, x0
   18f28:	str	xzr, [x29, #24]
   18f2c:	bl	7c90 <__errno_location@plt>
   18f30:	str	wzr, [x0]
   18f34:	cbz	x19, 18f84 <scols_init_debug@@SMARTCOLS_2.25+0x5c00>
   18f38:	ldrb	w8, [x19]
   18f3c:	cbz	w8, 18f84 <scols_init_debug@@SMARTCOLS_2.25+0x5c00>
   18f40:	mov	x21, x0
   18f44:	add	x1, x29, #0x18
   18f48:	mov	w2, #0xa                   	// #10
   18f4c:	mov	x0, x19
   18f50:	bl	7800 <strtol@plt>
   18f54:	ldr	w8, [x21]
   18f58:	cbnz	w8, 18fa0 <scols_init_debug@@SMARTCOLS_2.25+0x5c1c>
   18f5c:	ldr	x8, [x29, #24]
   18f60:	cmp	x8, x19
   18f64:	b.eq	18f84 <scols_init_debug@@SMARTCOLS_2.25+0x5c00>  // b.none
   18f68:	cbz	x8, 18f74 <scols_init_debug@@SMARTCOLS_2.25+0x5bf0>
   18f6c:	ldrb	w8, [x8]
   18f70:	cbnz	w8, 18f84 <scols_init_debug@@SMARTCOLS_2.25+0x5c00>
   18f74:	ldp	x20, x19, [sp, #32]
   18f78:	ldr	x21, [sp, #16]
   18f7c:	ldp	x29, x30, [sp], #48
   18f80:	ret
   18f84:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18f88:	ldr	w0, [x8, #1944]
   18f8c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18f90:	add	x1, x1, #0xcf5
   18f94:	mov	x2, x20
   18f98:	mov	x3, x19
   18f9c:	bl	7be0 <errx@plt>
   18fa0:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   18fa4:	ldr	w0, [x9, #1944]
   18fa8:	cmp	w8, #0x22
   18fac:	b.ne	18f8c <scols_init_debug@@SMARTCOLS_2.25+0x5c08>  // b.any
   18fb0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   18fb4:	add	x1, x1, #0xcf5
   18fb8:	mov	x2, x20
   18fbc:	mov	x3, x19
   18fc0:	bl	7de0 <err@plt>
   18fc4:	stp	x29, x30, [sp, #-48]!
   18fc8:	mov	x29, sp
   18fcc:	str	x21, [sp, #16]
   18fd0:	stp	x20, x19, [sp, #32]
   18fd4:	mov	x20, x1
   18fd8:	mov	x19, x0
   18fdc:	str	xzr, [x29, #24]
   18fe0:	bl	7c90 <__errno_location@plt>
   18fe4:	str	wzr, [x0]
   18fe8:	cbz	x19, 19038 <scols_init_debug@@SMARTCOLS_2.25+0x5cb4>
   18fec:	ldrb	w8, [x19]
   18ff0:	cbz	w8, 19038 <scols_init_debug@@SMARTCOLS_2.25+0x5cb4>
   18ff4:	mov	x21, x0
   18ff8:	add	x1, x29, #0x18
   18ffc:	mov	w2, #0xa                   	// #10
   19000:	mov	x0, x19
   19004:	bl	7020 <strtoul@plt>
   19008:	ldr	w8, [x21]
   1900c:	cbnz	w8, 19054 <scols_init_debug@@SMARTCOLS_2.25+0x5cd0>
   19010:	ldr	x8, [x29, #24]
   19014:	cmp	x8, x19
   19018:	b.eq	19038 <scols_init_debug@@SMARTCOLS_2.25+0x5cb4>  // b.none
   1901c:	cbz	x8, 19028 <scols_init_debug@@SMARTCOLS_2.25+0x5ca4>
   19020:	ldrb	w8, [x8]
   19024:	cbnz	w8, 19038 <scols_init_debug@@SMARTCOLS_2.25+0x5cb4>
   19028:	ldp	x20, x19, [sp, #32]
   1902c:	ldr	x21, [sp, #16]
   19030:	ldp	x29, x30, [sp], #48
   19034:	ret
   19038:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1903c:	ldr	w0, [x8, #1944]
   19040:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19044:	add	x1, x1, #0xcf5
   19048:	mov	x2, x20
   1904c:	mov	x3, x19
   19050:	bl	7be0 <errx@plt>
   19054:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   19058:	ldr	w0, [x9, #1944]
   1905c:	cmp	w8, #0x22
   19060:	b.ne	19040 <scols_init_debug@@SMARTCOLS_2.25+0x5cbc>  // b.any
   19064:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19068:	add	x1, x1, #0xcf5
   1906c:	mov	x2, x20
   19070:	mov	x3, x19
   19074:	bl	7de0 <err@plt>
   19078:	sub	sp, sp, #0x30
   1907c:	stp	x20, x19, [sp, #32]
   19080:	mov	x20, x1
   19084:	add	x1, sp, #0x8
   19088:	mov	x2, xzr
   1908c:	stp	x29, x30, [sp, #16]
   19090:	add	x29, sp, #0x10
   19094:	mov	x19, x0
   19098:	bl	1840c <scols_init_debug@@SMARTCOLS_2.25+0x5088>
   1909c:	cbnz	w0, 190b4 <scols_init_debug@@SMARTCOLS_2.25+0x5d30>
   190a0:	ldr	x0, [sp, #8]
   190a4:	ldp	x20, x19, [sp, #32]
   190a8:	ldp	x29, x30, [sp, #16]
   190ac:	add	sp, sp, #0x30
   190b0:	ret
   190b4:	bl	7c90 <__errno_location@plt>
   190b8:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   190bc:	ldr	w8, [x0]
   190c0:	ldr	w0, [x9, #1944]
   190c4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   190c8:	add	x1, x1, #0xcf5
   190cc:	mov	x2, x20
   190d0:	mov	x3, x19
   190d4:	cbnz	w8, 190dc <scols_init_debug@@SMARTCOLS_2.25+0x5d58>
   190d8:	bl	7be0 <errx@plt>
   190dc:	bl	7de0 <err@plt>
   190e0:	stp	x29, x30, [sp, #-32]!
   190e4:	str	x19, [sp, #16]
   190e8:	mov	x19, x1
   190ec:	mov	x1, x2
   190f0:	mov	x29, sp
   190f4:	bl	18e60 <scols_init_debug@@SMARTCOLS_2.25+0x5adc>
   190f8:	fcvtzs	x8, d0
   190fc:	mov	x9, #0x848000000000        	// #145685290680320
   19100:	movk	x9, #0x412e, lsl #48
   19104:	scvtf	d1, x8
   19108:	fmov	d2, x9
   1910c:	fsub	d0, d0, d1
   19110:	fmul	d0, d0, d2
   19114:	fcvtzs	x9, d0
   19118:	stp	x8, x9, [x19]
   1911c:	ldr	x19, [sp, #16]
   19120:	ldp	x29, x30, [sp], #32
   19124:	ret
   19128:	and	w8, w0, #0xf000
   1912c:	sub	w8, w8, #0x1, lsl #12
   19130:	lsr	w9, w8, #12
   19134:	cmp	w9, #0xb
   19138:	mov	w8, wzr
   1913c:	b.hi	19190 <scols_init_debug@@SMARTCOLS_2.25+0x5e0c>  // b.pmore
   19140:	adrp	x10, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19144:	add	x10, x10, #0xcd7
   19148:	adr	x11, 1915c <scols_init_debug@@SMARTCOLS_2.25+0x5dd8>
   1914c:	ldrb	w12, [x10, x9]
   19150:	add	x11, x11, x12, lsl #2
   19154:	mov	w9, #0x64                  	// #100
   19158:	br	x11
   1915c:	mov	w9, #0x70                  	// #112
   19160:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   19164:	mov	w9, #0x63                  	// #99
   19168:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   1916c:	mov	w9, #0x62                  	// #98
   19170:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   19174:	mov	w9, #0x6c                  	// #108
   19178:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   1917c:	mov	w9, #0x73                  	// #115
   19180:	b	19188 <scols_init_debug@@SMARTCOLS_2.25+0x5e04>
   19184:	mov	w9, #0x2d                  	// #45
   19188:	mov	w8, #0x1                   	// #1
   1918c:	strb	w9, [x1]
   19190:	tst	w0, #0x100
   19194:	mov	w9, #0x72                  	// #114
   19198:	mov	w10, #0x2d                  	// #45
   1919c:	add	x11, x1, x8
   191a0:	mov	w12, #0x77                  	// #119
   191a4:	csel	w17, w10, w9, eq  // eq = none
   191a8:	tst	w0, #0x80
   191ac:	mov	w14, #0x53                  	// #83
   191b0:	mov	w15, #0x73                  	// #115
   191b4:	mov	w16, #0x78                  	// #120
   191b8:	strb	w17, [x11]
   191bc:	csel	w17, w10, w12, eq  // eq = none
   191c0:	tst	w0, #0x40
   191c4:	orr	x13, x8, #0x2
   191c8:	strb	w17, [x11, #1]
   191cc:	csel	w11, w15, w14, ne  // ne = any
   191d0:	csel	w17, w16, w10, ne  // ne = any
   191d4:	tst	w0, #0x800
   191d8:	csel	w11, w17, w11, eq  // eq = none
   191dc:	add	x13, x13, x1
   191e0:	tst	w0, #0x20
   191e4:	strb	w11, [x13]
   191e8:	csel	w11, w10, w9, eq  // eq = none
   191ec:	tst	w0, #0x10
   191f0:	strb	w11, [x13, #1]
   191f4:	csel	w11, w10, w12, eq  // eq = none
   191f8:	tst	w0, #0x8
   191fc:	csel	w14, w15, w14, ne  // ne = any
   19200:	csel	w15, w16, w10, ne  // ne = any
   19204:	tst	w0, #0x400
   19208:	orr	x8, x8, #0x6
   1920c:	csel	w14, w15, w14, eq  // eq = none
   19210:	tst	w0, #0x4
   19214:	add	x8, x8, x1
   19218:	csel	w9, w10, w9, eq  // eq = none
   1921c:	tst	w0, #0x2
   19220:	mov	w17, #0x54                  	// #84
   19224:	strb	w11, [x13, #2]
   19228:	mov	w11, #0x74                  	// #116
   1922c:	strb	w14, [x13, #3]
   19230:	strb	w9, [x8]
   19234:	csel	w9, w10, w12, eq  // eq = none
   19238:	tst	w0, #0x1
   1923c:	strb	w9, [x8, #1]
   19240:	csel	w9, w11, w17, ne  // ne = any
   19244:	csel	w10, w16, w10, ne  // ne = any
   19248:	tst	w0, #0x200
   1924c:	csel	w9, w10, w9, eq  // eq = none
   19250:	mov	x0, x1
   19254:	strb	w9, [x8, #2]
   19258:	strb	wzr, [x8, #3]
   1925c:	ret
   19260:	sub	sp, sp, #0x50
   19264:	add	x8, sp, #0x8
   19268:	stp	x29, x30, [sp, #48]
   1926c:	stp	x20, x19, [sp, #64]
   19270:	add	x29, sp, #0x30
   19274:	tbz	w0, #1, 19284 <scols_init_debug@@SMARTCOLS_2.25+0x5f00>
   19278:	orr	x8, x8, #0x1
   1927c:	mov	w9, #0x20                  	// #32
   19280:	strb	w9, [sp, #8]
   19284:	cmp	x1, #0x400
   19288:	b.cs	1929c <scols_init_debug@@SMARTCOLS_2.25+0x5f18>  // b.hs, b.nlast
   1928c:	mov	w9, #0x42                  	// #66
   19290:	mov	w19, w1
   19294:	strh	w9, [x8]
   19298:	b	193fc <scols_init_debug@@SMARTCOLS_2.25+0x6078>
   1929c:	cmp	x1, #0x100, lsl #12
   192a0:	b.cs	192ac <scols_init_debug@@SMARTCOLS_2.25+0x5f28>  // b.hs, b.nlast
   192a4:	mov	w9, #0xa                   	// #10
   192a8:	b	192f0 <scols_init_debug@@SMARTCOLS_2.25+0x5f6c>
   192ac:	lsr	x9, x1, #30
   192b0:	cbnz	x9, 192bc <scols_init_debug@@SMARTCOLS_2.25+0x5f38>
   192b4:	mov	w9, #0x14                  	// #20
   192b8:	b	192f0 <scols_init_debug@@SMARTCOLS_2.25+0x5f6c>
   192bc:	lsr	x9, x1, #40
   192c0:	cbnz	x9, 192cc <scols_init_debug@@SMARTCOLS_2.25+0x5f48>
   192c4:	mov	w9, #0x1e                  	// #30
   192c8:	b	192f0 <scols_init_debug@@SMARTCOLS_2.25+0x5f6c>
   192cc:	lsr	x9, x1, #50
   192d0:	cbnz	x9, 192dc <scols_init_debug@@SMARTCOLS_2.25+0x5f58>
   192d4:	mov	w9, #0x28                  	// #40
   192d8:	b	192f0 <scols_init_debug@@SMARTCOLS_2.25+0x5f6c>
   192dc:	lsr	x9, x1, #60
   192e0:	mov	w10, #0x3c                  	// #60
   192e4:	cmp	x9, #0x0
   192e8:	mov	w9, #0x32                  	// #50
   192ec:	csel	w9, w9, w10, eq  // eq = none
   192f0:	mov	w10, #0xcccd                	// #52429
   192f4:	movk	w10, #0xcccc, lsl #16
   192f8:	adrp	x11, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   192fc:	umull	x10, w9, w10
   19300:	add	x11, x11, #0xcfe
   19304:	lsr	x10, x10, #35
   19308:	ldrb	w12, [x11, x10]
   1930c:	mov	x10, #0xffffffffffffffff    	// #-1
   19310:	lsl	x10, x10, x9
   19314:	mov	x11, x8
   19318:	lsr	x19, x1, x9
   1931c:	bic	x10, x1, x10
   19320:	strb	w12, [x11], #1
   19324:	tbz	w0, #0, 1933c <scols_init_debug@@SMARTCOLS_2.25+0x5fb8>
   19328:	cmp	w9, #0xa
   1932c:	b.cc	1933c <scols_init_debug@@SMARTCOLS_2.25+0x5fb8>  // b.lo, b.ul, b.last
   19330:	mov	w11, #0x4269                	// #17001
   19334:	sturh	w11, [x8, #1]
   19338:	add	x11, x8, #0x3
   1933c:	strb	wzr, [x11]
   19340:	cbz	x10, 193fc <scols_init_debug@@SMARTCOLS_2.25+0x6078>
   19344:	sub	w8, w9, #0xa
   19348:	lsr	x8, x10, x8
   1934c:	tbnz	w0, #2, 19364 <scols_init_debug@@SMARTCOLS_2.25+0x5fe0>
   19350:	sub	x9, x8, #0x3b6
   19354:	cmp	x9, #0x64
   19358:	b.cs	193d8 <scols_init_debug@@SMARTCOLS_2.25+0x6054>  // b.hs, b.nlast
   1935c:	add	w19, w19, #0x1
   19360:	b	193fc <scols_init_debug@@SMARTCOLS_2.25+0x6078>
   19364:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
   19368:	add	x8, x8, #0x5
   1936c:	movk	x9, #0xcccd
   19370:	umulh	x10, x8, x9
   19374:	lsr	x20, x10, #3
   19378:	mul	x9, x20, x9
   1937c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
   19380:	ror	x9, x9, #1
   19384:	movk	x10, #0x1999, lsl #48
   19388:	cmp	x9, x10
   1938c:	b.ls	193dc <scols_init_debug@@SMARTCOLS_2.25+0x6058>  // b.plast
   19390:	cbz	x20, 193fc <scols_init_debug@@SMARTCOLS_2.25+0x6078>
   19394:	bl	7310 <localeconv@plt>
   19398:	cbz	x0, 193ac <scols_init_debug@@SMARTCOLS_2.25+0x6028>
   1939c:	ldr	x4, [x0]
   193a0:	cbz	x4, 193ac <scols_init_debug@@SMARTCOLS_2.25+0x6028>
   193a4:	ldrb	w8, [x4]
   193a8:	cbnz	w8, 193b4 <scols_init_debug@@SMARTCOLS_2.25+0x6030>
   193ac:	adrp	x4, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   193b0:	add	x4, x4, #0xa6f
   193b4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   193b8:	add	x2, x2, #0xd06
   193bc:	add	x0, sp, #0x10
   193c0:	add	x6, sp, #0x8
   193c4:	mov	w1, #0x20                  	// #32
   193c8:	mov	w3, w19
   193cc:	mov	x5, x20
   193d0:	bl	7300 <snprintf@plt>
   193d4:	b	19418 <scols_init_debug@@SMARTCOLS_2.25+0x6094>
   193d8:	add	x8, x8, #0x32
   193dc:	mov	x9, #0xf5c3                	// #62915
   193e0:	movk	x9, #0x5c28, lsl #16
   193e4:	movk	x9, #0xc28f, lsl #32
   193e8:	lsr	x8, x8, #2
   193ec:	movk	x9, #0x28f5, lsl #48
   193f0:	umulh	x8, x8, x9
   193f4:	lsr	x20, x8, #2
   193f8:	cbnz	x20, 19394 <scols_init_debug@@SMARTCOLS_2.25+0x6010>
   193fc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19400:	add	x2, x2, #0xd10
   19404:	add	x0, sp, #0x10
   19408:	add	x4, sp, #0x8
   1940c:	mov	w1, #0x20                  	// #32
   19410:	mov	w3, w19
   19414:	bl	7300 <snprintf@plt>
   19418:	add	x0, sp, #0x10
   1941c:	bl	7650 <strdup@plt>
   19420:	ldp	x20, x19, [sp, #64]
   19424:	ldp	x29, x30, [sp, #48]
   19428:	add	sp, sp, #0x50
   1942c:	ret
   19430:	stp	x29, x30, [sp, #-64]!
   19434:	stp	x24, x23, [sp, #16]
   19438:	stp	x22, x21, [sp, #32]
   1943c:	stp	x20, x19, [sp, #48]
   19440:	mov	x29, sp
   19444:	cbz	x0, 194f8 <scols_init_debug@@SMARTCOLS_2.25+0x6174>
   19448:	mov	x19, x3
   1944c:	mov	x9, x0
   19450:	mov	w0, #0xffffffff            	// #-1
   19454:	cbz	x3, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19458:	mov	x20, x2
   1945c:	cbz	x2, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19460:	mov	x21, x1
   19464:	cbz	x1, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19468:	ldrb	w10, [x9]
   1946c:	cbz	w10, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19470:	mov	x23, xzr
   19474:	mov	x8, xzr
   19478:	add	x22, x9, #0x1
   1947c:	b	19490 <scols_init_debug@@SMARTCOLS_2.25+0x610c>
   19480:	mov	x0, x23
   19484:	add	x22, x22, #0x1
   19488:	mov	x23, x0
   1948c:	cbz	w10, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19490:	cmp	x23, x20
   19494:	b.cs	19510 <scols_init_debug@@SMARTCOLS_2.25+0x618c>  // b.hs, b.nlast
   19498:	and	w11, w10, #0xff
   1949c:	ldrb	w10, [x22]
   194a0:	sub	x9, x22, #0x1
   194a4:	cmp	x8, #0x0
   194a8:	csel	x8, x9, x8, eq  // eq = none
   194ac:	cmp	w11, #0x2c
   194b0:	csel	x9, x9, xzr, eq  // eq = none
   194b4:	cmp	w10, #0x0
   194b8:	csel	x24, x22, x9, eq  // eq = none
   194bc:	cbz	x8, 19480 <scols_init_debug@@SMARTCOLS_2.25+0x60fc>
   194c0:	cbz	x24, 19480 <scols_init_debug@@SMARTCOLS_2.25+0x60fc>
   194c4:	subs	x1, x24, x8
   194c8:	b.ls	194f8 <scols_init_debug@@SMARTCOLS_2.25+0x6174>  // b.plast
   194cc:	mov	x0, x8
   194d0:	blr	x19
   194d4:	cmn	w0, #0x1
   194d8:	b.eq	194f8 <scols_init_debug@@SMARTCOLS_2.25+0x6174>  // b.none
   194dc:	str	w0, [x21, x23, lsl #2]
   194e0:	ldrb	w8, [x24]
   194e4:	add	x0, x23, #0x1
   194e8:	cbz	w8, 194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   194ec:	ldrb	w10, [x22]
   194f0:	mov	x8, xzr
   194f4:	b	19484 <scols_init_debug@@SMARTCOLS_2.25+0x6100>
   194f8:	mov	w0, #0xffffffff            	// #-1
   194fc:	ldp	x20, x19, [sp, #48]
   19500:	ldp	x22, x21, [sp, #32]
   19504:	ldp	x24, x23, [sp, #16]
   19508:	ldp	x29, x30, [sp], #64
   1950c:	ret
   19510:	mov	w0, #0xfffffffe            	// #-2
   19514:	b	194fc <scols_init_debug@@SMARTCOLS_2.25+0x6178>
   19518:	stp	x29, x30, [sp, #-80]!
   1951c:	str	x25, [sp, #16]
   19520:	stp	x24, x23, [sp, #32]
   19524:	stp	x22, x21, [sp, #48]
   19528:	stp	x20, x19, [sp, #64]
   1952c:	mov	x29, sp
   19530:	cbz	x0, 19558 <scols_init_debug@@SMARTCOLS_2.25+0x61d4>
   19534:	mov	x19, x3
   19538:	mov	x9, x0
   1953c:	mov	w0, #0xffffffff            	// #-1
   19540:	cbz	x3, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   19544:	ldrb	w8, [x9]
   19548:	cbz	w8, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   1954c:	ldr	x11, [x19]
   19550:	cmp	x11, x2
   19554:	b.ls	19574 <scols_init_debug@@SMARTCOLS_2.25+0x61f0>  // b.plast
   19558:	mov	w0, #0xffffffff            	// #-1
   1955c:	ldp	x20, x19, [sp, #64]
   19560:	ldp	x22, x21, [sp, #48]
   19564:	ldp	x24, x23, [sp, #32]
   19568:	ldr	x25, [sp, #16]
   1956c:	ldp	x29, x30, [sp], #80
   19570:	ret
   19574:	mov	x20, x4
   19578:	cmp	w8, #0x2b
   1957c:	b.ne	19588 <scols_init_debug@@SMARTCOLS_2.25+0x6204>  // b.any
   19580:	add	x9, x9, #0x1
   19584:	b	19590 <scols_init_debug@@SMARTCOLS_2.25+0x620c>
   19588:	mov	x11, xzr
   1958c:	str	xzr, [x19]
   19590:	mov	w0, #0xffffffff            	// #-1
   19594:	cbz	x20, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   19598:	sub	x21, x2, x11
   1959c:	cbz	x21, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   195a0:	cbz	x1, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   195a4:	ldrb	w10, [x9]
   195a8:	cbz	w10, 1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   195ac:	mov	x24, xzr
   195b0:	mov	x8, xzr
   195b4:	add	x22, x1, x11, lsl #2
   195b8:	add	x23, x9, #0x1
   195bc:	b	195d0 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   195c0:	mov	x0, x24
   195c4:	add	x23, x23, #0x1
   195c8:	mov	x24, x0
   195cc:	cbz	w10, 19638 <scols_init_debug@@SMARTCOLS_2.25+0x62b4>
   195d0:	cmp	x24, x21
   195d4:	b.cs	19650 <scols_init_debug@@SMARTCOLS_2.25+0x62cc>  // b.hs, b.nlast
   195d8:	and	w11, w10, #0xff
   195dc:	ldrb	w10, [x23]
   195e0:	sub	x9, x23, #0x1
   195e4:	cmp	x8, #0x0
   195e8:	csel	x8, x9, x8, eq  // eq = none
   195ec:	cmp	w11, #0x2c
   195f0:	csel	x9, x9, xzr, eq  // eq = none
   195f4:	cmp	w10, #0x0
   195f8:	csel	x25, x23, x9, eq  // eq = none
   195fc:	cbz	x8, 195c0 <scols_init_debug@@SMARTCOLS_2.25+0x623c>
   19600:	cbz	x25, 195c0 <scols_init_debug@@SMARTCOLS_2.25+0x623c>
   19604:	subs	x1, x25, x8
   19608:	b.ls	19558 <scols_init_debug@@SMARTCOLS_2.25+0x61d4>  // b.plast
   1960c:	mov	x0, x8
   19610:	blr	x20
   19614:	cmn	w0, #0x1
   19618:	b.eq	19558 <scols_init_debug@@SMARTCOLS_2.25+0x61d4>  // b.none
   1961c:	str	w0, [x22, x24, lsl #2]
   19620:	ldrb	w8, [x25]
   19624:	add	x0, x24, #0x1
   19628:	cbz	w8, 19638 <scols_init_debug@@SMARTCOLS_2.25+0x62b4>
   1962c:	ldrb	w10, [x23]
   19630:	mov	x8, xzr
   19634:	b	195c4 <scols_init_debug@@SMARTCOLS_2.25+0x6240>
   19638:	cmp	w0, #0x1
   1963c:	b.lt	1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>  // b.tstop
   19640:	ldr	x8, [x19]
   19644:	add	x8, x8, w0, uxtw
   19648:	str	x8, [x19]
   1964c:	b	1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   19650:	mov	w0, #0xfffffffe            	// #-2
   19654:	b	1955c <scols_init_debug@@SMARTCOLS_2.25+0x61d8>
   19658:	stp	x29, x30, [sp, #-64]!
   1965c:	mov	x8, x0
   19660:	mov	w0, #0xffffffea            	// #-22
   19664:	str	x23, [sp, #16]
   19668:	stp	x22, x21, [sp, #32]
   1966c:	stp	x20, x19, [sp, #48]
   19670:	mov	x29, sp
   19674:	cbz	x1, 1971c <scols_init_debug@@SMARTCOLS_2.25+0x6398>
   19678:	cbz	x8, 1971c <scols_init_debug@@SMARTCOLS_2.25+0x6398>
   1967c:	mov	x19, x2
   19680:	cbz	x2, 1971c <scols_init_debug@@SMARTCOLS_2.25+0x6398>
   19684:	ldrb	w9, [x8]
   19688:	cbz	w9, 19718 <scols_init_debug@@SMARTCOLS_2.25+0x6394>
   1968c:	mov	x20, x1
   19690:	mov	x0, xzr
   19694:	add	x21, x8, #0x1
   19698:	mov	w22, #0x1                   	// #1
   1969c:	b	196a8 <scols_init_debug@@SMARTCOLS_2.25+0x6324>
   196a0:	add	x21, x21, #0x1
   196a4:	cbz	w9, 19718 <scols_init_debug@@SMARTCOLS_2.25+0x6394>
   196a8:	mov	x8, x21
   196ac:	ldrb	w10, [x8], #-1
   196b0:	and	w9, w9, #0xff
   196b4:	cmp	x0, #0x0
   196b8:	csel	x0, x8, x0, eq  // eq = none
   196bc:	cmp	w9, #0x2c
   196c0:	csel	x8, x8, xzr, eq  // eq = none
   196c4:	cmp	w10, #0x0
   196c8:	mov	w9, w10
   196cc:	csel	x23, x21, x8, eq  // eq = none
   196d0:	cbz	x0, 196a0 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   196d4:	cbz	x23, 196a0 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   196d8:	subs	x1, x23, x0
   196dc:	b.ls	19730 <scols_init_debug@@SMARTCOLS_2.25+0x63ac>  // b.plast
   196e0:	blr	x19
   196e4:	tbnz	w0, #31, 1971c <scols_init_debug@@SMARTCOLS_2.25+0x6398>
   196e8:	mov	w8, w0
   196ec:	lsr	x8, x8, #3
   196f0:	ldrb	w9, [x20, x8]
   196f4:	and	w10, w0, #0x7
   196f8:	lsl	w10, w22, w10
   196fc:	orr	w9, w9, w10
   19700:	strb	w9, [x20, x8]
   19704:	ldrb	w8, [x23]
   19708:	cbz	w8, 19718 <scols_init_debug@@SMARTCOLS_2.25+0x6394>
   1970c:	ldrb	w9, [x21]
   19710:	mov	x0, xzr
   19714:	b	196a0 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   19718:	mov	w0, wzr
   1971c:	ldp	x20, x19, [sp, #48]
   19720:	ldp	x22, x21, [sp, #32]
   19724:	ldr	x23, [sp, #16]
   19728:	ldp	x29, x30, [sp], #64
   1972c:	ret
   19730:	mov	w0, #0xffffffff            	// #-1
   19734:	b	1971c <scols_init_debug@@SMARTCOLS_2.25+0x6398>
   19738:	stp	x29, x30, [sp, #-48]!
   1973c:	mov	x8, x0
   19740:	mov	w0, #0xffffffea            	// #-22
   19744:	stp	x22, x21, [sp, #16]
   19748:	stp	x20, x19, [sp, #32]
   1974c:	mov	x29, sp
   19750:	cbz	x1, 197e4 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   19754:	cbz	x8, 197e4 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   19758:	mov	x19, x2
   1975c:	cbz	x2, 197e4 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   19760:	ldrb	w9, [x8]
   19764:	cbz	w9, 197e0 <scols_init_debug@@SMARTCOLS_2.25+0x645c>
   19768:	mov	x20, x1
   1976c:	mov	x0, xzr
   19770:	add	x21, x8, #0x1
   19774:	b	19780 <scols_init_debug@@SMARTCOLS_2.25+0x63fc>
   19778:	add	x21, x21, #0x1
   1977c:	cbz	w9, 197e0 <scols_init_debug@@SMARTCOLS_2.25+0x645c>
   19780:	mov	x8, x21
   19784:	ldrb	w10, [x8], #-1
   19788:	and	w9, w9, #0xff
   1978c:	cmp	x0, #0x0
   19790:	csel	x0, x8, x0, eq  // eq = none
   19794:	cmp	w9, #0x2c
   19798:	csel	x8, x8, xzr, eq  // eq = none
   1979c:	cmp	w10, #0x0
   197a0:	mov	w9, w10
   197a4:	csel	x22, x21, x8, eq  // eq = none
   197a8:	cbz	x0, 19778 <scols_init_debug@@SMARTCOLS_2.25+0x63f4>
   197ac:	cbz	x22, 19778 <scols_init_debug@@SMARTCOLS_2.25+0x63f4>
   197b0:	subs	x1, x22, x0
   197b4:	b.ls	197f4 <scols_init_debug@@SMARTCOLS_2.25+0x6470>  // b.plast
   197b8:	blr	x19
   197bc:	tbnz	x0, #63, 197e4 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   197c0:	ldr	x8, [x20]
   197c4:	orr	x8, x8, x0
   197c8:	str	x8, [x20]
   197cc:	ldrb	w8, [x22]
   197d0:	cbz	w8, 197e0 <scols_init_debug@@SMARTCOLS_2.25+0x645c>
   197d4:	ldrb	w9, [x21]
   197d8:	mov	x0, xzr
   197dc:	b	19778 <scols_init_debug@@SMARTCOLS_2.25+0x63f4>
   197e0:	mov	w0, wzr
   197e4:	ldp	x20, x19, [sp, #32]
   197e8:	ldp	x22, x21, [sp, #16]
   197ec:	ldp	x29, x30, [sp], #48
   197f0:	ret
   197f4:	mov	w0, #0xffffffff            	// #-1
   197f8:	b	197e4 <scols_init_debug@@SMARTCOLS_2.25+0x6460>
   197fc:	stp	x29, x30, [sp, #-64]!
   19800:	mov	x29, sp
   19804:	str	x23, [sp, #16]
   19808:	stp	x22, x21, [sp, #32]
   1980c:	stp	x20, x19, [sp, #48]
   19810:	str	xzr, [x29, #24]
   19814:	cbz	x0, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   19818:	mov	w21, w3
   1981c:	mov	x19, x2
   19820:	mov	x23, x1
   19824:	mov	x22, x0
   19828:	str	w3, [x1]
   1982c:	str	w3, [x2]
   19830:	bl	7c90 <__errno_location@plt>
   19834:	str	wzr, [x0]
   19838:	ldrb	w8, [x22]
   1983c:	mov	x20, x0
   19840:	cmp	w8, #0x3a
   19844:	b.ne	19850 <scols_init_debug@@SMARTCOLS_2.25+0x64cc>  // b.any
   19848:	add	x21, x22, #0x1
   1984c:	b	198ac <scols_init_debug@@SMARTCOLS_2.25+0x6528>
   19850:	add	x1, x29, #0x18
   19854:	mov	w2, #0xa                   	// #10
   19858:	mov	x0, x22
   1985c:	bl	7800 <strtol@plt>
   19860:	str	w0, [x23]
   19864:	str	w0, [x19]
   19868:	ldr	x8, [x29, #24]
   1986c:	mov	w0, #0xffffffff            	// #-1
   19870:	cmp	x8, x22
   19874:	b.eq	198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>  // b.none
   19878:	ldr	w9, [x20]
   1987c:	cbnz	w9, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   19880:	cbz	x8, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   19884:	ldrb	w9, [x8]
   19888:	cmp	w9, #0x2d
   1988c:	b.eq	198a0 <scols_init_debug@@SMARTCOLS_2.25+0x651c>  // b.none
   19890:	cmp	w9, #0x3a
   19894:	b.ne	198e8 <scols_init_debug@@SMARTCOLS_2.25+0x6564>  // b.any
   19898:	ldrb	w9, [x8, #1]
   1989c:	cbz	w9, 19900 <scols_init_debug@@SMARTCOLS_2.25+0x657c>
   198a0:	add	x21, x8, #0x1
   198a4:	str	xzr, [x29, #24]
   198a8:	str	wzr, [x20]
   198ac:	add	x1, x29, #0x18
   198b0:	mov	w2, #0xa                   	// #10
   198b4:	mov	x0, x21
   198b8:	bl	7800 <strtol@plt>
   198bc:	str	w0, [x19]
   198c0:	ldr	w8, [x20]
   198c4:	mov	w0, #0xffffffff            	// #-1
   198c8:	cbnz	w8, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   198cc:	ldr	x8, [x29, #24]
   198d0:	cbz	x8, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   198d4:	cmp	x8, x21
   198d8:	mov	w0, #0xffffffff            	// #-1
   198dc:	b.eq	198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>  // b.none
   198e0:	ldrb	w8, [x8]
   198e4:	cbnz	w8, 198ec <scols_init_debug@@SMARTCOLS_2.25+0x6568>
   198e8:	mov	w0, wzr
   198ec:	ldp	x20, x19, [sp, #48]
   198f0:	ldp	x22, x21, [sp, #32]
   198f4:	ldr	x23, [sp, #16]
   198f8:	ldp	x29, x30, [sp], #64
   198fc:	ret
   19900:	str	w21, [x19]
   19904:	b	198e8 <scols_init_debug@@SMARTCOLS_2.25+0x6564>
   19908:	stp	x29, x30, [sp, #-48]!
   1990c:	mov	w8, wzr
   19910:	str	x21, [sp, #16]
   19914:	stp	x20, x19, [sp, #32]
   19918:	mov	x29, sp
   1991c:	cbz	x1, 19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>
   19920:	cbz	x0, 19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>
   19924:	ldrb	w8, [x0]
   19928:	and	w8, w8, #0xff
   1992c:	cmp	w8, #0x2f
   19930:	mov	x19, x0
   19934:	b.ne	19950 <scols_init_debug@@SMARTCOLS_2.25+0x65cc>  // b.any
   19938:	mov	x0, x19
   1993c:	ldrb	w8, [x0, #1]!
   19940:	cmp	w8, #0x2f
   19944:	mov	w8, #0x2f                  	// #47
   19948:	b.eq	19928 <scols_init_debug@@SMARTCOLS_2.25+0x65a4>  // b.none
   1994c:	b	19960 <scols_init_debug@@SMARTCOLS_2.25+0x65dc>
   19950:	cbnz	w8, 19960 <scols_init_debug@@SMARTCOLS_2.25+0x65dc>
   19954:	mov	x20, xzr
   19958:	mov	x19, xzr
   1995c:	b	19980 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>
   19960:	mov	w20, #0x1                   	// #1
   19964:	ldrb	w8, [x19, x20]
   19968:	cbz	w8, 19980 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>
   1996c:	cmp	w8, #0x2f
   19970:	b.eq	19980 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>  // b.none
   19974:	add	x20, x20, #0x1
   19978:	ldrb	w8, [x19, x20]
   1997c:	cbnz	w8, 1996c <scols_init_debug@@SMARTCOLS_2.25+0x65e8>
   19980:	ldrb	w8, [x1]
   19984:	and	w8, w8, #0xff
   19988:	cmp	w8, #0x2f
   1998c:	mov	x21, x1
   19990:	b.ne	199ac <scols_init_debug@@SMARTCOLS_2.25+0x6628>  // b.any
   19994:	mov	x1, x21
   19998:	ldrb	w8, [x1, #1]!
   1999c:	cmp	w8, #0x2f
   199a0:	mov	w8, #0x2f                  	// #47
   199a4:	b.eq	19984 <scols_init_debug@@SMARTCOLS_2.25+0x6600>  // b.none
   199a8:	b	199bc <scols_init_debug@@SMARTCOLS_2.25+0x6638>
   199ac:	cbnz	w8, 199bc <scols_init_debug@@SMARTCOLS_2.25+0x6638>
   199b0:	mov	x8, xzr
   199b4:	mov	x21, xzr
   199b8:	b	199dc <scols_init_debug@@SMARTCOLS_2.25+0x6658>
   199bc:	mov	w8, #0x1                   	// #1
   199c0:	ldrb	w9, [x21, x8]
   199c4:	cbz	w9, 199dc <scols_init_debug@@SMARTCOLS_2.25+0x6658>
   199c8:	cmp	w9, #0x2f
   199cc:	b.eq	199dc <scols_init_debug@@SMARTCOLS_2.25+0x6658>  // b.none
   199d0:	add	x8, x8, #0x1
   199d4:	ldrb	w9, [x21, x8]
   199d8:	cbnz	w9, 199c8 <scols_init_debug@@SMARTCOLS_2.25+0x6644>
   199dc:	add	x9, x8, x20
   199e0:	cmp	x9, #0x1
   199e4:	b.eq	199f0 <scols_init_debug@@SMARTCOLS_2.25+0x666c>  // b.none
   199e8:	cbnz	x9, 19a10 <scols_init_debug@@SMARTCOLS_2.25+0x668c>
   199ec:	b	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>
   199f0:	cbz	x19, 19a00 <scols_init_debug@@SMARTCOLS_2.25+0x667c>
   199f4:	ldrb	w9, [x19]
   199f8:	cmp	w9, #0x2f
   199fc:	b.eq	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>  // b.none
   19a00:	cbz	x21, 19a4c <scols_init_debug@@SMARTCOLS_2.25+0x66c8>
   19a04:	ldrb	w9, [x21]
   19a08:	cmp	w9, #0x2f
   19a0c:	b.eq	19a44 <scols_init_debug@@SMARTCOLS_2.25+0x66c0>  // b.none
   19a10:	cmp	x20, x8
   19a14:	mov	w8, wzr
   19a18:	b.ne	19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>  // b.any
   19a1c:	cbz	x19, 19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>
   19a20:	cbz	x21, 19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>
   19a24:	mov	x0, x19
   19a28:	mov	x1, x21
   19a2c:	mov	x2, x20
   19a30:	bl	74d0 <strncmp@plt>
   19a34:	cbnz	w0, 19a4c <scols_init_debug@@SMARTCOLS_2.25+0x66c8>
   19a38:	add	x0, x19, x20
   19a3c:	add	x1, x21, x20
   19a40:	b	19924 <scols_init_debug@@SMARTCOLS_2.25+0x65a0>
   19a44:	mov	w8, #0x1                   	// #1
   19a48:	b	19a50 <scols_init_debug@@SMARTCOLS_2.25+0x66cc>
   19a4c:	mov	w8, wzr
   19a50:	ldp	x20, x19, [sp, #32]
   19a54:	ldr	x21, [sp, #16]
   19a58:	mov	w0, w8
   19a5c:	ldp	x29, x30, [sp], #48
   19a60:	ret
   19a64:	stp	x29, x30, [sp, #-64]!
   19a68:	orr	x8, x0, x1
   19a6c:	stp	x24, x23, [sp, #16]
   19a70:	stp	x22, x21, [sp, #32]
   19a74:	stp	x20, x19, [sp, #48]
   19a78:	mov	x29, sp
   19a7c:	cbz	x8, 19ab0 <scols_init_debug@@SMARTCOLS_2.25+0x672c>
   19a80:	mov	x19, x1
   19a84:	mov	x21, x0
   19a88:	mov	x20, x2
   19a8c:	cbz	x0, 19acc <scols_init_debug@@SMARTCOLS_2.25+0x6748>
   19a90:	cbz	x19, 19ae8 <scols_init_debug@@SMARTCOLS_2.25+0x6764>
   19a94:	mov	x0, x21
   19a98:	bl	7030 <strlen@plt>
   19a9c:	mvn	x8, x0
   19aa0:	cmp	x8, x20
   19aa4:	b.cs	19af0 <scols_init_debug@@SMARTCOLS_2.25+0x676c>  // b.hs, b.nlast
   19aa8:	mov	x22, xzr
   19aac:	b	19b2c <scols_init_debug@@SMARTCOLS_2.25+0x67a8>
   19ab0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19ab4:	add	x0, x0, #0xa8d
   19ab8:	ldp	x20, x19, [sp, #48]
   19abc:	ldp	x22, x21, [sp, #32]
   19ac0:	ldp	x24, x23, [sp, #16]
   19ac4:	ldp	x29, x30, [sp], #64
   19ac8:	b	7650 <strdup@plt>
   19acc:	mov	x0, x19
   19ad0:	mov	x1, x20
   19ad4:	ldp	x20, x19, [sp, #48]
   19ad8:	ldp	x22, x21, [sp, #32]
   19adc:	ldp	x24, x23, [sp, #16]
   19ae0:	ldp	x29, x30, [sp], #64
   19ae4:	b	7920 <strndup@plt>
   19ae8:	mov	x0, x21
   19aec:	b	19ab8 <scols_init_debug@@SMARTCOLS_2.25+0x6734>
   19af0:	add	x24, x0, x20
   19af4:	mov	x23, x0
   19af8:	add	x0, x24, #0x1
   19afc:	bl	7400 <malloc@plt>
   19b00:	mov	x22, x0
   19b04:	cbz	x0, 19b2c <scols_init_debug@@SMARTCOLS_2.25+0x67a8>
   19b08:	mov	x0, x22
   19b0c:	mov	x1, x21
   19b10:	mov	x2, x23
   19b14:	bl	6f90 <memcpy@plt>
   19b18:	add	x0, x22, x23
   19b1c:	mov	x1, x19
   19b20:	mov	x2, x20
   19b24:	bl	6f90 <memcpy@plt>
   19b28:	strb	wzr, [x22, x24]
   19b2c:	mov	x0, x22
   19b30:	ldp	x20, x19, [sp, #48]
   19b34:	ldp	x22, x21, [sp, #32]
   19b38:	ldp	x24, x23, [sp, #16]
   19b3c:	ldp	x29, x30, [sp], #64
   19b40:	ret
   19b44:	stp	x29, x30, [sp, #-64]!
   19b48:	stp	x20, x19, [sp, #48]
   19b4c:	mov	x20, x0
   19b50:	stp	x24, x23, [sp, #16]
   19b54:	stp	x22, x21, [sp, #32]
   19b58:	mov	x29, sp
   19b5c:	cbz	x1, 19b90 <scols_init_debug@@SMARTCOLS_2.25+0x680c>
   19b60:	mov	x0, x1
   19b64:	mov	x19, x1
   19b68:	bl	7030 <strlen@plt>
   19b6c:	mov	x21, x0
   19b70:	cbz	x20, 19b9c <scols_init_debug@@SMARTCOLS_2.25+0x6818>
   19b74:	mov	x0, x20
   19b78:	bl	7030 <strlen@plt>
   19b7c:	mvn	x8, x0
   19b80:	cmp	x21, x8
   19b84:	b.ls	19bb8 <scols_init_debug@@SMARTCOLS_2.25+0x6834>  // b.plast
   19b88:	mov	x22, xzr
   19b8c:	b	19bf4 <scols_init_debug@@SMARTCOLS_2.25+0x6870>
   19b90:	cbz	x20, 19c0c <scols_init_debug@@SMARTCOLS_2.25+0x6888>
   19b94:	mov	x0, x20
   19b98:	b	19c14 <scols_init_debug@@SMARTCOLS_2.25+0x6890>
   19b9c:	mov	x0, x19
   19ba0:	mov	x1, x21
   19ba4:	ldp	x20, x19, [sp, #48]
   19ba8:	ldp	x22, x21, [sp, #32]
   19bac:	ldp	x24, x23, [sp, #16]
   19bb0:	ldp	x29, x30, [sp], #64
   19bb4:	b	7920 <strndup@plt>
   19bb8:	add	x24, x0, x21
   19bbc:	mov	x23, x0
   19bc0:	add	x0, x24, #0x1
   19bc4:	bl	7400 <malloc@plt>
   19bc8:	mov	x22, x0
   19bcc:	cbz	x0, 19bf4 <scols_init_debug@@SMARTCOLS_2.25+0x6870>
   19bd0:	mov	x0, x22
   19bd4:	mov	x1, x20
   19bd8:	mov	x2, x23
   19bdc:	bl	6f90 <memcpy@plt>
   19be0:	add	x0, x22, x23
   19be4:	mov	x1, x19
   19be8:	mov	x2, x21
   19bec:	bl	6f90 <memcpy@plt>
   19bf0:	strb	wzr, [x22, x24]
   19bf4:	mov	x0, x22
   19bf8:	ldp	x20, x19, [sp, #48]
   19bfc:	ldp	x22, x21, [sp, #32]
   19c00:	ldp	x24, x23, [sp, #16]
   19c04:	ldp	x29, x30, [sp], #64
   19c08:	ret
   19c0c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19c10:	add	x0, x0, #0xa8d
   19c14:	ldp	x20, x19, [sp, #48]
   19c18:	ldp	x22, x21, [sp, #32]
   19c1c:	ldp	x24, x23, [sp, #16]
   19c20:	ldp	x29, x30, [sp], #64
   19c24:	b	7650 <strdup@plt>
   19c28:	sub	sp, sp, #0x140
   19c2c:	stp	x29, x30, [sp, #240]
   19c30:	add	x29, sp, #0xf0
   19c34:	sub	x9, x29, #0x70
   19c38:	mov	x10, sp
   19c3c:	mov	x11, #0xffffffffffffffd0    	// #-48
   19c40:	add	x8, x29, #0x50
   19c44:	movk	x11, #0xff80, lsl #32
   19c48:	add	x9, x9, #0x30
   19c4c:	add	x10, x10, #0x80
   19c50:	stp	x8, x9, [x29, #-32]
   19c54:	stp	x10, x11, [x29, #-16]
   19c58:	stp	x2, x3, [x29, #-112]
   19c5c:	stp	x4, x5, [x29, #-96]
   19c60:	stp	x6, x7, [x29, #-80]
   19c64:	stp	q1, q2, [sp, #16]
   19c68:	str	q0, [sp]
   19c6c:	ldp	q0, q1, [x29, #-32]
   19c70:	stp	x20, x19, [sp, #304]
   19c74:	mov	x19, x0
   19c78:	add	x0, x29, #0x18
   19c7c:	sub	x2, x29, #0x40
   19c80:	str	x28, [sp, #256]
   19c84:	stp	x24, x23, [sp, #272]
   19c88:	stp	x22, x21, [sp, #288]
   19c8c:	stp	q3, q4, [sp, #48]
   19c90:	stp	q5, q6, [sp, #80]
   19c94:	str	q7, [sp, #112]
   19c98:	stp	q0, q1, [x29, #-64]
   19c9c:	bl	78c0 <vasprintf@plt>
   19ca0:	tbnz	w0, #31, 19cd8 <scols_init_debug@@SMARTCOLS_2.25+0x6954>
   19ca4:	ldr	x21, [x29, #24]
   19ca8:	orr	x8, x19, x21
   19cac:	cbz	x8, 19ce0 <scols_init_debug@@SMARTCOLS_2.25+0x695c>
   19cb0:	mov	w22, w0
   19cb4:	cbz	x19, 19cf4 <scols_init_debug@@SMARTCOLS_2.25+0x6970>
   19cb8:	cbz	x21, 19d08 <scols_init_debug@@SMARTCOLS_2.25+0x6984>
   19cbc:	mov	x0, x19
   19cc0:	bl	7030 <strlen@plt>
   19cc4:	mvn	x8, x0
   19cc8:	cmp	x8, x22
   19ccc:	b.cs	19d10 <scols_init_debug@@SMARTCOLS_2.25+0x698c>  // b.hs, b.nlast
   19cd0:	mov	x20, xzr
   19cd4:	b	19d4c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   19cd8:	mov	x20, xzr
   19cdc:	b	19d54 <scols_init_debug@@SMARTCOLS_2.25+0x69d0>
   19ce0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19ce4:	add	x0, x0, #0xa8d
   19ce8:	bl	7650 <strdup@plt>
   19cec:	mov	x20, x0
   19cf0:	b	19d4c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   19cf4:	mov	x0, x21
   19cf8:	mov	x1, x22
   19cfc:	bl	7920 <strndup@plt>
   19d00:	mov	x20, x0
   19d04:	b	19d4c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   19d08:	mov	x0, x19
   19d0c:	b	19ce8 <scols_init_debug@@SMARTCOLS_2.25+0x6964>
   19d10:	add	x24, x0, x22
   19d14:	mov	x23, x0
   19d18:	add	x0, x24, #0x1
   19d1c:	bl	7400 <malloc@plt>
   19d20:	mov	x20, x0
   19d24:	cbz	x0, 19d4c <scols_init_debug@@SMARTCOLS_2.25+0x69c8>
   19d28:	mov	x0, x20
   19d2c:	mov	x1, x19
   19d30:	mov	x2, x23
   19d34:	bl	6f90 <memcpy@plt>
   19d38:	add	x0, x20, x23
   19d3c:	mov	x1, x21
   19d40:	mov	x2, x22
   19d44:	bl	6f90 <memcpy@plt>
   19d48:	strb	wzr, [x20, x24]
   19d4c:	ldr	x0, [x29, #24]
   19d50:	bl	7840 <free@plt>
   19d54:	mov	x0, x20
   19d58:	ldp	x20, x19, [sp, #304]
   19d5c:	ldp	x22, x21, [sp, #288]
   19d60:	ldp	x24, x23, [sp, #272]
   19d64:	ldr	x28, [sp, #256]
   19d68:	ldp	x29, x30, [sp, #240]
   19d6c:	add	sp, sp, #0x140
   19d70:	ret
   19d74:	sub	sp, sp, #0x60
   19d78:	stp	x29, x30, [sp, #16]
   19d7c:	stp	x26, x25, [sp, #32]
   19d80:	stp	x24, x23, [sp, #48]
   19d84:	stp	x22, x21, [sp, #64]
   19d88:	stp	x20, x19, [sp, #80]
   19d8c:	ldr	x23, [x0]
   19d90:	add	x29, sp, #0x10
   19d94:	ldrb	w8, [x23]
   19d98:	cbz	w8, 19f48 <scols_init_debug@@SMARTCOLS_2.25+0x6bc4>
   19d9c:	mov	x20, x0
   19da0:	mov	x22, x1
   19da4:	mov	x0, x23
   19da8:	mov	x1, x2
   19dac:	mov	w24, w3
   19db0:	mov	x21, x2
   19db4:	bl	7930 <strspn@plt>
   19db8:	add	x19, x23, x0
   19dbc:	ldrb	w25, [x19]
   19dc0:	cbz	x25, 19f44 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>
   19dc4:	cbz	w24, 19e48 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   19dc8:	cmp	w25, #0x3f
   19dcc:	b.hi	19e64 <scols_init_debug@@SMARTCOLS_2.25+0x6ae0>  // b.pmore
   19dd0:	mov	w8, #0x1                   	// #1
   19dd4:	mov	x9, #0x1                   	// #1
   19dd8:	lsl	x8, x8, x25
   19ddc:	movk	x9, #0x84, lsl #32
   19de0:	and	x8, x8, x9
   19de4:	cbz	x8, 19e64 <scols_init_debug@@SMARTCOLS_2.25+0x6ae0>
   19de8:	sturb	w25, [x29, #-4]
   19dec:	sturb	wzr, [x29, #-3]
   19df0:	mov	x24, x19
   19df4:	ldrb	w9, [x24, #1]!
   19df8:	cbz	w9, 19ee0 <scols_init_debug@@SMARTCOLS_2.25+0x6b5c>
   19dfc:	add	x10, x0, x23
   19e00:	mov	x26, xzr
   19e04:	mov	w8, wzr
   19e08:	add	x23, x10, #0x2
   19e0c:	b	19e30 <scols_init_debug@@SMARTCOLS_2.25+0x6aac>
   19e10:	sxtb	w1, w9
   19e14:	sub	x0, x29, #0x4
   19e18:	bl	7940 <strchr@plt>
   19e1c:	cbnz	x0, 19ef4 <scols_init_debug@@SMARTCOLS_2.25+0x6b70>
   19e20:	mov	w8, wzr
   19e24:	ldrb	w9, [x23, x26]
   19e28:	add	x26, x26, #0x1
   19e2c:	cbz	w9, 19edc <scols_init_debug@@SMARTCOLS_2.25+0x6b58>
   19e30:	cbnz	w8, 19e20 <scols_init_debug@@SMARTCOLS_2.25+0x6a9c>
   19e34:	and	w8, w9, #0xff
   19e38:	cmp	w8, #0x5c
   19e3c:	b.ne	19e10 <scols_init_debug@@SMARTCOLS_2.25+0x6a8c>  // b.any
   19e40:	mov	w8, #0x1                   	// #1
   19e44:	b	19e24 <scols_init_debug@@SMARTCOLS_2.25+0x6aa0>
   19e48:	mov	x0, x19
   19e4c:	mov	x1, x21
   19e50:	bl	7c40 <strcspn@plt>
   19e54:	add	x8, x19, x0
   19e58:	str	x0, [x22]
   19e5c:	str	x8, [x20]
   19e60:	b	19f4c <scols_init_debug@@SMARTCOLS_2.25+0x6bc8>
   19e64:	add	x9, x0, x23
   19e68:	mov	x24, xzr
   19e6c:	mov	w8, wzr
   19e70:	add	x23, x9, #0x1
   19e74:	b	19e98 <scols_init_debug@@SMARTCOLS_2.25+0x6b14>
   19e78:	sxtb	w1, w25
   19e7c:	mov	x0, x21
   19e80:	bl	7940 <strchr@plt>
   19e84:	cbnz	x0, 19eec <scols_init_debug@@SMARTCOLS_2.25+0x6b68>
   19e88:	mov	w8, wzr
   19e8c:	ldrb	w25, [x23, x24]
   19e90:	add	x24, x24, #0x1
   19e94:	cbz	w25, 19eb0 <scols_init_debug@@SMARTCOLS_2.25+0x6b2c>
   19e98:	cbnz	w8, 19e88 <scols_init_debug@@SMARTCOLS_2.25+0x6b04>
   19e9c:	and	w8, w25, #0xff
   19ea0:	cmp	w8, #0x5c
   19ea4:	b.ne	19e78 <scols_init_debug@@SMARTCOLS_2.25+0x6af4>  // b.any
   19ea8:	mov	w8, #0x1                   	// #1
   19eac:	b	19e8c <scols_init_debug@@SMARTCOLS_2.25+0x6b08>
   19eb0:	sub	w8, w24, w8
   19eb4:	sxtw	x8, w8
   19eb8:	str	x8, [x22]
   19ebc:	add	x22, x19, x8
   19ec0:	ldrsb	w1, [x22]
   19ec4:	cbz	w1, 19ed4 <scols_init_debug@@SMARTCOLS_2.25+0x6b50>
   19ec8:	mov	x0, x21
   19ecc:	bl	7940 <strchr@plt>
   19ed0:	cbz	x0, 19f44 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>
   19ed4:	str	x22, [x20]
   19ed8:	b	19f4c <scols_init_debug@@SMARTCOLS_2.25+0x6bc8>
   19edc:	b	19ef8 <scols_init_debug@@SMARTCOLS_2.25+0x6b74>
   19ee0:	mov	w8, wzr
   19ee4:	mov	w26, wzr
   19ee8:	b	19ef8 <scols_init_debug@@SMARTCOLS_2.25+0x6b74>
   19eec:	mov	w8, wzr
   19ef0:	b	19eb0 <scols_init_debug@@SMARTCOLS_2.25+0x6b2c>
   19ef4:	mov	w8, wzr
   19ef8:	sub	w8, w26, w8
   19efc:	sxtw	x23, w8
   19f00:	str	x23, [x22]
   19f04:	add	x8, x23, x19
   19f08:	ldrb	w8, [x8, #1]
   19f0c:	cbz	w8, 19f44 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>
   19f10:	cmp	w8, w25
   19f14:	b.ne	19f44 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>  // b.any
   19f18:	add	x8, x23, x19
   19f1c:	ldrsb	w1, [x8, #2]
   19f20:	cbz	w1, 19f30 <scols_init_debug@@SMARTCOLS_2.25+0x6bac>
   19f24:	mov	x0, x21
   19f28:	bl	7940 <strchr@plt>
   19f2c:	cbz	x0, 19f44 <scols_init_debug@@SMARTCOLS_2.25+0x6bc0>
   19f30:	add	x8, x19, x23
   19f34:	add	x8, x8, #0x2
   19f38:	str	x8, [x20]
   19f3c:	mov	x19, x24
   19f40:	b	19f4c <scols_init_debug@@SMARTCOLS_2.25+0x6bc8>
   19f44:	str	x19, [x20]
   19f48:	mov	x19, xzr
   19f4c:	mov	x0, x19
   19f50:	ldp	x20, x19, [sp, #80]
   19f54:	ldp	x22, x21, [sp, #64]
   19f58:	ldp	x24, x23, [sp, #48]
   19f5c:	ldp	x26, x25, [sp, #32]
   19f60:	ldp	x29, x30, [sp, #16]
   19f64:	add	sp, sp, #0x60
   19f68:	ret
   19f6c:	stp	x29, x30, [sp, #-32]!
   19f70:	str	x19, [sp, #16]
   19f74:	mov	x19, x0
   19f78:	mov	x29, sp
   19f7c:	mov	x0, x19
   19f80:	bl	74f0 <fgetc@plt>
   19f84:	cmp	w0, #0xa
   19f88:	b.eq	19f9c <scols_init_debug@@SMARTCOLS_2.25+0x6c18>  // b.none
   19f8c:	cmn	w0, #0x1
   19f90:	b.ne	19f7c <scols_init_debug@@SMARTCOLS_2.25+0x6bf8>  // b.any
   19f94:	mov	w0, #0x1                   	// #1
   19f98:	b	19fa0 <scols_init_debug@@SMARTCOLS_2.25+0x6c1c>
   19f9c:	mov	w0, wzr
   19fa0:	ldr	x19, [sp, #16]
   19fa4:	ldp	x29, x30, [sp], #32
   19fa8:	ret
   19fac:	sub	sp, sp, #0xd0
   19fb0:	stp	x29, x30, [sp, #144]
   19fb4:	str	x23, [sp, #160]
   19fb8:	stp	x22, x21, [sp, #176]
   19fbc:	stp	x20, x19, [sp, #192]
   19fc0:	add	x29, sp, #0x90
   19fc4:	stp	xzr, xzr, [sp]
   19fc8:	cbz	x0, 1a430 <scols_init_debug@@SMARTCOLS_2.25+0x70ac>
   19fcc:	mov	x19, x1
   19fd0:	cbz	x1, 1a450 <scols_init_debug@@SMARTCOLS_2.25+0x70cc>
   19fd4:	mov	x20, x0
   19fd8:	mov	x0, xzr
   19fdc:	bl	73d0 <time@plt>
   19fe0:	str	x0, [x29, #24]
   19fe4:	add	x0, x29, #0x18
   19fe8:	sub	x1, x29, #0x40
   19fec:	bl	71a0 <localtime_r@plt>
   19ff0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   19ff4:	mov	w21, #0xffffffff            	// #-1
   19ff8:	add	x1, x1, #0xdab
   19ffc:	mov	x0, x20
   1a000:	stur	w21, [x29, #-32]
   1a004:	bl	77b0 <strcmp@plt>
   1a008:	cbz	w0, 1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a00c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a010:	add	x1, x1, #0xdaf
   1a014:	mov	x0, x20
   1a018:	bl	77b0 <strcmp@plt>
   1a01c:	cbz	w0, 1a070 <scols_init_debug@@SMARTCOLS_2.25+0x6cec>
   1a020:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a024:	add	x1, x1, #0xdb5
   1a028:	mov	x0, x20
   1a02c:	bl	77b0 <strcmp@plt>
   1a030:	cbz	w0, 1a07c <scols_init_debug@@SMARTCOLS_2.25+0x6cf8>
   1a034:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a038:	add	x1, x1, #0xdbf
   1a03c:	mov	x0, x20
   1a040:	bl	77b0 <strcmp@plt>
   1a044:	cbz	w0, 1a090 <scols_init_debug@@SMARTCOLS_2.25+0x6d0c>
   1a048:	ldrb	w8, [x20]
   1a04c:	cmp	w8, #0x2d
   1a050:	b.eq	1a0f0 <scols_init_debug@@SMARTCOLS_2.25+0x6d6c>  // b.none
   1a054:	cmp	w8, #0x2b
   1a058:	b.ne	1a108 <scols_init_debug@@SMARTCOLS_2.25+0x6d84>  // b.any
   1a05c:	add	x0, x20, #0x1
   1a060:	add	x1, sp, #0x8
   1a064:	bl	1a470 <scols_init_debug@@SMARTCOLS_2.25+0x70ec>
   1a068:	tbz	w0, #31, 1a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x6d20>
   1a06c:	b	1a100 <scols_init_debug@@SMARTCOLS_2.25+0x6d7c>
   1a070:	stur	xzr, [x29, #-60]
   1a074:	stur	wzr, [x29, #-64]
   1a078:	b	1a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x6d20>
   1a07c:	ldur	w8, [x29, #-52]
   1a080:	stur	xzr, [x29, #-60]
   1a084:	stur	wzr, [x29, #-64]
   1a088:	sub	w8, w8, #0x1
   1a08c:	b	1a0a0 <scols_init_debug@@SMARTCOLS_2.25+0x6d1c>
   1a090:	ldur	w8, [x29, #-52]
   1a094:	stur	xzr, [x29, #-60]
   1a098:	stur	wzr, [x29, #-64]
   1a09c:	add	w8, w8, #0x1
   1a0a0:	stur	w8, [x29, #-52]
   1a0a4:	mov	w21, #0xffffffff            	// #-1
   1a0a8:	sub	x0, x29, #0x40
   1a0ac:	bl	76e0 <mktime@plt>
   1a0b0:	cmn	x0, #0x1
   1a0b4:	str	x0, [x29, #24]
   1a0b8:	b.eq	1a3cc <scols_init_debug@@SMARTCOLS_2.25+0x7048>  // b.none
   1a0bc:	tbnz	w21, #31, 1a0cc <scols_init_debug@@SMARTCOLS_2.25+0x6d48>
   1a0c0:	ldur	w8, [x29, #-40]
   1a0c4:	cmp	w8, w21
   1a0c8:	b.ne	1a3cc <scols_init_debug@@SMARTCOLS_2.25+0x7048>  // b.any
   1a0cc:	ldp	x9, x8, [sp]
   1a0d0:	mov	w10, #0x4240                	// #16960
   1a0d4:	movk	w10, #0xf, lsl #16
   1a0d8:	mov	w20, wzr
   1a0dc:	madd	x8, x0, x10, x8
   1a0e0:	subs	x8, x8, x9
   1a0e4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
   1a0e8:	str	x8, [x19]
   1a0ec:	b	1a3d0 <scols_init_debug@@SMARTCOLS_2.25+0x704c>
   1a0f0:	add	x0, x20, #0x1
   1a0f4:	mov	x1, sp
   1a0f8:	bl	1a470 <scols_init_debug@@SMARTCOLS_2.25+0x70ec>
   1a0fc:	tbz	w0, #31, 1a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x6d20>
   1a100:	mov	w20, w0
   1a104:	b	1a3d0 <scols_init_debug@@SMARTCOLS_2.25+0x704c>
   1a108:	mov	x0, x20
   1a10c:	bl	7030 <strlen@plt>
   1a110:	cmp	x0, #0x3
   1a114:	b.ls	1a130 <scols_init_debug@@SMARTCOLS_2.25+0x6dac>  // b.plast
   1a118:	add	x8, x20, x0
   1a11c:	ldur	w8, [x8, #-4]
   1a120:	mov	w9, #0x6120                	// #24864
   1a124:	movk	w9, #0x6f67, lsl #16
   1a128:	cmp	w8, w9
   1a12c:	b.eq	1a3ec <scols_init_debug@@SMARTCOLS_2.25+0x7068>  // b.none
   1a130:	adrp	x23, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1a134:	mov	x22, xzr
   1a138:	add	x23, x23, #0x8b8
   1a13c:	b	1a14c <scols_init_debug@@SMARTCOLS_2.25+0x6dc8>
   1a140:	add	x22, x22, #0x10
   1a144:	cmp	x22, #0xe0
   1a148:	b.eq	1a198 <scols_init_debug@@SMARTCOLS_2.25+0x6e14>  // b.none
   1a14c:	ldr	x21, [x23, x22]
   1a150:	mov	x0, x21
   1a154:	bl	7030 <strlen@plt>
   1a158:	cbz	x0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x6dbc>
   1a15c:	mov	x2, x0
   1a160:	mov	x0, x20
   1a164:	mov	x1, x21
   1a168:	bl	7890 <strncasecmp@plt>
   1a16c:	cbnz	w0, 1a140 <scols_init_debug@@SMARTCOLS_2.25+0x6dbc>
   1a170:	mov	x0, x21
   1a174:	bl	7030 <strlen@plt>
   1a178:	ldrb	w8, [x20, x0]
   1a17c:	cmp	w8, #0x20
   1a180:	b.ne	1a140 <scols_init_debug@@SMARTCOLS_2.25+0x6dbc>  // b.any
   1a184:	add	x8, x23, x22
   1a188:	ldr	w21, [x8, #8]
   1a18c:	add	x8, x0, x20
   1a190:	add	x20, x8, #0x1
   1a194:	b	1a19c <scols_init_debug@@SMARTCOLS_2.25+0x6e18>
   1a198:	mov	w21, #0xffffffff            	// #-1
   1a19c:	ldp	q0, q1, [x29, #-64]
   1a1a0:	ldur	q2, [x29, #-32]
   1a1a4:	ldur	x8, [x29, #-16]
   1a1a8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a1ac:	add	x1, x1, #0xdcd
   1a1b0:	sub	x2, x29, #0x40
   1a1b4:	mov	x0, x20
   1a1b8:	stp	q0, q1, [sp, #16]
   1a1bc:	str	q2, [sp, #48]
   1a1c0:	str	x8, [sp, #64]
   1a1c4:	bl	72c0 <strptime@plt>
   1a1c8:	cbz	x0, 1a1d4 <scols_init_debug@@SMARTCOLS_2.25+0x6e50>
   1a1cc:	ldrb	w8, [x0]
   1a1d0:	cbz	w8, 1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a1d4:	ldp	q0, q1, [sp, #16]
   1a1d8:	ldr	q2, [sp, #48]
   1a1dc:	ldr	x8, [sp, #64]
   1a1e0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a1e4:	add	x1, x1, #0xddf
   1a1e8:	sub	x2, x29, #0x40
   1a1ec:	mov	x0, x20
   1a1f0:	stp	q0, q1, [x29, #-64]
   1a1f4:	stur	q2, [x29, #-32]
   1a1f8:	stur	x8, [x29, #-16]
   1a1fc:	bl	72c0 <strptime@plt>
   1a200:	cbz	x0, 1a20c <scols_init_debug@@SMARTCOLS_2.25+0x6e88>
   1a204:	ldrb	w8, [x0]
   1a208:	cbz	w8, 1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a20c:	ldp	q0, q1, [sp, #16]
   1a210:	ldr	q2, [sp, #48]
   1a214:	ldr	x8, [sp, #64]
   1a218:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a21c:	add	x1, x1, #0xdf1
   1a220:	sub	x2, x29, #0x40
   1a224:	mov	x0, x20
   1a228:	stp	q0, q1, [x29, #-64]
   1a22c:	stur	q2, [x29, #-32]
   1a230:	stur	x8, [x29, #-16]
   1a234:	bl	72c0 <strptime@plt>
   1a238:	cbz	x0, 1a244 <scols_init_debug@@SMARTCOLS_2.25+0x6ec0>
   1a23c:	ldrb	w8, [x0]
   1a240:	cbz	w8, 1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a244:	ldp	q0, q1, [sp, #16]
   1a248:	ldr	q2, [sp, #48]
   1a24c:	ldr	x8, [sp, #64]
   1a250:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a254:	add	x1, x1, #0xe03
   1a258:	sub	x2, x29, #0x40
   1a25c:	mov	x0, x20
   1a260:	stp	q0, q1, [x29, #-64]
   1a264:	stur	q2, [x29, #-32]
   1a268:	stur	x8, [x29, #-16]
   1a26c:	bl	72c0 <strptime@plt>
   1a270:	cbz	x0, 1a27c <scols_init_debug@@SMARTCOLS_2.25+0x6ef8>
   1a274:	ldrb	w8, [x0]
   1a278:	cbz	w8, 1a420 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1a27c:	ldp	q0, q1, [sp, #16]
   1a280:	ldr	q2, [sp, #48]
   1a284:	ldr	x8, [sp, #64]
   1a288:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a28c:	add	x1, x1, #0xe12
   1a290:	sub	x2, x29, #0x40
   1a294:	mov	x0, x20
   1a298:	stp	q0, q1, [x29, #-64]
   1a29c:	stur	q2, [x29, #-32]
   1a2a0:	stur	x8, [x29, #-16]
   1a2a4:	bl	72c0 <strptime@plt>
   1a2a8:	cbz	x0, 1a2b4 <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   1a2ac:	ldrb	w8, [x0]
   1a2b0:	cbz	w8, 1a420 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1a2b4:	ldp	q0, q1, [sp, #16]
   1a2b8:	ldr	q2, [sp, #48]
   1a2bc:	ldr	x8, [sp, #64]
   1a2c0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a2c4:	add	x1, x1, #0xe21
   1a2c8:	sub	x2, x29, #0x40
   1a2cc:	mov	x0, x20
   1a2d0:	stp	q0, q1, [x29, #-64]
   1a2d4:	stur	q2, [x29, #-32]
   1a2d8:	stur	x8, [x29, #-16]
   1a2dc:	bl	72c0 <strptime@plt>
   1a2e0:	cbz	x0, 1a2ec <scols_init_debug@@SMARTCOLS_2.25+0x6f68>
   1a2e4:	ldrb	w8, [x0]
   1a2e8:	cbz	w8, 1a41c <scols_init_debug@@SMARTCOLS_2.25+0x7098>
   1a2ec:	ldp	q0, q1, [sp, #16]
   1a2f0:	ldr	q2, [sp, #48]
   1a2f4:	ldr	x8, [sp, #64]
   1a2f8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a2fc:	add	x1, x1, #0xe2a
   1a300:	sub	x2, x29, #0x40
   1a304:	mov	x0, x20
   1a308:	stp	q0, q1, [x29, #-64]
   1a30c:	stur	q2, [x29, #-32]
   1a310:	stur	x8, [x29, #-16]
   1a314:	bl	72c0 <strptime@plt>
   1a318:	cbz	x0, 1a324 <scols_init_debug@@SMARTCOLS_2.25+0x6fa0>
   1a31c:	ldrb	w8, [x0]
   1a320:	cbz	w8, 1a41c <scols_init_debug@@SMARTCOLS_2.25+0x7098>
   1a324:	ldp	q0, q1, [sp, #16]
   1a328:	ldr	q2, [sp, #48]
   1a32c:	ldr	x8, [sp, #64]
   1a330:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a334:	add	x1, x1, #0xde8
   1a338:	sub	x2, x29, #0x40
   1a33c:	mov	x0, x20
   1a340:	stp	q0, q1, [x29, #-64]
   1a344:	stur	q2, [x29, #-32]
   1a348:	stur	x8, [x29, #-16]
   1a34c:	bl	72c0 <strptime@plt>
   1a350:	cbz	x0, 1a35c <scols_init_debug@@SMARTCOLS_2.25+0x6fd8>
   1a354:	ldrb	w8, [x0]
   1a358:	cbz	w8, 1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a35c:	ldp	q0, q1, [sp, #16]
   1a360:	ldr	q2, [sp, #48]
   1a364:	ldr	x8, [sp, #64]
   1a368:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a36c:	add	x1, x1, #0xe1b
   1a370:	sub	x2, x29, #0x40
   1a374:	mov	x0, x20
   1a378:	stp	q0, q1, [x29, #-64]
   1a37c:	stur	q2, [x29, #-32]
   1a380:	stur	x8, [x29, #-16]
   1a384:	bl	72c0 <strptime@plt>
   1a388:	cbz	x0, 1a394 <scols_init_debug@@SMARTCOLS_2.25+0x7010>
   1a38c:	ldrb	w8, [x0]
   1a390:	cbz	w8, 1a420 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1a394:	ldp	q0, q1, [sp, #16]
   1a398:	ldr	q2, [sp, #48]
   1a39c:	ldr	x8, [sp, #64]
   1a3a0:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a3a4:	add	x1, x1, #0xe33
   1a3a8:	sub	x2, x29, #0x40
   1a3ac:	mov	x0, x20
   1a3b0:	stp	q0, q1, [x29, #-64]
   1a3b4:	stur	q2, [x29, #-32]
   1a3b8:	stur	x8, [x29, #-16]
   1a3bc:	bl	72c0 <strptime@plt>
   1a3c0:	cbz	x0, 1a3cc <scols_init_debug@@SMARTCOLS_2.25+0x7048>
   1a3c4:	ldrb	w8, [x0]
   1a3c8:	cbz	w8, 1a420 <scols_init_debug@@SMARTCOLS_2.25+0x709c>
   1a3cc:	mov	w20, #0xffffffea            	// #-22
   1a3d0:	mov	w0, w20
   1a3d4:	ldp	x20, x19, [sp, #192]
   1a3d8:	ldp	x22, x21, [sp, #176]
   1a3dc:	ldr	x23, [sp, #160]
   1a3e0:	ldp	x29, x30, [sp, #144]
   1a3e4:	add	sp, sp, #0xd0
   1a3e8:	ret
   1a3ec:	sub	x1, x0, #0x4
   1a3f0:	mov	x0, x20
   1a3f4:	bl	7920 <strndup@plt>
   1a3f8:	cbz	x0, 1a428 <scols_init_debug@@SMARTCOLS_2.25+0x70a4>
   1a3fc:	mov	x1, sp
   1a400:	mov	x21, x0
   1a404:	bl	1a470 <scols_init_debug@@SMARTCOLS_2.25+0x70ec>
   1a408:	mov	w20, w0
   1a40c:	mov	x0, x21
   1a410:	bl	7840 <free@plt>
   1a414:	tbz	w20, #31, 1a0a4 <scols_init_debug@@SMARTCOLS_2.25+0x6d20>
   1a418:	b	1a3d0 <scols_init_debug@@SMARTCOLS_2.25+0x704c>
   1a41c:	stur	xzr, [x29, #-60]
   1a420:	stur	wzr, [x29, #-64]
   1a424:	b	1a0a8 <scols_init_debug@@SMARTCOLS_2.25+0x6d24>
   1a428:	mov	w20, #0xfffffff4            	// #-12
   1a42c:	b	1a3d0 <scols_init_debug@@SMARTCOLS_2.25+0x704c>
   1a430:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1a434:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a438:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a43c:	add	x0, x0, #0x4a6
   1a440:	add	x1, x1, #0xd6a
   1a444:	add	x3, x3, #0xd7a
   1a448:	mov	w2, #0xc4                  	// #196
   1a44c:	bl	7c80 <__assert_fail@plt>
   1a450:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a454:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a458:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a45c:	add	x0, x0, #0xda6
   1a460:	add	x1, x1, #0xd6a
   1a464:	add	x3, x3, #0xd7a
   1a468:	mov	w2, #0xc5                  	// #197
   1a46c:	bl	7c80 <__assert_fail@plt>
   1a470:	sub	sp, sp, #0x80
   1a474:	stp	x29, x30, [sp, #32]
   1a478:	stp	x28, x27, [sp, #48]
   1a47c:	stp	x26, x25, [sp, #64]
   1a480:	stp	x24, x23, [sp, #80]
   1a484:	stp	x22, x21, [sp, #96]
   1a488:	stp	x20, x19, [sp, #112]
   1a48c:	add	x29, sp, #0x20
   1a490:	cbz	x0, 1a660 <scols_init_debug@@SMARTCOLS_2.25+0x72dc>
   1a494:	mov	x19, x1
   1a498:	cbz	x1, 1a680 <scols_init_debug@@SMARTCOLS_2.25+0x72fc>
   1a49c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a4a0:	add	x1, x1, #0xef3
   1a4a4:	mov	x20, x0
   1a4a8:	bl	7930 <strspn@plt>
   1a4ac:	add	x24, x20, x0
   1a4b0:	ldrb	w8, [x24]
   1a4b4:	cbz	w8, 1a62c <scols_init_debug@@SMARTCOLS_2.25+0x72a8>
   1a4b8:	str	x19, [sp, #8]
   1a4bc:	bl	7c90 <__errno_location@plt>
   1a4c0:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a4c4:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
   1a4c8:	mov	x20, x0
   1a4cc:	mov	x19, xzr
   1a4d0:	add	x26, x26, #0xef3
   1a4d4:	movk	x28, #0xcccd
   1a4d8:	sub	x1, x29, #0x8
   1a4dc:	mov	w2, #0xa                   	// #10
   1a4e0:	mov	x0, x24
   1a4e4:	str	wzr, [x20]
   1a4e8:	bl	7130 <strtoll@plt>
   1a4ec:	ldr	w8, [x20]
   1a4f0:	cmp	w8, #0x1
   1a4f4:	b.ge	1a650 <scols_init_debug@@SMARTCOLS_2.25+0x72cc>  // b.tcont
   1a4f8:	mov	x22, x0
   1a4fc:	tbnz	x0, #63, 1a658 <scols_init_debug@@SMARTCOLS_2.25+0x72d4>
   1a500:	ldur	x23, [x29, #-8]
   1a504:	str	x19, [sp, #16]
   1a508:	ldrb	w8, [x23]
   1a50c:	cmp	w8, #0x2e
   1a510:	b.ne	1a554 <scols_init_debug@@SMARTCOLS_2.25+0x71d0>  // b.any
   1a514:	add	x25, x23, #0x1
   1a518:	sub	x1, x29, #0x8
   1a51c:	mov	w2, #0xa                   	// #10
   1a520:	mov	x0, x25
   1a524:	str	wzr, [x20]
   1a528:	bl	7130 <strtoll@plt>
   1a52c:	ldr	w8, [x20]
   1a530:	cmp	w8, #0x1
   1a534:	b.ge	1a650 <scols_init_debug@@SMARTCOLS_2.25+0x72cc>  // b.tcont
   1a538:	mov	x24, x0
   1a53c:	tbnz	x0, #63, 1a658 <scols_init_debug@@SMARTCOLS_2.25+0x72d4>
   1a540:	ldur	x23, [x29, #-8]
   1a544:	cmp	x23, x25
   1a548:	b.eq	1a62c <scols_init_debug@@SMARTCOLS_2.25+0x72a8>  // b.none
   1a54c:	sub	w21, w23, w25
   1a550:	b	1a564 <scols_init_debug@@SMARTCOLS_2.25+0x71e0>
   1a554:	cmp	x23, x24
   1a558:	b.eq	1a62c <scols_init_debug@@SMARTCOLS_2.25+0x72a8>  // b.none
   1a55c:	mov	x24, xzr
   1a560:	mov	w21, wzr
   1a564:	mov	x0, x23
   1a568:	mov	x1, x26
   1a56c:	bl	7930 <strspn@plt>
   1a570:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1a574:	mov	x27, xzr
   1a578:	add	x25, x23, x0
   1a57c:	add	x19, x19, #0x9a0
   1a580:	stur	x25, [x29, #-8]
   1a584:	b	1a598 <scols_init_debug@@SMARTCOLS_2.25+0x7214>
   1a588:	add	x27, x27, #0x1
   1a58c:	cmp	x27, #0x1c
   1a590:	add	x19, x19, #0x10
   1a594:	b.eq	1a62c <scols_init_debug@@SMARTCOLS_2.25+0x72a8>  // b.none
   1a598:	ldur	x26, [x19, #-8]
   1a59c:	mov	x0, x26
   1a5a0:	bl	7030 <strlen@plt>
   1a5a4:	cbz	x23, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x7204>
   1a5a8:	mov	x2, x0
   1a5ac:	cbz	x0, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x7204>
   1a5b0:	mov	x0, x25
   1a5b4:	mov	x1, x26
   1a5b8:	bl	74d0 <strncmp@plt>
   1a5bc:	cbnz	w0, 1a588 <scols_init_debug@@SMARTCOLS_2.25+0x7204>
   1a5c0:	ldr	x19, [x19]
   1a5c4:	mul	x24, x19, x24
   1a5c8:	cbz	w21, 1a5dc <scols_init_debug@@SMARTCOLS_2.25+0x7258>
   1a5cc:	umulh	x8, x24, x28
   1a5d0:	subs	w21, w21, #0x1
   1a5d4:	lsr	x24, x8, #3
   1a5d8:	b.ne	1a5cc <scols_init_debug@@SMARTCOLS_2.25+0x7248>  // b.any
   1a5dc:	cmp	w27, #0x1c
   1a5e0:	b.cs	1a62c <scols_init_debug@@SMARTCOLS_2.25+0x72a8>  // b.hs, b.nlast
   1a5e4:	mov	x0, x26
   1a5e8:	bl	7030 <strlen@plt>
   1a5ec:	ldr	x8, [sp, #16]
   1a5f0:	adrp	x26, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a5f4:	add	x23, x25, x0
   1a5f8:	add	x26, x26, #0xef3
   1a5fc:	madd	x8, x19, x22, x8
   1a600:	mov	x0, x23
   1a604:	mov	x1, x26
   1a608:	add	x19, x8, x24
   1a60c:	bl	7930 <strspn@plt>
   1a610:	add	x24, x23, x0
   1a614:	ldrb	w8, [x24]
   1a618:	cbnz	w8, 1a4d8 <scols_init_debug@@SMARTCOLS_2.25+0x7154>
   1a61c:	ldr	x8, [sp, #8]
   1a620:	mov	w0, wzr
   1a624:	str	x19, [x8]
   1a628:	b	1a630 <scols_init_debug@@SMARTCOLS_2.25+0x72ac>
   1a62c:	mov	w0, #0xffffffea            	// #-22
   1a630:	ldp	x20, x19, [sp, #112]
   1a634:	ldp	x22, x21, [sp, #96]
   1a638:	ldp	x24, x23, [sp, #80]
   1a63c:	ldp	x26, x25, [sp, #64]
   1a640:	ldp	x28, x27, [sp, #48]
   1a644:	ldp	x29, x30, [sp, #32]
   1a648:	add	sp, sp, #0x80
   1a64c:	ret
   1a650:	neg	w0, w8
   1a654:	b	1a630 <scols_init_debug@@SMARTCOLS_2.25+0x72ac>
   1a658:	mov	w0, #0xffffffde            	// #-34
   1a65c:	b	1a630 <scols_init_debug@@SMARTCOLS_2.25+0x72ac>
   1a660:	adrp	x0, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1a664:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a668:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a66c:	add	x0, x0, #0x4a6
   1a670:	add	x1, x1, #0xd6a
   1a674:	add	x3, x3, #0xecd
   1a678:	mov	w2, #0x4d                  	// #77
   1a67c:	bl	7c80 <__assert_fail@plt>
   1a680:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a684:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a688:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a68c:	add	x0, x0, #0xda6
   1a690:	add	x1, x1, #0xd6a
   1a694:	add	x3, x3, #0xecd
   1a698:	mov	w2, #0x4e                  	// #78
   1a69c:	bl	7c80 <__assert_fail@plt>
   1a6a0:	ldr	w8, [x0, #32]
   1a6a4:	tbnz	w8, #31, 1a6b0 <scols_init_debug@@SMARTCOLS_2.25+0x732c>
   1a6a8:	ldr	w0, [x0, #40]
   1a6ac:	ret
   1a6b0:	mov	w0, wzr
   1a6b4:	ret
   1a6b8:	sub	sp, sp, #0x70
   1a6bc:	stp	x22, x21, [sp, #80]
   1a6c0:	stp	x20, x19, [sp, #96]
   1a6c4:	mov	x20, x3
   1a6c8:	mov	x21, x2
   1a6cc:	mov	w22, w1
   1a6d0:	mov	x19, x0
   1a6d4:	stp	x29, x30, [sp, #64]
   1a6d8:	add	x29, sp, #0x40
   1a6dc:	tbnz	w1, #6, 1a70c <scols_init_debug@@SMARTCOLS_2.25+0x7388>
   1a6e0:	add	x1, sp, #0x8
   1a6e4:	mov	x0, x19
   1a6e8:	bl	71a0 <localtime_r@plt>
   1a6ec:	cbz	x0, 1a71c <scols_init_debug@@SMARTCOLS_2.25+0x7398>
   1a6f0:	ldr	x1, [x19, #8]
   1a6f4:	add	x0, sp, #0x8
   1a6f8:	mov	w2, w22
   1a6fc:	mov	x3, x21
   1a700:	mov	x4, x20
   1a704:	bl	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x73c8>
   1a708:	b	1a738 <scols_init_debug@@SMARTCOLS_2.25+0x73b4>
   1a70c:	add	x1, sp, #0x8
   1a710:	mov	x0, x19
   1a714:	bl	7550 <gmtime_r@plt>
   1a718:	cbnz	x0, 1a6f0 <scols_init_debug@@SMARTCOLS_2.25+0x736c>
   1a71c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a720:	add	x1, x1, #0xe40
   1a724:	mov	w2, #0x5                   	// #5
   1a728:	bl	7b20 <dcgettext@plt>
   1a72c:	ldr	x1, [x19]
   1a730:	bl	7a30 <warnx@plt>
   1a734:	mov	w0, #0xffffffff            	// #-1
   1a738:	ldp	x20, x19, [sp, #96]
   1a73c:	ldp	x22, x21, [sp, #80]
   1a740:	ldp	x29, x30, [sp, #64]
   1a744:	add	sp, sp, #0x70
   1a748:	ret
   1a74c:	stp	x29, x30, [sp, #-64]!
   1a750:	str	x23, [sp, #16]
   1a754:	stp	x22, x21, [sp, #32]
   1a758:	stp	x20, x19, [sp, #48]
   1a75c:	mov	x19, x4
   1a760:	mov	x20, x3
   1a764:	mov	w22, w2
   1a768:	mov	x23, x1
   1a76c:	mov	x21, x0
   1a770:	mov	x29, sp
   1a774:	tbnz	w2, #0, 1a7b0 <scols_init_debug@@SMARTCOLS_2.25+0x742c>
   1a778:	tbz	w22, #1, 1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x7470>
   1a77c:	ldp	w4, w3, [x21, #4]
   1a780:	ldr	w5, [x21]
   1a784:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a788:	add	x2, x2, #0xf07
   1a78c:	mov	x0, x20
   1a790:	mov	x1, x19
   1a794:	bl	7300 <snprintf@plt>
   1a798:	tbnz	w0, #31, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a79c:	mov	w8, w0
   1a7a0:	subs	x19, x19, x8
   1a7a4:	b.cc	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>  // b.lo, b.ul, b.last
   1a7a8:	add	x20, x20, x8
   1a7ac:	b	1a7f4 <scols_init_debug@@SMARTCOLS_2.25+0x7470>
   1a7b0:	ldp	w9, w8, [x21, #16]
   1a7b4:	ldr	w5, [x21, #12]
   1a7b8:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a7bc:	sxtw	x8, w8
   1a7c0:	add	x3, x8, #0x76c
   1a7c4:	add	w4, w9, #0x1
   1a7c8:	add	x2, x2, #0xef8
   1a7cc:	mov	x0, x20
   1a7d0:	mov	x1, x19
   1a7d4:	bl	7300 <snprintf@plt>
   1a7d8:	tbnz	w0, #31, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a7dc:	mov	w8, w0
   1a7e0:	cmp	x8, x19
   1a7e4:	b.hi	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>  // b.pmore
   1a7e8:	sub	x19, x19, x8
   1a7ec:	add	x20, x20, x8
   1a7f0:	tbnz	w22, #1, 1a848 <scols_init_debug@@SMARTCOLS_2.25+0x74c4>
   1a7f4:	tbnz	w22, #3, 1a808 <scols_init_debug@@SMARTCOLS_2.25+0x7484>
   1a7f8:	tbz	w22, #4, 1a834 <scols_init_debug@@SMARTCOLS_2.25+0x74b0>
   1a7fc:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a800:	add	x2, x2, #0xf1d
   1a804:	b	1a810 <scols_init_debug@@SMARTCOLS_2.25+0x748c>
   1a808:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a80c:	add	x2, x2, #0xf16
   1a810:	mov	x0, x20
   1a814:	mov	x1, x19
   1a818:	mov	x3, x23
   1a81c:	bl	7300 <snprintf@plt>
   1a820:	tbnz	w0, #31, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a824:	mov	w8, w0
   1a828:	subs	x19, x19, x8
   1a82c:	b.cc	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>  // b.lo, b.ul, b.last
   1a830:	add	x20, x20, x8
   1a834:	tbz	w22, #2, 1a8ec <scols_init_debug@@SMARTCOLS_2.25+0x7568>
   1a838:	ldr	w8, [x21, #32]
   1a83c:	tbnz	w8, #31, 1a868 <scols_init_debug@@SMARTCOLS_2.25+0x74e4>
   1a840:	ldr	w8, [x21, #40]
   1a844:	b	1a86c <scols_init_debug@@SMARTCOLS_2.25+0x74e8>
   1a848:	cbz	x19, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a84c:	tst	w22, #0x20
   1a850:	mov	w8, #0x54                  	// #84
   1a854:	mov	w9, #0x20                  	// #32
   1a858:	csel	w8, w9, w8, eq  // eq = none
   1a85c:	strb	w8, [x20], #1
   1a860:	sub	x19, x19, #0x1
   1a864:	b	1a77c <scols_init_debug@@SMARTCOLS_2.25+0x73f8>
   1a868:	mov	w8, wzr
   1a86c:	mov	w9, #0x8889                	// #34953
   1a870:	movk	w9, #0x8888, lsl #16
   1a874:	mov	w10, #0xb3c5                	// #46021
   1a878:	movk	w10, #0x91a2, lsl #16
   1a87c:	smull	x11, w8, w9
   1a880:	smull	x10, w8, w10
   1a884:	lsr	x11, x11, #32
   1a888:	lsr	x10, x10, #32
   1a88c:	add	w11, w11, w8
   1a890:	add	w8, w10, w8
   1a894:	asr	w10, w11, #5
   1a898:	add	w10, w10, w11, lsr #31
   1a89c:	asr	w11, w8, #11
   1a8a0:	add	w3, w11, w8, lsr #31
   1a8a4:	smull	x8, w10, w9
   1a8a8:	lsr	x8, x8, #32
   1a8ac:	add	w8, w8, w10
   1a8b0:	asr	w9, w8, #5
   1a8b4:	add	w8, w9, w8, lsr #31
   1a8b8:	mov	w9, #0x3c                  	// #60
   1a8bc:	msub	w8, w8, w9, w10
   1a8c0:	cmp	w8, #0x0
   1a8c4:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a8c8:	cneg	w4, w8, mi  // mi = first
   1a8cc:	add	x2, x2, #0xf24
   1a8d0:	mov	x0, x20
   1a8d4:	mov	x1, x19
   1a8d8:	bl	7300 <snprintf@plt>
   1a8dc:	tbnz	w0, #31, 1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>
   1a8e0:	sxtw	x8, w0
   1a8e4:	cmp	x19, x8
   1a8e8:	b.cc	1a8f4 <scols_init_debug@@SMARTCOLS_2.25+0x7570>  // b.lo, b.ul, b.last
   1a8ec:	mov	w0, wzr
   1a8f0:	b	1a910 <scols_init_debug@@SMARTCOLS_2.25+0x758c>
   1a8f4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a8f8:	add	x1, x1, #0xf2f
   1a8fc:	mov	w2, #0x5                   	// #5
   1a900:	mov	x0, xzr
   1a904:	bl	7b20 <dcgettext@plt>
   1a908:	bl	7a30 <warnx@plt>
   1a90c:	mov	w0, #0xffffffff            	// #-1
   1a910:	ldp	x20, x19, [sp, #48]
   1a914:	ldp	x22, x21, [sp, #32]
   1a918:	ldr	x23, [sp, #16]
   1a91c:	ldp	x29, x30, [sp], #64
   1a920:	ret
   1a924:	mov	x4, x3
   1a928:	mov	x3, x2
   1a92c:	mov	w2, w1
   1a930:	mov	x1, xzr
   1a934:	b	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x73c8>
   1a938:	sub	sp, sp, #0x70
   1a93c:	stp	x22, x21, [sp, #80]
   1a940:	stp	x20, x19, [sp, #96]
   1a944:	mov	x20, x3
   1a948:	mov	x21, x2
   1a94c:	mov	w22, w1
   1a950:	mov	x19, x0
   1a954:	stp	x29, x30, [sp, #64]
   1a958:	add	x29, sp, #0x40
   1a95c:	tbnz	w1, #6, 1a98c <scols_init_debug@@SMARTCOLS_2.25+0x7608>
   1a960:	add	x1, sp, #0x8
   1a964:	mov	x0, x19
   1a968:	bl	71a0 <localtime_r@plt>
   1a96c:	cbz	x0, 1a99c <scols_init_debug@@SMARTCOLS_2.25+0x7618>
   1a970:	add	x0, sp, #0x8
   1a974:	mov	x1, xzr
   1a978:	mov	w2, w22
   1a97c:	mov	x3, x21
   1a980:	mov	x4, x20
   1a984:	bl	1a74c <scols_init_debug@@SMARTCOLS_2.25+0x73c8>
   1a988:	b	1a9b8 <scols_init_debug@@SMARTCOLS_2.25+0x7634>
   1a98c:	add	x1, sp, #0x8
   1a990:	mov	x0, x19
   1a994:	bl	7550 <gmtime_r@plt>
   1a998:	cbnz	x0, 1a970 <scols_init_debug@@SMARTCOLS_2.25+0x75ec>
   1a99c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1a9a0:	add	x1, x1, #0xe40
   1a9a4:	mov	w2, #0x5                   	// #5
   1a9a8:	bl	7b20 <dcgettext@plt>
   1a9ac:	mov	x1, x19
   1a9b0:	bl	7a30 <warnx@plt>
   1a9b4:	mov	w0, #0xffffffff            	// #-1
   1a9b8:	ldp	x20, x19, [sp, #96]
   1a9bc:	ldp	x22, x21, [sp, #80]
   1a9c0:	ldp	x29, x30, [sp, #64]
   1a9c4:	add	sp, sp, #0x70
   1a9c8:	ret
   1a9cc:	sub	sp, sp, #0xb0
   1a9d0:	stp	x29, x30, [sp, #112]
   1a9d4:	stp	x22, x21, [sp, #144]
   1a9d8:	stp	x20, x19, [sp, #160]
   1a9dc:	ldr	x8, [x1]
   1a9e0:	str	x23, [sp, #128]
   1a9e4:	mov	x19, x4
   1a9e8:	mov	x20, x3
   1a9ec:	mov	w21, w2
   1a9f0:	mov	x22, x1
   1a9f4:	mov	x23, x0
   1a9f8:	add	x29, sp, #0x70
   1a9fc:	cbnz	x8, 1aa0c <scols_init_debug@@SMARTCOLS_2.25+0x7688>
   1aa00:	mov	x0, x22
   1aa04:	mov	x1, xzr
   1aa08:	bl	7540 <gettimeofday@plt>
   1aa0c:	add	x1, sp, #0x38
   1aa10:	mov	x0, x23
   1aa14:	bl	71a0 <localtime_r@plt>
   1aa18:	mov	x1, sp
   1aa1c:	mov	x0, x22
   1aa20:	bl	71a0 <localtime_r@plt>
   1aa24:	ldr	w10, [sp, #28]
   1aa28:	ldr	w11, [sp, #84]
   1aa2c:	ldr	w8, [sp, #76]
   1aa30:	ldr	w9, [sp, #20]
   1aa34:	cmp	w11, w10
   1aa38:	b.ne	1aa7c <scols_init_debug@@SMARTCOLS_2.25+0x76f8>  // b.any
   1aa3c:	cmp	w8, w9
   1aa40:	b.ne	1aa7c <scols_init_debug@@SMARTCOLS_2.25+0x76f8>  // b.any
   1aa44:	ldp	w4, w3, [sp, #60]
   1aa48:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aa4c:	add	x2, x2, #0xf0c
   1aa50:	mov	x0, x20
   1aa54:	mov	x1, x19
   1aa58:	bl	7300 <snprintf@plt>
   1aa5c:	mov	w8, w0
   1aa60:	mov	w0, #0xffffffff            	// #-1
   1aa64:	tbnz	w8, #31, 1aabc <scols_init_debug@@SMARTCOLS_2.25+0x7738>
   1aa68:	sxtw	x8, w8
   1aa6c:	cmp	x8, x19
   1aa70:	b.hi	1aabc <scols_init_debug@@SMARTCOLS_2.25+0x7738>  // b.pmore
   1aa74:	mov	w0, wzr
   1aa78:	b	1aabc <scols_init_debug@@SMARTCOLS_2.25+0x7738>
   1aa7c:	adrp	x10, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aa80:	adrp	x11, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aa84:	add	x10, x10, #0xe5a
   1aa88:	add	x11, x11, #0xe68
   1aa8c:	tst	w21, #0x2
   1aa90:	adrp	x12, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aa94:	add	x12, x12, #0xe65
   1aa98:	csel	x10, x11, x10, eq  // eq = none
   1aa9c:	cmp	w8, w9
   1aaa0:	csel	x2, x10, x12, eq  // eq = none
   1aaa4:	add	x3, sp, #0x38
   1aaa8:	mov	x0, x20
   1aaac:	mov	x1, x19
   1aab0:	bl	7230 <strftime@plt>
   1aab4:	cmp	w0, #0x1
   1aab8:	csetm	w0, lt  // lt = tstop
   1aabc:	ldp	x20, x19, [sp, #160]
   1aac0:	ldp	x22, x21, [sp, #144]
   1aac4:	ldr	x23, [sp, #128]
   1aac8:	ldp	x29, x30, [sp, #112]
   1aacc:	add	sp, sp, #0xb0
   1aad0:	ret
   1aad4:	sub	sp, sp, #0x50
   1aad8:	stp	x22, x21, [sp, #48]
   1aadc:	stp	x20, x19, [sp, #64]
   1aae0:	mov	x19, x1
   1aae4:	mov	x21, x0
   1aae8:	mov	x2, sp
   1aaec:	mov	w0, #0x1                   	// #1
   1aaf0:	mov	w1, #0x5413                	// #21523
   1aaf4:	stp	x29, x30, [sp, #16]
   1aaf8:	stp	x24, x23, [sp, #32]
   1aafc:	add	x29, sp, #0x10
   1ab00:	bl	7df0 <ioctl@plt>
   1ab04:	ldrh	w20, [sp]
   1ab08:	mov	w22, w0
   1ab0c:	cbz	x21, 1ab70 <scols_init_debug@@SMARTCOLS_2.25+0x77ec>
   1ab10:	ldrh	w0, [sp, #2]
   1ab14:	cbz	w0, 1ab1c <scols_init_debug@@SMARTCOLS_2.25+0x7798>
   1ab18:	cbz	w22, 1ab6c <scols_init_debug@@SMARTCOLS_2.25+0x77e8>
   1ab1c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ab20:	add	x0, x0, #0xf51
   1ab24:	bl	7cb0 <getenv@plt>
   1ab28:	cbz	x0, 1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1ab2c:	mov	x23, x0
   1ab30:	str	xzr, [sp, #8]
   1ab34:	bl	7c90 <__errno_location@plt>
   1ab38:	mov	x24, x0
   1ab3c:	str	wzr, [x0]
   1ab40:	add	x1, sp, #0x8
   1ab44:	mov	w2, #0xa                   	// #10
   1ab48:	mov	x0, x23
   1ab4c:	bl	7800 <strtol@plt>
   1ab50:	ldr	w8, [x24]
   1ab54:	cbnz	w8, 1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1ab58:	ldr	x8, [sp, #8]
   1ab5c:	cbz	x8, 1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1ab60:	ldrb	w9, [x8]
   1ab64:	cbz	w9, 1abec <scols_init_debug@@SMARTCOLS_2.25+0x7868>
   1ab68:	mov	w0, #0xffffffff            	// #-1
   1ab6c:	str	w0, [x21]
   1ab70:	cbz	x19, 1abd0 <scols_init_debug@@SMARTCOLS_2.25+0x784c>
   1ab74:	cbz	w20, 1ab7c <scols_init_debug@@SMARTCOLS_2.25+0x77f8>
   1ab78:	cbz	w22, 1abcc <scols_init_debug@@SMARTCOLS_2.25+0x7848>
   1ab7c:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ab80:	add	x0, x0, #0xf59
   1ab84:	bl	7cb0 <getenv@plt>
   1ab88:	cbz	x0, 1abc8 <scols_init_debug@@SMARTCOLS_2.25+0x7844>
   1ab8c:	mov	x21, x0
   1ab90:	str	xzr, [sp, #8]
   1ab94:	bl	7c90 <__errno_location@plt>
   1ab98:	mov	x20, x0
   1ab9c:	str	wzr, [x0]
   1aba0:	add	x1, sp, #0x8
   1aba4:	mov	w2, #0xa                   	// #10
   1aba8:	mov	x0, x21
   1abac:	bl	7800 <strtol@plt>
   1abb0:	ldr	w8, [x20]
   1abb4:	cbnz	w8, 1abc8 <scols_init_debug@@SMARTCOLS_2.25+0x7844>
   1abb8:	ldr	x8, [sp, #8]
   1abbc:	cbz	x8, 1abc8 <scols_init_debug@@SMARTCOLS_2.25+0x7844>
   1abc0:	ldrb	w9, [x8]
   1abc4:	cbz	w9, 1ac08 <scols_init_debug@@SMARTCOLS_2.25+0x7884>
   1abc8:	mov	w20, #0xffffffff            	// #-1
   1abcc:	str	w20, [x19]
   1abd0:	ldp	x20, x19, [sp, #64]
   1abd4:	ldp	x22, x21, [sp, #48]
   1abd8:	ldp	x24, x23, [sp, #32]
   1abdc:	ldp	x29, x30, [sp, #16]
   1abe0:	mov	w0, wzr
   1abe4:	add	sp, sp, #0x50
   1abe8:	ret
   1abec:	sub	x9, x0, #0x1
   1abf0:	mov	w10, #0x7ffffffe            	// #2147483646
   1abf4:	cmp	x9, x10
   1abf8:	b.hi	1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>  // b.pmore
   1abfc:	cmp	x8, x23
   1ac00:	b.hi	1ab6c <scols_init_debug@@SMARTCOLS_2.25+0x77e8>  // b.pmore
   1ac04:	b	1ab68 <scols_init_debug@@SMARTCOLS_2.25+0x77e4>
   1ac08:	sub	x9, x0, #0x1
   1ac0c:	mov	w10, #0x7ffffffe            	// #2147483646
   1ac10:	mov	x20, x0
   1ac14:	cmp	x9, x10
   1ac18:	b.hi	1abc8 <scols_init_debug@@SMARTCOLS_2.25+0x7844>  // b.pmore
   1ac1c:	cmp	x8, x21
   1ac20:	b.hi	1abcc <scols_init_debug@@SMARTCOLS_2.25+0x7848>  // b.pmore
   1ac24:	b	1abc8 <scols_init_debug@@SMARTCOLS_2.25+0x7844>
   1ac28:	stp	x29, x30, [sp, #-32]!
   1ac2c:	mov	x29, sp
   1ac30:	str	x19, [sp, #16]
   1ac34:	mov	w19, w0
   1ac38:	add	x0, x29, #0x1c
   1ac3c:	mov	x1, xzr
   1ac40:	str	wzr, [x29, #28]
   1ac44:	bl	1aad4 <scols_init_debug@@SMARTCOLS_2.25+0x7750>
   1ac48:	ldr	w8, [x29, #28]
   1ac4c:	cmp	w8, #0x0
   1ac50:	csel	w0, w8, w19, gt
   1ac54:	ldr	x19, [sp, #16]
   1ac58:	ldp	x29, x30, [sp], #32
   1ac5c:	ret
   1ac60:	stp	x29, x30, [sp, #-32]!
   1ac64:	mov	w0, wzr
   1ac68:	str	x19, [sp, #16]
   1ac6c:	mov	x29, sp
   1ac70:	bl	7a60 <isatty@plt>
   1ac74:	mov	w19, wzr
   1ac78:	cbnz	w0, 1aca4 <scols_init_debug@@SMARTCOLS_2.25+0x7920>
   1ac7c:	mov	w0, #0x1                   	// #1
   1ac80:	mov	w19, #0x1                   	// #1
   1ac84:	bl	7a60 <isatty@plt>
   1ac88:	cbnz	w0, 1aca4 <scols_init_debug@@SMARTCOLS_2.25+0x7920>
   1ac8c:	mov	w0, #0x2                   	// #2
   1ac90:	mov	w19, #0x2                   	// #2
   1ac94:	bl	7a60 <isatty@plt>
   1ac98:	cmp	w0, #0x0
   1ac9c:	mov	w8, #0xffffffea            	// #-22
   1aca0:	csel	w19, w8, w19, eq  // eq = none
   1aca4:	mov	w0, w19
   1aca8:	ldr	x19, [sp, #16]
   1acac:	ldp	x29, x30, [sp], #32
   1acb0:	ret
   1acb4:	stp	x29, x30, [sp, #-48]!
   1acb8:	stp	x22, x21, [sp, #16]
   1acbc:	stp	x20, x19, [sp, #32]
   1acc0:	mov	x19, x2
   1acc4:	mov	x20, x1
   1acc8:	mov	x22, x0
   1accc:	mov	x29, sp
   1acd0:	cbz	x1, 1acd8 <scols_init_debug@@SMARTCOLS_2.25+0x7954>
   1acd4:	str	xzr, [x20]
   1acd8:	cbz	x22, 1ace0 <scols_init_debug@@SMARTCOLS_2.25+0x795c>
   1acdc:	str	xzr, [x22]
   1ace0:	cbz	x19, 1ace8 <scols_init_debug@@SMARTCOLS_2.25+0x7964>
   1ace4:	str	xzr, [x19]
   1ace8:	mov	w0, wzr
   1acec:	bl	7a60 <isatty@plt>
   1acf0:	mov	w21, wzr
   1acf4:	cbnz	w0, 1ad18 <scols_init_debug@@SMARTCOLS_2.25+0x7994>
   1acf8:	mov	w0, #0x1                   	// #1
   1acfc:	mov	w21, #0x1                   	// #1
   1ad00:	bl	7a60 <isatty@plt>
   1ad04:	cbnz	w0, 1ad18 <scols_init_debug@@SMARTCOLS_2.25+0x7994>
   1ad08:	mov	w0, #0x2                   	// #2
   1ad0c:	mov	w21, #0x2                   	// #2
   1ad10:	bl	7a60 <isatty@plt>
   1ad14:	cbz	w0, 1ada4 <scols_init_debug@@SMARTCOLS_2.25+0x7a20>
   1ad18:	mov	w0, w21
   1ad1c:	bl	7190 <ttyname@plt>
   1ad20:	cbz	x0, 1ad90 <scols_init_debug@@SMARTCOLS_2.25+0x7a0c>
   1ad24:	mov	x21, x0
   1ad28:	cbz	x22, 1ad30 <scols_init_debug@@SMARTCOLS_2.25+0x79ac>
   1ad2c:	str	x21, [x22]
   1ad30:	orr	x8, x20, x19
   1ad34:	cbz	x8, 1ad58 <scols_init_debug@@SMARTCOLS_2.25+0x79d4>
   1ad38:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ad3c:	add	x1, x1, #0xf5f
   1ad40:	mov	w2, #0x5                   	// #5
   1ad44:	mov	x0, x21
   1ad48:	bl	74d0 <strncmp@plt>
   1ad4c:	add	x8, x21, #0x5
   1ad50:	cmp	w0, #0x0
   1ad54:	csel	x21, x8, x21, eq  // eq = none
   1ad58:	cbz	x20, 1ad60 <scols_init_debug@@SMARTCOLS_2.25+0x79dc>
   1ad5c:	str	x21, [x20]
   1ad60:	cbz	x19, 1ad88 <scols_init_debug@@SMARTCOLS_2.25+0x7a04>
   1ad64:	ldrb	w20, [x21]
   1ad68:	cbz	w20, 1ad88 <scols_init_debug@@SMARTCOLS_2.25+0x7a04>
   1ad6c:	bl	77e0 <__ctype_b_loc@plt>
   1ad70:	ldr	x8, [x0]
   1ad74:	sxtb	x9, w20
   1ad78:	ldrh	w9, [x8, x9, lsl #1]
   1ad7c:	tbnz	w9, #11, 1ad98 <scols_init_debug@@SMARTCOLS_2.25+0x7a14>
   1ad80:	ldrb	w20, [x21, #1]!
   1ad84:	cbnz	w20, 1ad74 <scols_init_debug@@SMARTCOLS_2.25+0x79f0>
   1ad88:	mov	w0, wzr
   1ad8c:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x7a24>
   1ad90:	mov	w0, #0xffffffff            	// #-1
   1ad94:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x7a24>
   1ad98:	mov	w0, wzr
   1ad9c:	str	x21, [x19]
   1ada0:	b	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x7a24>
   1ada4:	mov	w0, #0xffffffea            	// #-22
   1ada8:	ldp	x20, x19, [sp, #32]
   1adac:	ldp	x22, x21, [sp, #16]
   1adb0:	ldp	x29, x30, [sp], #48
   1adb4:	ret
   1adb8:	stp	x29, x30, [sp, #-32]!
   1adbc:	str	x19, [sp, #16]
   1adc0:	mov	x19, x0
   1adc4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1adc8:	add	x0, x0, #0xf65
   1adcc:	mov	x29, sp
   1add0:	bl	7cb0 <getenv@plt>
   1add4:	str	x0, [x19]
   1add8:	ldr	x19, [sp, #16]
   1addc:	cmp	x0, #0x0
   1ade0:	mov	w8, #0xffffffea            	// #-22
   1ade4:	csel	w8, wzr, w8, eq  // eq = none
   1ade8:	mov	w0, w8
   1adec:	ldp	x29, x30, [sp], #32
   1adf0:	ret
   1adf4:	stp	x29, x30, [sp, #-48]!
   1adf8:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1adfc:	add	x0, x0, #0xf6a
   1ae00:	str	x21, [sp, #16]
   1ae04:	stp	x20, x19, [sp, #32]
   1ae08:	mov	x29, sp
   1ae0c:	bl	7cb0 <getenv@plt>
   1ae10:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ae14:	add	x8, x8, #0xf70
   1ae18:	cmp	x0, #0x0
   1ae1c:	csel	x19, x8, x0, eq  // eq = none
   1ae20:	mov	x0, x19
   1ae24:	bl	1ae98 <scols_init_debug@@SMARTCOLS_2.25+0x7b14>
   1ae28:	bl	75f0 <__xpg_basename@plt>
   1ae2c:	mov	x20, x0
   1ae30:	bl	7030 <strlen@plt>
   1ae34:	add	x0, x0, #0x2
   1ae38:	bl	1aee4 <scols_init_debug@@SMARTCOLS_2.25+0x7b60>
   1ae3c:	mov	w8, #0x2d                  	// #45
   1ae40:	mov	x21, x0
   1ae44:	strb	w8, [x0], #1
   1ae48:	mov	x1, x20
   1ae4c:	bl	79d0 <strcpy@plt>
   1ae50:	mov	x0, x19
   1ae54:	mov	x1, x21
   1ae58:	mov	x2, xzr
   1ae5c:	bl	70e0 <execl@plt>
   1ae60:	bl	7c90 <__errno_location@plt>
   1ae64:	ldr	w8, [x0]
   1ae68:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ae6c:	add	x1, x1, #0xc45
   1ae70:	mov	w2, #0x5                   	// #5
   1ae74:	cmp	w8, #0x2
   1ae78:	mov	w8, #0x7e                  	// #126
   1ae7c:	mov	x0, xzr
   1ae80:	cinc	w20, w8, eq  // eq = none
   1ae84:	bl	7b20 <dcgettext@plt>
   1ae88:	mov	x1, x0
   1ae8c:	mov	w0, w20
   1ae90:	mov	x2, x19
   1ae94:	bl	7de0 <err@plt>
   1ae98:	stp	x29, x30, [sp, #-16]!
   1ae9c:	mov	x29, sp
   1aea0:	cbz	x0, 1aeb4 <scols_init_debug@@SMARTCOLS_2.25+0x7b30>
   1aea4:	bl	7650 <strdup@plt>
   1aea8:	cbz	x0, 1aed4 <scols_init_debug@@SMARTCOLS_2.25+0x7b50>
   1aeac:	ldp	x29, x30, [sp], #16
   1aeb0:	ret
   1aeb4:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aeb8:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aebc:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aec0:	add	x0, x0, #0xf78
   1aec4:	add	x1, x1, #0xf7c
   1aec8:	add	x3, x3, #0xf8f
   1aecc:	mov	w2, #0x4a                  	// #74
   1aed0:	bl	7c80 <__assert_fail@plt>
   1aed4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1aed8:	add	x1, x1, #0xbf6
   1aedc:	mov	w0, #0x1                   	// #1
   1aee0:	bl	7de0 <err@plt>
   1aee4:	stp	x29, x30, [sp, #-32]!
   1aee8:	str	x19, [sp, #16]
   1aeec:	mov	x29, sp
   1aef0:	mov	x19, x0
   1aef4:	bl	7400 <malloc@plt>
   1aef8:	cbz	x19, 1af00 <scols_init_debug@@SMARTCOLS_2.25+0x7b7c>
   1aefc:	cbz	x0, 1af0c <scols_init_debug@@SMARTCOLS_2.25+0x7b88>
   1af00:	ldr	x19, [sp, #16]
   1af04:	ldp	x29, x30, [sp], #32
   1af08:	ret
   1af0c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1af10:	add	x1, x1, #0xc6e
   1af14:	mov	w0, #0x1                   	// #1
   1af18:	mov	x2, x19
   1af1c:	bl	7de0 <err@plt>
   1af20:	cbz	x0, 1af58 <scols_init_debug@@SMARTCOLS_2.25+0x7bd4>
   1af24:	stp	x29, x30, [sp, #-32]!
   1af28:	stp	x20, x19, [sp, #16]
   1af2c:	mov	x19, x0
   1af30:	ldr	x0, [x0]
   1af34:	mov	x29, sp
   1af38:	cbz	x0, 1af4c <scols_init_debug@@SMARTCOLS_2.25+0x7bc8>
   1af3c:	add	x20, x19, #0x8
   1af40:	bl	7840 <free@plt>
   1af44:	ldr	x0, [x20], #8
   1af48:	cbnz	x0, 1af40 <scols_init_debug@@SMARTCOLS_2.25+0x7bbc>
   1af4c:	str	xzr, [x19]
   1af50:	ldp	x20, x19, [sp, #16]
   1af54:	ldp	x29, x30, [sp], #32
   1af58:	ret
   1af5c:	stp	x29, x30, [sp, #-32]!
   1af60:	stp	x20, x19, [sp, #16]
   1af64:	mov	x19, x0
   1af68:	mov	x29, sp
   1af6c:	cbz	x0, 1af88 <scols_init_debug@@SMARTCOLS_2.25+0x7c04>
   1af70:	ldr	x0, [x19]
   1af74:	cbz	x0, 1af88 <scols_init_debug@@SMARTCOLS_2.25+0x7c04>
   1af78:	add	x20, x19, #0x8
   1af7c:	bl	7840 <free@plt>
   1af80:	ldr	x0, [x20], #8
   1af84:	cbnz	x0, 1af7c <scols_init_debug@@SMARTCOLS_2.25+0x7bf8>
   1af88:	mov	x0, x19
   1af8c:	bl	7840 <free@plt>
   1af90:	ldp	x20, x19, [sp, #16]
   1af94:	mov	x0, xzr
   1af98:	ldp	x29, x30, [sp], #32
   1af9c:	ret
   1afa0:	stp	x29, x30, [sp, #-48]!
   1afa4:	stp	x20, x19, [sp, #32]
   1afa8:	mov	x20, x0
   1afac:	str	x21, [sp, #16]
   1afb0:	mov	x29, sp
   1afb4:	cbz	x0, 1afdc <scols_init_debug@@SMARTCOLS_2.25+0x7c58>
   1afb8:	ldr	x8, [x20]
   1afbc:	cbz	x8, 1afdc <scols_init_debug@@SMARTCOLS_2.25+0x7c58>
   1afc0:	mov	w8, #0x1                   	// #1
   1afc4:	ldr	x9, [x20, x8, lsl #3]
   1afc8:	add	x8, x8, #0x1
   1afcc:	cbnz	x9, 1afc4 <scols_init_debug@@SMARTCOLS_2.25+0x7c40>
   1afd0:	and	x8, x8, #0xffffffff
   1afd4:	lsl	x0, x8, #3
   1afd8:	b	1afe0 <scols_init_debug@@SMARTCOLS_2.25+0x7c5c>
   1afdc:	mov	w0, #0x8                   	// #8
   1afe0:	bl	7400 <malloc@plt>
   1afe4:	mov	x19, x0
   1afe8:	cbz	x0, 1b028 <scols_init_debug@@SMARTCOLS_2.25+0x7ca4>
   1afec:	cbz	x20, 1b020 <scols_init_debug@@SMARTCOLS_2.25+0x7c9c>
   1aff0:	ldr	x0, [x20]
   1aff4:	cbz	x0, 1b020 <scols_init_debug@@SMARTCOLS_2.25+0x7c9c>
   1aff8:	mov	x21, xzr
   1affc:	add	x20, x20, #0x8
   1b000:	bl	7650 <strdup@plt>
   1b004:	str	x0, [x19, x21]
   1b008:	cbz	x0, 1b03c <scols_init_debug@@SMARTCOLS_2.25+0x7cb8>
   1b00c:	ldr	x0, [x20, x21]
   1b010:	add	x21, x21, #0x8
   1b014:	cbnz	x0, 1b000 <scols_init_debug@@SMARTCOLS_2.25+0x7c7c>
   1b018:	add	x8, x19, x21
   1b01c:	b	1b024 <scols_init_debug@@SMARTCOLS_2.25+0x7ca0>
   1b020:	mov	x8, x19
   1b024:	str	xzr, [x8]
   1b028:	mov	x0, x19
   1b02c:	ldp	x20, x19, [sp, #32]
   1b030:	ldr	x21, [sp, #16]
   1b034:	ldp	x29, x30, [sp], #48
   1b038:	ret
   1b03c:	ldr	x0, [x19]
   1b040:	cbz	x0, 1b054 <scols_init_debug@@SMARTCOLS_2.25+0x7cd0>
   1b044:	add	x20, x19, #0x8
   1b048:	bl	7840 <free@plt>
   1b04c:	ldr	x0, [x20], #8
   1b050:	cbnz	x0, 1b048 <scols_init_debug@@SMARTCOLS_2.25+0x7cc4>
   1b054:	mov	x0, x19
   1b058:	bl	7840 <free@plt>
   1b05c:	mov	x19, xzr
   1b060:	b	1b028 <scols_init_debug@@SMARTCOLS_2.25+0x7ca4>
   1b064:	cbz	x0, 1b088 <scols_init_debug@@SMARTCOLS_2.25+0x7d04>
   1b068:	ldr	x9, [x0]
   1b06c:	mov	x8, x0
   1b070:	cbz	x9, 1b08c <scols_init_debug@@SMARTCOLS_2.25+0x7d08>
   1b074:	mov	x0, xzr
   1b078:	add	x8, x8, #0x8
   1b07c:	ldr	x9, [x8, x0, lsl #3]
   1b080:	add	x0, x0, #0x1
   1b084:	cbnz	x9, 1b07c <scols_init_debug@@SMARTCOLS_2.25+0x7cf8>
   1b088:	ret
   1b08c:	mov	w0, wzr
   1b090:	ret
   1b094:	sub	sp, sp, #0x50
   1b098:	str	x21, [sp, #48]
   1b09c:	stp	x20, x19, [sp, #64]
   1b0a0:	mov	x19, x1
   1b0a4:	mov	x21, x0
   1b0a8:	stp	x29, x30, [sp, #32]
   1b0ac:	add	x29, sp, #0x20
   1b0b0:	cbz	x0, 1b11c <scols_init_debug@@SMARTCOLS_2.25+0x7d98>
   1b0b4:	ldp	q0, q1, [x19]
   1b0b8:	cmn	x21, #0x1
   1b0bc:	cset	w8, ne  // ne = any
   1b0c0:	stp	q0, q1, [sp]
   1b0c4:	ldr	x9, [sp, #8]
   1b0c8:	ldr	w10, [sp, #24]
   1b0cc:	mov	w11, w10
   1b0d0:	b	1b0f0 <scols_init_debug@@SMARTCOLS_2.25+0x7d6c>
   1b0d4:	mov	w11, w10
   1b0d8:	ldr	x12, [sp]
   1b0dc:	add	x13, x12, #0x8
   1b0e0:	str	x13, [sp]
   1b0e4:	ldr	x12, [x12]
   1b0e8:	cmn	x12, #0x1
   1b0ec:	b.ne	1b110 <scols_init_debug@@SMARTCOLS_2.25+0x7d8c>  // b.any
   1b0f0:	tbz	w11, #31, 1b0d8 <scols_init_debug@@SMARTCOLS_2.25+0x7d54>
   1b0f4:	add	w10, w11, #0x8
   1b0f8:	cmn	w11, #0x8
   1b0fc:	str	w10, [sp, #24]
   1b100:	b.gt	1b0d4 <scols_init_debug@@SMARTCOLS_2.25+0x7d50>
   1b104:	add	x12, x9, w11, sxtw
   1b108:	mov	w11, w10
   1b10c:	b	1b0e4 <scols_init_debug@@SMARTCOLS_2.25+0x7d60>
   1b110:	cbz	x12, 1b120 <scols_init_debug@@SMARTCOLS_2.25+0x7d9c>
   1b114:	add	w8, w8, #0x1
   1b118:	b	1b0cc <scols_init_debug@@SMARTCOLS_2.25+0x7d48>
   1b11c:	mov	w8, wzr
   1b120:	add	w8, w8, #0x1
   1b124:	lsl	x0, x8, #3
   1b128:	bl	7400 <malloc@plt>
   1b12c:	mov	x20, x0
   1b130:	cbz	x0, 1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1b134:	cbz	x21, 1b1c0 <scols_init_debug@@SMARTCOLS_2.25+0x7e3c>
   1b138:	cmn	x21, #0x1
   1b13c:	b.eq	1b158 <scols_init_debug@@SMARTCOLS_2.25+0x7dd4>  // b.none
   1b140:	mov	x0, x21
   1b144:	bl	7650 <strdup@plt>
   1b148:	str	x0, [x20]
   1b14c:	cbz	x0, 1b1f4 <scols_init_debug@@SMARTCOLS_2.25+0x7e70>
   1b150:	mov	w21, #0x1                   	// #1
   1b154:	b	1b170 <scols_init_debug@@SMARTCOLS_2.25+0x7dec>
   1b158:	mov	w21, wzr
   1b15c:	b	1b170 <scols_init_debug@@SMARTCOLS_2.25+0x7dec>
   1b160:	bl	7650 <strdup@plt>
   1b164:	str	x0, [x20, w21, uxtw #3]
   1b168:	cbz	x0, 1b1dc <scols_init_debug@@SMARTCOLS_2.25+0x7e58>
   1b16c:	add	w21, w21, #0x1
   1b170:	ldr	w9, [x19, #24]
   1b174:	b	1b190 <scols_init_debug@@SMARTCOLS_2.25+0x7e0c>
   1b178:	ldr	x10, [x19, #8]
   1b17c:	add	x9, x10, w9, sxtw
   1b180:	ldr	x0, [x9]
   1b184:	mov	w9, w8
   1b188:	cmn	x0, #0x1
   1b18c:	b.ne	1b1bc <scols_init_debug@@SMARTCOLS_2.25+0x7e38>  // b.any
   1b190:	tbnz	w9, #31, 1b19c <scols_init_debug@@SMARTCOLS_2.25+0x7e18>
   1b194:	mov	w8, w9
   1b198:	b	1b1ac <scols_init_debug@@SMARTCOLS_2.25+0x7e28>
   1b19c:	add	w8, w9, #0x8
   1b1a0:	cmn	w9, #0x8
   1b1a4:	str	w8, [x19, #24]
   1b1a8:	b.le	1b178 <scols_init_debug@@SMARTCOLS_2.25+0x7df4>
   1b1ac:	ldr	x9, [x19]
   1b1b0:	add	x10, x9, #0x8
   1b1b4:	str	x10, [x19]
   1b1b8:	b	1b180 <scols_init_debug@@SMARTCOLS_2.25+0x7dfc>
   1b1bc:	cbnz	x0, 1b160 <scols_init_debug@@SMARTCOLS_2.25+0x7ddc>
   1b1c0:	str	xzr, [x20, w21, uxtw #3]
   1b1c4:	mov	x0, x20
   1b1c8:	ldp	x20, x19, [sp, #64]
   1b1cc:	ldr	x21, [sp, #48]
   1b1d0:	ldp	x29, x30, [sp, #32]
   1b1d4:	add	sp, sp, #0x50
   1b1d8:	ret
   1b1dc:	ldr	x0, [x20]
   1b1e0:	cbz	x0, 1b1f4 <scols_init_debug@@SMARTCOLS_2.25+0x7e70>
   1b1e4:	add	x19, x20, #0x8
   1b1e8:	bl	7840 <free@plt>
   1b1ec:	ldr	x0, [x19], #8
   1b1f0:	cbnz	x0, 1b1e8 <scols_init_debug@@SMARTCOLS_2.25+0x7e64>
   1b1f4:	mov	x0, x20
   1b1f8:	bl	7840 <free@plt>
   1b1fc:	mov	x20, xzr
   1b200:	b	1b1c4 <scols_init_debug@@SMARTCOLS_2.25+0x7e40>
   1b204:	sub	sp, sp, #0x120
   1b208:	stp	x29, x30, [sp, #256]
   1b20c:	add	x29, sp, #0x100
   1b210:	mov	x8, #0xffffffffffffffc8    	// #-56
   1b214:	mov	x9, sp
   1b218:	sub	x10, x29, #0x78
   1b21c:	movk	x8, #0xff80, lsl #32
   1b220:	add	x11, x29, #0x20
   1b224:	add	x9, x9, #0x80
   1b228:	add	x10, x10, #0x38
   1b22c:	stp	x9, x8, [x29, #-16]
   1b230:	stp	x11, x10, [x29, #-32]
   1b234:	stp	x1, x2, [x29, #-120]
   1b238:	stp	x3, x4, [x29, #-104]
   1b23c:	stp	x5, x6, [x29, #-88]
   1b240:	stur	x7, [x29, #-72]
   1b244:	stp	q0, q1, [sp]
   1b248:	ldp	q0, q1, [x29, #-32]
   1b24c:	sub	x1, x29, #0x40
   1b250:	str	x28, [sp, #272]
   1b254:	stp	q2, q3, [sp, #32]
   1b258:	stp	q4, q5, [sp, #64]
   1b25c:	stp	q6, q7, [sp, #96]
   1b260:	stp	q0, q1, [x29, #-64]
   1b264:	bl	1b094 <scols_init_debug@@SMARTCOLS_2.25+0x7d10>
   1b268:	ldr	x28, [sp, #272]
   1b26c:	ldp	x29, x30, [sp, #256]
   1b270:	add	sp, sp, #0x120
   1b274:	ret
   1b278:	stp	x29, x30, [sp, #-48]!
   1b27c:	stp	x22, x21, [sp, #16]
   1b280:	stp	x20, x19, [sp, #32]
   1b284:	mov	x29, sp
   1b288:	cbz	x1, 1b308 <scols_init_debug@@SMARTCOLS_2.25+0x7f84>
   1b28c:	mov	x20, x0
   1b290:	ldr	x0, [x1]
   1b294:	mov	x19, x1
   1b298:	cbz	x0, 1b31c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1b29c:	bl	7650 <strdup@plt>
   1b2a0:	cbz	x0, 1b318 <scols_init_debug@@SMARTCOLS_2.25+0x7f94>
   1b2a4:	mov	x21, x0
   1b2a8:	ldr	x0, [x20]
   1b2ac:	cbz	x0, 1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x7f54>
   1b2b0:	ldr	x8, [x0]
   1b2b4:	cbz	x8, 1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x7f54>
   1b2b8:	mov	x22, xzr
   1b2bc:	add	x8, x0, #0x8
   1b2c0:	ldr	x9, [x8, x22, lsl #3]
   1b2c4:	add	x22, x22, #0x1
   1b2c8:	cbnz	x9, 1b2c0 <scols_init_debug@@SMARTCOLS_2.25+0x7f3c>
   1b2cc:	cmn	w22, #0x3
   1b2d0:	b.ls	1b2dc <scols_init_debug@@SMARTCOLS_2.25+0x7f58>  // b.plast
   1b2d4:	b	1b310 <scols_init_debug@@SMARTCOLS_2.25+0x7f8c>
   1b2d8:	mov	w22, wzr
   1b2dc:	add	w8, w22, #0x2
   1b2e0:	lsl	x1, x8, #3
   1b2e4:	bl	7620 <realloc@plt>
   1b2e8:	cbz	x0, 1b310 <scols_init_debug@@SMARTCOLS_2.25+0x7f8c>
   1b2ec:	add	w8, w22, #0x1
   1b2f0:	str	x21, [x0, w22, uxtw #3]
   1b2f4:	str	xzr, [x0, w8, uxtw #3]
   1b2f8:	str	x0, [x20]
   1b2fc:	ldr	x0, [x19, #8]!
   1b300:	cbnz	x0, 1b29c <scols_init_debug@@SMARTCOLS_2.25+0x7f18>
   1b304:	b	1b31c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1b308:	mov	w0, wzr
   1b30c:	b	1b31c <scols_init_debug@@SMARTCOLS_2.25+0x7f98>
   1b310:	mov	x0, x21
   1b314:	bl	7840 <free@plt>
   1b318:	mov	w0, #0xfffffff4            	// #-12
   1b31c:	ldp	x20, x19, [sp, #32]
   1b320:	ldp	x22, x21, [sp, #16]
   1b324:	ldp	x29, x30, [sp], #48
   1b328:	ret
   1b32c:	stp	x29, x30, [sp, #-48]!
   1b330:	str	x21, [sp, #16]
   1b334:	stp	x20, x19, [sp, #32]
   1b338:	mov	x29, sp
   1b33c:	cbz	x1, 1b384 <scols_init_debug@@SMARTCOLS_2.25+0x8000>
   1b340:	mov	x19, x0
   1b344:	mov	x0, x1
   1b348:	bl	7650 <strdup@plt>
   1b34c:	cbz	x0, 1b3c4 <scols_init_debug@@SMARTCOLS_2.25+0x8040>
   1b350:	mov	x20, x0
   1b354:	ldr	x0, [x19]
   1b358:	cbz	x0, 1b38c <scols_init_debug@@SMARTCOLS_2.25+0x8008>
   1b35c:	ldr	x8, [x0]
   1b360:	cbz	x8, 1b38c <scols_init_debug@@SMARTCOLS_2.25+0x8008>
   1b364:	mov	x21, xzr
   1b368:	add	x8, x0, #0x8
   1b36c:	ldr	x9, [x8, x21, lsl #3]
   1b370:	add	x21, x21, #0x1
   1b374:	cbnz	x9, 1b36c <scols_init_debug@@SMARTCOLS_2.25+0x7fe8>
   1b378:	cmn	w21, #0x3
   1b37c:	b.ls	1b390 <scols_init_debug@@SMARTCOLS_2.25+0x800c>  // b.plast
   1b380:	b	1b3bc <scols_init_debug@@SMARTCOLS_2.25+0x8038>
   1b384:	mov	w0, wzr
   1b388:	b	1b3c8 <scols_init_debug@@SMARTCOLS_2.25+0x8044>
   1b38c:	mov	w21, wzr
   1b390:	add	w8, w21, #0x2
   1b394:	lsl	x1, x8, #3
   1b398:	bl	7620 <realloc@plt>
   1b39c:	cbz	x0, 1b3bc <scols_init_debug@@SMARTCOLS_2.25+0x8038>
   1b3a0:	mov	x8, x0
   1b3a4:	add	w9, w21, #0x1
   1b3a8:	mov	w0, wzr
   1b3ac:	str	x20, [x8, w21, uxtw #3]
   1b3b0:	str	xzr, [x8, w9, uxtw #3]
   1b3b4:	str	x8, [x19]
   1b3b8:	b	1b3c8 <scols_init_debug@@SMARTCOLS_2.25+0x8044>
   1b3bc:	mov	x0, x20
   1b3c0:	bl	7840 <free@plt>
   1b3c4:	mov	w0, #0xfffffff4            	// #-12
   1b3c8:	ldp	x20, x19, [sp, #32]
   1b3cc:	ldr	x21, [sp, #16]
   1b3d0:	ldp	x29, x30, [sp], #48
   1b3d4:	ret
   1b3d8:	stp	x29, x30, [sp, #-64]!
   1b3dc:	str	x23, [sp, #16]
   1b3e0:	stp	x22, x21, [sp, #32]
   1b3e4:	stp	x20, x19, [sp, #48]
   1b3e8:	mov	x29, sp
   1b3ec:	cbz	x1, 1b474 <scols_init_debug@@SMARTCOLS_2.25+0x80f0>
   1b3f0:	mov	x21, x0
   1b3f4:	ldr	x0, [x1]
   1b3f8:	mov	x20, x1
   1b3fc:	cbz	x0, 1b488 <scols_init_debug@@SMARTCOLS_2.25+0x8104>
   1b400:	mov	x19, x2
   1b404:	mov	x1, x19
   1b408:	bl	19b44 <scols_init_debug@@SMARTCOLS_2.25+0x67c0>
   1b40c:	cbz	x0, 1b484 <scols_init_debug@@SMARTCOLS_2.25+0x8100>
   1b410:	mov	x22, x0
   1b414:	ldr	x0, [x21]
   1b418:	cbz	x0, 1b444 <scols_init_debug@@SMARTCOLS_2.25+0x80c0>
   1b41c:	ldr	x8, [x0]
   1b420:	cbz	x8, 1b444 <scols_init_debug@@SMARTCOLS_2.25+0x80c0>
   1b424:	mov	x23, xzr
   1b428:	add	x8, x0, #0x8
   1b42c:	ldr	x9, [x8, x23, lsl #3]
   1b430:	add	x23, x23, #0x1
   1b434:	cbnz	x9, 1b42c <scols_init_debug@@SMARTCOLS_2.25+0x80a8>
   1b438:	cmn	w23, #0x3
   1b43c:	b.ls	1b448 <scols_init_debug@@SMARTCOLS_2.25+0x80c4>  // b.plast
   1b440:	b	1b47c <scols_init_debug@@SMARTCOLS_2.25+0x80f8>
   1b444:	mov	w23, wzr
   1b448:	add	w8, w23, #0x2
   1b44c:	lsl	x1, x8, #3
   1b450:	bl	7620 <realloc@plt>
   1b454:	cbz	x0, 1b47c <scols_init_debug@@SMARTCOLS_2.25+0x80f8>
   1b458:	add	w8, w23, #0x1
   1b45c:	str	x22, [x0, w23, uxtw #3]
   1b460:	str	xzr, [x0, w8, uxtw #3]
   1b464:	str	x0, [x21]
   1b468:	ldr	x0, [x20, #8]!
   1b46c:	cbnz	x0, 1b404 <scols_init_debug@@SMARTCOLS_2.25+0x8080>
   1b470:	b	1b488 <scols_init_debug@@SMARTCOLS_2.25+0x8104>
   1b474:	mov	w0, wzr
   1b478:	b	1b488 <scols_init_debug@@SMARTCOLS_2.25+0x8104>
   1b47c:	mov	x0, x22
   1b480:	bl	7840 <free@plt>
   1b484:	mov	w0, #0xfffffff4            	// #-12
   1b488:	ldp	x20, x19, [sp, #48]
   1b48c:	ldp	x22, x21, [sp, #32]
   1b490:	ldr	x23, [sp, #16]
   1b494:	ldp	x29, x30, [sp], #64
   1b498:	ret
   1b49c:	stp	x29, x30, [sp, #-48]!
   1b4a0:	str	x21, [sp, #16]
   1b4a4:	stp	x20, x19, [sp, #32]
   1b4a8:	mov	x29, sp
   1b4ac:	cbz	x1, 1b4e8 <scols_init_debug@@SMARTCOLS_2.25+0x8164>
   1b4b0:	mov	x19, x0
   1b4b4:	ldr	x0, [x0]
   1b4b8:	mov	x20, x1
   1b4bc:	cbz	x0, 1b4f0 <scols_init_debug@@SMARTCOLS_2.25+0x816c>
   1b4c0:	ldr	x8, [x0]
   1b4c4:	cbz	x8, 1b4f0 <scols_init_debug@@SMARTCOLS_2.25+0x816c>
   1b4c8:	mov	x21, xzr
   1b4cc:	add	x8, x0, #0x8
   1b4d0:	ldr	x9, [x8, x21, lsl #3]
   1b4d4:	add	x21, x21, #0x1
   1b4d8:	cbnz	x9, 1b4d0 <scols_init_debug@@SMARTCOLS_2.25+0x814c>
   1b4dc:	cmn	w21, #0x3
   1b4e0:	b.ls	1b4f4 <scols_init_debug@@SMARTCOLS_2.25+0x8170>  // b.plast
   1b4e4:	b	1b520 <scols_init_debug@@SMARTCOLS_2.25+0x819c>
   1b4e8:	mov	w0, wzr
   1b4ec:	b	1b524 <scols_init_debug@@SMARTCOLS_2.25+0x81a0>
   1b4f0:	mov	w21, wzr
   1b4f4:	add	w8, w21, #0x2
   1b4f8:	lsl	x1, x8, #3
   1b4fc:	bl	7620 <realloc@plt>
   1b500:	cbz	x0, 1b520 <scols_init_debug@@SMARTCOLS_2.25+0x819c>
   1b504:	mov	x8, x0
   1b508:	mov	w0, wzr
   1b50c:	add	w9, w21, #0x1
   1b510:	str	x20, [x8, w21, uxtw #3]
   1b514:	str	xzr, [x8, w9, uxtw #3]
   1b518:	str	x8, [x19]
   1b51c:	b	1b524 <scols_init_debug@@SMARTCOLS_2.25+0x81a0>
   1b520:	mov	w0, #0xfffffff4            	// #-12
   1b524:	ldp	x20, x19, [sp, #32]
   1b528:	ldr	x21, [sp, #16]
   1b52c:	ldp	x29, x30, [sp], #48
   1b530:	ret
   1b534:	sub	sp, sp, #0x40
   1b538:	stp	x29, x30, [sp, #16]
   1b53c:	str	x21, [sp, #32]
   1b540:	stp	x20, x19, [sp, #48]
   1b544:	add	x29, sp, #0x10
   1b548:	cbz	x0, 1b648 <scols_init_debug@@SMARTCOLS_2.25+0x82c4>
   1b54c:	mov	x19, x1
   1b550:	mov	x21, x0
   1b554:	str	x0, [x29, #24]
   1b558:	add	x0, x29, #0x18
   1b55c:	add	x1, sp, #0x8
   1b560:	mov	x2, x19
   1b564:	mov	w3, wzr
   1b568:	bl	19d74 <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   1b56c:	cbz	x0, 1b59c <scols_init_debug@@SMARTCOLS_2.25+0x8218>
   1b570:	mov	w20, #0x1                   	// #1
   1b574:	add	x0, x29, #0x18
   1b578:	add	x1, sp, #0x8
   1b57c:	mov	x2, x19
   1b580:	mov	w3, wzr
   1b584:	bl	19d74 <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   1b588:	add	w20, w20, #0x1
   1b58c:	cbnz	x0, 1b574 <scols_init_debug@@SMARTCOLS_2.25+0x81f0>
   1b590:	mov	w8, w20
   1b594:	lsl	x0, x8, #3
   1b598:	b	1b5a0 <scols_init_debug@@SMARTCOLS_2.25+0x821c>
   1b59c:	mov	w0, #0x8                   	// #8
   1b5a0:	bl	7400 <malloc@plt>
   1b5a4:	mov	x20, x0
   1b5a8:	cbz	x0, 1b630 <scols_init_debug@@SMARTCOLS_2.25+0x82ac>
   1b5ac:	add	x0, x29, #0x18
   1b5b0:	add	x1, sp, #0x8
   1b5b4:	mov	x2, x19
   1b5b8:	mov	w3, wzr
   1b5bc:	str	x21, [x29, #24]
   1b5c0:	bl	19d74 <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   1b5c4:	cbz	x0, 1b600 <scols_init_debug@@SMARTCOLS_2.25+0x827c>
   1b5c8:	mov	w21, wzr
   1b5cc:	ldr	x1, [sp, #8]
   1b5d0:	bl	7920 <strndup@plt>
   1b5d4:	str	x0, [x20, w21, uxtw #3]
   1b5d8:	cbz	x0, 1b60c <scols_init_debug@@SMARTCOLS_2.25+0x8288>
   1b5dc:	add	x0, x29, #0x18
   1b5e0:	add	x1, sp, #0x8
   1b5e4:	mov	x2, x19
   1b5e8:	mov	w3, wzr
   1b5ec:	add	w21, w21, #0x1
   1b5f0:	bl	19d74 <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   1b5f4:	cbnz	x0, 1b5cc <scols_init_debug@@SMARTCOLS_2.25+0x8248>
   1b5f8:	mov	w8, w21
   1b5fc:	b	1b604 <scols_init_debug@@SMARTCOLS_2.25+0x8280>
   1b600:	mov	x8, xzr
   1b604:	str	xzr, [x20, x8, lsl #3]
   1b608:	b	1b630 <scols_init_debug@@SMARTCOLS_2.25+0x82ac>
   1b60c:	ldr	x0, [x20]
   1b610:	cbz	x0, 1b624 <scols_init_debug@@SMARTCOLS_2.25+0x82a0>
   1b614:	add	x19, x20, #0x8
   1b618:	bl	7840 <free@plt>
   1b61c:	ldr	x0, [x19], #8
   1b620:	cbnz	x0, 1b618 <scols_init_debug@@SMARTCOLS_2.25+0x8294>
   1b624:	mov	x0, x20
   1b628:	bl	7840 <free@plt>
   1b62c:	mov	x20, xzr
   1b630:	mov	x0, x20
   1b634:	ldp	x20, x19, [sp, #48]
   1b638:	ldr	x21, [sp, #32]
   1b63c:	ldp	x29, x30, [sp, #16]
   1b640:	add	sp, sp, #0x40
   1b644:	ret
   1b648:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1b64c:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1b650:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1b654:	add	x0, x0, #0xcd5
   1b658:	add	x1, x1, #0xfab
   1b65c:	add	x3, x3, #0xfb6
   1b660:	mov	w2, #0xc1                  	// #193
   1b664:	bl	7c80 <__assert_fail@plt>
   1b668:	stp	x29, x30, [sp, #-64]!
   1b66c:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1b670:	add	x8, x8, #0x623
   1b674:	cmp	x1, #0x0
   1b678:	stp	x20, x19, [sp, #48]
   1b67c:	csel	x19, x8, x1, eq  // eq = none
   1b680:	mov	x20, x0
   1b684:	mov	x0, x19
   1b688:	str	x23, [sp, #16]
   1b68c:	stp	x22, x21, [sp, #32]
   1b690:	mov	x29, sp
   1b694:	bl	7030 <strlen@plt>
   1b698:	cbz	x20, 1b6d8 <scols_init_debug@@SMARTCOLS_2.25+0x8354>
   1b69c:	ldr	x8, [x20]
   1b6a0:	cbz	x8, 1b6d8 <scols_init_debug@@SMARTCOLS_2.25+0x8354>
   1b6a4:	mov	x21, x0
   1b6a8:	mov	x9, xzr
   1b6ac:	add	x22, x20, #0x8
   1b6b0:	add	x10, x9, x21
   1b6b4:	cmp	x9, #0x0
   1b6b8:	mov	x0, x8
   1b6bc:	csel	x23, xzr, x10, eq  // eq = none
   1b6c0:	bl	7030 <strlen@plt>
   1b6c4:	ldr	x8, [x22], #8
   1b6c8:	add	x9, x0, x23
   1b6cc:	cbnz	x8, 1b6b0 <scols_init_debug@@SMARTCOLS_2.25+0x832c>
   1b6d0:	add	x0, x9, #0x1
   1b6d4:	b	1b6dc <scols_init_debug@@SMARTCOLS_2.25+0x8358>
   1b6d8:	mov	w0, #0x1                   	// #1
   1b6dc:	bl	7400 <malloc@plt>
   1b6e0:	mov	x21, x0
   1b6e4:	cbz	x0, 1b73c <scols_init_debug@@SMARTCOLS_2.25+0x83b8>
   1b6e8:	mov	x0, x21
   1b6ec:	cbz	x20, 1b738 <scols_init_debug@@SMARTCOLS_2.25+0x83b4>
   1b6f0:	ldr	x1, [x20]
   1b6f4:	mov	x0, x21
   1b6f8:	cbz	x1, 1b738 <scols_init_debug@@SMARTCOLS_2.25+0x83b4>
   1b6fc:	add	x20, x20, #0x8
   1b700:	mov	x0, x21
   1b704:	b	1b718 <scols_init_debug@@SMARTCOLS_2.25+0x8394>
   1b708:	mov	x0, x2
   1b70c:	bl	7320 <stpcpy@plt>
   1b710:	ldr	x1, [x20], #8
   1b714:	cbz	x1, 1b738 <scols_init_debug@@SMARTCOLS_2.25+0x83b4>
   1b718:	cmp	x0, x21
   1b71c:	mov	x2, x21
   1b720:	b.eq	1b708 <scols_init_debug@@SMARTCOLS_2.25+0x8384>  // b.none
   1b724:	mov	x1, x19
   1b728:	bl	7320 <stpcpy@plt>
   1b72c:	ldur	x1, [x20, #-8]
   1b730:	mov	x2, x0
   1b734:	b	1b708 <scols_init_debug@@SMARTCOLS_2.25+0x8384>
   1b738:	strb	wzr, [x0]
   1b73c:	mov	x0, x21
   1b740:	ldp	x20, x19, [sp, #48]
   1b744:	ldp	x22, x21, [sp, #32]
   1b748:	ldr	x23, [sp, #16]
   1b74c:	ldp	x29, x30, [sp], #64
   1b750:	ret
   1b754:	stp	x29, x30, [sp, #-64]!
   1b758:	str	x23, [sp, #16]
   1b75c:	stp	x22, x21, [sp, #32]
   1b760:	stp	x20, x19, [sp, #48]
   1b764:	mov	x29, sp
   1b768:	cbz	x1, 1b838 <scols_init_debug@@SMARTCOLS_2.25+0x84b4>
   1b76c:	ldr	x20, [x0]
   1b770:	mov	x21, x1
   1b774:	mov	x19, x0
   1b778:	cbz	x20, 1b7a4 <scols_init_debug@@SMARTCOLS_2.25+0x8420>
   1b77c:	ldr	x8, [x20]
   1b780:	cbz	x8, 1b7a4 <scols_init_debug@@SMARTCOLS_2.25+0x8420>
   1b784:	mov	x23, xzr
   1b788:	add	x8, x20, #0x8
   1b78c:	ldr	x9, [x8, x23, lsl #3]
   1b790:	add	x23, x23, #0x1
   1b794:	cbnz	x9, 1b78c <scols_init_debug@@SMARTCOLS_2.25+0x8408>
   1b798:	cmn	w23, #0x3
   1b79c:	b.ls	1b7a8 <scols_init_debug@@SMARTCOLS_2.25+0x8424>  // b.plast
   1b7a0:	b	1b840 <scols_init_debug@@SMARTCOLS_2.25+0x84bc>
   1b7a4:	mov	w23, wzr
   1b7a8:	add	w8, w23, #0x2
   1b7ac:	lsl	x0, x8, #3
   1b7b0:	bl	7400 <malloc@plt>
   1b7b4:	cbz	x0, 1b840 <scols_init_debug@@SMARTCOLS_2.25+0x84bc>
   1b7b8:	mov	x22, x0
   1b7bc:	cbz	w23, 1b818 <scols_init_debug@@SMARTCOLS_2.25+0x8494>
   1b7c0:	cmp	w23, #0x4
   1b7c4:	mov	w8, w23
   1b7c8:	b.cc	1b7f0 <scols_init_debug@@SMARTCOLS_2.25+0x846c>  // b.lo, b.ul, b.last
   1b7cc:	lsl	x9, x8, #3
   1b7d0:	add	x10, x22, #0x8
   1b7d4:	add	x11, x20, x9
   1b7d8:	cmp	x10, x11
   1b7dc:	b.cs	1b858 <scols_init_debug@@SMARTCOLS_2.25+0x84d4>  // b.hs, b.nlast
   1b7e0:	add	x9, x9, x22
   1b7e4:	add	x9, x9, #0x8
   1b7e8:	cmp	x9, x20
   1b7ec:	b.ls	1b858 <scols_init_debug@@SMARTCOLS_2.25+0x84d4>  // b.plast
   1b7f0:	mov	x9, xzr
   1b7f4:	lsl	x10, x9, #3
   1b7f8:	sub	x8, x8, x9
   1b7fc:	add	x9, x20, x10
   1b800:	add	x10, x10, x22
   1b804:	add	x10, x10, #0x8
   1b808:	ldr	x11, [x9], #8
   1b80c:	subs	x8, x8, #0x1
   1b810:	str	x11, [x10], #8
   1b814:	b.ne	1b808 <scols_init_debug@@SMARTCOLS_2.25+0x8484>  // b.any
   1b818:	add	w8, w23, #0x1
   1b81c:	mov	x0, x20
   1b820:	str	x21, [x22]
   1b824:	str	xzr, [x22, w8, uxtw #3]
   1b828:	bl	7840 <free@plt>
   1b82c:	mov	w0, wzr
   1b830:	str	x22, [x19]
   1b834:	b	1b844 <scols_init_debug@@SMARTCOLS_2.25+0x84c0>
   1b838:	mov	w0, wzr
   1b83c:	b	1b844 <scols_init_debug@@SMARTCOLS_2.25+0x84c0>
   1b840:	mov	w0, #0xfffffff4            	// #-12
   1b844:	ldp	x20, x19, [sp, #48]
   1b848:	ldp	x22, x21, [sp, #32]
   1b84c:	ldr	x23, [sp, #16]
   1b850:	ldp	x29, x30, [sp], #64
   1b854:	ret
   1b858:	and	x9, x8, #0xfffffffc
   1b85c:	add	x10, x22, #0x18
   1b860:	add	x11, x20, #0x10
   1b864:	mov	x12, x9
   1b868:	ldp	q0, q1, [x11, #-16]
   1b86c:	subs	x12, x12, #0x4
   1b870:	add	x11, x11, #0x20
   1b874:	stp	q0, q1, [x10, #-16]
   1b878:	add	x10, x10, #0x20
   1b87c:	b.ne	1b868 <scols_init_debug@@SMARTCOLS_2.25+0x84e4>  // b.any
   1b880:	cmp	x9, x8
   1b884:	b.eq	1b818 <scols_init_debug@@SMARTCOLS_2.25+0x8494>  // b.none
   1b888:	b	1b7f4 <scols_init_debug@@SMARTCOLS_2.25+0x8470>
   1b88c:	stp	x29, x30, [sp, #-48]!
   1b890:	str	x21, [sp, #16]
   1b894:	stp	x20, x19, [sp, #32]
   1b898:	mov	x29, sp
   1b89c:	cbz	x1, 1b8d8 <scols_init_debug@@SMARTCOLS_2.25+0x8554>
   1b8a0:	mov	x19, x0
   1b8a4:	ldr	x0, [x0]
   1b8a8:	mov	x20, x1
   1b8ac:	cbz	x0, 1b8e0 <scols_init_debug@@SMARTCOLS_2.25+0x855c>
   1b8b0:	ldr	x8, [x0]
   1b8b4:	cbz	x8, 1b8e0 <scols_init_debug@@SMARTCOLS_2.25+0x855c>
   1b8b8:	mov	x21, xzr
   1b8bc:	add	x8, x0, #0x8
   1b8c0:	ldr	x9, [x8, x21, lsl #3]
   1b8c4:	add	x21, x21, #0x1
   1b8c8:	cbnz	x9, 1b8c0 <scols_init_debug@@SMARTCOLS_2.25+0x853c>
   1b8cc:	cmn	w21, #0x3
   1b8d0:	b.ls	1b8e4 <scols_init_debug@@SMARTCOLS_2.25+0x8560>  // b.plast
   1b8d4:	b	1b910 <scols_init_debug@@SMARTCOLS_2.25+0x858c>
   1b8d8:	mov	w0, wzr
   1b8dc:	b	1b91c <scols_init_debug@@SMARTCOLS_2.25+0x8598>
   1b8e0:	mov	w21, wzr
   1b8e4:	add	w8, w21, #0x2
   1b8e8:	lsl	x1, x8, #3
   1b8ec:	bl	7620 <realloc@plt>
   1b8f0:	cbz	x0, 1b910 <scols_init_debug@@SMARTCOLS_2.25+0x858c>
   1b8f4:	mov	x8, x0
   1b8f8:	add	w9, w21, #0x1
   1b8fc:	mov	w0, wzr
   1b900:	str	x20, [x8, w21, uxtw #3]
   1b904:	str	xzr, [x8, w9, uxtw #3]
   1b908:	str	x8, [x19]
   1b90c:	b	1b91c <scols_init_debug@@SMARTCOLS_2.25+0x8598>
   1b910:	mov	x0, x20
   1b914:	bl	7840 <free@plt>
   1b918:	mov	w0, #0xfffffff4            	// #-12
   1b91c:	ldp	x20, x19, [sp, #32]
   1b920:	ldr	x21, [sp, #16]
   1b924:	ldp	x29, x30, [sp], #48
   1b928:	ret
   1b92c:	stp	x29, x30, [sp, #-64]!
   1b930:	str	x23, [sp, #16]
   1b934:	stp	x22, x21, [sp, #32]
   1b938:	stp	x20, x19, [sp, #48]
   1b93c:	mov	x29, sp
   1b940:	cbz	x1, 1b97c <scols_init_debug@@SMARTCOLS_2.25+0x85f8>
   1b944:	ldr	x21, [x0]
   1b948:	mov	x20, x1
   1b94c:	mov	x19, x0
   1b950:	cbz	x21, 1b984 <scols_init_debug@@SMARTCOLS_2.25+0x8600>
   1b954:	ldr	x8, [x21]
   1b958:	cbz	x8, 1b984 <scols_init_debug@@SMARTCOLS_2.25+0x8600>
   1b95c:	mov	x23, xzr
   1b960:	add	x8, x21, #0x8
   1b964:	ldr	x9, [x8, x23, lsl #3]
   1b968:	add	x23, x23, #0x1
   1b96c:	cbnz	x9, 1b964 <scols_init_debug@@SMARTCOLS_2.25+0x85e0>
   1b970:	cmn	w23, #0x3
   1b974:	b.ls	1b988 <scols_init_debug@@SMARTCOLS_2.25+0x8604>  // b.plast
   1b978:	b	1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x8694>
   1b97c:	mov	w0, wzr
   1b980:	b	1ba24 <scols_init_debug@@SMARTCOLS_2.25+0x86a0>
   1b984:	mov	w23, wzr
   1b988:	add	w8, w23, #0x2
   1b98c:	lsl	x0, x8, #3
   1b990:	bl	7400 <malloc@plt>
   1b994:	cbz	x0, 1ba18 <scols_init_debug@@SMARTCOLS_2.25+0x8694>
   1b998:	mov	x22, x0
   1b99c:	cbz	w23, 1b9f8 <scols_init_debug@@SMARTCOLS_2.25+0x8674>
   1b9a0:	cmp	w23, #0x4
   1b9a4:	mov	w8, w23
   1b9a8:	b.cc	1b9d0 <scols_init_debug@@SMARTCOLS_2.25+0x864c>  // b.lo, b.ul, b.last
   1b9ac:	lsl	x9, x8, #3
   1b9b0:	add	x10, x22, #0x8
   1b9b4:	add	x11, x21, x9
   1b9b8:	cmp	x10, x11
   1b9bc:	b.cs	1ba38 <scols_init_debug@@SMARTCOLS_2.25+0x86b4>  // b.hs, b.nlast
   1b9c0:	add	x9, x9, x22
   1b9c4:	add	x9, x9, #0x8
   1b9c8:	cmp	x9, x21
   1b9cc:	b.ls	1ba38 <scols_init_debug@@SMARTCOLS_2.25+0x86b4>  // b.plast
   1b9d0:	mov	x9, xzr
   1b9d4:	lsl	x10, x9, #3
   1b9d8:	sub	x8, x8, x9
   1b9dc:	add	x9, x10, x22
   1b9e0:	add	x9, x9, #0x8
   1b9e4:	add	x10, x21, x10
   1b9e8:	ldr	x11, [x10], #8
   1b9ec:	subs	x8, x8, #0x1
   1b9f0:	str	x11, [x9], #8
   1b9f4:	b.ne	1b9e8 <scols_init_debug@@SMARTCOLS_2.25+0x8664>  // b.any
   1b9f8:	add	w8, w23, #0x1
   1b9fc:	mov	x0, x21
   1ba00:	str	x20, [x22]
   1ba04:	str	xzr, [x22, w8, uxtw #3]
   1ba08:	bl	7840 <free@plt>
   1ba0c:	mov	w0, wzr
   1ba10:	str	x22, [x19]
   1ba14:	b	1ba24 <scols_init_debug@@SMARTCOLS_2.25+0x86a0>
   1ba18:	mov	x0, x20
   1ba1c:	bl	7840 <free@plt>
   1ba20:	mov	w0, #0xfffffff4            	// #-12
   1ba24:	ldp	x20, x19, [sp, #48]
   1ba28:	ldp	x22, x21, [sp, #32]
   1ba2c:	ldr	x23, [sp, #16]
   1ba30:	ldp	x29, x30, [sp], #64
   1ba34:	ret
   1ba38:	and	x9, x8, #0xfffffffc
   1ba3c:	add	x10, x22, #0x18
   1ba40:	add	x11, x21, #0x10
   1ba44:	mov	x12, x9
   1ba48:	ldp	q0, q1, [x11, #-16]
   1ba4c:	subs	x12, x12, #0x4
   1ba50:	add	x11, x11, #0x20
   1ba54:	stp	q0, q1, [x10, #-16]
   1ba58:	add	x10, x10, #0x20
   1ba5c:	b.ne	1ba48 <scols_init_debug@@SMARTCOLS_2.25+0x86c4>  // b.any
   1ba60:	cmp	x9, x8
   1ba64:	b.eq	1b9f8 <scols_init_debug@@SMARTCOLS_2.25+0x8674>  // b.none
   1ba68:	b	1b9d4 <scols_init_debug@@SMARTCOLS_2.25+0x8650>
   1ba6c:	stp	x29, x30, [sp, #-64]!
   1ba70:	stp	x20, x19, [sp, #48]
   1ba74:	mov	x19, x0
   1ba78:	str	x23, [sp, #16]
   1ba7c:	stp	x22, x21, [sp, #32]
   1ba80:	mov	x29, sp
   1ba84:	cbz	x0, 1bad8 <scols_init_debug@@SMARTCOLS_2.25+0x8754>
   1ba88:	mov	x20, x1
   1ba8c:	cbz	x1, 1baf0 <scols_init_debug@@SMARTCOLS_2.25+0x876c>
   1ba90:	ldr	x21, [x19]
   1ba94:	mov	x22, x19
   1ba98:	cbz	x21, 1bad4 <scols_init_debug@@SMARTCOLS_2.25+0x8750>
   1ba9c:	add	x23, x19, #0x8
   1baa0:	mov	x22, x19
   1baa4:	b	1bab4 <scols_init_debug@@SMARTCOLS_2.25+0x8730>
   1baa8:	str	x21, [x22], #8
   1baac:	ldr	x21, [x23], #8
   1bab0:	cbz	x21, 1bad4 <scols_init_debug@@SMARTCOLS_2.25+0x8750>
   1bab4:	mov	x0, x21
   1bab8:	mov	x1, x20
   1babc:	bl	77b0 <strcmp@plt>
   1bac0:	cbnz	w0, 1baa8 <scols_init_debug@@SMARTCOLS_2.25+0x8724>
   1bac4:	mov	x0, x21
   1bac8:	bl	7840 <free@plt>
   1bacc:	ldr	x21, [x23], #8
   1bad0:	cbnz	x21, 1bab4 <scols_init_debug@@SMARTCOLS_2.25+0x8730>
   1bad4:	str	xzr, [x22]
   1bad8:	mov	x0, x19
   1badc:	ldp	x20, x19, [sp, #48]
   1bae0:	ldp	x22, x21, [sp, #32]
   1bae4:	ldr	x23, [sp, #16]
   1bae8:	ldp	x29, x30, [sp], #64
   1baec:	ret
   1baf0:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1baf4:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1baf8:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1bafc:	add	x0, x0, #0xcd5
   1bb00:	add	x1, x1, #0xfab
   1bb04:	add	x3, x3, #0xfe4
   1bb08:	mov	w2, #0x15a                 	// #346
   1bb0c:	bl	7c80 <__assert_fail@plt>
   1bb10:	sub	sp, sp, #0x130
   1bb14:	stp	x29, x30, [sp, #256]
   1bb18:	add	x29, sp, #0x100
   1bb1c:	add	x9, sp, #0x80
   1bb20:	mov	x10, sp
   1bb24:	mov	x11, #0xffffffffffffffd0    	// #-48
   1bb28:	add	x8, x29, #0x30
   1bb2c:	movk	x11, #0xff80, lsl #32
   1bb30:	add	x9, x9, #0x30
   1bb34:	add	x10, x10, #0x80
   1bb38:	stp	x8, x9, [x29, #-32]
   1bb3c:	stp	x10, x11, [x29, #-16]
   1bb40:	stp	q1, q2, [sp, #16]
   1bb44:	str	q0, [sp]
   1bb48:	ldp	q0, q1, [x29, #-32]
   1bb4c:	stp	x20, x19, [sp, #288]
   1bb50:	mov	x19, x0
   1bb54:	stp	x2, x3, [sp, #128]
   1bb58:	sub	x0, x29, #0x28
   1bb5c:	sub	x2, x29, #0x50
   1bb60:	stp	x28, x21, [sp, #272]
   1bb64:	stp	x4, x5, [sp, #144]
   1bb68:	stp	x6, x7, [sp, #160]
   1bb6c:	stp	q3, q4, [sp, #48]
   1bb70:	stp	q5, q6, [sp, #80]
   1bb74:	str	q7, [sp, #112]
   1bb78:	stp	q0, q1, [x29, #-80]
   1bb7c:	bl	78c0 <vasprintf@plt>
   1bb80:	tbnz	w0, #31, 1bbfc <scols_init_debug@@SMARTCOLS_2.25+0x8878>
   1bb84:	ldur	x20, [x29, #-40]
   1bb88:	cbz	x20, 1bbbc <scols_init_debug@@SMARTCOLS_2.25+0x8838>
   1bb8c:	ldr	x0, [x19]
   1bb90:	cbz	x0, 1bbc4 <scols_init_debug@@SMARTCOLS_2.25+0x8840>
   1bb94:	ldr	x8, [x0]
   1bb98:	cbz	x8, 1bbc4 <scols_init_debug@@SMARTCOLS_2.25+0x8840>
   1bb9c:	mov	x21, xzr
   1bba0:	add	x8, x0, #0x8
   1bba4:	ldr	x9, [x8, x21, lsl #3]
   1bba8:	add	x21, x21, #0x1
   1bbac:	cbnz	x9, 1bba4 <scols_init_debug@@SMARTCOLS_2.25+0x8820>
   1bbb0:	cmn	w21, #0x3
   1bbb4:	b.ls	1bbc8 <scols_init_debug@@SMARTCOLS_2.25+0x8844>  // b.plast
   1bbb8:	b	1bbf4 <scols_init_debug@@SMARTCOLS_2.25+0x8870>
   1bbbc:	mov	w0, wzr
   1bbc0:	b	1bc00 <scols_init_debug@@SMARTCOLS_2.25+0x887c>
   1bbc4:	mov	w21, wzr
   1bbc8:	add	w8, w21, #0x2
   1bbcc:	lsl	x1, x8, #3
   1bbd0:	bl	7620 <realloc@plt>
   1bbd4:	cbz	x0, 1bbf4 <scols_init_debug@@SMARTCOLS_2.25+0x8870>
   1bbd8:	mov	x8, x0
   1bbdc:	add	w9, w21, #0x1
   1bbe0:	mov	w0, wzr
   1bbe4:	str	x20, [x8, w21, uxtw #3]
   1bbe8:	str	xzr, [x8, w9, uxtw #3]
   1bbec:	str	x8, [x19]
   1bbf0:	b	1bc00 <scols_init_debug@@SMARTCOLS_2.25+0x887c>
   1bbf4:	mov	x0, x20
   1bbf8:	bl	7840 <free@plt>
   1bbfc:	mov	w0, #0xfffffff4            	// #-12
   1bc00:	ldp	x20, x19, [sp, #288]
   1bc04:	ldp	x28, x21, [sp, #272]
   1bc08:	ldp	x29, x30, [sp, #256]
   1bc0c:	add	sp, sp, #0x130
   1bc10:	ret
   1bc14:	sub	sp, sp, #0x50
   1bc18:	stp	x29, x30, [sp, #32]
   1bc1c:	str	x21, [sp, #48]
   1bc20:	stp	x20, x19, [sp, #64]
   1bc24:	ldp	q1, q0, [x2]
   1bc28:	add	x29, sp, #0x20
   1bc2c:	mov	x19, x0
   1bc30:	add	x0, x29, #0x18
   1bc34:	mov	x2, sp
   1bc38:	stp	q1, q0, [sp]
   1bc3c:	bl	78c0 <vasprintf@plt>
   1bc40:	tbnz	w0, #31, 1bcbc <scols_init_debug@@SMARTCOLS_2.25+0x8938>
   1bc44:	ldr	x20, [x29, #24]
   1bc48:	cbz	x20, 1bc7c <scols_init_debug@@SMARTCOLS_2.25+0x88f8>
   1bc4c:	ldr	x0, [x19]
   1bc50:	cbz	x0, 1bc84 <scols_init_debug@@SMARTCOLS_2.25+0x8900>
   1bc54:	ldr	x8, [x0]
   1bc58:	cbz	x8, 1bc84 <scols_init_debug@@SMARTCOLS_2.25+0x8900>
   1bc5c:	mov	x21, xzr
   1bc60:	add	x8, x0, #0x8
   1bc64:	ldr	x9, [x8, x21, lsl #3]
   1bc68:	add	x21, x21, #0x1
   1bc6c:	cbnz	x9, 1bc64 <scols_init_debug@@SMARTCOLS_2.25+0x88e0>
   1bc70:	cmn	w21, #0x3
   1bc74:	b.ls	1bc88 <scols_init_debug@@SMARTCOLS_2.25+0x8904>  // b.plast
   1bc78:	b	1bcb4 <scols_init_debug@@SMARTCOLS_2.25+0x8930>
   1bc7c:	mov	w0, wzr
   1bc80:	b	1bcc0 <scols_init_debug@@SMARTCOLS_2.25+0x893c>
   1bc84:	mov	w21, wzr
   1bc88:	add	w8, w21, #0x2
   1bc8c:	lsl	x1, x8, #3
   1bc90:	bl	7620 <realloc@plt>
   1bc94:	cbz	x0, 1bcb4 <scols_init_debug@@SMARTCOLS_2.25+0x8930>
   1bc98:	mov	x8, x0
   1bc9c:	add	w9, w21, #0x1
   1bca0:	mov	w0, wzr
   1bca4:	str	x20, [x8, w21, uxtw #3]
   1bca8:	str	xzr, [x8, w9, uxtw #3]
   1bcac:	str	x8, [x19]
   1bcb0:	b	1bcc0 <scols_init_debug@@SMARTCOLS_2.25+0x893c>
   1bcb4:	mov	x0, x20
   1bcb8:	bl	7840 <free@plt>
   1bcbc:	mov	w0, #0xfffffff4            	// #-12
   1bcc0:	ldp	x20, x19, [sp, #64]
   1bcc4:	ldr	x21, [sp, #48]
   1bcc8:	ldp	x29, x30, [sp, #32]
   1bccc:	add	sp, sp, #0x50
   1bcd0:	ret
   1bcd4:	cbz	x0, 1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x89b4>
   1bcd8:	ldr	x8, [x0]
   1bcdc:	cbz	x8, 1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x89b4>
   1bce0:	mov	w9, wzr
   1bce4:	add	x8, x0, #0x8
   1bce8:	ldr	x10, [x8], #8
   1bcec:	add	w9, w9, #0x1
   1bcf0:	cbnz	x10, 1bce8 <scols_init_debug@@SMARTCOLS_2.25+0x8964>
   1bcf4:	cmp	w9, #0x2
   1bcf8:	b.cc	1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x89b4>  // b.lo, b.ul, b.last
   1bcfc:	lsr	w8, w9, #1
   1bd00:	cbz	w8, 1bd38 <scols_init_debug@@SMARTCOLS_2.25+0x89b4>
   1bd04:	sub	w8, w9, #0x1
   1bd08:	mov	w9, w9
   1bd0c:	lsr	x9, x9, #1
   1bd10:	mov	x10, x0
   1bd14:	mov	w11, w8
   1bd18:	lsl	x11, x11, #3
   1bd1c:	ldr	x12, [x0, x11]
   1bd20:	ldr	x13, [x10]
   1bd24:	subs	x9, x9, #0x1
   1bd28:	sub	w8, w8, #0x1
   1bd2c:	str	x12, [x10], #8
   1bd30:	str	x13, [x0, x11]
   1bd34:	b.ne	1bd14 <scols_init_debug@@SMARTCOLS_2.25+0x8990>  // b.any
   1bd38:	ret
   1bd3c:	sub	sp, sp, #0x120
   1bd40:	stp	x29, x30, [sp, #192]
   1bd44:	stp	x28, x27, [sp, #208]
   1bd48:	stp	x26, x25, [sp, #224]
   1bd4c:	stp	x24, x23, [sp, #240]
   1bd50:	stp	x22, x21, [sp, #256]
   1bd54:	stp	x20, x19, [sp, #272]
   1bd58:	str	x0, [sp, #184]
   1bd5c:	ldp	w9, w2, [x1]
   1bd60:	ldp	w20, w13, [x0]
   1bd64:	ldp	w24, w22, [x1, #16]
   1bd68:	ldp	w4, w5, [x0, #8]
   1bd6c:	ldr	w26, [x0, #16]
   1bd70:	ldp	w3, w23, [x1, #8]
   1bd74:	rev	w6, w9
   1bd78:	ror	w21, w20, #27
   1bd7c:	ldp	w25, w18, [x1, #24]
   1bd80:	ldp	w17, w16, [x1, #32]
   1bd84:	ldp	w15, w14, [x1, #40]
   1bd88:	ldp	w12, w11, [x1, #48]
   1bd8c:	ldp	w10, w8, [x1, #56]
   1bd90:	bic	w7, w5, w13
   1bd94:	and	w19, w4, w13
   1bd98:	mov	w0, w20
   1bd9c:	rev	w1, w22
   1bda0:	add	w22, w6, w21
   1bda4:	mov	w30, #0x7999                	// #31129
   1bda8:	stp	w4, w13, [sp, #176]
   1bdac:	ror	w13, w13, #2
   1bdb0:	mov	w29, w0
   1bdb4:	orr	w7, w19, w7
   1bdb8:	add	w22, w22, w26
   1bdbc:	stp	w26, w5, [sp, #168]
   1bdc0:	movk	w30, #0x5a82, lsl #16
   1bdc4:	mov	w28, w5
   1bdc8:	bic	w20, w4, w20
   1bdcc:	rev	w5, w2
   1bdd0:	and	w19, w13, w29
   1bdd4:	add	w22, w22, w7
   1bdd8:	mov	w27, w4
   1bddc:	rev	w4, w3
   1bde0:	rev	w3, w23
   1bde4:	add	w23, w5, w28
   1bde8:	orr	w20, w19, w20
   1bdec:	add	w22, w22, w30
   1bdf0:	ror	w9, w0, #2
   1bdf4:	add	w20, w23, w20
   1bdf8:	ror	w23, w22, #27
   1bdfc:	add	w19, w3, w13
   1be00:	bic	w13, w13, w22
   1be04:	add	w20, w20, w23
   1be08:	and	w23, w9, w22
   1be0c:	add	w21, w4, w27
   1be10:	orr	w23, w23, w13
   1be14:	add	w20, w20, w30
   1be18:	rev	w2, w24
   1be1c:	ror	w22, w22, #2
   1be20:	add	w21, w21, w23
   1be24:	ror	w23, w20, #27
   1be28:	add	w7, w2, w9
   1be2c:	bic	w9, w9, w20
   1be30:	add	w21, w21, w23
   1be34:	and	w23, w22, w20
   1be38:	rev	w18, w18
   1be3c:	orr	w23, w23, w9
   1be40:	add	w21, w21, w30
   1be44:	eor	w5, w3, w5
   1be48:	eor	w3, w1, w3
   1be4c:	eor	w13, w18, w1
   1be50:	add	w24, w1, w22
   1be54:	ror	w20, w20, #2
   1be58:	add	w1, w19, w23
   1be5c:	ror	w19, w21, #27
   1be60:	bic	w22, w22, w21
   1be64:	add	w19, w1, w19
   1be68:	and	w1, w20, w21
   1be6c:	str	w0, [sp, #164]
   1be70:	rev	w0, w25
   1be74:	rev	w17, w17
   1be78:	orr	w22, w1, w22
   1be7c:	add	w19, w19, w30
   1be80:	eor	w6, w4, w6
   1be84:	eor	w4, w2, w4
   1be88:	eor	w2, w0, w2
   1be8c:	eor	w9, w17, w0
   1be90:	add	w23, w0, w20
   1be94:	ror	w21, w21, #2
   1be98:	add	w0, w7, w22
   1be9c:	ror	w7, w19, #27
   1bea0:	bic	w20, w20, w19
   1bea4:	add	w7, w0, w7
   1bea8:	and	w0, w21, w19
   1beac:	orr	w20, w0, w20
   1beb0:	add	w7, w7, w30
   1beb4:	rev	w16, w16
   1beb8:	ror	w19, w19, #2
   1bebc:	add	w20, w24, w20
   1bec0:	ror	w22, w7, #27
   1bec4:	eor	w1, w16, w18
   1bec8:	add	w18, w18, w21
   1becc:	bic	w21, w21, w7
   1bed0:	add	w20, w20, w22
   1bed4:	and	w22, w19, w7
   1bed8:	orr	w21, w22, w21
   1bedc:	add	w20, w20, w30
   1bee0:	rev	w15, w15
   1bee4:	ror	w7, w7, #2
   1bee8:	add	w21, w23, w21
   1beec:	ror	w23, w20, #27
   1bef0:	eor	w0, w15, w17
   1bef4:	eor	w6, w6, w17
   1bef8:	add	w17, w17, w19
   1befc:	bic	w19, w19, w20
   1bf00:	add	w21, w21, w23
   1bf04:	and	w23, w7, w20
   1bf08:	rev	w14, w14
   1bf0c:	orr	w19, w23, w19
   1bf10:	add	w21, w21, w30
   1bf14:	eor	w22, w14, w16
   1bf18:	eor	w5, w5, w16
   1bf1c:	add	w24, w16, w7
   1bf20:	ror	w20, w20, #2
   1bf24:	add	w16, w18, w19
   1bf28:	ror	w18, w21, #27
   1bf2c:	bic	w7, w7, w21
   1bf30:	add	w18, w16, w18
   1bf34:	and	w16, w20, w21
   1bf38:	orr	w7, w16, w7
   1bf3c:	add	w18, w18, w30
   1bf40:	rev	w12, w12
   1bf44:	ror	w19, w21, #2
   1bf48:	add	w17, w17, w7
   1bf4c:	ror	w7, w18, #27
   1bf50:	eor	w23, w12, w15
   1bf54:	eor	w4, w4, w15
   1bf58:	add	w15, w15, w20
   1bf5c:	bic	w20, w20, w18
   1bf60:	add	w17, w17, w7
   1bf64:	and	w7, w19, w18
   1bf68:	rev	w10, w10
   1bf6c:	rev	w8, w8
   1bf70:	orr	w7, w7, w20
   1bf74:	add	w17, w17, w30
   1bf78:	rev	w11, w11
   1bf7c:	ror	w18, w18, #2
   1bf80:	add	w7, w24, w7
   1bf84:	ror	w21, w17, #27
   1bf88:	eor	w5, w5, w10
   1bf8c:	eor	w4, w4, w8
   1bf90:	eor	w16, w11, w14
   1bf94:	eor	w3, w3, w14
   1bf98:	add	w14, w14, w19
   1bf9c:	bic	w19, w19, w17
   1bfa0:	add	w7, w7, w21
   1bfa4:	and	w21, w18, w17
   1bfa8:	eor	w13, w13, w11
   1bfac:	eor	w24, w9, w10
   1bfb0:	eor	w9, w6, w11
   1bfb4:	ror	w27, w5, #31
   1bfb8:	ror	w5, w4, #31
   1bfbc:	orr	w19, w21, w19
   1bfc0:	ror	w6, w9, #31
   1bfc4:	eor	w4, w13, w5
   1bfc8:	eor	w9, w22, w27
   1bfcc:	eor	w13, w23, w5
   1bfd0:	mov	w22, w5
   1bfd4:	add	w5, w7, w30
   1bfd8:	ror	w17, w17, #2
   1bfdc:	add	w15, w15, w19
   1bfe0:	ror	w7, w5, #27
   1bfe4:	eor	w20, w10, w12
   1bfe8:	eor	w2, w2, w12
   1bfec:	add	w12, w12, w18
   1bff0:	bic	w18, w18, w5
   1bff4:	add	w15, w15, w7
   1bff8:	and	w7, w17, w5
   1bffc:	orr	w18, w7, w18
   1c000:	add	w15, w15, w30
   1c004:	ror	w5, w5, #2
   1c008:	add	w14, w14, w18
   1c00c:	ror	w18, w15, #27
   1c010:	eor	w21, w8, w11
   1c014:	add	w11, w11, w17
   1c018:	bic	w17, w17, w15
   1c01c:	add	w14, w14, w18
   1c020:	and	w18, w5, w15
   1c024:	orr	w17, w18, w17
   1c028:	add	w14, w14, w30
   1c02c:	ror	w15, w15, #2
   1c030:	add	w12, w12, w17
   1c034:	ror	w17, w14, #27
   1c038:	eor	w7, w6, w10
   1c03c:	add	w10, w10, w5
   1c040:	bic	w5, w5, w14
   1c044:	add	w12, w12, w17
   1c048:	and	w17, w15, w14
   1c04c:	orr	w17, w17, w5
   1c050:	add	w12, w12, w30
   1c054:	ror	w14, w14, #2
   1c058:	add	w11, w11, w17
   1c05c:	ror	w17, w12, #27
   1c060:	eor	w1, w1, w8
   1c064:	eor	w3, w3, w6
   1c068:	eor	w0, w0, w6
   1c06c:	eor	w18, w27, w8
   1c070:	eor	w5, w22, w6
   1c074:	add	w8, w8, w15
   1c078:	bic	w15, w15, w12
   1c07c:	add	w11, w11, w17
   1c080:	and	w17, w14, w12
   1c084:	add	w6, w6, w14
   1c088:	eor	w2, w2, w27
   1c08c:	orr	w15, w17, w15
   1c090:	str	w6, [sp, #160]
   1c094:	add	w6, w11, w30
   1c098:	mov	w25, w22
   1c09c:	str	w22, [sp, #144]
   1c0a0:	ror	w3, w3, #31
   1c0a4:	ror	w22, w2, #31
   1c0a8:	add	w10, w10, w15
   1c0ac:	ror	w11, w6, #27
   1c0b0:	ror	w19, w4, #31
   1c0b4:	eor	w2, w24, w3
   1c0b8:	eor	w16, w16, w3
   1c0bc:	mov	w23, w3
   1c0c0:	eor	w3, w20, w22
   1c0c4:	ror	w20, w12, #2
   1c0c8:	add	w10, w10, w11
   1c0cc:	eor	w1, w1, w22
   1c0d0:	eor	w0, w0, w19
   1c0d4:	bic	w12, w14, w6
   1c0d8:	stp	w20, w10, [sp, #148]
   1c0dc:	and	w10, w20, w6
   1c0e0:	orr	w10, w10, w12
   1c0e4:	ror	w14, w2, #31
   1c0e8:	ror	w15, w1, #31
   1c0ec:	ror	w0, w0, #31
   1c0f0:	add	w8, w8, w10
   1c0f4:	eor	w9, w9, w14
   1c0f8:	eor	w10, w13, w15
   1c0fc:	eor	w12, w16, w0
   1c100:	eor	w4, w21, w19
   1c104:	str	w6, [sp, #156]
   1c108:	eor	w13, w7, w14
   1c10c:	mov	w7, w14
   1c110:	eor	w14, w18, w15
   1c114:	mov	w6, w15
   1c118:	eor	w15, w5, w0
   1c11c:	mov	w5, w0
   1c120:	ror	w0, w9, #31
   1c124:	ror	w18, w10, #31
   1c128:	ror	w16, w12, #31
   1c12c:	eor	w17, w23, w27
   1c130:	eor	w11, w22, w25
   1c134:	stp	w8, w23, [sp, #136]
   1c138:	eor	w8, w19, w23
   1c13c:	eor	w9, w3, w0
   1c140:	eor	w10, w4, w18
   1c144:	eor	w12, w13, w16
   1c148:	eor	w13, w17, w0
   1c14c:	mov	w2, w0
   1c150:	eor	w11, w11, w18
   1c154:	mov	w1, w18
   1c158:	eor	w8, w8, w16
   1c15c:	mov	w0, w16
   1c160:	ror	w18, w9, #31
   1c164:	ror	w17, w10, #31
   1c168:	ror	w16, w12, #31
   1c16c:	eor	w9, w14, w18
   1c170:	eor	w10, w15, w17
   1c174:	eor	w12, w13, w16
   1c178:	eor	w13, w7, w22
   1c17c:	eor	w13, w13, w18
   1c180:	ror	w4, w9, #31
   1c184:	ror	w10, w10, #31
   1c188:	ror	w12, w12, #31
   1c18c:	eor	w14, w6, w19
   1c190:	eor	w15, w5, w7
   1c194:	eor	w9, w11, w4
   1c198:	eor	w8, w8, w10
   1c19c:	mov	w3, w10
   1c1a0:	eor	w10, w13, w12
   1c1a4:	eor	w11, w2, w6
   1c1a8:	stp	w6, w7, [sp, #120]
   1c1ac:	eor	w14, w14, w17
   1c1b0:	stp	w2, w5, [sp, #112]
   1c1b4:	eor	w15, w15, w16
   1c1b8:	mov	w7, w16
   1c1bc:	mov	w16, w12
   1c1c0:	eor	w11, w11, w4
   1c1c4:	eor	w12, w1, w5
   1c1c8:	eor	w13, w0, w2
   1c1cc:	ror	w9, w9, #31
   1c1d0:	ror	w5, w8, #31
   1c1d4:	ror	w2, w10, #31
   1c1d8:	eor	w8, w14, w9
   1c1dc:	mov	w14, w9
   1c1e0:	eor	w9, w15, w5
   1c1e4:	eor	w10, w11, w2
   1c1e8:	eor	w11, w18, w1
   1c1ec:	stp	w0, w1, [sp, #104]
   1c1f0:	eor	w12, w12, w3
   1c1f4:	eor	w13, w13, w16
   1c1f8:	eor	w11, w11, w14
   1c1fc:	mov	w1, w14
   1c200:	eor	w14, w17, w0
   1c204:	ror	w6, w8, #31
   1c208:	ror	w0, w9, #31
   1c20c:	stp	w17, w18, [sp, #96]
   1c210:	eor	w15, w7, w18
   1c214:	ror	w18, w10, #31
   1c218:	eor	w8, w12, w6
   1c21c:	eor	w9, w13, w0
   1c220:	eor	w14, w14, w5
   1c224:	stp	w4, w7, [sp, #88]
   1c228:	eor	w15, w15, w2
   1c22c:	eor	w10, w11, w18
   1c230:	eor	w11, w4, w17
   1c234:	eor	w12, w3, w7
   1c238:	eor	w13, w16, w4
   1c23c:	ror	w7, w8, #31
   1c240:	ror	w4, w9, #31
   1c244:	eor	w11, w11, w6
   1c248:	ror	w17, w10, #31
   1c24c:	eor	w8, w14, w7
   1c250:	eor	w9, w15, w4
   1c254:	stp	w16, w3, [sp, #80]
   1c258:	eor	w12, w12, w0
   1c25c:	eor	w13, w13, w18
   1c260:	eor	w10, w11, w17
   1c264:	stp	w5, w1, [sp, #72]
   1c268:	eor	w11, w1, w3
   1c26c:	eor	w15, w2, w1
   1c270:	ror	w3, w8, #31
   1c274:	ror	w1, w9, #31
   1c278:	eor	w11, w11, w7
   1c27c:	eor	w14, w5, w16
   1c280:	ror	w16, w10, #31
   1c284:	eor	w8, w12, w3
   1c288:	eor	w9, w13, w1
   1c28c:	eor	w14, w14, w4
   1c290:	eor	w15, w15, w17
   1c294:	eor	w10, w11, w16
   1c298:	eor	w11, w6, w5
   1c29c:	ror	w26, w8, #31
   1c2a0:	ror	w28, w9, #31
   1c2a4:	eor	w11, w11, w3
   1c2a8:	eor	w12, w0, w2
   1c2ac:	eor	w13, w18, w6
   1c2b0:	ror	w29, w10, #31
   1c2b4:	eor	w8, w14, w26
   1c2b8:	eor	w9, w15, w28
   1c2bc:	eor	w12, w12, w1
   1c2c0:	eor	w13, w13, w16
   1c2c4:	eor	w10, w11, w29
   1c2c8:	eor	w11, w7, w0
   1c2cc:	ror	w21, w8, #31
   1c2d0:	ror	w24, w9, #31
   1c2d4:	stp	w19, w22, [sp, #128]
   1c2d8:	eor	w11, w11, w26
   1c2dc:	eor	w14, w4, w18
   1c2e0:	eor	w15, w17, w7
   1c2e4:	ror	w22, w10, #31
   1c2e8:	eor	w8, w12, w21
   1c2ec:	eor	w9, w13, w24
   1c2f0:	stp	w4, w7, [sp, #48]
   1c2f4:	eor	w14, w14, w28
   1c2f8:	eor	w15, w15, w29
   1c2fc:	eor	w10, w11, w22
   1c300:	eor	w11, w3, w4
   1c304:	ror	w4, w8, #31
   1c308:	ror	w20, w9, #31
   1c30c:	stp	w6, w2, [sp, #64]
   1c310:	eor	w11, w11, w21
   1c314:	eor	w12, w1, w17
   1c318:	eor	w13, w16, w3
   1c31c:	ror	w6, w10, #31
   1c320:	eor	w8, w14, w4
   1c324:	eor	w9, w15, w20
   1c328:	eor	w12, w12, w24
   1c32c:	eor	w13, w13, w22
   1c330:	eor	w10, w11, w6
   1c334:	eor	w11, w26, w1
   1c338:	eor	w14, w28, w16
   1c33c:	ror	w2, w8, #31
   1c340:	ror	w5, w9, #31
   1c344:	stp	w3, w17, [sp, #40]
   1c348:	eor	w11, w11, w4
   1c34c:	eor	w17, w14, w20
   1c350:	eor	w14, w29, w26
   1c354:	ror	w3, w10, #31
   1c358:	eor	w8, w12, w2
   1c35c:	eor	w9, w13, w5
   1c360:	stp	w18, w0, [sp, #56]
   1c364:	stp	w16, w1, [sp, #32]
   1c368:	eor	w18, w14, w6
   1c36c:	eor	w10, w11, w3
   1c370:	eor	w11, w21, w28
   1c374:	ror	w0, w8, #31
   1c378:	ror	w1, w9, #31
   1c37c:	eor	w12, w11, w2
   1c380:	eor	w11, w24, w29
   1c384:	ror	w16, w10, #31
   1c388:	eor	w8, w17, w0
   1c38c:	eor	w10, w18, w1
   1c390:	eor	w7, w11, w5
   1c394:	eor	w11, w22, w21
   1c398:	eor	w12, w12, w16
   1c39c:	ror	w13, w8, #31
   1c3a0:	ror	w14, w10, #31
   1c3a4:	eor	w17, w5, w6
   1c3a8:	eor	w19, w11, w3
   1c3ac:	eor	w9, w20, w22
   1c3b0:	ror	w15, w12, #31
   1c3b4:	eor	w8, w7, w13
   1c3b8:	eor	w7, w17, w14
   1c3bc:	eor	w17, w3, w2
   1c3c0:	eor	w23, w9, w1
   1c3c4:	eor	w9, w6, w4
   1c3c8:	eor	w18, w19, w14
   1c3cc:	eor	w19, w17, w15
   1c3d0:	ror	w17, w8, #31
   1c3d4:	eor	w25, w9, w16
   1c3d8:	ror	w18, w18, #31
   1c3dc:	eor	w8, w23, w17
   1c3e0:	eor	w23, w1, w3
   1c3e4:	eor	w25, w25, w18
   1c3e8:	eor	w10, w23, w18
   1c3ec:	ror	w23, w8, #31
   1c3f0:	ror	w9, w25, #31
   1c3f4:	eor	w8, w7, w23
   1c3f8:	eor	w7, w14, w16
   1c3fc:	eor	w19, w19, w9
   1c400:	str	w9, [sp, #28]
   1c404:	eor	w9, w7, w9
   1c408:	ror	w7, w8, #31
   1c40c:	eor	w8, w10, w7
   1c410:	ror	w8, w8, #31
   1c414:	ror	w19, w19, #31
   1c418:	eor	w10, w18, w15
   1c41c:	str	w8, [sp, #20]
   1c420:	eor	w8, w9, w8
   1c424:	ldp	w25, w9, [sp, #160]
   1c428:	eor	w10, w10, w19
   1c42c:	ror	w8, w8, #31
   1c430:	str	w8, [sp, #24]
   1c434:	eor	w8, w10, w8
   1c438:	ror	w8, w8, #31
   1c43c:	add	w8, w9, w8
   1c440:	str	w8, [sp, #164]
   1c444:	ldr	w8, [sp, #152]
   1c448:	ldr	w10, [sp, #136]
   1c44c:	add	w8, w8, w30
   1c450:	ror	w9, w8, #27
   1c454:	add	w11, w10, w9
   1c458:	ldr	w9, [sp, #156]
   1c45c:	ldr	w10, [sp, #148]
   1c460:	add	w11, w11, w30
   1c464:	ror	w9, w9, #2
   1c468:	add	w12, w27, w10
   1c46c:	bic	w10, w10, w8
   1c470:	and	w27, w9, w8
   1c474:	orr	w10, w27, w10
   1c478:	add	w10, w25, w10
   1c47c:	ldr	w25, [sp, #144]
   1c480:	ror	w27, w11, #27
   1c484:	ror	w8, w8, #2
   1c488:	add	w10, w10, w27
   1c48c:	add	w27, w25, w9
   1c490:	bic	w9, w9, w11
   1c494:	and	w25, w8, w11
   1c498:	orr	w9, w25, w9
   1c49c:	add	w10, w10, w30
   1c4a0:	add	w9, w12, w9
   1c4a4:	ror	w12, w10, #27
   1c4a8:	add	w9, w9, w12
   1c4ac:	ldr	w12, [sp, #140]
   1c4b0:	ror	w11, w11, #2
   1c4b4:	and	w25, w11, w10
   1c4b8:	add	w9, w9, w30
   1c4bc:	add	w12, w12, w8
   1c4c0:	bic	w8, w8, w10
   1c4c4:	orr	w8, w25, w8
   1c4c8:	add	w8, w27, w8
   1c4cc:	ror	w25, w9, #27
   1c4d0:	add	w8, w8, w25
   1c4d4:	ldr	w25, [sp, #132]
   1c4d8:	ror	w10, w10, #2
   1c4dc:	and	w27, w10, w9
   1c4e0:	add	w8, w8, w30
   1c4e4:	add	w25, w25, w11
   1c4e8:	bic	w11, w11, w9
   1c4ec:	orr	w11, w27, w11
   1c4f0:	add	w11, w12, w11
   1c4f4:	ror	w12, w8, #27
   1c4f8:	add	w11, w11, w12
   1c4fc:	ldr	w12, [sp, #128]
   1c500:	ror	w9, w9, #2
   1c504:	add	w11, w11, w30
   1c508:	ror	w27, w8, #2
   1c50c:	add	w12, w12, w10
   1c510:	eor	w10, w9, w10
   1c514:	eor	w10, w10, w8
   1c518:	add	w10, w25, w10
   1c51c:	ror	w25, w11, #27
   1c520:	add	w10, w10, w25
   1c524:	ldr	w25, [sp, #124]
   1c528:	eor	w8, w27, w9
   1c52c:	eor	w8, w8, w11
   1c530:	ror	w11, w11, #2
   1c534:	add	w25, w25, w9
   1c538:	add	w9, w12, w8
   1c53c:	mov	w8, #0xeba1                	// #60321
   1c540:	movk	w8, #0x6ed9, lsl #16
   1c544:	add	w10, w10, w8
   1c548:	ror	w12, w10, #27
   1c54c:	add	w9, w9, w12
   1c550:	ldr	w12, [sp, #120]
   1c554:	add	w9, w9, w8
   1c558:	add	w12, w12, w27
   1c55c:	eor	w27, w11, w27
   1c560:	eor	w27, w27, w10
   1c564:	add	w25, w25, w27
   1c568:	ror	w27, w9, #27
   1c56c:	add	w25, w25, w27
   1c570:	ldr	w27, [sp, #116]
   1c574:	ror	w10, w10, #2
   1c578:	add	w27, w27, w11
   1c57c:	eor	w11, w10, w11
   1c580:	eor	w11, w11, w9
   1c584:	add	w11, w12, w11
   1c588:	add	w12, w25, w8
   1c58c:	ror	w25, w12, #27
   1c590:	add	w11, w11, w25
   1c594:	ldr	w25, [sp, #112]
   1c598:	ror	w9, w9, #2
   1c59c:	add	w11, w11, w8
   1c5a0:	add	w25, w25, w10
   1c5a4:	eor	w10, w9, w10
   1c5a8:	eor	w10, w10, w12
   1c5ac:	add	w10, w27, w10
   1c5b0:	ror	w27, w11, #27
   1c5b4:	add	w10, w10, w27
   1c5b8:	ldr	w27, [sp, #108]
   1c5bc:	ror	w12, w12, #2
   1c5c0:	add	w10, w10, w8
   1c5c4:	add	w27, w27, w9
   1c5c8:	eor	w9, w12, w9
   1c5cc:	eor	w9, w9, w11
   1c5d0:	add	w9, w25, w9
   1c5d4:	ror	w25, w10, #27
   1c5d8:	add	w9, w9, w25
   1c5dc:	ldr	w25, [sp, #104]
   1c5e0:	ror	w11, w11, #2
   1c5e4:	add	w9, w9, w8
   1c5e8:	add	w25, w25, w12
   1c5ec:	eor	w12, w11, w12
   1c5f0:	eor	w12, w12, w10
   1c5f4:	add	w12, w27, w12
   1c5f8:	ror	w27, w9, #27
   1c5fc:	add	w12, w12, w27
   1c600:	ldr	w27, [sp, #100]
   1c604:	ror	w10, w10, #2
   1c608:	add	w12, w12, w8
   1c60c:	add	w27, w27, w11
   1c610:	eor	w11, w10, w11
   1c614:	eor	w11, w11, w9
   1c618:	add	w11, w25, w11
   1c61c:	ror	w25, w12, #27
   1c620:	add	w11, w11, w25
   1c624:	ldr	w25, [sp, #96]
   1c628:	ror	w9, w9, #2
   1c62c:	add	w11, w11, w8
   1c630:	add	w25, w25, w10
   1c634:	eor	w10, w9, w10
   1c638:	eor	w10, w10, w12
   1c63c:	add	w10, w27, w10
   1c640:	ror	w27, w11, #27
   1c644:	add	w10, w10, w27
   1c648:	ldr	w27, [sp, #92]
   1c64c:	ror	w12, w12, #2
   1c650:	add	w10, w10, w8
   1c654:	add	w27, w27, w9
   1c658:	eor	w9, w12, w9
   1c65c:	eor	w9, w9, w11
   1c660:	add	w9, w25, w9
   1c664:	ror	w25, w10, #27
   1c668:	add	w9, w9, w25
   1c66c:	ldr	w25, [sp, #88]
   1c670:	ror	w11, w11, #2
   1c674:	add	w9, w9, w8
   1c678:	add	w25, w25, w12
   1c67c:	eor	w12, w11, w12
   1c680:	eor	w12, w12, w10
   1c684:	add	w12, w27, w12
   1c688:	ror	w27, w9, #27
   1c68c:	add	w12, w12, w27
   1c690:	ldr	w27, [sp, #84]
   1c694:	ror	w10, w10, #2
   1c698:	add	w12, w12, w8
   1c69c:	add	w27, w27, w11
   1c6a0:	eor	w11, w10, w11
   1c6a4:	eor	w11, w11, w9
   1c6a8:	add	w11, w25, w11
   1c6ac:	ror	w25, w12, #27
   1c6b0:	add	w11, w11, w25
   1c6b4:	ldr	w25, [sp, #80]
   1c6b8:	ror	w9, w9, #2
   1c6bc:	add	w11, w11, w8
   1c6c0:	add	w25, w25, w10
   1c6c4:	eor	w10, w9, w10
   1c6c8:	eor	w10, w10, w12
   1c6cc:	add	w10, w27, w10
   1c6d0:	ror	w27, w11, #27
   1c6d4:	add	w10, w10, w27
   1c6d8:	ldr	w27, [sp, #76]
   1c6dc:	ror	w12, w12, #2
   1c6e0:	add	w10, w10, w8
   1c6e4:	add	w27, w27, w9
   1c6e8:	eor	w9, w12, w9
   1c6ec:	eor	w9, w9, w11
   1c6f0:	add	w9, w25, w9
   1c6f4:	ror	w25, w10, #27
   1c6f8:	add	w9, w9, w25
   1c6fc:	ldr	w25, [sp, #72]
   1c700:	ror	w11, w11, #2
   1c704:	add	w9, w9, w8
   1c708:	add	w25, w25, w12
   1c70c:	eor	w12, w11, w12
   1c710:	eor	w12, w12, w10
   1c714:	add	w12, w27, w12
   1c718:	ror	w27, w9, #27
   1c71c:	add	w12, w12, w27
   1c720:	ldr	w27, [sp, #68]
   1c724:	ror	w10, w10, #2
   1c728:	add	w12, w12, w8
   1c72c:	add	w27, w27, w11
   1c730:	eor	w11, w10, w11
   1c734:	eor	w11, w11, w9
   1c738:	add	w11, w25, w11
   1c73c:	ror	w25, w12, #27
   1c740:	add	w11, w11, w25
   1c744:	ldr	w25, [sp, #64]
   1c748:	ror	w9, w9, #2
   1c74c:	add	w11, w11, w8
   1c750:	add	w25, w25, w10
   1c754:	eor	w10, w9, w10
   1c758:	eor	w10, w10, w12
   1c75c:	add	w10, w27, w10
   1c760:	ror	w27, w11, #27
   1c764:	add	w10, w10, w27
   1c768:	ldr	w27, [sp, #60]
   1c76c:	ror	w12, w12, #2
   1c770:	add	w10, w10, w8
   1c774:	add	w27, w27, w9
   1c778:	eor	w9, w12, w9
   1c77c:	eor	w9, w9, w11
   1c780:	add	w9, w25, w9
   1c784:	ror	w25, w10, #27
   1c788:	add	w9, w9, w25
   1c78c:	ldr	w25, [sp, #56]
   1c790:	ror	w11, w11, #2
   1c794:	add	w9, w9, w8
   1c798:	add	w25, w25, w12
   1c79c:	eor	w12, w11, w12
   1c7a0:	eor	w12, w12, w10
   1c7a4:	add	w12, w27, w12
   1c7a8:	ror	w27, w9, #27
   1c7ac:	add	w12, w12, w27
   1c7b0:	ldr	w27, [sp, #52]
   1c7b4:	ror	w10, w10, #2
   1c7b8:	add	w12, w12, w8
   1c7bc:	add	w27, w27, w11
   1c7c0:	eor	w11, w10, w11
   1c7c4:	eor	w11, w11, w9
   1c7c8:	add	w11, w25, w11
   1c7cc:	ror	w25, w12, #27
   1c7d0:	add	w11, w11, w25
   1c7d4:	ldr	w25, [sp, #48]
   1c7d8:	ror	w9, w9, #2
   1c7dc:	orr	w30, w12, w9
   1c7e0:	add	w8, w11, w8
   1c7e4:	add	w25, w25, w10
   1c7e8:	and	w10, w30, w10
   1c7ec:	and	w11, w12, w9
   1c7f0:	orr	w10, w10, w11
   1c7f4:	add	w10, w27, w10
   1c7f8:	ror	w11, w8, #27
   1c7fc:	add	w10, w10, w11
   1c800:	ldr	w11, [sp, #44]
   1c804:	ror	w12, w12, #2
   1c808:	orr	w27, w8, w12
   1c80c:	add	w11, w11, w9
   1c810:	and	w9, w27, w9
   1c814:	and	w27, w8, w12
   1c818:	orr	w9, w9, w27
   1c81c:	mov	w27, #0xbcdc                	// #48348
   1c820:	movk	w27, #0x8f1b, lsl #16
   1c824:	add	w10, w10, w27
   1c828:	add	w9, w25, w9
   1c82c:	ror	w25, w10, #27
   1c830:	add	w9, w9, w25
   1c834:	ldr	w25, [sp, #40]
   1c838:	ror	w8, w8, #2
   1c83c:	orr	w30, w10, w8
   1c840:	add	w9, w9, w27
   1c844:	add	w25, w25, w12
   1c848:	and	w12, w30, w12
   1c84c:	and	w30, w10, w8
   1c850:	orr	w12, w12, w30
   1c854:	add	w11, w11, w12
   1c858:	ror	w12, w9, #27
   1c85c:	add	w11, w11, w12
   1c860:	ldr	w12, [sp, #36]
   1c864:	ror	w10, w10, #2
   1c868:	orr	w30, w9, w10
   1c86c:	add	w11, w11, w27
   1c870:	add	w12, w12, w8
   1c874:	and	w8, w30, w8
   1c878:	and	w30, w9, w10
   1c87c:	orr	w8, w8, w30
   1c880:	add	w8, w25, w8
   1c884:	ror	w25, w11, #27
   1c888:	add	w8, w8, w25
   1c88c:	ldr	w25, [sp, #32]
   1c890:	ror	w9, w9, #2
   1c894:	orr	w30, w11, w9
   1c898:	add	w8, w8, w27
   1c89c:	add	w25, w25, w10
   1c8a0:	and	w10, w30, w10
   1c8a4:	and	w30, w11, w9
   1c8a8:	orr	w10, w10, w30
   1c8ac:	add	w10, w12, w10
   1c8b0:	ror	w12, w8, #27
   1c8b4:	ror	w11, w11, #2
   1c8b8:	add	w10, w10, w12
   1c8bc:	add	w12, w26, w9
   1c8c0:	orr	w26, w8, w11
   1c8c4:	and	w9, w26, w9
   1c8c8:	and	w26, w8, w11
   1c8cc:	orr	w9, w9, w26
   1c8d0:	add	w10, w10, w27
   1c8d4:	ror	w8, w8, #2
   1c8d8:	add	w9, w25, w9
   1c8dc:	ror	w25, w10, #27
   1c8e0:	orr	w26, w10, w8
   1c8e4:	add	w9, w9, w25
   1c8e8:	add	w25, w28, w11
   1c8ec:	and	w11, w26, w11
   1c8f0:	and	w26, w10, w8
   1c8f4:	orr	w11, w11, w26
   1c8f8:	add	w9, w9, w27
   1c8fc:	ror	w10, w10, #2
   1c900:	add	w11, w12, w11
   1c904:	ror	w12, w9, #27
   1c908:	orr	w26, w9, w10
   1c90c:	add	w11, w11, w12
   1c910:	add	w12, w29, w8
   1c914:	and	w8, w26, w8
   1c918:	and	w26, w9, w10
   1c91c:	orr	w8, w8, w26
   1c920:	add	w11, w11, w27
   1c924:	add	w8, w25, w8
   1c928:	ror	w25, w11, #27
   1c92c:	ror	w9, w9, #2
   1c930:	add	w8, w8, w25
   1c934:	orr	w25, w11, w9
   1c938:	add	w21, w21, w10
   1c93c:	and	w10, w25, w10
   1c940:	and	w25, w11, w9
   1c944:	orr	w10, w10, w25
   1c948:	add	w8, w8, w27
   1c94c:	add	w10, w12, w10
   1c950:	ror	w12, w8, #27
   1c954:	ror	w11, w11, #2
   1c958:	add	w10, w10, w12
   1c95c:	orr	w12, w8, w11
   1c960:	and	w12, w12, w9
   1c964:	and	w25, w8, w11
   1c968:	orr	w12, w12, w25
   1c96c:	add	w10, w10, w27
   1c970:	add	w12, w21, w12
   1c974:	ror	w21, w10, #27
   1c978:	ror	w8, w8, #2
   1c97c:	add	w12, w12, w21
   1c980:	add	w21, w22, w11
   1c984:	orr	w22, w10, w8
   1c988:	and	w11, w22, w11
   1c98c:	and	w22, w10, w8
   1c990:	orr	w11, w11, w22
   1c994:	add	w9, w24, w9
   1c998:	add	w9, w9, w11
   1c99c:	add	w11, w12, w27
   1c9a0:	ror	w10, w10, #2
   1c9a4:	ror	w12, w11, #27
   1c9a8:	orr	w22, w11, w10
   1c9ac:	add	w9, w9, w12
   1c9b0:	eor	w12, w4, w24
   1c9b4:	add	w4, w4, w8
   1c9b8:	and	w8, w22, w8
   1c9bc:	and	w22, w11, w10
   1c9c0:	orr	w8, w8, w22
   1c9c4:	add	w9, w9, w27
   1c9c8:	add	w8, w21, w8
   1c9cc:	ror	w21, w9, #27
   1c9d0:	ror	w11, w11, #2
   1c9d4:	add	w8, w8, w21
   1c9d8:	orr	w21, w9, w11
   1c9dc:	and	w21, w21, w10
   1c9e0:	and	w22, w9, w11
   1c9e4:	orr	w21, w21, w22
   1c9e8:	add	w8, w8, w27
   1c9ec:	add	w4, w4, w21
   1c9f0:	ror	w21, w8, #27
   1c9f4:	ror	w9, w9, #2
   1c9f8:	add	w4, w4, w21
   1c9fc:	orr	w21, w8, w9
   1ca00:	add	w6, w6, w11
   1ca04:	and	w11, w21, w11
   1ca08:	and	w21, w8, w9
   1ca0c:	orr	w11, w11, w21
   1ca10:	add	w10, w20, w10
   1ca14:	add	w10, w10, w11
   1ca18:	add	w11, w4, w27
   1ca1c:	ror	w4, w11, #27
   1ca20:	ror	w8, w8, #2
   1ca24:	add	w10, w10, w4
   1ca28:	eor	w4, w2, w20
   1ca2c:	orr	w20, w11, w8
   1ca30:	add	w2, w2, w9
   1ca34:	and	w9, w20, w9
   1ca38:	and	w20, w11, w8
   1ca3c:	orr	w9, w9, w20
   1ca40:	add	w10, w10, w27
   1ca44:	ror	w11, w11, #2
   1ca48:	add	w9, w6, w9
   1ca4c:	ror	w6, w10, #27
   1ca50:	add	w9, w9, w6
   1ca54:	orr	w6, w10, w11
   1ca58:	and	w6, w6, w8
   1ca5c:	and	w20, w10, w11
   1ca60:	orr	w6, w6, w20
   1ca64:	add	w9, w9, w27
   1ca68:	ror	w10, w10, #2
   1ca6c:	add	w2, w2, w6
   1ca70:	ror	w6, w9, #27
   1ca74:	add	w2, w2, w6
   1ca78:	orr	w6, w9, w10
   1ca7c:	add	w3, w3, w11
   1ca80:	and	w11, w6, w11
   1ca84:	and	w6, w9, w10
   1ca88:	add	w8, w5, w8
   1ca8c:	ror	w9, w9, #2
   1ca90:	add	w2, w2, w27
   1ca94:	orr	w11, w11, w6
   1ca98:	ror	w6, w2, #27
   1ca9c:	add	w8, w8, w11
   1caa0:	orr	w11, w2, w9
   1caa4:	add	w8, w8, w6
   1caa8:	and	w6, w2, w9
   1caac:	and	w11, w11, w10
   1cab0:	ror	w2, w2, #2
   1cab4:	add	w8, w8, w27
   1cab8:	orr	w11, w11, w6
   1cabc:	ror	w6, w8, #27
   1cac0:	add	w11, w3, w11
   1cac4:	orr	w3, w8, w2
   1cac8:	add	w11, w11, w6
   1cacc:	and	w6, w8, w2
   1cad0:	and	w3, w3, w9
   1cad4:	orr	w3, w3, w6
   1cad8:	add	w10, w0, w10
   1cadc:	add	w6, w11, w27
   1cae0:	ror	w8, w8, #2
   1cae4:	add	w10, w10, w3
   1cae8:	ror	w11, w6, #27
   1caec:	add	w10, w10, w11
   1caf0:	orr	w11, w6, w8
   1caf4:	eor	w12, w12, w0
   1caf8:	eor	w5, w0, w5
   1cafc:	eor	w0, w16, w0
   1cb00:	add	w16, w16, w2
   1cb04:	and	w11, w11, w2
   1cb08:	and	w2, w6, w8
   1cb0c:	orr	w2, w11, w2
   1cb10:	add	w9, w1, w9
   1cb14:	add	w10, w10, w27
   1cb18:	eor	w3, w4, w13
   1cb1c:	add	w9, w9, w2
   1cb20:	ror	w2, w10, #27
   1cb24:	eor	w4, w5, w17
   1cb28:	ror	w5, w6, #2
   1cb2c:	eor	w1, w13, w1
   1cb30:	add	w9, w9, w2
   1cb34:	eor	w2, w15, w13
   1cb38:	add	w13, w13, w8
   1cb3c:	eor	w8, w5, w8
   1cb40:	eor	w8, w8, w10
   1cb44:	add	w9, w9, w27
   1cb48:	mov	w11, #0xc1d6                	// #49622
   1cb4c:	add	w8, w16, w8
   1cb50:	ror	w10, w10, #2
   1cb54:	ror	w6, w9, #27
   1cb58:	movk	w11, #0xca62, lsl #16
   1cb5c:	eor	w16, w17, w14
   1cb60:	add	w14, w14, w5
   1cb64:	eor	w5, w10, w5
   1cb68:	add	w8, w8, w6
   1cb6c:	eor	w5, w5, w9
   1cb70:	add	w8, w8, w11
   1cb74:	ror	w9, w9, #2
   1cb78:	add	w13, w13, w5
   1cb7c:	ror	w5, w8, #27
   1cb80:	eor	w12, w12, w15
   1cb84:	add	w15, w15, w10
   1cb88:	eor	w10, w9, w10
   1cb8c:	add	w13, w13, w5
   1cb90:	eor	w10, w10, w8
   1cb94:	ror	w8, w8, #2
   1cb98:	add	w13, w13, w11
   1cb9c:	add	w10, w14, w10
   1cba0:	add	w14, w18, w8
   1cba4:	ror	w18, w13, #27
   1cba8:	add	w17, w17, w9
   1cbac:	eor	w9, w8, w9
   1cbb0:	add	w10, w10, w18
   1cbb4:	eor	w9, w9, w13
   1cbb8:	add	w10, w10, w11
   1cbbc:	ror	w13, w13, #2
   1cbc0:	add	w9, w15, w9
   1cbc4:	ror	w15, w10, #27
   1cbc8:	eor	w8, w13, w8
   1cbcc:	add	w9, w9, w15
   1cbd0:	eor	w8, w8, w10
   1cbd4:	add	w9, w9, w11
   1cbd8:	ror	w12, w12, #31
   1cbdc:	ror	w10, w10, #2
   1cbe0:	add	w8, w17, w8
   1cbe4:	ror	w17, w9, #27
   1cbe8:	eor	w3, w3, w12
   1cbec:	eor	w0, w0, w12
   1cbf0:	add	w12, w12, w13
   1cbf4:	eor	w13, w10, w13
   1cbf8:	add	w8, w8, w17
   1cbfc:	eor	w13, w13, w9
   1cc00:	add	w8, w8, w11
   1cc04:	ror	w9, w9, #2
   1cc08:	add	w13, w14, w13
   1cc0c:	ldr	w14, [sp, #28]
   1cc10:	ror	w17, w8, #27
   1cc14:	add	w15, w23, w10
   1cc18:	eor	w10, w9, w10
   1cc1c:	add	w13, w13, w17
   1cc20:	eor	w10, w10, w8
   1cc24:	add	w13, w13, w11
   1cc28:	ror	w8, w8, #2
   1cc2c:	add	w10, w12, w10
   1cc30:	ror	w17, w13, #27
   1cc34:	add	w14, w14, w9
   1cc38:	eor	w9, w8, w9
   1cc3c:	add	w10, w10, w17
   1cc40:	eor	w9, w9, w13
   1cc44:	add	w10, w10, w11
   1cc48:	ror	w3, w3, #31
   1cc4c:	ror	w13, w13, #2
   1cc50:	add	w9, w15, w9
   1cc54:	ror	w17, w10, #27
   1cc58:	add	w12, w3, w8
   1cc5c:	eor	w8, w13, w8
   1cc60:	add	w9, w9, w17
   1cc64:	eor	w8, w8, w10
   1cc68:	add	w9, w9, w11
   1cc6c:	ror	w10, w10, #2
   1cc70:	add	w8, w14, w8
   1cc74:	ror	w17, w9, #27
   1cc78:	add	w15, w7, w13
   1cc7c:	eor	w13, w10, w13
   1cc80:	add	w8, w8, w17
   1cc84:	eor	w13, w13, w9
   1cc88:	add	w8, w8, w11
   1cc8c:	ror	w9, w9, #2
   1cc90:	add	w12, w12, w13
   1cc94:	ror	w17, w8, #27
   1cc98:	add	w14, w19, w10
   1cc9c:	eor	w10, w9, w10
   1cca0:	add	w12, w12, w17
   1cca4:	eor	w4, w4, w3
   1cca8:	eor	w10, w10, w8
   1ccac:	add	w12, w12, w11
   1ccb0:	ror	w4, w4, #31
   1ccb4:	ror	w8, w8, #2
   1ccb8:	add	w10, w15, w10
   1ccbc:	ldr	w15, [sp, #20]
   1ccc0:	ror	w17, w12, #27
   1ccc4:	add	w13, w4, w9
   1ccc8:	eor	w9, w8, w9
   1cccc:	add	w10, w10, w17
   1ccd0:	eor	w9, w9, w12
   1ccd4:	add	w10, w10, w11
   1ccd8:	ror	w12, w12, #2
   1ccdc:	add	w9, w14, w9
   1cce0:	ror	w17, w10, #27
   1cce4:	eor	w0, w0, w19
   1cce8:	add	w15, w15, w8
   1ccec:	eor	w8, w12, w8
   1ccf0:	add	w9, w9, w17
   1ccf4:	ror	w0, w0, #31
   1ccf8:	eor	w8, w8, w10
   1ccfc:	ror	w10, w10, #2
   1cd00:	add	w9, w9, w11
   1cd04:	add	w14, w0, w12
   1cd08:	add	w8, w13, w8
   1cd0c:	eor	w12, w10, w12
   1cd10:	ror	w17, w9, #27
   1cd14:	eor	w1, w1, w23
   1cd18:	eor	w12, w12, w9
   1cd1c:	add	w8, w8, w17
   1cd20:	eor	w1, w1, w4
   1cd24:	add	w12, w15, w12
   1cd28:	ldr	w15, [sp, #24]
   1cd2c:	add	w8, w8, w11
   1cd30:	ror	w1, w1, #31
   1cd34:	ror	w9, w9, #2
   1cd38:	ror	w17, w8, #27
   1cd3c:	add	w13, w1, w10
   1cd40:	eor	w10, w9, w10
   1cd44:	add	w12, w12, w17
   1cd48:	eor	w2, w2, w3
   1cd4c:	eor	w10, w10, w8
   1cd50:	ror	w8, w8, #2
   1cd54:	add	w12, w12, w11
   1cd58:	eor	w16, w16, w7
   1cd5c:	eor	w2, w2, w0
   1cd60:	add	w15, w15, w9
   1cd64:	add	w10, w14, w10
   1cd68:	eor	w9, w8, w9
   1cd6c:	ror	w17, w12, #27
   1cd70:	eor	w16, w16, w1
   1cd74:	ror	w2, w2, #31
   1cd78:	eor	w9, w9, w12
   1cd7c:	ror	w12, w12, #2
   1cd80:	add	w10, w10, w17
   1cd84:	ror	w16, w16, #31
   1cd88:	add	w14, w2, w8
   1cd8c:	eor	w8, w12, w8
   1cd90:	add	w10, w10, w11
   1cd94:	add	w9, w13, w9
   1cd98:	add	w13, w16, w12
   1cd9c:	ror	w16, w10, #27
   1cda0:	eor	w8, w8, w10
   1cda4:	add	w9, w9, w16
   1cda8:	add	w8, w15, w8
   1cdac:	ldr	w15, [sp, #164]
   1cdb0:	ror	w10, w10, #2
   1cdb4:	add	w9, w9, w11
   1cdb8:	eor	w12, w10, w12
   1cdbc:	ror	w16, w9, #27
   1cdc0:	eor	w12, w12, w9
   1cdc4:	ror	w9, w9, #2
   1cdc8:	add	w8, w8, w16
   1cdcc:	add	w15, w15, w10
   1cdd0:	eor	w10, w9, w10
   1cdd4:	add	w8, w8, w11
   1cdd8:	eor	w10, w10, w8
   1cddc:	add	w12, w14, w12
   1cde0:	ldr	w14, [sp, #168]
   1cde4:	add	w10, w13, w10
   1cde8:	ldr	w13, [sp, #172]
   1cdec:	ror	w16, w8, #27
   1cdf0:	ror	w8, w8, #2
   1cdf4:	add	w14, w9, w14
   1cdf8:	eor	w9, w8, w9
   1cdfc:	add	w8, w8, w13
   1ce00:	ldr	x13, [sp, #184]
   1ce04:	add	w12, w12, w16
   1ce08:	add	w12, w12, w11
   1ce0c:	eor	w9, w9, w12
   1ce10:	stp	w8, w14, [x13, #12]
   1ce14:	ror	w8, w12, #27
   1ce18:	add	w8, w10, w8
   1ce1c:	ldr	w10, [sp, #176]
   1ce20:	ror	w12, w12, #2
   1ce24:	add	w8, w8, w11
   1ce28:	add	w9, w15, w9
   1ce2c:	add	w10, w12, w10
   1ce30:	ldr	w12, [sp, #180]
   1ce34:	str	w10, [x13, #8]
   1ce38:	ror	w10, w8, #27
   1ce3c:	add	w9, w9, w10
   1ce40:	add	w8, w8, w12
   1ce44:	str	w8, [x13, #4]
   1ce48:	add	w8, w9, w11
   1ce4c:	str	w8, [x13]
   1ce50:	ldp	x20, x19, [sp, #272]
   1ce54:	ldp	x22, x21, [sp, #256]
   1ce58:	ldp	x24, x23, [sp, #240]
   1ce5c:	ldp	x26, x25, [sp, #224]
   1ce60:	ldp	x28, x27, [sp, #208]
   1ce64:	ldp	x29, x30, [sp, #192]
   1ce68:	add	sp, sp, #0x120
   1ce6c:	ret
   1ce70:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1ce74:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ce78:	ldr	q0, [x8, #3024]
   1ce7c:	ldr	d1, [x9, #16]
   1ce80:	str	wzr, [x0, #24]
   1ce84:	str	q0, [x0]
   1ce88:	str	d1, [x0, #16]
   1ce8c:	ret
   1ce90:	stp	x29, x30, [sp, #-64]!
   1ce94:	stp	x24, x23, [sp, #16]
   1ce98:	stp	x22, x21, [sp, #32]
   1ce9c:	stp	x20, x19, [sp, #48]
   1cea0:	ldp	w8, w9, [x0, #20]
   1cea4:	mov	w19, w2
   1cea8:	mov	x20, x1
   1ceac:	mov	x21, x0
   1ceb0:	adds	w10, w8, w2, lsl #3
   1ceb4:	mov	x29, sp
   1ceb8:	str	w10, [x0, #20]
   1cebc:	b.cc	1cec8 <scols_init_debug@@SMARTCOLS_2.25+0x9b44>  // b.lo, b.ul, b.last
   1cec0:	add	w9, w9, #0x1
   1cec4:	str	w9, [x21, #24]
   1cec8:	ubfx	x24, x8, #3, #6
   1cecc:	add	w8, w24, w19
   1ced0:	add	w9, w9, w19, lsr #29
   1ced4:	cmp	w8, #0x40
   1ced8:	str	w9, [x21, #24]
   1cedc:	b.cc	1cf44 <scols_init_debug@@SMARTCOLS_2.25+0x9bc0>  // b.lo, b.ul, b.last
   1cee0:	mov	w8, #0x40                  	// #64
   1cee4:	add	x23, x21, #0x1c
   1cee8:	sub	w22, w8, w24
   1ceec:	add	x0, x23, x24
   1cef0:	mov	x1, x20
   1cef4:	mov	x2, x22
   1cef8:	bl	6f90 <memcpy@plt>
   1cefc:	mov	x0, x21
   1cf00:	mov	x1, x23
   1cf04:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1cf08:	eor	w8, w24, #0x7f
   1cf0c:	cmp	w8, w19
   1cf10:	b.cs	1cf4c <scols_init_debug@@SMARTCOLS_2.25+0x9bc8>  // b.hs, b.nlast
   1cf14:	mov	w8, #0x7f                  	// #127
   1cf18:	sub	w22, w8, w24
   1cf1c:	sub	w8, w22, #0x3f
   1cf20:	add	x1, x20, x8
   1cf24:	mov	x0, x21
   1cf28:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1cf2c:	add	w22, w22, #0x40
   1cf30:	cmp	w22, w19
   1cf34:	b.cc	1cf1c <scols_init_debug@@SMARTCOLS_2.25+0x9b98>  // b.lo, b.ul, b.last
   1cf38:	mov	x24, xzr
   1cf3c:	sub	w22, w22, #0x3f
   1cf40:	b	1cf50 <scols_init_debug@@SMARTCOLS_2.25+0x9bcc>
   1cf44:	mov	w22, wzr
   1cf48:	b	1cf50 <scols_init_debug@@SMARTCOLS_2.25+0x9bcc>
   1cf4c:	mov	x24, xzr
   1cf50:	add	x8, x21, x24
   1cf54:	add	x1, x20, w22, uxtw
   1cf58:	sub	w2, w19, w22
   1cf5c:	ldp	x20, x19, [sp, #48]
   1cf60:	ldp	x22, x21, [sp, #32]
   1cf64:	ldp	x24, x23, [sp, #16]
   1cf68:	add	x0, x8, #0x1c
   1cf6c:	ldp	x29, x30, [sp], #64
   1cf70:	b	6f90 <memcpy@plt>
   1cf74:	sub	sp, sp, #0x50
   1cf78:	stp	x29, x30, [sp, #16]
   1cf7c:	stp	x22, x21, [sp, #48]
   1cf80:	stp	x20, x19, [sp, #64]
   1cf84:	ldr	w9, [x1, #24]
   1cf88:	add	x29, sp, #0x10
   1cf8c:	mov	w10, #0x80                  	// #128
   1cf90:	mov	x19, x1
   1cf94:	rev	w8, w9
   1cf98:	str	w8, [x29, #24]
   1cf9c:	ldr	w8, [x1, #20]
   1cfa0:	mov	x20, x0
   1cfa4:	sturb	w10, [x29, #-4]
   1cfa8:	str	x23, [sp, #32]
   1cfac:	rev	w10, w8
   1cfb0:	add	w22, w8, #0x8
   1cfb4:	cmn	w8, #0x8
   1cfb8:	str	w10, [x29, #28]
   1cfbc:	str	w22, [x1, #20]
   1cfc0:	b.cc	1cfcc <scols_init_debug@@SMARTCOLS_2.25+0x9c48>  // b.lo, b.ul, b.last
   1cfc4:	add	w9, w9, #0x1
   1cfc8:	str	w9, [x19, #24]
   1cfcc:	ubfx	x8, x8, #3, #6
   1cfd0:	cmp	w8, #0x3f
   1cfd4:	str	w9, [x19, #24]
   1cfd8:	b.ne	1d000 <scols_init_debug@@SMARTCOLS_2.25+0x9c7c>  // b.any
   1cfdc:	ldurb	w9, [x29, #-4]
   1cfe0:	add	x1, x19, #0x1c
   1cfe4:	mov	x0, x19
   1cfe8:	strb	w9, [x1, x8]
   1cfec:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1cff0:	ldr	w22, [x19, #20]
   1cff4:	mov	x8, xzr
   1cff8:	mov	w9, #0x1                   	// #1
   1cffc:	b	1d004 <scols_init_debug@@SMARTCOLS_2.25+0x9c80>
   1d000:	mov	w9, wzr
   1d004:	add	x8, x19, x8
   1d008:	sub	x23, x29, #0x4
   1d00c:	add	x0, x8, #0x1c
   1d010:	orr	x1, x23, x9
   1d014:	eor	w2, w9, #0x1
   1d018:	bl	6f90 <memcpy@plt>
   1d01c:	and	w8, w22, #0x1f8
   1d020:	cmp	w8, #0x1c0
   1d024:	b.ne	1d084 <scols_init_debug@@SMARTCOLS_2.25+0x9d00>  // b.any
   1d028:	ldr	w9, [x19, #24]
   1d02c:	add	w8, w22, #0x40
   1d030:	cmn	w22, #0x40
   1d034:	str	w8, [x19, #20]
   1d038:	b.cc	1d044 <scols_init_debug@@SMARTCOLS_2.25+0x9cc0>  // b.lo, b.ul, b.last
   1d03c:	add	w9, w9, #0x1
   1d040:	str	w9, [x19, #24]
   1d044:	ubfx	w8, w22, #3, #6
   1d048:	cmp	w8, #0x38
   1d04c:	str	w9, [x19, #24]
   1d050:	b.cc	1d10c <scols_init_debug@@SMARTCOLS_2.25+0x9d88>  // b.lo, b.ul, b.last
   1d054:	mov	w9, #0x40                  	// #64
   1d058:	add	x22, x19, #0x1c
   1d05c:	sub	w21, w9, w8
   1d060:	add	x0, x22, x8
   1d064:	add	x1, x29, #0x18
   1d068:	mov	x2, x21
   1d06c:	bl	6f90 <memcpy@plt>
   1d070:	mov	x0, x19
   1d074:	mov	x1, x22
   1d078:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1d07c:	mov	x8, xzr
   1d080:	b	1d110 <scols_init_debug@@SMARTCOLS_2.25+0x9d8c>
   1d084:	add	x21, x19, #0x1c
   1d088:	b	1d0d0 <scols_init_debug@@SMARTCOLS_2.25+0x9d4c>
   1d08c:	ldurb	w9, [x29, #-4]
   1d090:	add	x8, x19, x8
   1d094:	mov	x0, x19
   1d098:	mov	x1, x21
   1d09c:	strb	w9, [x8, #28]
   1d0a0:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1d0a4:	ldr	w22, [x19, #20]
   1d0a8:	mov	x8, xzr
   1d0ac:	mov	w10, #0x1                   	// #1
   1d0b0:	add	x8, x19, x8
   1d0b4:	orr	x1, x23, x10
   1d0b8:	add	x0, x8, #0x1c
   1d0bc:	eor	w2, w10, #0x1
   1d0c0:	bl	6f90 <memcpy@plt>
   1d0c4:	and	w8, w22, #0x1f8
   1d0c8:	cmp	w8, #0x1c0
   1d0cc:	b.eq	1d028 <scols_init_debug@@SMARTCOLS_2.25+0x9ca4>  // b.none
   1d0d0:	sturb	wzr, [x29, #-4]
   1d0d4:	ldr	w10, [x19, #24]
   1d0d8:	add	w9, w22, #0x8
   1d0dc:	cmn	w22, #0x8
   1d0e0:	str	w9, [x19, #20]
   1d0e4:	b.cc	1d0f0 <scols_init_debug@@SMARTCOLS_2.25+0x9d6c>  // b.lo, b.ul, b.last
   1d0e8:	add	w10, w10, #0x1
   1d0ec:	str	w10, [x19, #24]
   1d0f0:	ubfx	w8, w22, #3, #6
   1d0f4:	cmp	w8, #0x3f
   1d0f8:	str	w10, [x19, #24]
   1d0fc:	b.eq	1d08c <scols_init_debug@@SMARTCOLS_2.25+0x9d08>  // b.none
   1d100:	mov	w10, wzr
   1d104:	mov	w22, w9
   1d108:	b	1d0b0 <scols_init_debug@@SMARTCOLS_2.25+0x9d2c>
   1d10c:	mov	w21, wzr
   1d110:	add	x8, x19, x8
   1d114:	add	x9, x29, #0x18
   1d118:	mov	w10, #0x8                   	// #8
   1d11c:	add	x0, x8, #0x1c
   1d120:	add	x1, x9, x21
   1d124:	sub	w2, w10, w21
   1d128:	bl	6f90 <memcpy@plt>
   1d12c:	mov	w8, wzr
   1d130:	mov	x9, xzr
   1d134:	ubfx	x10, x9, #2, #30
   1d138:	ldr	w10, [x19, x10, lsl #2]
   1d13c:	mvn	w11, w8
   1d140:	and	w11, w11, #0x18
   1d144:	add	w8, w8, #0x8
   1d148:	lsr	w10, w10, w11
   1d14c:	strb	w10, [x20, x9]
   1d150:	add	x9, x9, #0x1
   1d154:	cmp	x9, #0x14
   1d158:	b.ne	1d134 <scols_init_debug@@SMARTCOLS_2.25+0x9db0>  // b.any
   1d15c:	movi	v0.2d, #0x0
   1d160:	stur	q0, [x19, #76]
   1d164:	stp	q0, q0, [x19, #48]
   1d168:	stp	q0, q0, [x19, #16]
   1d16c:	str	q0, [x19]
   1d170:	ldp	x20, x19, [sp, #64]
   1d174:	ldp	x22, x21, [sp, #48]
   1d178:	ldr	x23, [sp, #32]
   1d17c:	ldp	x29, x30, [sp, #16]
   1d180:	add	sp, sp, #0x50
   1d184:	ret
   1d188:	sub	sp, sp, #0xa0
   1d18c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1d190:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d194:	ldr	q0, [x8, #3024]
   1d198:	ldr	d1, [x9, #16]
   1d19c:	stp	x20, x19, [sp, #144]
   1d1a0:	mov	x19, x0
   1d1a4:	stp	x29, x30, [sp, #96]
   1d1a8:	str	x23, [sp, #112]
   1d1ac:	stp	x22, x21, [sp, #128]
   1d1b0:	add	x29, sp, #0x60
   1d1b4:	str	wzr, [sp, #24]
   1d1b8:	str	q0, [sp]
   1d1bc:	str	d1, [sp, #16]
   1d1c0:	cbz	w2, 1d258 <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   1d1c4:	mov	x22, sp
   1d1c8:	mov	w10, w2
   1d1cc:	mov	x20, x1
   1d1d0:	mov	w8, wzr
   1d1d4:	mov	w9, wzr
   1d1d8:	add	x21, x22, #0x1c
   1d1dc:	sub	x23, x10, #0x1
   1d1e0:	add	w10, w9, #0x8
   1d1e4:	cmn	w9, #0x8
   1d1e8:	str	w10, [sp, #20]
   1d1ec:	b.cc	1d1f8 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>  // b.lo, b.ul, b.last
   1d1f0:	add	w8, w8, #0x1
   1d1f4:	str	w8, [sp, #24]
   1d1f8:	ubfx	w9, w9, #3, #6
   1d1fc:	cmp	w9, #0x3f
   1d200:	str	w8, [sp, #24]
   1d204:	b.ne	1d22c <scols_init_debug@@SMARTCOLS_2.25+0x9ea8>  // b.any
   1d208:	ldrb	w8, [x20]
   1d20c:	add	x9, x22, x9
   1d210:	mov	x0, sp
   1d214:	mov	x1, x21
   1d218:	strb	w8, [x9, #28]
   1d21c:	bl	1bd3c <scols_init_debug@@SMARTCOLS_2.25+0x89b8>
   1d220:	mov	x9, xzr
   1d224:	mov	w8, #0x1                   	// #1
   1d228:	b	1d230 <scols_init_debug@@SMARTCOLS_2.25+0x9eac>
   1d22c:	mov	w8, wzr
   1d230:	add	x9, x22, x9
   1d234:	add	x1, x20, x8
   1d238:	add	x0, x9, #0x1c
   1d23c:	eor	w2, w8, #0x1
   1d240:	bl	6f90 <memcpy@plt>
   1d244:	cbz	x23, 1d258 <scols_init_debug@@SMARTCOLS_2.25+0x9ed4>
   1d248:	ldp	w9, w8, [sp, #20]
   1d24c:	add	x20, x20, #0x1
   1d250:	sub	x23, x23, #0x1
   1d254:	b	1d1e0 <scols_init_debug@@SMARTCOLS_2.25+0x9e5c>
   1d258:	mov	x1, sp
   1d25c:	mov	x0, x19
   1d260:	bl	1cf74 <scols_init_debug@@SMARTCOLS_2.25+0x9bf0>
   1d264:	strb	wzr, [x19, #20]
   1d268:	ldp	x20, x19, [sp, #144]
   1d26c:	ldp	x22, x21, [sp, #128]
   1d270:	ldr	x23, [sp, #112]
   1d274:	ldp	x29, x30, [sp, #96]
   1d278:	add	sp, sp, #0xa0
   1d27c:	ret
   1d280:	sub	sp, sp, #0x40
   1d284:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d288:	add	x1, x1, #0x18
   1d28c:	mov	w2, #0x3                   	// #3
   1d290:	stp	x29, x30, [sp, #16]
   1d294:	stp	x22, x21, [sp, #32]
   1d298:	stp	x20, x19, [sp, #48]
   1d29c:	add	x29, sp, #0x10
   1d2a0:	mov	x19, x0
   1d2a4:	bl	7890 <strncasecmp@plt>
   1d2a8:	add	x8, x19, #0x3
   1d2ac:	cmp	w0, #0x0
   1d2b0:	csel	x19, x8, x19, eq  // eq = none
   1d2b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1d2b8:	add	x1, x1, #0x365
   1d2bc:	mov	w2, #0x2                   	// #2
   1d2c0:	mov	x0, x19
   1d2c4:	bl	7890 <strncasecmp@plt>
   1d2c8:	cbz	w0, 1d2f8 <scols_init_debug@@SMARTCOLS_2.25+0x9f74>
   1d2cc:	adrp	x21, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d2d0:	mov	x20, xzr
   1d2d4:	add	x21, x21, #0xb58
   1d2d8:	ldr	x0, [x21, x20]
   1d2dc:	mov	x1, x19
   1d2e0:	bl	7600 <strcasecmp@plt>
   1d2e4:	cbz	w0, 1d340 <scols_init_debug@@SMARTCOLS_2.25+0x9fbc>
   1d2e8:	add	x20, x20, #0x10
   1d2ec:	cmp	x20, #0x220
   1d2f0:	b.ne	1d2d8 <scols_init_debug@@SMARTCOLS_2.25+0x9f54>  // b.any
   1d2f4:	b	1d368 <scols_init_debug@@SMARTCOLS_2.25+0x9fe4>
   1d2f8:	add	x20, x19, #0x2
   1d2fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d300:	add	x1, x1, #0x1c
   1d304:	mov	w2, #0x4                   	// #4
   1d308:	mov	x0, x20
   1d30c:	str	xzr, [sp, #8]
   1d310:	bl	7890 <strncasecmp@plt>
   1d314:	cbz	w0, 1d34c <scols_init_debug@@SMARTCOLS_2.25+0x9fc8>
   1d318:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d31c:	add	x1, x1, #0x21
   1d320:	mov	w2, #0x4                   	// #4
   1d324:	mov	x0, x20
   1d328:	bl	7890 <strncasecmp@plt>
   1d32c:	cmp	w0, #0x0
   1d330:	add	x8, x19, #0x6
   1d334:	cset	w22, eq  // eq = none
   1d338:	csel	x19, x8, x20, eq  // eq = none
   1d33c:	b	1d354 <scols_init_debug@@SMARTCOLS_2.25+0x9fd0>
   1d340:	add	x8, x21, x20
   1d344:	ldr	w0, [x8, #8]
   1d348:	b	1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>
   1d34c:	mov	w22, wzr
   1d350:	add	x19, x19, #0x6
   1d354:	bl	77e0 <__ctype_b_loc@plt>
   1d358:	ldr	x8, [x0]
   1d35c:	ldrsb	x9, [x19]
   1d360:	ldrh	w8, [x8, x9, lsl #1]
   1d364:	tbnz	w8, #11, 1d380 <scols_init_debug@@SMARTCOLS_2.25+0x9ffc>
   1d368:	mov	w0, #0xffffffff            	// #-1
   1d36c:	ldp	x20, x19, [sp, #48]
   1d370:	ldp	x22, x21, [sp, #32]
   1d374:	ldp	x29, x30, [sp, #16]
   1d378:	add	sp, sp, #0x40
   1d37c:	ret
   1d380:	bl	7c90 <__errno_location@plt>
   1d384:	mov	x21, x0
   1d388:	str	wzr, [x0]
   1d38c:	add	x1, sp, #0x8
   1d390:	mov	w2, #0xa                   	// #10
   1d394:	mov	x0, x19
   1d398:	bl	7800 <strtol@plt>
   1d39c:	ldr	x8, [sp, #8]
   1d3a0:	mov	x20, x0
   1d3a4:	mov	w0, #0xffffffff            	// #-1
   1d3a8:	cbz	x8, 1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>
   1d3ac:	cmp	x19, x8
   1d3b0:	b.eq	1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>  // b.none
   1d3b4:	mov	w0, #0xffffffff            	// #-1
   1d3b8:	tbnz	w20, #31, 1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>
   1d3bc:	ldr	w8, [x21]
   1d3c0:	cbnz	w8, 1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>
   1d3c4:	cbz	w22, 1d3d4 <scols_init_debug@@SMARTCOLS_2.25+0xa050>
   1d3c8:	bl	70d0 <__libc_current_sigrtmax@plt>
   1d3cc:	sub	w19, w0, w20
   1d3d0:	b	1d3dc <scols_init_debug@@SMARTCOLS_2.25+0xa058>
   1d3d4:	bl	74e0 <__libc_current_sigrtmin@plt>
   1d3d8:	add	w19, w0, w20
   1d3dc:	bl	74e0 <__libc_current_sigrtmin@plt>
   1d3e0:	cmp	w19, w0
   1d3e4:	b.lt	1d368 <scols_init_debug@@SMARTCOLS_2.25+0x9fe4>  // b.tstop
   1d3e8:	bl	70d0 <__libc_current_sigrtmax@plt>
   1d3ec:	cmp	w0, w19
   1d3f0:	csinv	w0, w19, wzr, ge  // ge = tcont
   1d3f4:	b	1d36c <scols_init_debug@@SMARTCOLS_2.25+0x9fe8>
   1d3f8:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d3fc:	mov	x8, xzr
   1d400:	add	x9, x9, #0xb58
   1d404:	add	x10, x9, x8
   1d408:	ldr	w10, [x10, #8]
   1d40c:	cmp	w10, w0
   1d410:	b.eq	1d428 <scols_init_debug@@SMARTCOLS_2.25+0xa0a4>  // b.none
   1d414:	add	x8, x8, #0x10
   1d418:	cmp	x8, #0x220
   1d41c:	b.ne	1d404 <scols_init_debug@@SMARTCOLS_2.25+0xa080>  // b.any
   1d420:	mov	x0, xzr
   1d424:	ret
   1d428:	ldr	x0, [x9, x8]
   1d42c:	ret
   1d430:	cmp	x0, #0x21
   1d434:	b.ls	1d440 <scols_init_debug@@SMARTCOLS_2.25+0xa0bc>  // b.plast
   1d438:	mov	w0, #0xffffffff            	// #-1
   1d43c:	ret
   1d440:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d444:	mov	x8, x0
   1d448:	add	x9, x9, #0xb58
   1d44c:	cbz	x1, 1d45c <scols_init_debug@@SMARTCOLS_2.25+0xa0d8>
   1d450:	lsl	x10, x8, #4
   1d454:	ldr	x10, [x9, x10]
   1d458:	str	x10, [x1]
   1d45c:	mov	w0, wzr
   1d460:	cbz	x2, 1d470 <scols_init_debug@@SMARTCOLS_2.25+0xa0ec>
   1d464:	add	x8, x9, x8, lsl #4
   1d468:	ldr	w8, [x8, #8]
   1d46c:	str	w8, [x2]
   1d470:	ret
   1d474:	stp	x29, x30, [sp, #-48]!
   1d478:	str	x21, [sp, #16]
   1d47c:	adrp	x21, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d480:	ldr	w0, [x21, #1948]
   1d484:	stp	x20, x19, [sp, #32]
   1d488:	mov	x29, sp
   1d48c:	cmn	w0, #0x1
   1d490:	b.ne	1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0xa164>  // b.any
   1d494:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d498:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1d49c:	add	x0, x0, #0xbb
   1d4a0:	add	x1, x1, #0x4af
   1d4a4:	bl	73c0 <fopen@plt>
   1d4a8:	cbz	x0, 1d4e0 <scols_init_debug@@SMARTCOLS_2.25+0xa15c>
   1d4ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d4b0:	adrp	x2, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d4b4:	add	x1, x1, #0x5ab
   1d4b8:	add	x2, x2, #0x79c
   1d4bc:	mov	x19, x0
   1d4c0:	bl	7490 <__isoc99_fscanf@plt>
   1d4c4:	mov	w20, w0
   1d4c8:	mov	x0, x19
   1d4cc:	bl	7370 <fclose@plt>
   1d4d0:	cmp	w20, #0x1
   1d4d4:	b.ne	1d4e0 <scols_init_debug@@SMARTCOLS_2.25+0xa15c>  // b.any
   1d4d8:	ldr	w0, [x21, #1948]
   1d4dc:	b	1d4e8 <scols_init_debug@@SMARTCOLS_2.25+0xa164>
   1d4e0:	mov	w0, #0x25                  	// #37
   1d4e4:	str	w0, [x21, #1948]
   1d4e8:	ldp	x20, x19, [sp, #32]
   1d4ec:	ldr	x21, [sp, #16]
   1d4f0:	ldp	x29, x30, [sp], #48
   1d4f4:	ret
   1d4f8:	sub	sp, sp, #0x1c0
   1d4fc:	stp	x20, x19, [sp, #432]
   1d500:	adrp	x19, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d504:	ldr	w0, [x19, #1952]
   1d508:	stp	x29, x30, [sp, #400]
   1d50c:	add	x29, sp, #0x190
   1d510:	str	x28, [sp, #416]
   1d514:	cmn	w0, #0x1
   1d518:	str	xzr, [x29, #24]
   1d51c:	str	wzr, [sp, #4]
   1d520:	b.ne	1d57c <scols_init_debug@@SMARTCOLS_2.25+0xa1f8>  // b.any
   1d524:	add	x0, sp, #0x8
   1d528:	add	x20, sp, #0x8
   1d52c:	bl	7ca0 <uname@plt>
   1d530:	cbnz	w0, 1d55c <scols_init_debug@@SMARTCOLS_2.25+0xa1d8>
   1d534:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d538:	add	x0, x20, #0x82
   1d53c:	add	x1, x1, #0xd9
   1d540:	add	x2, x29, #0x1c
   1d544:	add	x3, x29, #0x18
   1d548:	add	x4, sp, #0x4
   1d54c:	bl	7b60 <__isoc99_sscanf@plt>
   1d550:	sub	w8, w0, #0x1
   1d554:	cmp	w8, #0x2
   1d558:	b.ls	1d564 <scols_init_debug@@SMARTCOLS_2.25+0xa1e0>  // b.plast
   1d55c:	mov	w0, wzr
   1d560:	b	1d578 <scols_init_debug@@SMARTCOLS_2.25+0xa1f4>
   1d564:	ldp	w8, w9, [x29, #24]
   1d568:	ldr	w10, [sp, #4]
   1d56c:	lsl	w8, w8, #8
   1d570:	add	w8, w8, w9, lsl #16
   1d574:	add	w0, w8, w10
   1d578:	str	w0, [x19, #1952]
   1d57c:	ldp	x20, x19, [sp, #432]
   1d580:	ldr	x28, [sp, #416]
   1d584:	ldp	x29, x30, [sp, #400]
   1d588:	add	sp, sp, #0x1c0
   1d58c:	ret
   1d590:	stp	x29, x30, [sp, #-48]!
   1d594:	stp	x22, x21, [sp, #16]
   1d598:	stp	x20, x19, [sp, #32]
   1d59c:	mov	x29, sp
   1d5a0:	cbz	x0, 1d658 <scols_init_debug@@SMARTCOLS_2.25+0xa2d4>
   1d5a4:	mov	x19, x0
   1d5a8:	ldr	w0, [x0, #136]
   1d5ac:	mov	x20, x1
   1d5b0:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d5b4:	tbnz	w0, #31, 1d5c4 <scols_init_debug@@SMARTCOLS_2.25+0xa240>
   1d5b8:	bl	7690 <close@plt>
   1d5bc:	ldrb	w8, [x22, #2792]
   1d5c0:	tbnz	w8, #2, 1d710 <scols_init_debug@@SMARTCOLS_2.25+0xa38c>
   1d5c4:	ldrb	w8, [x19, #156]
   1d5c8:	movi	d0, #0xffffffff
   1d5cc:	mov	w9, #0xfa                  	// #250
   1d5d0:	str	d0, [x19, #136]
   1d5d4:	movi	v0.2d, #0x0
   1d5d8:	and	w8, w8, w9
   1d5dc:	mov	x9, x19
   1d5e0:	str	xzr, [x19, #144]
   1d5e4:	strb	wzr, [x19]
   1d5e8:	strb	w8, [x19, #156]
   1d5ec:	str	q0, [x9, #168]!
   1d5f0:	stur	q0, [x19, #184]
   1d5f4:	stur	q0, [x19, #200]
   1d5f8:	stur	q0, [x19, #216]
   1d5fc:	stur	q0, [x19, #232]
   1d600:	stur	q0, [x19, #248]
   1d604:	stp	q0, q0, [x9, #96]
   1d608:	stp	q0, q0, [x9, #128]
   1d60c:	stp	q0, q0, [x9, #160]
   1d610:	stp	q0, q0, [x9, #192]
   1d614:	str	xzr, [x9, #224]
   1d618:	cbz	x20, 1d644 <scols_init_debug@@SMARTCOLS_2.25+0xa2c0>
   1d61c:	ldrb	w8, [x20]
   1d620:	cmp	w8, #0x2f
   1d624:	b.ne	1d66c <scols_init_debug@@SMARTCOLS_2.25+0xa2e8>  // b.any
   1d628:	mov	w2, #0x7f                  	// #127
   1d62c:	mov	x0, x19
   1d630:	mov	x1, x20
   1d634:	bl	7bd0 <strncpy@plt>
   1d638:	strb	wzr, [x19, #127]
   1d63c:	ldrb	w8, [x22, #2792]
   1d640:	tbnz	w8, #2, 1d6c4 <scols_init_debug@@SMARTCOLS_2.25+0xa340>
   1d644:	ldr	x0, [x19, #160]
   1d648:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   1d64c:	mov	w0, wzr
   1d650:	str	xzr, [x19, #160]
   1d654:	b	1d65c <scols_init_debug@@SMARTCOLS_2.25+0xa2d8>
   1d658:	mov	w0, #0xffffffea            	// #-22
   1d65c:	ldp	x20, x19, [sp, #32]
   1d660:	ldp	x22, x21, [sp, #16]
   1d664:	ldp	x29, x30, [sp], #48
   1d668:	ret
   1d66c:	ldrb	w8, [x19, #152]
   1d670:	tbnz	w8, #7, 1d680 <scols_init_debug@@SMARTCOLS_2.25+0xa2fc>
   1d674:	adrp	x3, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1d678:	add	x3, x3, #0xf5f
   1d67c:	b	1d6a4 <scols_init_debug@@SMARTCOLS_2.25+0xa320>
   1d680:	mov	x0, x20
   1d684:	bl	7030 <strlen@plt>
   1d688:	cmp	x0, #0x5
   1d68c:	b.cs	1d698 <scols_init_debug@@SMARTCOLS_2.25+0xa314>  // b.hs, b.nlast
   1d690:	mov	w0, #0xffffffff            	// #-1
   1d694:	b	1d65c <scols_init_debug@@SMARTCOLS_2.25+0xa2d8>
   1d698:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d69c:	add	x20, x20, #0x4
   1d6a0:	add	x3, x3, #0x120
   1d6a4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d6a8:	add	x2, x2, #0x12b
   1d6ac:	mov	w1, #0x80                  	// #128
   1d6b0:	mov	x0, x19
   1d6b4:	mov	x4, x20
   1d6b8:	bl	7300 <snprintf@plt>
   1d6bc:	ldrb	w8, [x22, #2792]
   1d6c0:	tbz	w8, #2, 1d644 <scols_init_debug@@SMARTCOLS_2.25+0xa2c0>
   1d6c4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d6c8:	ldr	x8, [x8, #4016]
   1d6cc:	ldr	x21, [x8]
   1d6d0:	bl	7390 <getpid@plt>
   1d6d4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1d6d8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d6dc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d6e0:	mov	w2, w0
   1d6e4:	add	x1, x1, #0xbcb
   1d6e8:	add	x3, x3, #0x100
   1d6ec:	add	x4, x4, #0x108
   1d6f0:	mov	x0, x21
   1d6f4:	bl	7db0 <fprintf@plt>
   1d6f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d6fc:	add	x1, x1, #0x130
   1d700:	mov	x0, x19
   1d704:	mov	x2, x20
   1d708:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1d70c:	b	1d644 <scols_init_debug@@SMARTCOLS_2.25+0xa2c0>
   1d710:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d714:	ldr	x8, [x8, #4016]
   1d718:	ldr	x21, [x8]
   1d71c:	bl	7390 <getpid@plt>
   1d720:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1d724:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d728:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d72c:	mov	w2, w0
   1d730:	add	x1, x1, #0xbcb
   1d734:	add	x3, x3, #0x100
   1d738:	add	x4, x4, #0x108
   1d73c:	mov	x0, x21
   1d740:	bl	7db0 <fprintf@plt>
   1d744:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d748:	add	x1, x1, #0x10c
   1d74c:	mov	x0, x19
   1d750:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1d754:	b	1d5c4 <scols_init_debug@@SMARTCOLS_2.25+0xa240>
   1d758:	sub	sp, sp, #0x120
   1d75c:	stp	x29, x30, [sp, #240]
   1d760:	add	x29, sp, #0xf0
   1d764:	str	x28, [sp, #256]
   1d768:	stp	x20, x19, [sp, #272]
   1d76c:	stp	x2, x3, [x29, #-112]
   1d770:	stp	x4, x5, [x29, #-96]
   1d774:	stp	x6, x7, [x29, #-80]
   1d778:	stp	q1, q2, [sp, #16]
   1d77c:	stp	q3, q4, [sp, #48]
   1d780:	str	q0, [sp]
   1d784:	stp	q5, q6, [sp, #80]
   1d788:	str	q7, [sp, #112]
   1d78c:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1d790:	ldr	x20, [x20, #4016]
   1d794:	mov	x19, x1
   1d798:	cbz	x0, 1d7c0 <scols_init_debug@@SMARTCOLS_2.25+0xa43c>
   1d79c:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d7a0:	ldrb	w9, [x9, #2795]
   1d7a4:	tbnz	w9, #0, 1d7c0 <scols_init_debug@@SMARTCOLS_2.25+0xa43c>
   1d7a8:	mov	x8, x0
   1d7ac:	ldr	x0, [x20]
   1d7b0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1d7b4:	add	x1, x1, #0xbf0
   1d7b8:	mov	x2, x8
   1d7bc:	bl	7db0 <fprintf@plt>
   1d7c0:	mov	x8, #0xffffffffffffffd0    	// #-48
   1d7c4:	mov	x10, sp
   1d7c8:	sub	x11, x29, #0x70
   1d7cc:	movk	x8, #0xff80, lsl #32
   1d7d0:	add	x9, x29, #0x30
   1d7d4:	add	x10, x10, #0x80
   1d7d8:	add	x11, x11, #0x30
   1d7dc:	stp	x10, x8, [x29, #-16]
   1d7e0:	stp	x9, x11, [x29, #-32]
   1d7e4:	ldp	q0, q1, [x29, #-32]
   1d7e8:	ldr	x0, [x20]
   1d7ec:	sub	x2, x29, #0x40
   1d7f0:	mov	x1, x19
   1d7f4:	stp	q0, q1, [x29, #-64]
   1d7f8:	bl	7c60 <vfprintf@plt>
   1d7fc:	ldr	x1, [x20]
   1d800:	mov	w0, #0xa                   	// #10
   1d804:	bl	7250 <fputc@plt>
   1d808:	ldp	x20, x19, [sp, #272]
   1d80c:	ldr	x28, [sp, #256]
   1d810:	ldp	x29, x30, [sp, #240]
   1d814:	add	sp, sp, #0x120
   1d818:	ret
   1d81c:	cbz	x0, 1d82c <scols_init_debug@@SMARTCOLS_2.25+0xa4a8>
   1d820:	ldrb	w8, [x0]
   1d824:	cmp	w8, #0x0
   1d828:	cset	w0, ne  // ne = any
   1d82c:	ret
   1d830:	stp	x29, x30, [sp, #-64]!
   1d834:	str	x28, [sp, #16]
   1d838:	stp	x22, x21, [sp, #32]
   1d83c:	stp	x20, x19, [sp, #48]
   1d840:	mov	x29, sp
   1d844:	sub	sp, sp, #0x250
   1d848:	mov	x8, sp
   1d84c:	movi	v0.2d, #0x0
   1d850:	add	x8, x8, #0x12c
   1d854:	str	xzr, [sp, #448]
   1d858:	stp	q0, q0, [sp, #320]
   1d85c:	stp	q0, q0, [sp, #352]
   1d860:	stp	q0, q0, [sp, #384]
   1d864:	stp	q0, q0, [sp, #416]
   1d868:	stp	q0, q0, [sp]
   1d86c:	stp	q0, q0, [sp, #32]
   1d870:	stp	q0, q0, [sp, #64]
   1d874:	stp	q0, q0, [sp, #96]
   1d878:	stp	q0, q0, [sp, #128]
   1d87c:	stp	q0, q0, [sp, #160]
   1d880:	stp	q0, q0, [sp, #192]
   1d884:	stp	q0, q0, [sp, #224]
   1d888:	stp	q0, q0, [sp, #256]
   1d88c:	str	q0, [x8]
   1d890:	str	q0, [sp, #288]
   1d894:	cbz	x0, 1d8f4 <scols_init_debug@@SMARTCOLS_2.25+0xa570>
   1d898:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1d89c:	ldr	w8, [x22, #2792]
   1d8a0:	mov	w20, w1
   1d8a4:	mov	x19, x0
   1d8a8:	cbnz	w8, 1d940 <scols_init_debug@@SMARTCOLS_2.25+0xa5bc>
   1d8ac:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d8b0:	add	x0, x0, #0x712
   1d8b4:	bl	7cb0 <getenv@plt>
   1d8b8:	cbz	x0, 1d8fc <scols_init_debug@@SMARTCOLS_2.25+0xa578>
   1d8bc:	sub	x1, x29, #0x80
   1d8c0:	mov	w2, wzr
   1d8c4:	bl	7020 <strtoul@plt>
   1d8c8:	ldur	x8, [x29, #-128]
   1d8cc:	mov	x21, x0
   1d8d0:	cbz	x8, 1d8e8 <scols_init_debug@@SMARTCOLS_2.25+0xa564>
   1d8d4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1d8d8:	add	x1, x1, #0xfc8
   1d8dc:	mov	x0, x8
   1d8e0:	bl	77b0 <strcmp@plt>
   1d8e4:	cbz	w0, 1d904 <scols_init_debug@@SMARTCOLS_2.25+0xa580>
   1d8e8:	str	w21, [x22, #2792]
   1d8ec:	cbnz	w21, 1d90c <scols_init_debug@@SMARTCOLS_2.25+0xa588>
   1d8f0:	b	1d934 <scols_init_debug@@SMARTCOLS_2.25+0xa5b0>
   1d8f4:	mov	w0, #0xffffffea            	// #-22
   1d8f8:	b	1da4c <scols_init_debug@@SMARTCOLS_2.25+0xa6c8>
   1d8fc:	str	wzr, [x22, #2792]
   1d900:	b	1d934 <scols_init_debug@@SMARTCOLS_2.25+0xa5b0>
   1d904:	mov	w8, #0xffff                	// #65535
   1d908:	str	w8, [x22, #2792]
   1d90c:	bl	7200 <getuid@plt>
   1d910:	mov	w21, w0
   1d914:	bl	7160 <geteuid@plt>
   1d918:	cmp	w21, w0
   1d91c:	b.ne	1daac <scols_init_debug@@SMARTCOLS_2.25+0xa728>  // b.any
   1d920:	bl	7870 <getgid@plt>
   1d924:	mov	w21, w0
   1d928:	bl	7120 <getegid@plt>
   1d92c:	cmp	w21, w0
   1d930:	b.ne	1daac <scols_init_debug@@SMARTCOLS_2.25+0xa728>  // b.any
   1d934:	ldr	w8, [x22, #2792]
   1d938:	orr	w8, w8, #0x2
   1d93c:	str	w8, [x22, #2792]
   1d940:	tbnz	w8, #2, 1da64 <scols_init_debug@@SMARTCOLS_2.25+0xa6e0>
   1d944:	ldp	q0, q2, [sp, #320]
   1d948:	mov	w8, #0xffffffff            	// #-1
   1d94c:	add	x0, x19, #0x8c
   1d950:	mov	x1, sp
   1d954:	stp	q0, q2, [x19]
   1d958:	ldp	q0, q1, [sp, #368]
   1d95c:	ldr	q3, [sp, #352]
   1d960:	mov	w2, #0x13c                 	// #316
   1d964:	stp	q0, q1, [x19, #48]
   1d968:	str	q3, [x19, #32]
   1d96c:	ldp	q2, q0, [sp, #416]
   1d970:	ldr	x9, [sp, #448]
   1d974:	ldr	q1, [sp, #400]
   1d978:	str	w8, [x19, #136]
   1d97c:	stp	q2, q0, [x19, #96]
   1d980:	str	x9, [x19, #128]
   1d984:	str	q1, [x19, #80]
   1d988:	bl	6f90 <memcpy@plt>
   1d98c:	mov	x0, x19
   1d990:	mov	x1, xzr
   1d994:	str	w20, [x19, #152]
   1d998:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   1d99c:	cbnz	w0, 1da4c <scols_init_debug@@SMARTCOLS_2.25+0xa6c8>
   1d9a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1d9a4:	add	x1, x1, #0x729
   1d9a8:	sub	x2, x29, #0x80
   1d9ac:	bl	7cd0 <__xstat@plt>
   1d9b0:	cbnz	w0, 1d9c4 <scols_init_debug@@SMARTCOLS_2.25+0xa640>
   1d9b4:	ldur	w8, [x29, #-112]
   1d9b8:	and	w8, w8, #0xf000
   1d9bc:	cmp	w8, #0x4, lsl #12
   1d9c0:	b.eq	1d9dc <scols_init_debug@@SMARTCOLS_2.25+0xa658>  // b.none
   1d9c4:	ldr	w8, [x19, #152]
   1d9c8:	and	w8, w8, #0xffffff9f
   1d9cc:	orr	w8, w8, #0x20
   1d9d0:	str	w8, [x19, #152]
   1d9d4:	ldrb	w8, [x22, #2792]
   1d9d8:	tbnz	w8, #2, 1dae8 <scols_init_debug@@SMARTCOLS_2.25+0xa764>
   1d9dc:	ldrb	w8, [x19, #152]
   1d9e0:	tbnz	w8, #5, 1da0c <scols_init_debug@@SMARTCOLS_2.25+0xa688>
   1d9e4:	bl	1d4f8 <scols_init_debug@@SMARTCOLS_2.25+0xa174>
   1d9e8:	mov	w8, #0x625                 	// #1573
   1d9ec:	movk	w8, #0x2, lsl #16
   1d9f0:	cmp	w0, w8
   1d9f4:	b.lt	1da0c <scols_init_debug@@SMARTCOLS_2.25+0xa688>  // b.tstop
   1d9f8:	ldr	w8, [x19, #152]
   1d9fc:	orr	w8, w8, #0x40
   1da00:	str	w8, [x19, #152]
   1da04:	ldrb	w8, [x22, #2792]
   1da08:	tbnz	w8, #2, 1db38 <scols_init_debug@@SMARTCOLS_2.25+0xa7b4>
   1da0c:	ldrb	w8, [x19, #153]
   1da10:	tbnz	w8, #0, 1da48 <scols_init_debug@@SMARTCOLS_2.25+0xa6c4>
   1da14:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1da18:	add	x1, x1, #0x181
   1da1c:	sub	x2, x29, #0x80
   1da20:	mov	w0, wzr
   1da24:	bl	7cd0 <__xstat@plt>
   1da28:	mov	w8, w0
   1da2c:	mov	w0, wzr
   1da30:	cbnz	w8, 1da4c <scols_init_debug@@SMARTCOLS_2.25+0xa6c8>
   1da34:	ldr	w8, [x19, #152]
   1da38:	orr	w8, w8, #0x100
   1da3c:	str	w8, [x19, #152]
   1da40:	ldrb	w8, [x22, #2792]
   1da44:	tbnz	w8, #2, 1db80 <scols_init_debug@@SMARTCOLS_2.25+0xa7fc>
   1da48:	mov	w0, wzr
   1da4c:	add	sp, sp, #0x250
   1da50:	ldp	x20, x19, [sp, #48]
   1da54:	ldp	x22, x21, [sp, #32]
   1da58:	ldr	x28, [sp, #16]
   1da5c:	ldp	x29, x30, [sp], #64
   1da60:	ret
   1da64:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1da68:	ldr	x8, [x8, #4016]
   1da6c:	ldr	x21, [x8]
   1da70:	bl	7390 <getpid@plt>
   1da74:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1da78:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1da7c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1da80:	mov	w2, w0
   1da84:	add	x1, x1, #0xbcb
   1da88:	add	x3, x3, #0x100
   1da8c:	add	x4, x4, #0x108
   1da90:	mov	x0, x21
   1da94:	bl	7db0 <fprintf@plt>
   1da98:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1da9c:	add	x1, x1, #0x141
   1daa0:	mov	x0, x19
   1daa4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1daa8:	b	1d944 <scols_init_debug@@SMARTCOLS_2.25+0xa5c0>
   1daac:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1dab0:	ldr	w8, [x22, #2792]
   1dab4:	ldr	x9, [x9, #4016]
   1dab8:	orr	w8, w8, #0x1000000
   1dabc:	ldr	x21, [x9]
   1dac0:	str	w8, [x22, #2792]
   1dac4:	bl	7390 <getpid@plt>
   1dac8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1dacc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dad0:	mov	w2, w0
   1dad4:	add	x1, x1, #0xf60
   1dad8:	add	x3, x3, #0x100
   1dadc:	mov	x0, x21
   1dae0:	bl	7db0 <fprintf@plt>
   1dae4:	b	1d934 <scols_init_debug@@SMARTCOLS_2.25+0xa5b0>
   1dae8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1daec:	ldr	x8, [x8, #4016]
   1daf0:	ldr	x20, [x8]
   1daf4:	bl	7390 <getpid@plt>
   1daf8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1dafc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db00:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db04:	mov	w2, w0
   1db08:	add	x1, x1, #0xbcb
   1db0c:	add	x3, x3, #0x100
   1db10:	add	x4, x4, #0x108
   1db14:	mov	x0, x20
   1db18:	bl	7db0 <fprintf@plt>
   1db1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db20:	add	x1, x1, #0x154
   1db24:	mov	x0, x19
   1db28:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1db2c:	ldrb	w8, [x19, #152]
   1db30:	tbz	w8, #5, 1d9e4 <scols_init_debug@@SMARTCOLS_2.25+0xa660>
   1db34:	b	1da0c <scols_init_debug@@SMARTCOLS_2.25+0xa688>
   1db38:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1db3c:	ldr	x8, [x8, #4016]
   1db40:	ldr	x20, [x8]
   1db44:	bl	7390 <getpid@plt>
   1db48:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1db4c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db50:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db54:	mov	w2, w0
   1db58:	add	x1, x1, #0xbcb
   1db5c:	add	x3, x3, #0x100
   1db60:	add	x4, x4, #0x108
   1db64:	mov	x0, x20
   1db68:	bl	7db0 <fprintf@plt>
   1db6c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db70:	add	x1, x1, #0x16d
   1db74:	mov	x0, x19
   1db78:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1db7c:	b	1da0c <scols_init_debug@@SMARTCOLS_2.25+0xa688>
   1db80:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1db84:	ldr	x8, [x8, #4016]
   1db88:	ldr	x20, [x8]
   1db8c:	bl	7390 <getpid@plt>
   1db90:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1db94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db98:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1db9c:	mov	w2, w0
   1dba0:	add	x1, x1, #0xbcb
   1dba4:	add	x3, x3, #0x100
   1dba8:	add	x4, x4, #0x108
   1dbac:	mov	x0, x20
   1dbb0:	bl	7db0 <fprintf@plt>
   1dbb4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dbb8:	add	x1, x1, #0x193
   1dbbc:	mov	x0, x19
   1dbc0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1dbc4:	b	1da48 <scols_init_debug@@SMARTCOLS_2.25+0xa6c4>
   1dbc8:	stp	x29, x30, [sp, #-48]!
   1dbcc:	stp	x22, x21, [sp, #16]
   1dbd0:	stp	x20, x19, [sp, #32]
   1dbd4:	mov	x29, sp
   1dbd8:	mov	x19, x0
   1dbdc:	bl	7c90 <__errno_location@plt>
   1dbe0:	cbz	x19, 1dc1c <scols_init_debug@@SMARTCOLS_2.25+0xa898>
   1dbe4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1dbe8:	ldrb	w8, [x8, #2792]
   1dbec:	ldr	w22, [x0]
   1dbf0:	mov	x20, x0
   1dbf4:	tbnz	w8, #2, 1dc2c <scols_init_debug@@SMARTCOLS_2.25+0xa8a8>
   1dbf8:	ldr	x0, [x19, #128]
   1dbfc:	bl	7840 <free@plt>
   1dc00:	mov	x0, x19
   1dc04:	mov	x1, xzr
   1dc08:	str	xzr, [x19, #128]
   1dc0c:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   1dc10:	mov	x0, x19
   1dc14:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1dc18:	str	w22, [x20]
   1dc1c:	ldp	x20, x19, [sp, #32]
   1dc20:	ldp	x22, x21, [sp, #16]
   1dc24:	ldp	x29, x30, [sp], #48
   1dc28:	ret
   1dc2c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1dc30:	ldr	x8, [x8, #4016]
   1dc34:	ldr	x21, [x8]
   1dc38:	bl	7390 <getpid@plt>
   1dc3c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1dc40:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dc44:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dc48:	mov	w2, w0
   1dc4c:	add	x1, x1, #0xbcb
   1dc50:	add	x3, x3, #0x100
   1dc54:	add	x4, x4, #0x108
   1dc58:	mov	x0, x21
   1dc5c:	bl	7db0 <fprintf@plt>
   1dc60:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dc64:	add	x1, x1, #0x1b0
   1dc68:	mov	x0, x19
   1dc6c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1dc70:	b	1dbf8 <scols_init_debug@@SMARTCOLS_2.25+0xa874>
   1dc74:	cbz	x0, 1dce0 <scols_init_debug@@SMARTCOLS_2.25+0xa95c>
   1dc78:	stp	x29, x30, [sp, #-48]!
   1dc7c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1dc80:	ldrb	w8, [x8, #2792]
   1dc84:	stp	x20, x19, [sp, #32]
   1dc88:	mov	x20, x0
   1dc8c:	add	x19, x0, #0x190
   1dc90:	str	x21, [sp, #16]
   1dc94:	mov	x29, sp
   1dc98:	tbnz	w8, #3, 1dce8 <scols_init_debug@@SMARTCOLS_2.25+0xa964>
   1dc9c:	ldr	x0, [x20, #424]
   1dca0:	bl	7840 <free@plt>
   1dca4:	ldr	x0, [x20, #400]
   1dca8:	cbz	x0, 1dcb0 <scols_init_debug@@SMARTCOLS_2.25+0xa92c>
   1dcac:	bl	7370 <fclose@plt>
   1dcb0:	ldr	x0, [x20, #408]
   1dcb4:	cbz	x0, 1dcbc <scols_init_debug@@SMARTCOLS_2.25+0xa938>
   1dcb8:	bl	7660 <closedir@plt>
   1dcbc:	movi	v0.2d, #0x0
   1dcc0:	str	xzr, [x19, #48]
   1dcc4:	stp	q0, q0, [x19, #16]
   1dcc8:	str	q0, [x19]
   1dccc:	ldp	x20, x19, [sp, #32]
   1dcd0:	ldr	x21, [sp, #16]
   1dcd4:	mov	w0, wzr
   1dcd8:	ldp	x29, x30, [sp], #48
   1dcdc:	ret
   1dce0:	mov	w0, #0xffffffea            	// #-22
   1dce4:	ret
   1dce8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1dcec:	ldr	x8, [x8, #4016]
   1dcf0:	ldr	x21, [x8]
   1dcf4:	bl	7390 <getpid@plt>
   1dcf8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1dcfc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dd00:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dd04:	mov	w2, w0
   1dd08:	add	x1, x1, #0xbcb
   1dd0c:	add	x3, x3, #0x100
   1dd10:	add	x4, x4, #0x1d2
   1dd14:	mov	x0, x21
   1dd18:	bl	7db0 <fprintf@plt>
   1dd1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dd20:	add	x1, x1, #0x1b0
   1dd24:	mov	x0, x19
   1dd28:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1dd2c:	b	1dc9c <scols_init_debug@@SMARTCOLS_2.25+0xa918>
   1dd30:	cbz	x0, 1dd40 <scols_init_debug@@SMARTCOLS_2.25+0xa9bc>
   1dd34:	ldrb	w8, [x0]
   1dd38:	cbz	w8, 1dd40 <scols_init_debug@@SMARTCOLS_2.25+0xa9bc>
   1dd3c:	b	7650 <strdup@plt>
   1dd40:	mov	x0, xzr
   1dd44:	ret
   1dd48:	cbz	x0, 1dd58 <scols_init_debug@@SMARTCOLS_2.25+0xa9d4>
   1dd4c:	ldrb	w8, [x0]
   1dd50:	cmp	w8, #0x0
   1dd54:	csel	x0, xzr, x0, eq  // eq = none
   1dd58:	ret
   1dd5c:	stp	x29, x30, [sp, #-32]!
   1dd60:	stp	x20, x19, [sp, #16]
   1dd64:	mov	x29, sp
   1dd68:	cbz	x0, 1de14 <scols_init_debug@@SMARTCOLS_2.25+0xaa90>
   1dd6c:	ldrb	w8, [x0]
   1dd70:	mov	x19, x0
   1dd74:	cbz	w8, 1de14 <scols_init_debug@@SMARTCOLS_2.25+0xaa90>
   1dd78:	ldr	w0, [x19, #136]
   1dd7c:	tbz	w0, #31, 1de18 <scols_init_debug@@SMARTCOLS_2.25+0xaa94>
   1dd80:	ldr	w8, [x19, #152]
   1dd84:	mov	x0, x19
   1dd88:	and	w8, w8, #0x2
   1dd8c:	orr	w1, w8, #0x80000
   1dd90:	str	w8, [x19, #140]
   1dd94:	bl	7460 <open@plt>
   1dd98:	str	w0, [x19, #136]
   1dd9c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1dda0:	ldrb	w8, [x8, #2792]
   1dda4:	tbz	w8, #2, 1de18 <scols_init_debug@@SMARTCOLS_2.25+0xaa94>
   1dda8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ddac:	ldr	x8, [x8, #4016]
   1ddb0:	ldr	x20, [x8]
   1ddb4:	bl	7390 <getpid@plt>
   1ddb8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ddbc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ddc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ddc4:	mov	w2, w0
   1ddc8:	add	x1, x1, #0xbcb
   1ddcc:	add	x3, x3, #0x100
   1ddd0:	add	x4, x4, #0x108
   1ddd4:	mov	x0, x20
   1ddd8:	bl	7db0 <fprintf@plt>
   1dddc:	ldr	w8, [x19, #152]
   1dde0:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dde4:	adrp	x10, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1dde8:	add	x9, x9, #0x1cf
   1ddec:	add	x10, x10, #0xaa5
   1ddf0:	tst	w8, #0x2
   1ddf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ddf8:	csel	x3, x10, x9, eq  // eq = none
   1ddfc:	add	x1, x1, #0x1be
   1de00:	mov	x0, x19
   1de04:	mov	x2, x19
   1de08:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1de0c:	ldr	w0, [x19, #136]
   1de10:	b	1de18 <scols_init_debug@@SMARTCOLS_2.25+0xaa94>
   1de14:	mov	w0, #0xffffffea            	// #-22
   1de18:	ldp	x20, x19, [sp, #16]
   1de1c:	ldp	x29, x30, [sp], #32
   1de20:	ret
   1de24:	cbz	x0, 1de38 <scols_init_debug@@SMARTCOLS_2.25+0xaab4>
   1de28:	mov	x8, x0
   1de2c:	mov	w0, wzr
   1de30:	stp	w1, w2, [x8, #136]
   1de34:	ret
   1de38:	mov	w0, #0xffffffea            	// #-22
   1de3c:	ret
   1de40:	sub	sp, sp, #0xb0
   1de44:	stp	x29, x30, [sp, #128]
   1de48:	stp	x22, x21, [sp, #144]
   1de4c:	stp	x20, x19, [sp, #160]
   1de50:	add	x29, sp, #0x80
   1de54:	cbz	x0, 1deec <scols_init_debug@@SMARTCOLS_2.25+0xab68>
   1de58:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1de5c:	ldrb	w8, [x8, #2792]
   1de60:	mov	w20, w1
   1de64:	mov	x19, x0
   1de68:	add	x21, x0, #0x190
   1de6c:	tbnz	w8, #3, 1df0c <scols_init_debug@@SMARTCOLS_2.25+0xab88>
   1de70:	movi	v0.2d, #0x0
   1de74:	str	xzr, [x21, #48]
   1de78:	stp	q0, q0, [x21, #16]
   1de7c:	str	q0, [x21]
   1de80:	ldrb	w9, [x19, #156]
   1de84:	mov	w8, #0xffffffff            	// #-1
   1de88:	str	w8, [x19, #416]
   1de8c:	mov	w8, #0x2                   	// #2
   1de90:	str	w20, [x19, #448]
   1de94:	strb	w8, [x19, #444]
   1de98:	tbnz	w9, #1, 1def4 <scols_init_debug@@SMARTCOLS_2.25+0xab70>
   1de9c:	ldrb	w8, [x19, #152]
   1dea0:	tbnz	w8, #7, 1ded8 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1dea4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dea8:	add	x1, x1, #0x1d7
   1deac:	mov	x2, sp
   1deb0:	mov	w0, wzr
   1deb4:	bl	7cd0 <__xstat@plt>
   1deb8:	cbnz	w0, 1ded8 <scols_init_debug@@SMARTCOLS_2.25+0xab54>
   1debc:	ldr	w8, [sp, #16]
   1dec0:	and	w8, w8, #0xf000
   1dec4:	cmp	w8, #0x4, lsl #12
   1dec8:	b.ne	1ded8 <scols_init_debug@@SMARTCOLS_2.25+0xab54>  // b.any
   1decc:	ldr	w8, [x19, #152]
   1ded0:	orr	w8, w8, #0x80
   1ded4:	str	w8, [x19, #152]
   1ded8:	ldrb	w8, [x19, #156]
   1dedc:	mov	w0, wzr
   1dee0:	orr	w8, w8, #0x2
   1dee4:	strb	w8, [x19, #156]
   1dee8:	b	1def8 <scols_init_debug@@SMARTCOLS_2.25+0xab74>
   1deec:	mov	w0, #0xffffffea            	// #-22
   1def0:	b	1def8 <scols_init_debug@@SMARTCOLS_2.25+0xab74>
   1def4:	mov	w0, wzr
   1def8:	ldp	x20, x19, [sp, #160]
   1defc:	ldp	x22, x21, [sp, #144]
   1df00:	ldp	x29, x30, [sp, #128]
   1df04:	add	sp, sp, #0xb0
   1df08:	ret
   1df0c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1df10:	ldr	x8, [x8, #4016]
   1df14:	ldr	x22, [x8]
   1df18:	bl	7390 <getpid@plt>
   1df1c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1df20:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1df24:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1df28:	mov	w2, w0
   1df2c:	add	x1, x1, #0xbcb
   1df30:	add	x3, x3, #0x100
   1df34:	add	x4, x4, #0x1d2
   1df38:	mov	x0, x22
   1df3c:	bl	7db0 <fprintf@plt>
   1df40:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1df44:	add	x1, x1, #0x1b3
   1df48:	mov	x0, x21
   1df4c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1df50:	b	1de70 <scols_init_debug@@SMARTCOLS_2.25+0xaaec>
   1df54:	stp	x29, x30, [sp, #-96]!
   1df58:	stp	x28, x27, [sp, #16]
   1df5c:	stp	x26, x25, [sp, #32]
   1df60:	stp	x24, x23, [sp, #48]
   1df64:	stp	x22, x21, [sp, #64]
   1df68:	stp	x20, x19, [sp, #80]
   1df6c:	mov	x29, sp
   1df70:	sub	sp, sp, #0x2, lsl #12
   1df74:	sub	sp, sp, #0x90
   1df78:	cbz	x0, 1dff0 <scols_init_debug@@SMARTCOLS_2.25+0xac6c>
   1df7c:	ldrb	w8, [x0, #444]
   1df80:	mov	x19, x0
   1df84:	tbnz	w8, #0, 1e478 <scols_init_debug@@SMARTCOLS_2.25+0xb0f4>
   1df88:	adrp	x25, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1df8c:	ldrb	w8, [x25, #2792]
   1df90:	add	x20, x19, #0x190
   1df94:	tbnz	w8, #3, 1e034 <scols_init_debug@@SMARTCOLS_2.25+0xacb0>
   1df98:	ldrb	w8, [x19, #448]
   1df9c:	tbnz	w8, #1, 1e080 <scols_init_debug@@SMARTCOLS_2.25+0xacfc>
   1dfa0:	ldrb	w8, [x19, #444]
   1dfa4:	tbz	w8, #1, 1e004 <scols_init_debug@@SMARTCOLS_2.25+0xac80>
   1dfa8:	ldrb	w8, [x25, #2792]
   1dfac:	tbnz	w8, #3, 1e2d0 <scols_init_debug@@SMARTCOLS_2.25+0xaf4c>
   1dfb0:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1dfb4:	add	x21, x21, #0x595
   1dfb8:	ldr	w8, [x19, #416]
   1dfbc:	add	w3, w8, #0x1
   1dfc0:	cmp	w8, #0x6
   1dfc4:	str	w3, [x19, #416]
   1dfc8:	b.gt	1dff8 <scols_init_debug@@SMARTCOLS_2.25+0xac74>
   1dfcc:	add	x0, sp, #0x88
   1dfd0:	mov	w1, #0x10                  	// #16
   1dfd4:	mov	x2, x21
   1dfd8:	bl	7300 <snprintf@plt>
   1dfdc:	add	x1, sp, #0x88
   1dfe0:	mov	x0, x19
   1dfe4:	bl	1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xb11c>
   1dfe8:	cbnz	w0, 1dfb8 <scols_init_debug@@SMARTCOLS_2.25+0xac34>
   1dfec:	b	1e47c <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1dff0:	mov	w0, #0xffffffea            	// #-22
   1dff4:	b	1e47c <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1dff8:	ldrb	w8, [x19, #444]
   1dffc:	and	w8, w8, #0xfffffffd
   1e000:	strb	w8, [x19, #444]
   1e004:	ldr	x8, [x19, #424]
   1e008:	cbnz	x8, 1e424 <scols_init_debug@@SMARTCOLS_2.25+0xb0a0>
   1e00c:	ldrb	w8, [x25, #2792]
   1e010:	add	x21, x19, #0x1a8
   1e014:	tbnz	w8, #3, 1e3b8 <scols_init_debug@@SMARTCOLS_2.25+0xb034>
   1e018:	ldrb	w8, [x19, #152]
   1e01c:	tbnz	w8, #7, 1e404 <scols_init_debug@@SMARTCOLS_2.25+0xb080>
   1e020:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1e024:	add	x0, x0, #0xf5f
   1e028:	mov	w2, #0x1                   	// #1
   1e02c:	mov	x1, x21
   1e030:	b	1e414 <scols_init_debug@@SMARTCOLS_2.25+0xb090>
   1e034:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e038:	ldr	x8, [x8, #4016]
   1e03c:	ldr	x21, [x8]
   1e040:	bl	7390 <getpid@plt>
   1e044:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e048:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e04c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e050:	mov	w2, w0
   1e054:	add	x1, x1, #0xbcb
   1e058:	add	x3, x3, #0x100
   1e05c:	add	x4, x4, #0x1d2
   1e060:	mov	x0, x21
   1e064:	bl	7db0 <fprintf@plt>
   1e068:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e06c:	add	x1, x1, #0x1e1
   1e070:	mov	x0, x20
   1e074:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e078:	ldrb	w8, [x19, #448]
   1e07c:	tbz	w8, #1, 1dfa0 <scols_init_debug@@SMARTCOLS_2.25+0xac1c>
   1e080:	ldr	w8, [x19, #152]
   1e084:	and	w8, w8, #0x60
   1e088:	cmp	w8, #0x40
   1e08c:	b.ne	1e1d4 <scols_init_debug@@SMARTCOLS_2.25+0xae50>  // b.any
   1e090:	ldrb	w8, [x25, #2792]
   1e094:	tbnz	w8, #3, 1e318 <scols_init_debug@@SMARTCOLS_2.25+0xaf94>
   1e098:	ldr	x0, [x19, #408]
   1e09c:	cbnz	x0, 1e0b4 <scols_init_debug@@SMARTCOLS_2.25+0xad30>
   1e0a0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e0a4:	add	x0, x0, #0x729
   1e0a8:	bl	7220 <opendir@plt>
   1e0ac:	str	x0, [x19, #408]
   1e0b0:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e0b4:	bl	79e0 <dirfd@plt>
   1e0b8:	ldr	x8, [x19, #408]
   1e0bc:	mov	w21, w0
   1e0c0:	mov	x0, x8
   1e0c4:	bl	7610 <readdir@plt>
   1e0c8:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e0cc:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1e0d0:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1e0d4:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e0d8:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e0dc:	mov	x27, x0
   1e0e0:	add	x22, x22, #0xa6f
   1e0e4:	add	x23, x23, #0xa6e
   1e0e8:	add	x24, x24, #0x1dc
   1e0ec:	add	x26, x26, #0x73d
   1e0f0:	b	1e104 <scols_init_debug@@SMARTCOLS_2.25+0xad80>
   1e0f4:	ldr	x0, [x19, #408]
   1e0f8:	bl	7610 <readdir@plt>
   1e0fc:	mov	x27, x0
   1e100:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e104:	ldrb	w8, [x25, #2792]
   1e108:	tbnz	w8, #3, 1e188 <scols_init_debug@@SMARTCOLS_2.25+0xae04>
   1e10c:	add	x27, x27, #0x13
   1e110:	mov	x0, x27
   1e114:	mov	x1, x22
   1e118:	bl	77b0 <strcmp@plt>
   1e11c:	cbz	w0, 1e0f4 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e120:	mov	x0, x27
   1e124:	mov	x1, x23
   1e128:	bl	77b0 <strcmp@plt>
   1e12c:	cbz	w0, 1e0f4 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e130:	mov	w2, #0x4                   	// #4
   1e134:	mov	x0, x27
   1e138:	mov	x1, x24
   1e13c:	bl	74d0 <strncmp@plt>
   1e140:	cbnz	w0, 1e0f4 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e144:	add	x0, sp, #0x88
   1e148:	mov	w1, #0x112                 	// #274
   1e14c:	mov	x2, x26
   1e150:	mov	x3, x27
   1e154:	bl	7300 <snprintf@plt>
   1e158:	add	x2, sp, #0x88
   1e15c:	mov	x3, sp
   1e160:	mov	w0, wzr
   1e164:	mov	w1, w21
   1e168:	mov	w4, wzr
   1e16c:	bl	7e10 <__fxstatat@plt>
   1e170:	cbnz	w0, 1e0f4 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e174:	mov	x0, x19
   1e178:	mov	x1, x27
   1e17c:	bl	1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xb11c>
   1e180:	cbnz	w0, 1e0f4 <scols_init_debug@@SMARTCOLS_2.25+0xad70>
   1e184:	b	1e47c <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1e188:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e18c:	ldr	x8, [x8, #4016]
   1e190:	ldr	x28, [x8]
   1e194:	bl	7390 <getpid@plt>
   1e198:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e19c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e1a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e1a4:	mov	w2, w0
   1e1a8:	mov	x0, x28
   1e1ac:	add	x1, x1, #0xbcb
   1e1b0:	add	x3, x3, #0x100
   1e1b4:	add	x4, x4, #0x1d2
   1e1b8:	bl	7db0 <fprintf@plt>
   1e1bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e1c0:	add	x2, x27, #0x13
   1e1c4:	mov	x0, x20
   1e1c8:	add	x1, x1, #0x734
   1e1cc:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e1d0:	b	1e10c <scols_init_debug@@SMARTCOLS_2.25+0xad88>
   1e1d4:	ldrb	w8, [x25, #2792]
   1e1d8:	tbnz	w8, #3, 1e368 <scols_init_debug@@SMARTCOLS_2.25+0xafe4>
   1e1dc:	ldr	x2, [x20]
   1e1e0:	cbnz	x2, 1e204 <scols_init_debug@@SMARTCOLS_2.25+0xae80>
   1e1e4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e1e8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1e1ec:	add	x0, x0, #0x757
   1e1f0:	add	x1, x1, #0x1ac
   1e1f4:	bl	73c0 <fopen@plt>
   1e1f8:	mov	x2, x0
   1e1fc:	str	x0, [x20]
   1e200:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e204:	add	x0, sp, #0x88
   1e208:	mov	w1, #0x2000                	// #8192
   1e20c:	bl	7dc0 <fgets@plt>
   1e210:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e214:	adrp	x28, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e218:	ldr	x28, [x28, #4016]
   1e21c:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e220:	adrp	x22, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e224:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e228:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e22c:	adrp	x27, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e230:	add	x21, x21, #0x768
   1e234:	add	x22, x22, #0xbcb
   1e238:	add	x23, x23, #0x100
   1e23c:	add	x24, x24, #0x1d2
   1e240:	add	x27, x27, #0x77e
   1e244:	b	1e26c <scols_init_debug@@SMARTCOLS_2.25+0xaee8>
   1e248:	mov	x1, sp
   1e24c:	mov	x0, x19
   1e250:	bl	1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xb11c>
   1e254:	cbz	w0, 1e47c <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1e258:	ldr	x2, [x20]
   1e25c:	add	x0, sp, #0x88
   1e260:	mov	w1, #0x2000                	// #8192
   1e264:	bl	7dc0 <fgets@plt>
   1e268:	cbz	x0, 1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>
   1e26c:	add	x0, sp, #0x88
   1e270:	add	x2, sp, #0x84
   1e274:	mov	x3, sp
   1e278:	mov	x1, x21
   1e27c:	bl	7b60 <__isoc99_sscanf@plt>
   1e280:	cmp	w0, #0x2
   1e284:	b.ne	1e258 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>  // b.any
   1e288:	ldr	w8, [sp, #132]
   1e28c:	cmp	w8, #0x7
   1e290:	b.ne	1e258 <scols_init_debug@@SMARTCOLS_2.25+0xaed4>  // b.any
   1e294:	ldrb	w8, [x25, #2792]
   1e298:	tbz	w8, #3, 1e248 <scols_init_debug@@SMARTCOLS_2.25+0xaec4>
   1e29c:	ldr	x26, [x28]
   1e2a0:	bl	7390 <getpid@plt>
   1e2a4:	mov	w2, w0
   1e2a8:	mov	x0, x26
   1e2ac:	mov	x1, x22
   1e2b0:	mov	x3, x23
   1e2b4:	mov	x4, x24
   1e2b8:	bl	7db0 <fprintf@plt>
   1e2bc:	mov	x2, sp
   1e2c0:	mov	x0, x20
   1e2c4:	mov	x1, x27
   1e2c8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e2cc:	b	1e248 <scols_init_debug@@SMARTCOLS_2.25+0xaec4>
   1e2d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e2d4:	ldr	x8, [x8, #4016]
   1e2d8:	ldr	x21, [x8]
   1e2dc:	bl	7390 <getpid@plt>
   1e2e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e2e4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e2e8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e2ec:	mov	w2, w0
   1e2f0:	add	x1, x1, #0xbcb
   1e2f4:	add	x3, x3, #0x100
   1e2f8:	add	x4, x4, #0x1d2
   1e2fc:	mov	x0, x21
   1e300:	bl	7db0 <fprintf@plt>
   1e304:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e308:	add	x1, x1, #0x1e6
   1e30c:	mov	x0, x20
   1e310:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e314:	b	1dfb0 <scols_init_debug@@SMARTCOLS_2.25+0xac2c>
   1e318:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e31c:	ldr	x8, [x8, #4016]
   1e320:	ldr	x21, [x8]
   1e324:	bl	7390 <getpid@plt>
   1e328:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e32c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e330:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e334:	mov	w2, w0
   1e338:	add	x1, x1, #0xbcb
   1e33c:	add	x3, x3, #0x100
   1e340:	add	x4, x4, #0x1d2
   1e344:	mov	x0, x21
   1e348:	bl	7db0 <fprintf@plt>
   1e34c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e350:	add	x1, x1, #0x720
   1e354:	mov	x0, x20
   1e358:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e35c:	ldr	x0, [x19, #408]
   1e360:	cbnz	x0, 1e0b4 <scols_init_debug@@SMARTCOLS_2.25+0xad30>
   1e364:	b	1e0a0 <scols_init_debug@@SMARTCOLS_2.25+0xad1c>
   1e368:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e36c:	ldr	x8, [x8, #4016]
   1e370:	ldr	x21, [x8]
   1e374:	bl	7390 <getpid@plt>
   1e378:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e37c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e380:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e384:	mov	w2, w0
   1e388:	add	x1, x1, #0xbcb
   1e38c:	add	x3, x3, #0x100
   1e390:	add	x4, x4, #0x1d2
   1e394:	mov	x0, x21
   1e398:	bl	7db0 <fprintf@plt>
   1e39c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e3a0:	add	x1, x1, #0x752
   1e3a4:	mov	x0, x20
   1e3a8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e3ac:	ldr	x2, [x20]
   1e3b0:	cbnz	x2, 1e204 <scols_init_debug@@SMARTCOLS_2.25+0xae80>
   1e3b4:	b	1e1e4 <scols_init_debug@@SMARTCOLS_2.25+0xae60>
   1e3b8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e3bc:	ldr	x8, [x8, #4016]
   1e3c0:	ldr	x22, [x8]
   1e3c4:	bl	7390 <getpid@plt>
   1e3c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e3cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e3d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e3d4:	mov	w2, w0
   1e3d8:	add	x1, x1, #0xbcb
   1e3dc:	add	x3, x3, #0x100
   1e3e0:	add	x4, x4, #0x1d2
   1e3e4:	mov	x0, x22
   1e3e8:	bl	7db0 <fprintf@plt>
   1e3ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e3f0:	add	x1, x1, #0x1fa
   1e3f4:	mov	x0, x20
   1e3f8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e3fc:	ldrb	w8, [x19, #152]
   1e400:	tbz	w8, #7, 1e020 <scols_init_debug@@SMARTCOLS_2.25+0xac9c>
   1e404:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e408:	add	x0, x0, #0x1d7
   1e40c:	mov	x1, x21
   1e410:	mov	w2, wzr
   1e414:	bl	1e678 <scols_init_debug@@SMARTCOLS_2.25+0xb2f4>
   1e418:	mov	w8, #0xffffffff            	// #-1
   1e41c:	str	w0, [x19, #432]
   1e420:	str	w8, [x19, #416]
   1e424:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e428:	add	x20, x20, #0x595
   1e42c:	ldrsw	x8, [x19, #416]
   1e430:	ldr	w9, [x19, #432]
   1e434:	add	x8, x8, #0x1
   1e438:	cmp	w8, w9
   1e43c:	str	w8, [x19, #416]
   1e440:	b.ge	1e470 <scols_init_debug@@SMARTCOLS_2.25+0xb0ec>  // b.tcont
   1e444:	ldr	x9, [x19, #424]
   1e448:	add	x0, sp, #0x88
   1e44c:	mov	w1, #0x10                  	// #16
   1e450:	mov	x2, x20
   1e454:	ldr	w3, [x9, x8, lsl #2]
   1e458:	bl	7300 <snprintf@plt>
   1e45c:	add	x1, sp, #0x88
   1e460:	mov	x0, x19
   1e464:	bl	1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xb11c>
   1e468:	cbnz	w0, 1e42c <scols_init_debug@@SMARTCOLS_2.25+0xb0a8>
   1e46c:	b	1e47c <scols_init_debug@@SMARTCOLS_2.25+0xb0f8>
   1e470:	mov	x0, x19
   1e474:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   1e478:	mov	w0, #0x1                   	// #1
   1e47c:	add	sp, sp, #0x2, lsl #12
   1e480:	add	sp, sp, #0x90
   1e484:	ldp	x20, x19, [sp, #80]
   1e488:	ldp	x22, x21, [sp, #64]
   1e48c:	ldp	x24, x23, [sp, #48]
   1e490:	ldp	x26, x25, [sp, #32]
   1e494:	ldp	x28, x27, [sp, #16]
   1e498:	ldp	x29, x30, [sp], #96
   1e49c:	ret
   1e4a0:	sub	sp, sp, #0xb0
   1e4a4:	stp	x29, x30, [sp, #128]
   1e4a8:	stp	x22, x21, [sp, #144]
   1e4ac:	stp	x20, x19, [sp, #160]
   1e4b0:	add	x29, sp, #0x80
   1e4b4:	mov	x19, x0
   1e4b8:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   1e4bc:	cbnz	w0, 1e564 <scols_init_debug@@SMARTCOLS_2.25+0xb1e0>
   1e4c0:	ldrb	w8, [x19, #448]
   1e4c4:	tst	w8, #0x3
   1e4c8:	b.eq	1e538 <scols_init_debug@@SMARTCOLS_2.25+0xb1b4>  // b.none
   1e4cc:	mov	x2, sp
   1e4d0:	mov	w0, wzr
   1e4d4:	mov	x1, x19
   1e4d8:	add	x20, x19, #0x190
   1e4dc:	bl	7cd0 <__xstat@plt>
   1e4e0:	cbnz	w0, 1e540 <scols_init_debug@@SMARTCOLS_2.25+0xb1bc>
   1e4e4:	ldr	w8, [sp, #16]
   1e4e8:	and	w8, w8, #0xf000
   1e4ec:	cmp	w8, #0x6, lsl #12
   1e4f0:	b.ne	1e540 <scols_init_debug@@SMARTCOLS_2.25+0xb1bc>  // b.any
   1e4f4:	ldr	x8, [sp, #32]
   1e4f8:	lsr	x9, x8, #32
   1e4fc:	and	x9, x9, #0xfffff000
   1e500:	bfxil	x9, x8, #8, #12
   1e504:	cmp	x9, #0x7
   1e508:	b.ne	1e540 <scols_init_debug@@SMARTCOLS_2.25+0xb1bc>  // b.any
   1e50c:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1e510:	ldrb	w8, [x22, #2792]
   1e514:	tbnz	w8, #3, 1e5e0 <scols_init_debug@@SMARTCOLS_2.25+0xb25c>
   1e518:	mov	x0, x19
   1e51c:	mov	x1, xzr
   1e520:	bl	1ec5c <scols_init_debug@@SMARTCOLS_2.25+0xb8d8>
   1e524:	ldr	w8, [x19, #448]
   1e528:	cbnz	w0, 1e530 <scols_init_debug@@SMARTCOLS_2.25+0xb1ac>
   1e52c:	tbnz	w8, #1, 1e538 <scols_init_debug@@SMARTCOLS_2.25+0xb1b4>
   1e530:	cbz	w0, 1e5c4 <scols_init_debug@@SMARTCOLS_2.25+0xb240>
   1e534:	tbz	w8, #0, 1e5c4 <scols_init_debug@@SMARTCOLS_2.25+0xb240>
   1e538:	mov	w0, wzr
   1e53c:	b	1e564 <scols_init_debug@@SMARTCOLS_2.25+0xb1e0>
   1e540:	bl	7c90 <__errno_location@plt>
   1e544:	mov	w8, #0x13                  	// #19
   1e548:	str	w8, [x0]
   1e54c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1e550:	ldrb	w8, [x8, #2792]
   1e554:	mov	x21, x0
   1e558:	tbnz	w8, #3, 1e578 <scols_init_debug@@SMARTCOLS_2.25+0xb1f4>
   1e55c:	ldr	w8, [x21]
   1e560:	neg	w0, w8
   1e564:	ldp	x20, x19, [sp, #160]
   1e568:	ldp	x22, x21, [sp, #144]
   1e56c:	ldp	x29, x30, [sp, #128]
   1e570:	add	sp, sp, #0xb0
   1e574:	ret
   1e578:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e57c:	ldr	x8, [x8, #4016]
   1e580:	ldr	x22, [x8]
   1e584:	bl	7390 <getpid@plt>
   1e588:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e58c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e590:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e594:	mov	w2, w0
   1e598:	add	x1, x1, #0xbcb
   1e59c:	add	x3, x3, #0x100
   1e5a0:	add	x4, x4, #0x1d2
   1e5a4:	mov	x0, x22
   1e5a8:	bl	7db0 <fprintf@plt>
   1e5ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e5b0:	add	x1, x1, #0x78a
   1e5b4:	mov	x0, x20
   1e5b8:	mov	x2, x19
   1e5bc:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e5c0:	b	1e55c <scols_init_debug@@SMARTCOLS_2.25+0xb1d8>
   1e5c4:	ldrb	w8, [x22, #2792]
   1e5c8:	tbnz	w8, #3, 1e62c <scols_init_debug@@SMARTCOLS_2.25+0xb2a8>
   1e5cc:	mov	x0, x19
   1e5d0:	mov	x1, xzr
   1e5d4:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   1e5d8:	mov	w0, #0x1                   	// #1
   1e5dc:	b	1e564 <scols_init_debug@@SMARTCOLS_2.25+0xb1e0>
   1e5e0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e5e4:	ldr	x8, [x8, #4016]
   1e5e8:	ldr	x21, [x8]
   1e5ec:	bl	7390 <getpid@plt>
   1e5f0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e5f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e5f8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e5fc:	mov	w2, w0
   1e600:	add	x1, x1, #0xbcb
   1e604:	add	x3, x3, #0x100
   1e608:	add	x4, x4, #0x1d2
   1e60c:	mov	x0, x21
   1e610:	bl	7db0 <fprintf@plt>
   1e614:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e618:	add	x1, x1, #0x79c
   1e61c:	mov	x0, x20
   1e620:	mov	x2, x19
   1e624:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e628:	b	1e518 <scols_init_debug@@SMARTCOLS_2.25+0xb194>
   1e62c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e630:	ldr	x8, [x8, #4016]
   1e634:	ldr	x21, [x8]
   1e638:	bl	7390 <getpid@plt>
   1e63c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e640:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e644:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e648:	mov	w2, w0
   1e64c:	add	x1, x1, #0xbcb
   1e650:	add	x3, x3, #0x100
   1e654:	add	x4, x4, #0x1d2
   1e658:	mov	x0, x21
   1e65c:	bl	7db0 <fprintf@plt>
   1e660:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e664:	add	x1, x1, #0x7a5
   1e668:	mov	x0, x20
   1e66c:	mov	x2, x19
   1e670:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1e674:	b	1e5cc <scols_init_debug@@SMARTCOLS_2.25+0xb248>
   1e678:	sub	sp, sp, #0x80
   1e67c:	stp	x22, x21, [sp, #96]
   1e680:	mov	w22, wzr
   1e684:	stp	x29, x30, [sp, #32]
   1e688:	stp	x28, x27, [sp, #48]
   1e68c:	stp	x26, x25, [sp, #64]
   1e690:	stp	x24, x23, [sp, #80]
   1e694:	stp	x20, x19, [sp, #112]
   1e698:	add	x29, sp, #0x20
   1e69c:	cbz	x0, 1e84c <scols_init_debug@@SMARTCOLS_2.25+0xb4c8>
   1e6a0:	mov	x19, x1
   1e6a4:	cbz	x1, 1e84c <scols_init_debug@@SMARTCOLS_2.25+0xb4c8>
   1e6a8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1e6ac:	ldrb	w8, [x8, #2792]
   1e6b0:	mov	w21, w2
   1e6b4:	mov	x20, x0
   1e6b8:	tbnz	w8, #3, 1e870 <scols_init_debug@@SMARTCOLS_2.25+0xb4ec>
   1e6bc:	mov	x0, x20
   1e6c0:	bl	7220 <opendir@plt>
   1e6c4:	cbz	x0, 1e838 <scols_init_debug@@SMARTCOLS_2.25+0xb4b4>
   1e6c8:	mov	x20, x0
   1e6cc:	ldr	x0, [x19]
   1e6d0:	bl	7840 <free@plt>
   1e6d4:	mov	x0, x20
   1e6d8:	str	xzr, [x19]
   1e6dc:	bl	7610 <readdir@plt>
   1e6e0:	cbz	x0, 1e840 <scols_init_debug@@SMARTCOLS_2.25+0xb4bc>
   1e6e4:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1e6e8:	adrp	x24, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1e6ec:	mov	w22, wzr
   1e6f0:	mov	w28, #0x1                   	// #1
   1e6f4:	mov	w25, #0x441                 	// #1089
   1e6f8:	add	x23, x23, #0xa6f
   1e6fc:	add	x24, x24, #0xa6e
   1e700:	str	xzr, [sp, #8]
   1e704:	b	1e71c <scols_init_debug@@SMARTCOLS_2.25+0xb398>
   1e708:	ldr	w8, [x27]
   1e70c:	cbz	w8, 1e77c <scols_init_debug@@SMARTCOLS_2.25+0xb3f8>
   1e710:	mov	x0, x20
   1e714:	bl	7610 <readdir@plt>
   1e718:	cbz	x0, 1e814 <scols_init_debug@@SMARTCOLS_2.25+0xb490>
   1e71c:	ldrb	w8, [x0, #18]
   1e720:	cmp	w8, #0xa
   1e724:	b.hi	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>  // b.pmore
   1e728:	lsl	w8, w28, w8
   1e72c:	tst	w8, w25
   1e730:	b.eq	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>  // b.none
   1e734:	add	x26, x0, #0x13
   1e738:	mov	x0, x26
   1e73c:	mov	x1, x23
   1e740:	bl	77b0 <strcmp@plt>
   1e744:	cbz	w0, 1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>
   1e748:	mov	x0, x26
   1e74c:	mov	x1, x24
   1e750:	bl	77b0 <strcmp@plt>
   1e754:	cbz	w0, 1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>
   1e758:	cbz	w21, 1e7b8 <scols_init_debug@@SMARTCOLS_2.25+0xb434>
   1e75c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e760:	sub	x2, x29, #0x4
   1e764:	mov	x0, x26
   1e768:	add	x1, x1, #0x7ca
   1e76c:	bl	7b60 <__isoc99_sscanf@plt>
   1e770:	cmp	w0, #0x1
   1e774:	b.ne	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>  // b.any
   1e778:	ldur	w0, [x29, #-4]
   1e77c:	cmp	w0, #0x8
   1e780:	b.cc	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>  // b.lo, b.ul, b.last
   1e784:	ldr	x8, [sp, #8]
   1e788:	add	w26, w22, #0x1
   1e78c:	cmp	w26, w8
   1e790:	b.ls	1e7f8 <scols_init_debug@@SMARTCOLS_2.25+0xb474>  // b.plast
   1e794:	ldr	x0, [x19]
   1e798:	add	w8, w8, #0x1
   1e79c:	lsl	x1, x8, #2
   1e7a0:	mov	x27, x8
   1e7a4:	bl	7620 <realloc@plt>
   1e7a8:	cbz	x0, 1e8b0 <scols_init_debug@@SMARTCOLS_2.25+0xb52c>
   1e7ac:	str	x0, [x19]
   1e7b0:	mov	x8, x27
   1e7b4:	b	1e7fc <scols_init_debug@@SMARTCOLS_2.25+0xb478>
   1e7b8:	str	xzr, [sp, #16]
   1e7bc:	bl	7c90 <__errno_location@plt>
   1e7c0:	mov	x27, x0
   1e7c4:	str	wzr, [x0]
   1e7c8:	add	x1, sp, #0x10
   1e7cc:	mov	w2, #0xa                   	// #10
   1e7d0:	mov	x0, x26
   1e7d4:	bl	7800 <strtol@plt>
   1e7d8:	ldr	x8, [sp, #16]
   1e7dc:	stur	w0, [x29, #-4]
   1e7e0:	cmp	x26, x8
   1e7e4:	b.eq	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>  // b.none
   1e7e8:	cbz	x8, 1e708 <scols_init_debug@@SMARTCOLS_2.25+0xb384>
   1e7ec:	ldrb	w8, [x8]
   1e7f0:	cbnz	w8, 1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>
   1e7f4:	b	1e708 <scols_init_debug@@SMARTCOLS_2.25+0xb384>
   1e7f8:	ldr	x0, [x19]
   1e7fc:	str	x8, [sp, #8]
   1e800:	cbz	x0, 1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>
   1e804:	ldur	w8, [x29, #-4]
   1e808:	str	w8, [x0, w22, uxtw #2]
   1e80c:	mov	w22, w26
   1e810:	b	1e710 <scols_init_debug@@SMARTCOLS_2.25+0xb38c>
   1e814:	cbz	w22, 1e844 <scols_init_debug@@SMARTCOLS_2.25+0xb4c0>
   1e818:	ldr	x0, [x19]
   1e81c:	cbz	x0, 1e844 <scols_init_debug@@SMARTCOLS_2.25+0xb4c0>
   1e820:	adrp	x3, 21000 <scols_init_debug@@SMARTCOLS_2.25+0xdc7c>
   1e824:	mov	w1, w22
   1e828:	add	x3, x3, #0x78c
   1e82c:	mov	w2, #0x4                   	// #4
   1e830:	bl	7270 <qsort@plt>
   1e834:	b	1e844 <scols_init_debug@@SMARTCOLS_2.25+0xb4c0>
   1e838:	mov	w22, wzr
   1e83c:	b	1e84c <scols_init_debug@@SMARTCOLS_2.25+0xb4c8>
   1e840:	mov	w22, wzr
   1e844:	mov	x0, x20
   1e848:	bl	7660 <closedir@plt>
   1e84c:	mov	w0, w22
   1e850:	ldp	x20, x19, [sp, #112]
   1e854:	ldp	x22, x21, [sp, #96]
   1e858:	ldp	x24, x23, [sp, #80]
   1e85c:	ldp	x26, x25, [sp, #64]
   1e860:	ldp	x28, x27, [sp, #48]
   1e864:	ldp	x29, x30, [sp, #32]
   1e868:	add	sp, sp, #0x80
   1e86c:	ret
   1e870:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e874:	ldr	x8, [x8, #4016]
   1e878:	ldr	x22, [x8]
   1e87c:	bl	7390 <getpid@plt>
   1e880:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1e884:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e888:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1e88c:	mov	w2, w0
   1e890:	add	x1, x1, #0xbcb
   1e894:	add	x3, x3, #0x100
   1e898:	add	x4, x4, #0x1d2
   1e89c:	mov	x0, x22
   1e8a0:	bl	7db0 <fprintf@plt>
   1e8a4:	mov	x1, x20
   1e8a8:	bl	216f8 <scols_init_debug@@SMARTCOLS_2.25+0xe374>
   1e8ac:	b	1e6bc <scols_init_debug@@SMARTCOLS_2.25+0xb338>
   1e8b0:	ldr	x0, [x19]
   1e8b4:	bl	7840 <free@plt>
   1e8b8:	mov	x0, x20
   1e8bc:	str	xzr, [x19]
   1e8c0:	bl	7660 <closedir@plt>
   1e8c4:	mov	w22, #0xffffffff            	// #-1
   1e8c8:	b	1e84c <scols_init_debug@@SMARTCOLS_2.25+0xb4c8>
   1e8cc:	sub	sp, sp, #0x90
   1e8d0:	stp	x29, x30, [sp, #128]
   1e8d4:	add	x29, sp, #0x80
   1e8d8:	cbz	x0, 1e920 <scols_init_debug@@SMARTCOLS_2.25+0xb59c>
   1e8dc:	mov	x1, x0
   1e8e0:	mov	x2, sp
   1e8e4:	mov	w0, wzr
   1e8e8:	bl	7cd0 <__xstat@plt>
   1e8ec:	cbnz	w0, 1e920 <scols_init_debug@@SMARTCOLS_2.25+0xb59c>
   1e8f0:	ldr	w8, [sp, #16]
   1e8f4:	and	w8, w8, #0xf000
   1e8f8:	cmp	w8, #0x6, lsl #12
   1e8fc:	b.ne	1e920 <scols_init_debug@@SMARTCOLS_2.25+0xb59c>  // b.any
   1e900:	ldr	x8, [sp, #32]
   1e904:	lsr	x9, x8, #32
   1e908:	and	x9, x9, #0xfffff000
   1e90c:	bfxil	x9, x8, #8, #12
   1e910:	cmp	x9, #0x7
   1e914:	b.ne	1e920 <scols_init_debug@@SMARTCOLS_2.25+0xb59c>  // b.any
   1e918:	mov	w0, #0x1                   	// #1
   1e91c:	b	1e934 <scols_init_debug@@SMARTCOLS_2.25+0xb5b0>
   1e920:	bl	7c90 <__errno_location@plt>
   1e924:	mov	x8, x0
   1e928:	mov	w0, wzr
   1e92c:	mov	w9, #0x13                  	// #19
   1e930:	str	w9, [x8]
   1e934:	ldp	x29, x30, [sp, #128]
   1e938:	add	sp, sp, #0x90
   1e93c:	ret
   1e940:	stp	x29, x30, [sp, #-48]!
   1e944:	str	x21, [sp, #16]
   1e948:	stp	x20, x19, [sp, #32]
   1e94c:	mov	x29, sp
   1e950:	cbz	x0, 1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xb62c>
   1e954:	ldrb	w8, [x0, #156]
   1e958:	mov	x19, x0
   1e95c:	tbnz	w8, #2, 1e9b0 <scols_init_debug@@SMARTCOLS_2.25+0xb62c>
   1e960:	bl	7c90 <__errno_location@plt>
   1e964:	str	wzr, [x0]
   1e968:	ldrb	w8, [x19, #156]
   1e96c:	tbnz	w8, #0, 1e9d4 <scols_init_debug@@SMARTCOLS_2.25+0xb650>
   1e970:	mov	x0, x19
   1e974:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   1e978:	tbnz	w0, #31, 1e9a8 <scols_init_debug@@SMARTCOLS_2.25+0xb624>
   1e97c:	add	x20, x19, #0xa8
   1e980:	mov	w1, #0x4c05                	// #19461
   1e984:	mov	x2, x20
   1e988:	bl	7df0 <ioctl@plt>
   1e98c:	ldrb	w8, [x19, #156]
   1e990:	cbz	w0, 1e9dc <scols_init_debug@@SMARTCOLS_2.25+0xb658>
   1e994:	orr	w8, w8, #0x4
   1e998:	strb	w8, [x19, #156]
   1e99c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1e9a0:	ldrb	w8, [x8, #2792]
   1e9a4:	tbnz	w8, #2, 1ea3c <scols_init_debug@@SMARTCOLS_2.25+0xb6b8>
   1e9a8:	mov	x20, xzr
   1e9ac:	b	1e9c0 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   1e9b0:	bl	7c90 <__errno_location@plt>
   1e9b4:	mov	w8, #0x16                  	// #22
   1e9b8:	mov	x20, xzr
   1e9bc:	str	w8, [x0]
   1e9c0:	mov	x0, x20
   1e9c4:	ldp	x20, x19, [sp, #32]
   1e9c8:	ldr	x21, [sp, #16]
   1e9cc:	ldp	x29, x30, [sp], #48
   1e9d0:	ret
   1e9d4:	add	x20, x19, #0xa8
   1e9d8:	b	1e9c0 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   1e9dc:	and	w8, w8, #0xfffffffb
   1e9e0:	orr	w8, w8, #0x1
   1e9e4:	strb	w8, [x19, #156]
   1e9e8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1e9ec:	ldrb	w8, [x8, #2792]
   1e9f0:	tbz	w8, #2, 1e9c0 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   1e9f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1e9f8:	ldr	x8, [x8, #4016]
   1e9fc:	ldr	x21, [x8]
   1ea00:	bl	7390 <getpid@plt>
   1ea04:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ea08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea10:	mov	w2, w0
   1ea14:	add	x1, x1, #0xbcb
   1ea18:	add	x3, x3, #0x100
   1ea1c:	add	x4, x4, #0x108
   1ea20:	mov	x0, x21
   1ea24:	bl	7db0 <fprintf@plt>
   1ea28:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea2c:	add	x1, x1, #0x20e
   1ea30:	mov	x0, x19
   1ea34:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ea38:	b	1e9c0 <scols_init_debug@@SMARTCOLS_2.25+0xb63c>
   1ea3c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ea40:	ldr	x8, [x8, #4016]
   1ea44:	ldr	x20, [x8]
   1ea48:	bl	7390 <getpid@plt>
   1ea4c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ea50:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea54:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea58:	mov	w2, w0
   1ea5c:	add	x1, x1, #0xbcb
   1ea60:	add	x3, x3, #0x100
   1ea64:	add	x4, x4, #0x108
   1ea68:	mov	x0, x20
   1ea6c:	bl	7db0 <fprintf@plt>
   1ea70:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ea74:	add	x1, x1, #0x225
   1ea78:	mov	x0, x19
   1ea7c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ea80:	b	1e9a8 <scols_init_debug@@SMARTCOLS_2.25+0xb624>
   1ea84:	sub	sp, sp, #0x30
   1ea88:	stp	x29, x30, [sp, #16]
   1ea8c:	stp	x20, x19, [sp, #32]
   1ea90:	add	x29, sp, #0x10
   1ea94:	mov	x19, x0
   1ea98:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1ea9c:	str	xzr, [sp, #8]
   1eaa0:	cbz	x0, 1eabc <scols_init_debug@@SMARTCOLS_2.25+0xb738>
   1eaa4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eaa8:	add	x2, x2, #0x740
   1eaac:	add	x1, sp, #0x8
   1eab0:	bl	24074 <scols_init_debug@@SMARTCOLS_2.25+0x10cf0>
   1eab4:	ldr	x8, [sp, #8]
   1eab8:	cbnz	x8, 1eae8 <scols_init_debug@@SMARTCOLS_2.25+0xb764>
   1eabc:	ldrb	w8, [x19, #152]
   1eac0:	tbnz	w8, #6, 1eae8 <scols_init_debug@@SMARTCOLS_2.25+0xb764>
   1eac4:	mov	x0, x19
   1eac8:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1eacc:	cbz	x0, 1eae8 <scols_init_debug@@SMARTCOLS_2.25+0xb764>
   1ead0:	add	x8, x0, #0x38
   1ead4:	mov	w9, #0x2a                  	// #42
   1ead8:	strh	w9, [x0, #118]
   1eadc:	mov	x0, x8
   1eae0:	bl	7650 <strdup@plt>
   1eae4:	str	x0, [sp, #8]
   1eae8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1eaec:	ldrb	w8, [x8, #2792]
   1eaf0:	tbnz	w8, #2, 1eb08 <scols_init_debug@@SMARTCOLS_2.25+0xb784>
   1eaf4:	ldr	x0, [sp, #8]
   1eaf8:	ldp	x20, x19, [sp, #32]
   1eafc:	ldp	x29, x30, [sp, #16]
   1eb00:	add	sp, sp, #0x30
   1eb04:	ret
   1eb08:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1eb0c:	ldr	x8, [x8, #4016]
   1eb10:	ldr	x20, [x8]
   1eb14:	bl	7390 <getpid@plt>
   1eb18:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1eb1c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eb20:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eb24:	mov	w2, w0
   1eb28:	add	x1, x1, #0xbcb
   1eb2c:	add	x3, x3, #0x100
   1eb30:	add	x4, x4, #0x108
   1eb34:	mov	x0, x20
   1eb38:	bl	7db0 <fprintf@plt>
   1eb3c:	ldr	x2, [sp, #8]
   1eb40:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eb44:	add	x1, x1, #0x240
   1eb48:	mov	x0, x19
   1eb4c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1eb50:	b	1eaf4 <scols_init_debug@@SMARTCOLS_2.25+0xb770>
   1eb54:	stp	x29, x30, [sp, #-32]!
   1eb58:	stp	x20, x19, [sp, #16]
   1eb5c:	mov	x29, sp
   1eb60:	cbz	x0, 1ec08 <scols_init_debug@@SMARTCOLS_2.25+0xb884>
   1eb64:	ldrb	w8, [x0]
   1eb68:	mov	x19, x0
   1eb6c:	cbz	w8, 1ec04 <scols_init_debug@@SMARTCOLS_2.25+0xb880>
   1eb70:	ldrb	w8, [x19, #152]
   1eb74:	tbnz	w8, #5, 1ec04 <scols_init_debug@@SMARTCOLS_2.25+0xb880>
   1eb78:	ldr	x0, [x19, #160]
   1eb7c:	cbnz	x0, 1ec08 <scols_init_debug@@SMARTCOLS_2.25+0xb884>
   1eb80:	mov	x0, x19
   1eb84:	bl	278c0 <scols_init_debug@@SMARTCOLS_2.25+0x1453c>
   1eb88:	cbz	x0, 1ebf8 <scols_init_debug@@SMARTCOLS_2.25+0xb874>
   1eb8c:	mov	x1, xzr
   1eb90:	mov	x2, xzr
   1eb94:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   1eb98:	str	x0, [x19, #160]
   1eb9c:	cbnz	x0, 1ec08 <scols_init_debug@@SMARTCOLS_2.25+0xb884>
   1eba0:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1eba4:	ldrb	w8, [x8, #2792]
   1eba8:	tbz	w8, #2, 1ec04 <scols_init_debug@@SMARTCOLS_2.25+0xb880>
   1ebac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ebb0:	ldr	x8, [x8, #4016]
   1ebb4:	ldr	x20, [x8]
   1ebb8:	bl	7390 <getpid@plt>
   1ebbc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ebc0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ebc4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ebc8:	mov	w2, w0
   1ebcc:	add	x1, x1, #0xbcb
   1ebd0:	add	x3, x3, #0x100
   1ebd4:	add	x4, x4, #0x108
   1ebd8:	mov	x0, x20
   1ebdc:	bl	7db0 <fprintf@plt>
   1ebe0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ebe4:	add	x1, x1, #0x7f0
   1ebe8:	mov	x0, x19
   1ebec:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ebf0:	ldr	x0, [x19, #160]
   1ebf4:	b	1ec08 <scols_init_debug@@SMARTCOLS_2.25+0xb884>
   1ebf8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1ebfc:	ldrb	w8, [x8, #2792]
   1ec00:	tbnz	w8, #2, 1ec14 <scols_init_debug@@SMARTCOLS_2.25+0xb890>
   1ec04:	mov	x0, xzr
   1ec08:	ldp	x20, x19, [sp, #16]
   1ec0c:	ldp	x29, x30, [sp], #32
   1ec10:	ret
   1ec14:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ec18:	ldr	x8, [x8, #4016]
   1ec1c:	ldr	x20, [x8]
   1ec20:	bl	7390 <getpid@plt>
   1ec24:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ec28:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ec2c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ec30:	mov	w2, w0
   1ec34:	add	x1, x1, #0xbcb
   1ec38:	add	x3, x3, #0x100
   1ec3c:	add	x4, x4, #0x108
   1ec40:	mov	x0, x20
   1ec44:	bl	7db0 <fprintf@plt>
   1ec48:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ec4c:	add	x1, x1, #0x7d1
   1ec50:	mov	x0, x19
   1ec54:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ec58:	b	1ec04 <scols_init_debug@@SMARTCOLS_2.25+0xb880>
   1ec5c:	stp	x29, x30, [sp, #-48]!
   1ec60:	str	x21, [sp, #16]
   1ec64:	stp	x20, x19, [sp, #32]
   1ec68:	mov	x29, sp
   1ec6c:	mov	x21, x1
   1ec70:	mov	x19, x0
   1ec74:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1ec78:	cbz	x0, 1eca0 <scols_init_debug@@SMARTCOLS_2.25+0xb91c>
   1ec7c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ec80:	add	x2, x2, #0x256
   1ec84:	mov	x1, x21
   1ec88:	bl	247e0 <scols_init_debug@@SMARTCOLS_2.25+0x1145c>
   1ec8c:	mov	w20, w0
   1ec90:	cbz	w0, 1ecd8 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1ec94:	ldrb	w8, [x19, #152]
   1ec98:	tbz	w8, #6, 1ecac <scols_init_debug@@SMARTCOLS_2.25+0xb928>
   1ec9c:	b	1ecd8 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1eca0:	mov	w20, #0xffffffea            	// #-22
   1eca4:	ldrb	w8, [x19, #152]
   1eca8:	tbnz	w8, #6, 1ecd8 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1ecac:	mov	x0, x19
   1ecb0:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1ecb4:	cbz	x0, 1eccc <scols_init_debug@@SMARTCOLS_2.25+0xb948>
   1ecb8:	mov	w20, wzr
   1ecbc:	cbz	x21, 1ecd8 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1ecc0:	ldr	x8, [x0, #24]
   1ecc4:	str	x8, [x21]
   1ecc8:	b	1ecd8 <scols_init_debug@@SMARTCOLS_2.25+0xb954>
   1eccc:	bl	7c90 <__errno_location@plt>
   1ecd0:	ldr	w8, [x0]
   1ecd4:	neg	w20, w8
   1ecd8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1ecdc:	ldrb	w8, [x8, #2792]
   1ece0:	tbnz	w8, #2, 1ecf8 <scols_init_debug@@SMARTCOLS_2.25+0xb974>
   1ece4:	mov	w0, w20
   1ece8:	ldp	x20, x19, [sp, #32]
   1ecec:	ldr	x21, [sp, #16]
   1ecf0:	ldp	x29, x30, [sp], #48
   1ecf4:	ret
   1ecf8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ecfc:	ldr	x8, [x8, #4016]
   1ed00:	ldr	x21, [x8]
   1ed04:	bl	7390 <getpid@plt>
   1ed08:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ed0c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ed10:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ed14:	mov	w2, w0
   1ed18:	add	x1, x1, #0xbcb
   1ed1c:	add	x3, x3, #0x100
   1ed20:	add	x4, x4, #0x108
   1ed24:	mov	x0, x21
   1ed28:	bl	7db0 <fprintf@plt>
   1ed2c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ed30:	add	x1, x1, #0x262
   1ed34:	mov	x0, x19
   1ed38:	mov	w2, w20
   1ed3c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ed40:	b	1ece4 <scols_init_debug@@SMARTCOLS_2.25+0xb960>
   1ed44:	sub	sp, sp, #0x30
   1ed48:	stp	x29, x30, [sp, #16]
   1ed4c:	stp	x20, x19, [sp, #32]
   1ed50:	add	x29, sp, #0x10
   1ed54:	mov	x20, x1
   1ed58:	mov	x19, x0
   1ed5c:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1ed60:	cbz	x0, 1ed78 <scols_init_debug@@SMARTCOLS_2.25+0xb9f4>
   1ed64:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ed68:	add	x2, x2, #0x275
   1ed6c:	mov	x1, x20
   1ed70:	bl	247e0 <scols_init_debug@@SMARTCOLS_2.25+0x1145c>
   1ed74:	cbz	w0, 1ed9c <scols_init_debug@@SMARTCOLS_2.25+0xba18>
   1ed78:	mov	x0, x19
   1ed7c:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   1ed80:	stur	wzr, [x29, #-4]
   1ed84:	tbnz	w0, #31, 1edb0 <scols_init_debug@@SMARTCOLS_2.25+0xba2c>
   1ed88:	sub	x1, x29, #0x4
   1ed8c:	bl	13b0c <scols_init_debug@@SMARTCOLS_2.25+0x788>
   1ed90:	cbnz	w0, 1edb4 <scols_init_debug@@SMARTCOLS_2.25+0xba30>
   1ed94:	ldursw	x8, [x29, #-4]
   1ed98:	str	x8, [x20]
   1ed9c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1eda0:	ldrb	w8, [x8, #2792]
   1eda4:	tbnz	w8, #2, 1edc4 <scols_init_debug@@SMARTCOLS_2.25+0xba40>
   1eda8:	mov	w0, wzr
   1edac:	b	1edb4 <scols_init_debug@@SMARTCOLS_2.25+0xba30>
   1edb0:	mov	w0, #0xffffffea            	// #-22
   1edb4:	ldp	x20, x19, [sp, #32]
   1edb8:	ldp	x29, x30, [sp, #16]
   1edbc:	add	sp, sp, #0x30
   1edc0:	ret
   1edc4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1edc8:	ldr	x8, [x8, #4016]
   1edcc:	ldr	x20, [x8]
   1edd0:	bl	7390 <getpid@plt>
   1edd4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1edd8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eddc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ede0:	mov	w2, w0
   1ede4:	add	x1, x1, #0xbcb
   1ede8:	add	x3, x3, #0x100
   1edec:	add	x4, x4, #0x108
   1edf0:	mov	x0, x20
   1edf4:	bl	7db0 <fprintf@plt>
   1edf8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1edfc:	add	x1, x1, #0x28e
   1ee00:	mov	x0, x19
   1ee04:	mov	w2, wzr
   1ee08:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ee0c:	b	1eda8 <scols_init_debug@@SMARTCOLS_2.25+0xba24>
   1ee10:	stp	x29, x30, [sp, #-48]!
   1ee14:	str	x21, [sp, #16]
   1ee18:	stp	x20, x19, [sp, #32]
   1ee1c:	mov	x29, sp
   1ee20:	mov	x21, x1
   1ee24:	mov	x19, x0
   1ee28:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1ee2c:	cbz	x0, 1ee54 <scols_init_debug@@SMARTCOLS_2.25+0xbad0>
   1ee30:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ee34:	add	x2, x2, #0x2a4
   1ee38:	mov	x1, x21
   1ee3c:	bl	247e0 <scols_init_debug@@SMARTCOLS_2.25+0x1145c>
   1ee40:	mov	w20, w0
   1ee44:	cbz	w0, 1ee8c <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1ee48:	ldrb	w8, [x19, #152]
   1ee4c:	tbz	w8, #6, 1ee60 <scols_init_debug@@SMARTCOLS_2.25+0xbadc>
   1ee50:	b	1ee8c <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1ee54:	mov	w20, #0xffffffea            	// #-22
   1ee58:	ldrb	w8, [x19, #152]
   1ee5c:	tbnz	w8, #6, 1ee8c <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1ee60:	mov	x0, x19
   1ee64:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1ee68:	cbz	x0, 1ee80 <scols_init_debug@@SMARTCOLS_2.25+0xbafc>
   1ee6c:	mov	w20, wzr
   1ee70:	cbz	x21, 1ee8c <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1ee74:	ldr	x8, [x0, #32]
   1ee78:	str	x8, [x21]
   1ee7c:	b	1ee8c <scols_init_debug@@SMARTCOLS_2.25+0xbb08>
   1ee80:	bl	7c90 <__errno_location@plt>
   1ee84:	ldr	w8, [x0]
   1ee88:	neg	w20, w8
   1ee8c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1ee90:	ldrb	w8, [x8, #2792]
   1ee94:	tbnz	w8, #2, 1eeac <scols_init_debug@@SMARTCOLS_2.25+0xbb28>
   1ee98:	mov	w0, w20
   1ee9c:	ldp	x20, x19, [sp, #32]
   1eea0:	ldr	x21, [sp, #16]
   1eea4:	ldp	x29, x30, [sp], #48
   1eea8:	ret
   1eeac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1eeb0:	ldr	x8, [x8, #4016]
   1eeb4:	ldr	x21, [x8]
   1eeb8:	bl	7390 <getpid@plt>
   1eebc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1eec0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eec4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eec8:	mov	w2, w0
   1eecc:	add	x1, x1, #0xbcb
   1eed0:	add	x3, x3, #0x100
   1eed4:	add	x4, x4, #0x108
   1eed8:	mov	x0, x21
   1eedc:	bl	7db0 <fprintf@plt>
   1eee0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eee4:	add	x1, x1, #0x2b3
   1eee8:	mov	x0, x19
   1eeec:	mov	w2, w20
   1eef0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1eef4:	b	1ee98 <scols_init_debug@@SMARTCOLS_2.25+0xbb14>
   1eef8:	stp	x29, x30, [sp, #-48]!
   1eefc:	str	x21, [sp, #16]
   1ef00:	stp	x20, x19, [sp, #32]
   1ef04:	mov	x29, sp
   1ef08:	mov	x21, x1
   1ef0c:	mov	x19, x0
   1ef10:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1ef14:	cbz	x0, 1ef2c <scols_init_debug@@SMARTCOLS_2.25+0xbba8>
   1ef18:	mov	w20, wzr
   1ef1c:	cbz	x21, 1ef38 <scols_init_debug@@SMARTCOLS_2.25+0xbbb4>
   1ef20:	ldr	w8, [x0, #44]
   1ef24:	str	w8, [x21]
   1ef28:	b	1ef38 <scols_init_debug@@SMARTCOLS_2.25+0xbbb4>
   1ef2c:	bl	7c90 <__errno_location@plt>
   1ef30:	ldr	w8, [x0]
   1ef34:	neg	w20, w8
   1ef38:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1ef3c:	ldrb	w8, [x8, #2792]
   1ef40:	tbnz	w8, #2, 1ef58 <scols_init_debug@@SMARTCOLS_2.25+0xbbd4>
   1ef44:	mov	w0, w20
   1ef48:	ldp	x20, x19, [sp, #32]
   1ef4c:	ldr	x21, [sp, #16]
   1ef50:	ldp	x29, x30, [sp], #48
   1ef54:	ret
   1ef58:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ef5c:	ldr	x8, [x8, #4016]
   1ef60:	ldr	x21, [x8]
   1ef64:	bl	7390 <getpid@plt>
   1ef68:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ef6c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ef70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ef74:	mov	w2, w0
   1ef78:	add	x1, x1, #0xbcb
   1ef7c:	add	x3, x3, #0x100
   1ef80:	add	x4, x4, #0x108
   1ef84:	mov	x0, x21
   1ef88:	bl	7db0 <fprintf@plt>
   1ef8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ef90:	add	x1, x1, #0x2c9
   1ef94:	mov	x0, x19
   1ef98:	mov	w2, w20
   1ef9c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1efa0:	b	1ef44 <scols_init_debug@@SMARTCOLS_2.25+0xbbc0>
   1efa4:	stp	x29, x30, [sp, #-32]!
   1efa8:	stp	x20, x19, [sp, #16]
   1efac:	mov	x29, sp
   1efb0:	mov	x19, x0
   1efb4:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1efb8:	cbz	x0, 1efc4 <scols_init_debug@@SMARTCOLS_2.25+0xbc40>
   1efbc:	add	x0, x0, #0x78
   1efc0:	b	1efd4 <scols_init_debug@@SMARTCOLS_2.25+0xbc50>
   1efc4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1efc8:	ldrb	w8, [x8, #2792]
   1efcc:	tbnz	w8, #2, 1efe0 <scols_init_debug@@SMARTCOLS_2.25+0xbc5c>
   1efd0:	mov	x0, xzr
   1efd4:	ldp	x20, x19, [sp, #16]
   1efd8:	ldp	x29, x30, [sp], #32
   1efdc:	ret
   1efe0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1efe4:	ldr	x8, [x8, #4016]
   1efe8:	ldr	x20, [x8]
   1efec:	bl	7390 <getpid@plt>
   1eff0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1eff4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1eff8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1effc:	mov	w2, w0
   1f000:	add	x1, x1, #0xbcb
   1f004:	add	x3, x3, #0x100
   1f008:	add	x4, x4, #0x108
   1f00c:	mov	x0, x20
   1f010:	bl	7db0 <fprintf@plt>
   1f014:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f018:	add	x1, x1, #0x2e2
   1f01c:	mov	x0, x19
   1f020:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f024:	b	1efd0 <scols_init_debug@@SMARTCOLS_2.25+0xbc4c>
   1f028:	stp	x29, x30, [sp, #-48]!
   1f02c:	str	x21, [sp, #16]
   1f030:	stp	x20, x19, [sp, #32]
   1f034:	mov	x29, sp
   1f038:	mov	x21, x1
   1f03c:	mov	x19, x0
   1f040:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f044:	cbz	x0, 1f05c <scols_init_debug@@SMARTCOLS_2.25+0xbcd8>
   1f048:	mov	w20, wzr
   1f04c:	cbz	x21, 1f068 <scols_init_debug@@SMARTCOLS_2.25+0xbce4>
   1f050:	ldr	x8, [x0]
   1f054:	str	x8, [x21]
   1f058:	b	1f068 <scols_init_debug@@SMARTCOLS_2.25+0xbce4>
   1f05c:	bl	7c90 <__errno_location@plt>
   1f060:	ldr	w8, [x0]
   1f064:	neg	w20, w8
   1f068:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f06c:	ldrb	w8, [x8, #2792]
   1f070:	tbnz	w8, #2, 1f088 <scols_init_debug@@SMARTCOLS_2.25+0xbd04>
   1f074:	mov	w0, w20
   1f078:	ldp	x20, x19, [sp, #32]
   1f07c:	ldr	x21, [sp, #16]
   1f080:	ldp	x29, x30, [sp], #48
   1f084:	ret
   1f088:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f08c:	ldr	x8, [x8, #4016]
   1f090:	ldr	x21, [x8]
   1f094:	bl	7390 <getpid@plt>
   1f098:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f09c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f0a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f0a4:	mov	w2, w0
   1f0a8:	add	x1, x1, #0xbcb
   1f0ac:	add	x3, x3, #0x100
   1f0b0:	add	x4, x4, #0x108
   1f0b4:	mov	x0, x21
   1f0b8:	bl	7db0 <fprintf@plt>
   1f0bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f0c0:	add	x1, x1, #0x2f8
   1f0c4:	mov	x0, x19
   1f0c8:	mov	w2, w20
   1f0cc:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f0d0:	b	1f074 <scols_init_debug@@SMARTCOLS_2.25+0xbcf0>
   1f0d4:	stp	x29, x30, [sp, #-48]!
   1f0d8:	str	x21, [sp, #16]
   1f0dc:	stp	x20, x19, [sp, #32]
   1f0e0:	mov	x29, sp
   1f0e4:	mov	x21, x1
   1f0e8:	mov	x19, x0
   1f0ec:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f0f0:	cbz	x0, 1f108 <scols_init_debug@@SMARTCOLS_2.25+0xbd84>
   1f0f4:	mov	w20, wzr
   1f0f8:	cbz	x21, 1f114 <scols_init_debug@@SMARTCOLS_2.25+0xbd90>
   1f0fc:	ldr	x8, [x0, #8]
   1f100:	str	x8, [x21]
   1f104:	b	1f114 <scols_init_debug@@SMARTCOLS_2.25+0xbd90>
   1f108:	bl	7c90 <__errno_location@plt>
   1f10c:	ldr	w8, [x0]
   1f110:	neg	w20, w8
   1f114:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f118:	ldrb	w8, [x8, #2792]
   1f11c:	tbnz	w8, #2, 1f134 <scols_init_debug@@SMARTCOLS_2.25+0xbdb0>
   1f120:	mov	w0, w20
   1f124:	ldp	x20, x19, [sp, #32]
   1f128:	ldr	x21, [sp, #16]
   1f12c:	ldp	x29, x30, [sp], #48
   1f130:	ret
   1f134:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f138:	ldr	x8, [x8, #4016]
   1f13c:	ldr	x21, [x8]
   1f140:	bl	7390 <getpid@plt>
   1f144:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f148:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f14c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f150:	mov	w2, w0
   1f154:	add	x1, x1, #0xbcb
   1f158:	add	x3, x3, #0x100
   1f15c:	add	x4, x4, #0x108
   1f160:	mov	x0, x21
   1f164:	bl	7db0 <fprintf@plt>
   1f168:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f16c:	add	x1, x1, #0x312
   1f170:	mov	x0, x19
   1f174:	mov	w2, w20
   1f178:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f17c:	b	1f120 <scols_init_debug@@SMARTCOLS_2.25+0xbd9c>
   1f180:	sub	sp, sp, #0x30
   1f184:	stp	x29, x30, [sp, #16]
   1f188:	add	x29, sp, #0x10
   1f18c:	stp	x20, x19, [sp, #32]
   1f190:	stur	wzr, [x29, #-4]
   1f194:	bl	1d4f8 <scols_init_debug@@SMARTCOLS_2.25+0xa174>
   1f198:	mov	w8, #0x1ff                 	// #511
   1f19c:	movk	w8, #0x3, lsl #16
   1f1a0:	cmp	w0, w8
   1f1a4:	b.le	1f1b0 <scols_init_debug@@SMARTCOLS_2.25+0xbe2c>
   1f1a8:	mov	w0, #0x1                   	// #1
   1f1ac:	b	1f1f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe70>
   1f1b0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f1b4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1f1b8:	add	x0, x0, #0x32c
   1f1bc:	add	x1, x1, #0x1ac
   1f1c0:	bl	73c0 <fopen@plt>
   1f1c4:	cbz	x0, 1f1f4 <scols_init_debug@@SMARTCOLS_2.25+0xbe70>
   1f1c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f1cc:	add	x1, x1, #0x5ab
   1f1d0:	sub	x2, x29, #0x4
   1f1d4:	mov	x19, x0
   1f1d8:	bl	7490 <__isoc99_fscanf@plt>
   1f1dc:	mov	w20, w0
   1f1e0:	mov	x0, x19
   1f1e4:	bl	7370 <fclose@plt>
   1f1e8:	ldur	w8, [x29, #-4]
   1f1ec:	cmp	w20, #0x1
   1f1f0:	csel	w0, w8, wzr, eq  // eq = none
   1f1f4:	ldp	x20, x19, [sp, #32]
   1f1f8:	ldp	x29, x30, [sp, #16]
   1f1fc:	add	sp, sp, #0x30
   1f200:	ret
   1f204:	sub	sp, sp, #0x30
   1f208:	stp	x29, x30, [sp, #16]
   1f20c:	stp	x20, x19, [sp, #32]
   1f210:	add	x29, sp, #0x10
   1f214:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1f218:	cbz	x0, 1f230 <scols_init_debug@@SMARTCOLS_2.25+0xbeac>
   1f21c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f220:	add	x2, x2, #0x351
   1f224:	add	x1, sp, #0x8
   1f228:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   1f22c:	cbz	w0, 1f298 <scols_init_debug@@SMARTCOLS_2.25+0xbf14>
   1f230:	stur	wzr, [x29, #-4]
   1f234:	bl	1d4f8 <scols_init_debug@@SMARTCOLS_2.25+0xa174>
   1f238:	mov	w8, #0x1ff                 	// #511
   1f23c:	movk	w8, #0x3, lsl #16
   1f240:	cmp	w0, w8
   1f244:	b.le	1f250 <scols_init_debug@@SMARTCOLS_2.25+0xbecc>
   1f248:	mov	w0, #0x1                   	// #1
   1f24c:	b	1f29c <scols_init_debug@@SMARTCOLS_2.25+0xbf18>
   1f250:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f254:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   1f258:	add	x0, x0, #0x32c
   1f25c:	add	x1, x1, #0x1ac
   1f260:	bl	73c0 <fopen@plt>
   1f264:	cbz	x0, 1f29c <scols_init_debug@@SMARTCOLS_2.25+0xbf18>
   1f268:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f26c:	add	x1, x1, #0x5ab
   1f270:	sub	x2, x29, #0x4
   1f274:	mov	x19, x0
   1f278:	bl	7490 <__isoc99_fscanf@plt>
   1f27c:	mov	w20, w0
   1f280:	mov	x0, x19
   1f284:	bl	7370 <fclose@plt>
   1f288:	ldur	w8, [x29, #-4]
   1f28c:	cmp	w20, #0x1
   1f290:	csel	w0, w8, wzr, eq  // eq = none
   1f294:	b	1f29c <scols_init_debug@@SMARTCOLS_2.25+0xbf18>
   1f298:	ldr	w0, [sp, #8]
   1f29c:	ldp	x20, x19, [sp, #32]
   1f2a0:	ldp	x29, x30, [sp, #16]
   1f2a4:	add	sp, sp, #0x30
   1f2a8:	ret
   1f2ac:	stp	x29, x30, [sp, #-32]!
   1f2b0:	str	x19, [sp, #16]
   1f2b4:	mov	x29, sp
   1f2b8:	mov	x19, x0
   1f2bc:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1f2c0:	cbz	x0, 1f2d8 <scols_init_debug@@SMARTCOLS_2.25+0xbf54>
   1f2c4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f2c8:	add	x2, x2, #0x35f
   1f2cc:	add	x1, x29, #0x1c
   1f2d0:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   1f2d4:	cbz	w0, 1f300 <scols_init_debug@@SMARTCOLS_2.25+0xbf7c>
   1f2d8:	ldrb	w8, [x19, #152]
   1f2dc:	tbnz	w8, #6, 1f2f8 <scols_init_debug@@SMARTCOLS_2.25+0xbf74>
   1f2e0:	mov	x0, x19
   1f2e4:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f2e8:	cbz	x0, 1f304 <scols_init_debug@@SMARTCOLS_2.25+0xbf80>
   1f2ec:	ldr	w8, [x0, #52]
   1f2f0:	and	w0, w8, #0x4
   1f2f4:	b	1f304 <scols_init_debug@@SMARTCOLS_2.25+0xbf80>
   1f2f8:	mov	w0, wzr
   1f2fc:	b	1f304 <scols_init_debug@@SMARTCOLS_2.25+0xbf80>
   1f300:	ldr	w0, [x29, #28]
   1f304:	ldr	x19, [sp, #16]
   1f308:	ldp	x29, x30, [sp], #32
   1f30c:	ret
   1f310:	stp	x29, x30, [sp, #-32]!
   1f314:	str	x19, [sp, #16]
   1f318:	mov	x29, sp
   1f31c:	mov	x19, x0
   1f320:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1f324:	cbz	x0, 1f33c <scols_init_debug@@SMARTCOLS_2.25+0xbfb8>
   1f328:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1f32c:	add	x2, x2, #0xaa5
   1f330:	add	x1, x29, #0x1c
   1f334:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   1f338:	cbz	w0, 1f364 <scols_init_debug@@SMARTCOLS_2.25+0xbfe0>
   1f33c:	ldrb	w8, [x19, #152]
   1f340:	tbnz	w8, #6, 1f35c <scols_init_debug@@SMARTCOLS_2.25+0xbfd8>
   1f344:	mov	x0, x19
   1f348:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f34c:	cbz	x0, 1f368 <scols_init_debug@@SMARTCOLS_2.25+0xbfe4>
   1f350:	ldr	w8, [x0, #52]
   1f354:	and	w0, w8, #0x1
   1f358:	b	1f368 <scols_init_debug@@SMARTCOLS_2.25+0xbfe4>
   1f35c:	mov	w0, wzr
   1f360:	b	1f368 <scols_init_debug@@SMARTCOLS_2.25+0xbfe4>
   1f364:	ldr	w0, [x29, #28]
   1f368:	ldr	x19, [sp, #16]
   1f36c:	ldp	x29, x30, [sp], #32
   1f370:	ret
   1f374:	stp	x29, x30, [sp, #-32]!
   1f378:	str	x19, [sp, #16]
   1f37c:	mov	x29, sp
   1f380:	mov	x19, x0
   1f384:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   1f388:	cbz	x0, 1f3a0 <scols_init_debug@@SMARTCOLS_2.25+0xc01c>
   1f38c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f390:	add	x2, x2, #0x36e
   1f394:	add	x1, x29, #0x1c
   1f398:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   1f39c:	cbz	w0, 1f3c8 <scols_init_debug@@SMARTCOLS_2.25+0xc044>
   1f3a0:	ldrb	w8, [x19, #152]
   1f3a4:	tbnz	w8, #6, 1f3c0 <scols_init_debug@@SMARTCOLS_2.25+0xc03c>
   1f3a8:	mov	x0, x19
   1f3ac:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f3b0:	cbz	x0, 1f3cc <scols_init_debug@@SMARTCOLS_2.25+0xc048>
   1f3b4:	ldr	w8, [x0, #52]
   1f3b8:	and	w0, w8, #0x10
   1f3bc:	b	1f3cc <scols_init_debug@@SMARTCOLS_2.25+0xc048>
   1f3c0:	mov	w0, wzr
   1f3c4:	b	1f3cc <scols_init_debug@@SMARTCOLS_2.25+0xc048>
   1f3c8:	ldr	w0, [x29, #28]
   1f3cc:	ldr	x19, [sp, #16]
   1f3d0:	ldp	x29, x30, [sp], #32
   1f3d4:	ret
   1f3d8:	sub	sp, sp, #0x70
   1f3dc:	stp	x29, x30, [sp, #16]
   1f3e0:	stp	x28, x27, [sp, #32]
   1f3e4:	stp	x26, x25, [sp, #48]
   1f3e8:	stp	x24, x23, [sp, #64]
   1f3ec:	stp	x22, x21, [sp, #80]
   1f3f0:	stp	x20, x19, [sp, #96]
   1f3f4:	add	x29, sp, #0x10
   1f3f8:	cbz	x0, 1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f3fc:	adrp	x27, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f400:	ldrb	w8, [x27, #2792]
   1f404:	mov	w22, w5
   1f408:	mov	x19, x4
   1f40c:	mov	x21, x3
   1f410:	mov	x23, x2
   1f414:	mov	x24, x1
   1f418:	mov	x20, x0
   1f41c:	tbnz	w8, #2, 1f60c <scols_init_debug@@SMARTCOLS_2.25+0xc288>
   1f420:	cbz	x24, 1f464 <scols_init_debug@@SMARTCOLS_2.25+0xc0e0>
   1f424:	mov	x0, x20
   1f428:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f42c:	cbz	x0, 1f4b4 <scols_init_debug@@SMARTCOLS_2.25+0xc130>
   1f430:	ldr	x28, [x0, #8]
   1f434:	mov	w25, wzr
   1f438:	ldrb	w8, [x27, #2792]
   1f43c:	tbnz	w8, #2, 1f4cc <scols_init_debug@@SMARTCOLS_2.25+0xc148>
   1f440:	cbnz	w25, 1f464 <scols_init_debug@@SMARTCOLS_2.25+0xc0e0>
   1f444:	mov	x0, x20
   1f448:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   1f44c:	cbz	x0, 1f51c <scols_init_debug@@SMARTCOLS_2.25+0xc198>
   1f450:	ldr	x26, [x0]
   1f454:	mov	w25, wzr
   1f458:	ldrb	w8, [x27, #2792]
   1f45c:	tbnz	w8, #2, 1f534 <scols_init_debug@@SMARTCOLS_2.25+0xc1b0>
   1f460:	cbz	w25, 1f580 <scols_init_debug@@SMARTCOLS_2.25+0xc1fc>
   1f464:	cbz	x23, 1f490 <scols_init_debug@@SMARTCOLS_2.25+0xc10c>
   1f468:	mov	x0, x20
   1f46c:	bl	1ea84 <scols_init_debug@@SMARTCOLS_2.25+0xb700>
   1f470:	cbz	x0, 1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f474:	mov	x1, x23
   1f478:	mov	x24, x0
   1f47c:	bl	77b0 <strcmp@plt>
   1f480:	mov	w23, w0
   1f484:	mov	x0, x24
   1f488:	bl	7840 <free@plt>
   1f48c:	cbz	w23, 1f598 <scols_init_debug@@SMARTCOLS_2.25+0xc214>
   1f490:	mov	w0, wzr
   1f494:	ldp	x20, x19, [sp, #96]
   1f498:	ldp	x22, x21, [sp, #80]
   1f49c:	ldp	x24, x23, [sp, #64]
   1f4a0:	ldp	x26, x25, [sp, #48]
   1f4a4:	ldp	x28, x27, [sp, #32]
   1f4a8:	ldp	x29, x30, [sp, #16]
   1f4ac:	add	sp, sp, #0x70
   1f4b0:	ret
   1f4b4:	bl	7c90 <__errno_location@plt>
   1f4b8:	ldr	w8, [x0]
   1f4bc:	mov	x28, xzr
   1f4c0:	neg	w25, w8
   1f4c4:	ldrb	w8, [x27, #2792]
   1f4c8:	tbz	w8, #2, 1f440 <scols_init_debug@@SMARTCOLS_2.25+0xc0bc>
   1f4cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f4d0:	ldr	x8, [x8, #4016]
   1f4d4:	ldr	x26, [x8]
   1f4d8:	bl	7390 <getpid@plt>
   1f4dc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f4e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f4e4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f4e8:	mov	w2, w0
   1f4ec:	add	x1, x1, #0xbcb
   1f4f0:	add	x3, x3, #0x100
   1f4f4:	add	x4, x4, #0x108
   1f4f8:	mov	x0, x26
   1f4fc:	bl	7db0 <fprintf@plt>
   1f500:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f504:	add	x1, x1, #0x312
   1f508:	mov	x0, x20
   1f50c:	mov	w2, w25
   1f510:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f514:	cbnz	w25, 1f464 <scols_init_debug@@SMARTCOLS_2.25+0xc0e0>
   1f518:	b	1f444 <scols_init_debug@@SMARTCOLS_2.25+0xc0c0>
   1f51c:	bl	7c90 <__errno_location@plt>
   1f520:	ldr	w8, [x0]
   1f524:	mov	x26, xzr
   1f528:	neg	w25, w8
   1f52c:	ldrb	w8, [x27, #2792]
   1f530:	tbz	w8, #2, 1f460 <scols_init_debug@@SMARTCOLS_2.25+0xc0dc>
   1f534:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f538:	ldr	x8, [x8, #4016]
   1f53c:	ldr	x27, [x8]
   1f540:	bl	7390 <getpid@plt>
   1f544:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f548:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f54c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f550:	mov	w2, w0
   1f554:	add	x1, x1, #0xbcb
   1f558:	add	x3, x3, #0x100
   1f55c:	add	x4, x4, #0x108
   1f560:	mov	x0, x27
   1f564:	bl	7db0 <fprintf@plt>
   1f568:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f56c:	add	x1, x1, #0x2f8
   1f570:	mov	x0, x20
   1f574:	mov	w2, w25
   1f578:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f57c:	cbnz	w25, 1f464 <scols_init_debug@@SMARTCOLS_2.25+0xc0e0>
   1f580:	ldr	x8, [x24, #8]
   1f584:	cmp	x28, x8
   1f588:	b.ne	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xc10c>  // b.any
   1f58c:	ldr	x8, [x24]
   1f590:	cmp	x26, x8
   1f594:	b.ne	1f490 <scols_init_debug@@SMARTCOLS_2.25+0xc10c>  // b.any
   1f598:	tbnz	w22, #4, 1f5a4 <scols_init_debug@@SMARTCOLS_2.25+0xc220>
   1f59c:	mov	w0, #0x1                   	// #1
   1f5a0:	b	1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f5a4:	add	x1, sp, #0x8
   1f5a8:	mov	x0, x20
   1f5ac:	str	xzr, [sp, #8]
   1f5b0:	bl	1ec5c <scols_init_debug@@SMARTCOLS_2.25+0xb8d8>
   1f5b4:	ldr	x9, [sp, #8]
   1f5b8:	cmp	w0, #0x0
   1f5bc:	cset	w10, eq  // eq = none
   1f5c0:	mov	w8, w0
   1f5c4:	cmp	x9, x21
   1f5c8:	cset	w11, eq  // eq = none
   1f5cc:	and	w0, w10, w11
   1f5d0:	tbz	w22, #9, 1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f5d4:	cbnz	w8, 1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f5d8:	cmp	x9, x21
   1f5dc:	b.ne	1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>  // b.any
   1f5e0:	mov	x1, sp
   1f5e4:	mov	x0, x20
   1f5e8:	str	xzr, [sp]
   1f5ec:	bl	1ee10 <scols_init_debug@@SMARTCOLS_2.25+0xba8c>
   1f5f0:	ldr	x8, [sp]
   1f5f4:	cmp	w0, #0x0
   1f5f8:	cset	w9, eq  // eq = none
   1f5fc:	cmp	x8, x19
   1f600:	cset	w8, eq  // eq = none
   1f604:	and	w0, w9, w8
   1f608:	b	1f494 <scols_init_debug@@SMARTCOLS_2.25+0xc110>
   1f60c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f610:	ldr	x8, [x8, #4016]
   1f614:	ldr	x25, [x8]
   1f618:	bl	7390 <getpid@plt>
   1f61c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f620:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f624:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f628:	mov	w2, w0
   1f62c:	add	x1, x1, #0xbcb
   1f630:	add	x3, x3, #0x100
   1f634:	add	x4, x4, #0x108
   1f638:	mov	x0, x25
   1f63c:	bl	7db0 <fprintf@plt>
   1f640:	ldrb	w8, [x20]
   1f644:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f648:	add	x1, x1, #0x377
   1f64c:	mov	x0, x20
   1f650:	cmp	w8, #0x0
   1f654:	csel	x2, xzr, x20, eq  // eq = none
   1f658:	mov	x3, x23
   1f65c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f660:	cbnz	x24, 1f424 <scols_init_debug@@SMARTCOLS_2.25+0xc0a0>
   1f664:	b	1f464 <scols_init_debug@@SMARTCOLS_2.25+0xc0e0>
   1f668:	stp	x29, x30, [sp, #-48]!
   1f66c:	str	x21, [sp, #16]
   1f670:	stp	x20, x19, [sp, #32]
   1f674:	mov	x29, sp
   1f678:	cbz	x0, 1f69c <scols_init_debug@@SMARTCOLS_2.25+0xc318>
   1f67c:	str	x1, [x0, #192]
   1f680:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f684:	ldrb	w8, [x8, #2792]
   1f688:	mov	x19, x1
   1f68c:	mov	x20, x0
   1f690:	tbnz	w8, #2, 1f6b0 <scols_init_debug@@SMARTCOLS_2.25+0xc32c>
   1f694:	mov	w0, wzr
   1f698:	b	1f6a0 <scols_init_debug@@SMARTCOLS_2.25+0xc31c>
   1f69c:	mov	w0, #0xffffffea            	// #-22
   1f6a0:	ldp	x20, x19, [sp, #32]
   1f6a4:	ldr	x21, [sp, #16]
   1f6a8:	ldp	x29, x30, [sp], #48
   1f6ac:	ret
   1f6b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f6b4:	ldr	x8, [x8, #4016]
   1f6b8:	ldr	x21, [x8]
   1f6bc:	bl	7390 <getpid@plt>
   1f6c0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f6c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f6c8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f6cc:	mov	w2, w0
   1f6d0:	add	x1, x1, #0xbcb
   1f6d4:	add	x3, x3, #0x100
   1f6d8:	add	x4, x4, #0x108
   1f6dc:	mov	x0, x21
   1f6e0:	bl	7db0 <fprintf@plt>
   1f6e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f6e8:	add	x1, x1, #0x38a
   1f6ec:	mov	x0, x20
   1f6f0:	mov	x2, x19
   1f6f4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f6f8:	b	1f694 <scols_init_debug@@SMARTCOLS_2.25+0xc310>
   1f6fc:	stp	x29, x30, [sp, #-48]!
   1f700:	str	x21, [sp, #16]
   1f704:	stp	x20, x19, [sp, #32]
   1f708:	mov	x29, sp
   1f70c:	cbz	x0, 1f730 <scols_init_debug@@SMARTCOLS_2.25+0xc3ac>
   1f710:	str	x1, [x0, #200]
   1f714:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f718:	ldrb	w8, [x8, #2792]
   1f71c:	mov	x19, x1
   1f720:	mov	x20, x0
   1f724:	tbnz	w8, #2, 1f744 <scols_init_debug@@SMARTCOLS_2.25+0xc3c0>
   1f728:	mov	w0, wzr
   1f72c:	b	1f734 <scols_init_debug@@SMARTCOLS_2.25+0xc3b0>
   1f730:	mov	w0, #0xffffffea            	// #-22
   1f734:	ldp	x20, x19, [sp, #32]
   1f738:	ldr	x21, [sp, #16]
   1f73c:	ldp	x29, x30, [sp], #48
   1f740:	ret
   1f744:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f748:	ldr	x8, [x8, #4016]
   1f74c:	ldr	x21, [x8]
   1f750:	bl	7390 <getpid@plt>
   1f754:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f758:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f75c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f760:	mov	w2, w0
   1f764:	add	x1, x1, #0xbcb
   1f768:	add	x3, x3, #0x100
   1f76c:	add	x4, x4, #0x108
   1f770:	mov	x0, x21
   1f774:	bl	7db0 <fprintf@plt>
   1f778:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f77c:	add	x1, x1, #0x399
   1f780:	mov	x0, x20
   1f784:	mov	x2, x19
   1f788:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f78c:	b	1f728 <scols_init_debug@@SMARTCOLS_2.25+0xc3a4>
   1f790:	stp	x29, x30, [sp, #-48]!
   1f794:	str	x21, [sp, #16]
   1f798:	stp	x20, x19, [sp, #32]
   1f79c:	mov	x29, sp
   1f7a0:	cbz	x0, 1f7c4 <scols_init_debug@@SMARTCOLS_2.25+0xc440>
   1f7a4:	str	x1, [x0, #144]
   1f7a8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f7ac:	ldrb	w8, [x8, #2792]
   1f7b0:	mov	x19, x1
   1f7b4:	mov	x20, x0
   1f7b8:	tbnz	w8, #2, 1f7d8 <scols_init_debug@@SMARTCOLS_2.25+0xc454>
   1f7bc:	mov	w0, wzr
   1f7c0:	b	1f7c8 <scols_init_debug@@SMARTCOLS_2.25+0xc444>
   1f7c4:	mov	w0, #0xffffffea            	// #-22
   1f7c8:	ldp	x20, x19, [sp, #32]
   1f7cc:	ldr	x21, [sp, #16]
   1f7d0:	ldp	x29, x30, [sp], #48
   1f7d4:	ret
   1f7d8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f7dc:	ldr	x8, [x8, #4016]
   1f7e0:	ldr	x21, [x8]
   1f7e4:	bl	7390 <getpid@plt>
   1f7e8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f7ec:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f7f0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f7f4:	mov	w2, w0
   1f7f8:	add	x1, x1, #0xbcb
   1f7fc:	add	x3, x3, #0x100
   1f800:	add	x4, x4, #0x108
   1f804:	mov	x0, x21
   1f808:	bl	7db0 <fprintf@plt>
   1f80c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f810:	add	x1, x1, #0x3ab
   1f814:	mov	x0, x20
   1f818:	mov	x2, x19
   1f81c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f820:	b	1f7bc <scols_init_debug@@SMARTCOLS_2.25+0xc438>
   1f824:	stp	x29, x30, [sp, #-48]!
   1f828:	str	x21, [sp, #16]
   1f82c:	stp	x20, x19, [sp, #32]
   1f830:	mov	x29, sp
   1f834:	cbz	x0, 1f858 <scols_init_debug@@SMARTCOLS_2.25+0xc4d4>
   1f838:	str	w1, [x0, #220]
   1f83c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f840:	ldrb	w8, [x8, #2792]
   1f844:	mov	w19, w1
   1f848:	mov	x20, x0
   1f84c:	tbnz	w8, #2, 1f86c <scols_init_debug@@SMARTCOLS_2.25+0xc4e8>
   1f850:	mov	w0, wzr
   1f854:	b	1f85c <scols_init_debug@@SMARTCOLS_2.25+0xc4d8>
   1f858:	mov	w0, #0xffffffea            	// #-22
   1f85c:	ldp	x20, x19, [sp, #32]
   1f860:	ldr	x21, [sp, #16]
   1f864:	ldp	x29, x30, [sp], #48
   1f868:	ret
   1f86c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f870:	ldr	x8, [x8, #4016]
   1f874:	ldr	x21, [x8]
   1f878:	bl	7390 <getpid@plt>
   1f87c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f880:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f884:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f888:	mov	w2, w0
   1f88c:	add	x1, x1, #0xbcb
   1f890:	add	x3, x3, #0x100
   1f894:	add	x4, x4, #0x108
   1f898:	mov	x0, x21
   1f89c:	bl	7db0 <fprintf@plt>
   1f8a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f8a4:	add	x1, x1, #0x3bd
   1f8a8:	mov	x0, x20
   1f8ac:	mov	w2, w19
   1f8b0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f8b4:	b	1f850 <scols_init_debug@@SMARTCOLS_2.25+0xc4cc>
   1f8b8:	stp	x29, x30, [sp, #-48]!
   1f8bc:	str	x21, [sp, #16]
   1f8c0:	stp	x20, x19, [sp, #32]
   1f8c4:	mov	x29, sp
   1f8c8:	cbz	x0, 1f958 <scols_init_debug@@SMARTCOLS_2.25+0xc5d4>
   1f8cc:	mov	x19, x0
   1f8d0:	mov	x0, x1
   1f8d4:	bl	13ff4 <scols_init_debug@@SMARTCOLS_2.25+0xc70>
   1f8d8:	str	x0, [x19, #128]
   1f8dc:	cbz	x0, 1f960 <scols_init_debug@@SMARTCOLS_2.25+0xc5dc>
   1f8e0:	add	x20, x19, #0xe0
   1f8e4:	mov	x1, x0
   1f8e8:	mov	w2, #0x3f                  	// #63
   1f8ec:	mov	x0, x20
   1f8f0:	bl	7bd0 <strncpy@plt>
   1f8f4:	strb	wzr, [x19, #287]
   1f8f8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f8fc:	ldrb	w8, [x8, #2792]
   1f900:	mov	w0, wzr
   1f904:	tbz	w8, #2, 1f96c <scols_init_debug@@SMARTCOLS_2.25+0xc5e8>
   1f908:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1f90c:	ldr	x8, [x8, #4016]
   1f910:	ldr	x21, [x8]
   1f914:	bl	7390 <getpid@plt>
   1f918:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1f91c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f920:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f924:	mov	w2, w0
   1f928:	add	x1, x1, #0xbcb
   1f92c:	add	x3, x3, #0x100
   1f930:	add	x4, x4, #0x108
   1f934:	mov	x0, x21
   1f938:	bl	7db0 <fprintf@plt>
   1f93c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1f940:	add	x1, x1, #0x3ca
   1f944:	mov	x0, x19
   1f948:	mov	x2, x20
   1f94c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1f950:	mov	w0, wzr
   1f954:	b	1f96c <scols_init_debug@@SMARTCOLS_2.25+0xc5e8>
   1f958:	mov	w0, #0xffffffea            	// #-22
   1f95c:	b	1f96c <scols_init_debug@@SMARTCOLS_2.25+0xc5e8>
   1f960:	bl	7c90 <__errno_location@plt>
   1f964:	ldr	w8, [x0]
   1f968:	neg	w0, w8
   1f96c:	ldp	x20, x19, [sp, #32]
   1f970:	ldr	x21, [sp, #16]
   1f974:	ldp	x29, x30, [sp], #48
   1f978:	ret
   1f97c:	sub	sp, sp, #0xf0
   1f980:	stp	x29, x30, [sp, #160]
   1f984:	stp	x26, x25, [sp, #176]
   1f988:	stp	x24, x23, [sp, #192]
   1f98c:	stp	x22, x21, [sp, #208]
   1f990:	stp	x20, x19, [sp, #224]
   1f994:	add	x29, sp, #0xa0
   1f998:	cbz	x0, 1fa30 <scols_init_debug@@SMARTCOLS_2.25+0xc6ac>
   1f99c:	ldrb	w8, [x0]
   1f9a0:	mov	x19, x0
   1f9a4:	cbz	w8, 1fa30 <scols_init_debug@@SMARTCOLS_2.25+0xc6ac>
   1f9a8:	ldr	x0, [x19, #128]
   1f9ac:	cbz	x0, 1fa30 <scols_init_debug@@SMARTCOLS_2.25+0xc6ac>
   1f9b0:	adrp	x25, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   1f9b4:	ldrb	w8, [x25, #2792]
   1f9b8:	tbnz	w8, #4, 1fd28 <scols_init_debug@@SMARTCOLS_2.25+0xc9a4>
   1f9bc:	ldr	w8, [x19, #220]
   1f9c0:	mov	w9, #0x2                   	// #2
   1f9c4:	bic	w22, w9, w8, lsl #1
   1f9c8:	orr	w1, w22, #0x80000
   1f9cc:	bl	7460 <open@plt>
   1f9d0:	tbnz	w0, #31, 1fa54 <scols_init_debug@@SMARTCOLS_2.25+0xc6d0>
   1f9d4:	mov	w20, w0
   1f9d8:	ldrb	w8, [x25, #2792]
   1f9dc:	tbnz	w8, #4, 1fa90 <scols_init_debug@@SMARTCOLS_2.25+0xc70c>
   1f9e0:	ldr	w0, [x19, #136]
   1f9e4:	cmn	w0, #0x1
   1f9e8:	b.eq	1fa0c <scols_init_debug@@SMARTCOLS_2.25+0xc688>  // b.none
   1f9ec:	ldr	w8, [x19, #140]
   1f9f0:	cmp	w8, w22
   1f9f4:	b.eq	1fa0c <scols_init_debug@@SMARTCOLS_2.25+0xc688>  // b.none
   1f9f8:	ldrb	w8, [x25, #2792]
   1f9fc:	tbnz	w8, #4, 1fe48 <scols_init_debug@@SMARTCOLS_2.25+0xcac4>
   1fa00:	bl	7690 <close@plt>
   1fa04:	movi	d0, #0xffffffff
   1fa08:	str	d0, [x19, #136]
   1fa0c:	ldr	w8, [x19, #152]
   1fa10:	cbz	w22, 1faf0 <scols_init_debug@@SMARTCOLS_2.25+0xc76c>
   1fa14:	ldr	w9, [x19, #220]
   1fa18:	and	w8, w8, #0xfffffffc
   1fa1c:	orr	w8, w8, #0x2
   1fa20:	str	w8, [x19, #152]
   1fa24:	and	w9, w9, #0xfffffffe
   1fa28:	str	w9, [x19, #220]
   1fa2c:	b	1fb04 <scols_init_debug@@SMARTCOLS_2.25+0xc780>
   1fa30:	mov	w24, #0xffffffea            	// #-22
   1fa34:	mov	w0, w24
   1fa38:	ldp	x20, x19, [sp, #224]
   1fa3c:	ldp	x22, x21, [sp, #208]
   1fa40:	ldp	x24, x23, [sp, #192]
   1fa44:	ldp	x26, x25, [sp, #176]
   1fa48:	ldp	x29, x30, [sp, #160]
   1fa4c:	add	sp, sp, #0xf0
   1fa50:	ret
   1fa54:	cbz	w22, 1fad8 <scols_init_debug@@SMARTCOLS_2.25+0xc754>
   1fa58:	bl	7c90 <__errno_location@plt>
   1fa5c:	ldr	w8, [x0]
   1fa60:	cmp	w8, #0x1e
   1fa64:	b.eq	1fa70 <scols_init_debug@@SMARTCOLS_2.25+0xc6ec>  // b.none
   1fa68:	cmp	w8, #0xd
   1fa6c:	b.ne	1fad8 <scols_init_debug@@SMARTCOLS_2.25+0xc754>  // b.any
   1fa70:	ldr	x0, [x19, #128]
   1fa74:	mov	w1, wzr
   1fa78:	bl	7460 <open@plt>
   1fa7c:	tbnz	w0, #31, 1fad8 <scols_init_debug@@SMARTCOLS_2.25+0xc754>
   1fa80:	mov	w20, w0
   1fa84:	mov	w22, wzr
   1fa88:	ldrb	w8, [x25, #2792]
   1fa8c:	tbz	w8, #4, 1f9e0 <scols_init_debug@@SMARTCOLS_2.25+0xc65c>
   1fa90:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fa94:	ldr	x8, [x8, #4016]
   1fa98:	ldr	x21, [x8]
   1fa9c:	bl	7390 <getpid@plt>
   1faa0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1faa4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1faa8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1faac:	mov	w2, w0
   1fab0:	add	x1, x1, #0xbcb
   1fab4:	add	x3, x3, #0x100
   1fab8:	add	x4, x4, #0x3de
   1fabc:	mov	x0, x21
   1fac0:	bl	7db0 <fprintf@plt>
   1fac4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fac8:	add	x1, x1, #0x418
   1facc:	mov	x0, x19
   1fad0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fad4:	b	1f9e0 <scols_init_debug@@SMARTCOLS_2.25+0xc65c>
   1fad8:	ldrb	w8, [x25, #2792]
   1fadc:	tbnz	w8, #4, 1fe00 <scols_init_debug@@SMARTCOLS_2.25+0xca7c>
   1fae0:	bl	7c90 <__errno_location@plt>
   1fae4:	ldr	w8, [x0]
   1fae8:	neg	w24, w8
   1faec:	b	1fa34 <scols_init_debug@@SMARTCOLS_2.25+0xc6b0>
   1faf0:	ldr	w9, [x19, #220]
   1faf4:	orr	w8, w8, #0x1
   1faf8:	str	w8, [x19, #152]
   1fafc:	orr	w8, w9, #0x1
   1fb00:	str	w8, [x19, #220]
   1fb04:	add	x23, x19, #0xa8
   1fb08:	mov	w24, #0x11                  	// #17
   1fb0c:	bl	7c90 <__errno_location@plt>
   1fb10:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fb14:	ldr	q0, [x8, #240]
   1fb18:	mov	x21, x0
   1fb1c:	str	q0, [sp]
   1fb20:	b	1fb40 <scols_init_debug@@SMARTCOLS_2.25+0xc7bc>
   1fb24:	ldr	q0, [sp]
   1fb28:	add	x0, sp, #0x10
   1fb2c:	mov	x1, xzr
   1fb30:	str	q0, [sp, #16]
   1fb34:	bl	78b0 <nanosleep@plt>
   1fb38:	subs	w24, w24, #0x1
   1fb3c:	b.eq	1fb70 <scols_init_debug@@SMARTCOLS_2.25+0xc7ec>  // b.none
   1fb40:	mov	x0, x19
   1fb44:	str	wzr, [x21]
   1fb48:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   1fb4c:	mov	w22, w0
   1fb50:	tbz	w0, #31, 1fc0c <scols_init_debug@@SMARTCOLS_2.25+0xc888>
   1fb54:	ldrb	w8, [x19, #156]
   1fb58:	tbz	w8, #3, 1fb70 <scols_init_debug@@SMARTCOLS_2.25+0xc7ec>
   1fb5c:	ldr	w8, [x21]
   1fb60:	cmp	w8, #0xd
   1fb64:	b.eq	1fb24 <scols_init_debug@@SMARTCOLS_2.25+0xc7a0>  // b.none
   1fb68:	cmp	w8, #0x2
   1fb6c:	b.eq	1fb24 <scols_init_debug@@SMARTCOLS_2.25+0xc7a0>  // b.none
   1fb70:	ldr	w8, [x21]
   1fb74:	mov	w23, wzr
   1fb78:	mov	w26, wzr
   1fb7c:	neg	w24, w8
   1fb80:	tbnz	w20, #31, 1fb8c <scols_init_debug@@SMARTCOLS_2.25+0xc808>
   1fb84:	mov	w0, w20
   1fb88:	bl	7690 <close@plt>
   1fb8c:	cmn	w24, #0x10
   1fb90:	cset	w8, eq  // eq = none
   1fb94:	eor	w9, w23, #0x1
   1fb98:	orr	w8, w9, w8
   1fb9c:	tbnz	w8, #0, 1fbb0 <scols_init_debug@@SMARTCOLS_2.25+0xc82c>
   1fba0:	mov	w1, #0x4c01                	// #19457
   1fba4:	mov	w0, w22
   1fba8:	mov	w2, wzr
   1fbac:	bl	7df0 <ioctl@plt>
   1fbb0:	cbz	w26, 1fbb8 <scols_init_debug@@SMARTCOLS_2.25+0xc834>
   1fbb4:	str	w26, [x21]
   1fbb8:	ldrb	w8, [x25, #2792]
   1fbbc:	tbz	w8, #4, 1fa34 <scols_init_debug@@SMARTCOLS_2.25+0xc6b0>
   1fbc0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fbc4:	ldr	x8, [x8, #4016]
   1fbc8:	ldr	x20, [x8]
   1fbcc:	bl	7390 <getpid@plt>
   1fbd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fbd4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fbd8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fbdc:	mov	w2, w0
   1fbe0:	add	x1, x1, #0xbcb
   1fbe4:	add	x3, x3, #0x100
   1fbe8:	add	x4, x4, #0x3de
   1fbec:	mov	x0, x20
   1fbf0:	bl	7db0 <fprintf@plt>
   1fbf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fbf8:	add	x1, x1, #0x4d3
   1fbfc:	mov	x0, x19
   1fc00:	mov	w2, w24
   1fc04:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fc08:	b	1fa34 <scols_init_debug@@SMARTCOLS_2.25+0xc6b0>
   1fc0c:	ldrb	w8, [x25, #2792]
   1fc10:	tbnz	w8, #4, 1fe94 <scols_init_debug@@SMARTCOLS_2.25+0xcb10>
   1fc14:	mov	w1, #0x4c00                	// #19456
   1fc18:	mov	w0, w22
   1fc1c:	mov	w2, w20
   1fc20:	bl	7df0 <ioctl@plt>
   1fc24:	tbnz	w0, #31, 1fcd8 <scols_init_debug@@SMARTCOLS_2.25+0xc954>
   1fc28:	ldrb	w8, [x25, #2792]
   1fc2c:	tbnz	w8, #4, 1fee8 <scols_init_debug@@SMARTCOLS_2.25+0xcb64>
   1fc30:	ldr	x1, [x19, #144]
   1fc34:	cbz	x1, 1fc44 <scols_init_debug@@SMARTCOLS_2.25+0xc8c0>
   1fc38:	mov	x0, x19
   1fc3c:	bl	2037c <scols_init_debug@@SMARTCOLS_2.25+0xcff8>
   1fc40:	tbnz	w0, #31, 1fd88 <scols_init_debug@@SMARTCOLS_2.25+0xca04>
   1fc44:	mov	w1, #0x4c04                	// #19460
   1fc48:	mov	w0, w22
   1fc4c:	mov	x2, x23
   1fc50:	bl	7df0 <ioctl@plt>
   1fc54:	cbz	w0, 1fc98 <scols_init_debug@@SMARTCOLS_2.25+0xc914>
   1fc58:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   1fc5c:	ldr	q0, [x8, #416]
   1fc60:	str	q0, [sp]
   1fc64:	ldr	w26, [x21]
   1fc68:	cmp	w26, #0xb
   1fc6c:	b.ne	1fd74 <scols_init_debug@@SMARTCOLS_2.25+0xc9f0>  // b.any
   1fc70:	ldr	q0, [sp]
   1fc74:	add	x0, sp, #0x10
   1fc78:	mov	x1, xzr
   1fc7c:	str	q0, [sp, #16]
   1fc80:	bl	78b0 <nanosleep@plt>
   1fc84:	mov	w1, #0x4c04                	// #19460
   1fc88:	mov	w0, w22
   1fc8c:	mov	x2, x23
   1fc90:	bl	7df0 <ioctl@plt>
   1fc94:	cbnz	w0, 1fc64 <scols_init_debug@@SMARTCOLS_2.25+0xc8e0>
   1fc98:	ldrb	w8, [x25, #2792]
   1fc9c:	tbnz	w8, #4, 20038 <scols_init_debug@@SMARTCOLS_2.25+0xccb4>
   1fca0:	ldr	x8, [x19, #192]
   1fca4:	cbnz	x8, 1fcb0 <scols_init_debug@@SMARTCOLS_2.25+0xc92c>
   1fca8:	ldr	x8, [x19, #200]
   1fcac:	cbz	x8, 1ffd8 <scols_init_debug@@SMARTCOLS_2.25+0xcc54>
   1fcb0:	add	x2, sp, #0x10
   1fcb4:	mov	w0, wzr
   1fcb8:	mov	w1, w20
   1fcbc:	bl	7ae0 <__fxstat@plt>
   1fcc0:	cbz	w0, 1fd98 <scols_init_debug@@SMARTCOLS_2.25+0xca14>
   1fcc4:	ldrb	w8, [x25, #2792]
   1fcc8:	tbnz	w8, #2, 20088 <scols_init_debug@@SMARTCOLS_2.25+0xcd04>
   1fccc:	ldr	w8, [x21]
   1fcd0:	neg	w24, w8
   1fcd4:	b	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xcc58>
   1fcd8:	ldr	w26, [x21]
   1fcdc:	ldrb	w8, [x25, #2792]
   1fce0:	neg	w24, w26
   1fce4:	tbz	w8, #4, 1fd80 <scols_init_debug@@SMARTCOLS_2.25+0xc9fc>
   1fce8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fcec:	ldr	x8, [x8, #4016]
   1fcf0:	ldr	x23, [x8]
   1fcf4:	bl	7390 <getpid@plt>
   1fcf8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fcfc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd00:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd04:	mov	w2, w0
   1fd08:	add	x1, x1, #0xbcb
   1fd0c:	add	x3, x3, #0x100
   1fd10:	add	x4, x4, #0x3de
   1fd14:	mov	x0, x23
   1fd18:	bl	7db0 <fprintf@plt>
   1fd1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd20:	add	x1, x1, #0x46a
   1fd24:	b	2010c <scols_init_debug@@SMARTCOLS_2.25+0xcd88>
   1fd28:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fd2c:	ldr	x8, [x8, #4016]
   1fd30:	ldr	x20, [x8]
   1fd34:	bl	7390 <getpid@plt>
   1fd38:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fd3c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd40:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd44:	mov	w2, w0
   1fd48:	add	x1, x1, #0xbcb
   1fd4c:	add	x3, x3, #0x100
   1fd50:	add	x4, x4, #0x3de
   1fd54:	mov	x0, x20
   1fd58:	bl	7db0 <fprintf@plt>
   1fd5c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fd60:	add	x1, x1, #0x3e4
   1fd64:	mov	x0, x19
   1fd68:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fd6c:	ldr	x0, [x19, #128]
   1fd70:	b	1f9bc <scols_init_debug@@SMARTCOLS_2.25+0xc638>
   1fd74:	ldrb	w8, [x25, #2792]
   1fd78:	neg	w24, w26
   1fd7c:	tbnz	w8, #4, 200d0 <scols_init_debug@@SMARTCOLS_2.25+0xcd4c>
   1fd80:	mov	w23, #0x1                   	// #1
   1fd84:	b	1fb80 <scols_init_debug@@SMARTCOLS_2.25+0xc7fc>
   1fd88:	mov	w24, w0
   1fd8c:	neg	w26, w0
   1fd90:	mov	w23, #0x1                   	// #1
   1fd94:	b	1fb80 <scols_init_debug@@SMARTCOLS_2.25+0xc7fc>
   1fd98:	ldr	w8, [sp, #32]
   1fd9c:	and	w8, w8, #0xf000
   1fda0:	cmp	w8, #0x6, lsl #12
   1fda4:	b.ne	1fedc <scols_init_debug@@SMARTCOLS_2.25+0xcb58>  // b.any
   1fda8:	sub	x1, x29, #0x10
   1fdac:	mov	w0, w20
   1fdb0:	bl	139f8 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   1fdb4:	cbz	w0, 1ff38 <scols_init_debug@@SMARTCOLS_2.25+0xcbb4>
   1fdb8:	ldrb	w8, [x25, #2792]
   1fdbc:	tbz	w8, #2, 1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   1fdc0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fdc4:	ldr	x8, [x8, #4016]
   1fdc8:	ldr	x24, [x8]
   1fdcc:	bl	7390 <getpid@plt>
   1fdd0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fdd4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fdd8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fddc:	mov	w2, w0
   1fde0:	add	x1, x1, #0xbcb
   1fde4:	add	x3, x3, #0x100
   1fde8:	add	x4, x4, #0x108
   1fdec:	mov	x0, x24
   1fdf0:	bl	7db0 <fprintf@plt>
   1fdf4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fdf8:	add	x1, x1, #0x820
   1fdfc:	b	200c4 <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   1fe00:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fe04:	ldr	x8, [x8, #4016]
   1fe08:	ldr	x20, [x8]
   1fe0c:	bl	7390 <getpid@plt>
   1fe10:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fe14:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe18:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe1c:	mov	w2, w0
   1fe20:	add	x1, x1, #0xbcb
   1fe24:	add	x3, x3, #0x100
   1fe28:	add	x4, x4, #0x3de
   1fe2c:	mov	x0, x20
   1fe30:	bl	7db0 <fprintf@plt>
   1fe34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe38:	add	x1, x1, #0x3fb
   1fe3c:	mov	x0, x19
   1fe40:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fe44:	b	1fae0 <scols_init_debug@@SMARTCOLS_2.25+0xc75c>
   1fe48:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fe4c:	ldr	x8, [x8, #4016]
   1fe50:	ldr	x21, [x8]
   1fe54:	bl	7390 <getpid@plt>
   1fe58:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fe5c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe60:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe64:	mov	w2, w0
   1fe68:	add	x1, x1, #0xbcb
   1fe6c:	add	x3, x3, #0x100
   1fe70:	add	x4, x4, #0x3de
   1fe74:	mov	x0, x21
   1fe78:	bl	7db0 <fprintf@plt>
   1fe7c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fe80:	add	x1, x1, #0x42e
   1fe84:	mov	x0, x19
   1fe88:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fe8c:	ldr	w0, [x19, #136]
   1fe90:	b	1fa00 <scols_init_debug@@SMARTCOLS_2.25+0xc67c>
   1fe94:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1fe98:	ldr	x8, [x8, #4016]
   1fe9c:	ldr	x24, [x8]
   1fea0:	bl	7390 <getpid@plt>
   1fea4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fea8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1feac:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1feb0:	mov	w2, w0
   1feb4:	add	x1, x1, #0xbcb
   1feb8:	add	x3, x3, #0x100
   1febc:	add	x4, x4, #0x3de
   1fec0:	mov	x0, x24
   1fec4:	bl	7db0 <fprintf@plt>
   1fec8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1fecc:	add	x1, x1, #0x45a
   1fed0:	mov	x0, x19
   1fed4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1fed8:	b	1fc14 <scols_init_debug@@SMARTCOLS_2.25+0xc890>
   1fedc:	ldr	x8, [sp, #64]
   1fee0:	stur	x8, [x29, #-16]
   1fee4:	b	1ff3c <scols_init_debug@@SMARTCOLS_2.25+0xcbb8>
   1fee8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1feec:	ldr	x8, [x8, #4016]
   1fef0:	ldr	x24, [x8]
   1fef4:	bl	7390 <getpid@plt>
   1fef8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1fefc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ff00:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ff04:	mov	w2, w0
   1ff08:	add	x1, x1, #0xbcb
   1ff0c:	add	x3, x3, #0x100
   1ff10:	add	x4, x4, #0x3de
   1ff14:	mov	x0, x24
   1ff18:	bl	7db0 <fprintf@plt>
   1ff1c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ff20:	add	x1, x1, #0x481
   1ff24:	mov	x0, x19
   1ff28:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   1ff2c:	ldr	x1, [x19, #144]
   1ff30:	cbnz	x1, 1fc38 <scols_init_debug@@SMARTCOLS_2.25+0xc8b4>
   1ff34:	b	1fc44 <scols_init_debug@@SMARTCOLS_2.25+0xc8c0>
   1ff38:	ldur	x8, [x29, #-16]
   1ff3c:	cbz	x8, 1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xcc4c>
   1ff40:	ldr	x10, [x19, #192]
   1ff44:	subs	x9, x8, x10
   1ff48:	b.ls	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xcc4c>  // b.plast
   1ff4c:	cbz	x10, 1ff58 <scols_init_debug@@SMARTCOLS_2.25+0xcbd4>
   1ff50:	mov	x8, x9
   1ff54:	stur	x9, [x29, #-16]
   1ff58:	ldr	x9, [x19, #200]
   1ff5c:	cbz	x9, 1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xcbe8>
   1ff60:	cmp	x9, x8
   1ff64:	b.cs	1ff6c <scols_init_debug@@SMARTCOLS_2.25+0xcbe8>  // b.hs, b.nlast
   1ff68:	stur	x9, [x29, #-16]
   1ff6c:	mov	x0, x19
   1ff70:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   1ff74:	tbnz	w0, #31, 2011c <scols_init_debug@@SMARTCOLS_2.25+0xcd98>
   1ff78:	sub	x1, x29, #0x8
   1ff7c:	mov	w24, w0
   1ff80:	bl	139f8 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   1ff84:	cbz	w0, 201ac <scols_init_debug@@SMARTCOLS_2.25+0xce28>
   1ff88:	ldrb	w8, [x25, #2792]
   1ff8c:	tbz	w8, #2, 1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   1ff90:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   1ff94:	ldr	x8, [x8, #4016]
   1ff98:	ldr	x24, [x8]
   1ff9c:	bl	7390 <getpid@plt>
   1ffa0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   1ffa4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ffa8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ffac:	mov	w2, w0
   1ffb0:	add	x1, x1, #0xbcb
   1ffb4:	add	x3, x3, #0x100
   1ffb8:	add	x4, x4, #0x108
   1ffbc:	mov	x0, x24
   1ffc0:	bl	7db0 <fprintf@plt>
   1ffc4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   1ffc8:	add	x1, x1, #0x878
   1ffcc:	b	200c4 <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   1ffd0:	ldrb	w8, [x25, #2792]
   1ffd4:	tbnz	w8, #2, 20208 <scols_init_debug@@SMARTCOLS_2.25+0xce84>
   1ffd8:	mov	w24, wzr
   1ffdc:	cbz	w24, 1ffec <scols_init_debug@@SMARTCOLS_2.25+0xcc68>
   1ffe0:	mov	w26, wzr
   1ffe4:	mov	w23, #0x1                   	// #1
   1ffe8:	b	1fb80 <scols_init_debug@@SMARTCOLS_2.25+0xc7fc>
   1ffec:	mov	w0, w20
   1fff0:	bl	7690 <close@plt>
   1fff4:	movi	v0.2d, #0x0
   1fff8:	stp	q0, q0, [x23]
   1fffc:	stp	q0, q0, [x23, #32]
   20000:	stp	q0, q0, [x23, #64]
   20004:	stp	q0, q0, [x23, #96]
   20008:	stp	q0, q0, [x23, #128]
   2000c:	stp	q0, q0, [x23, #160]
   20010:	stp	q0, q0, [x23, #192]
   20014:	str	xzr, [x23, #224]
   20018:	ldrb	w8, [x19, #156]
   2001c:	mov	w9, #0xfa                  	// #250
   20020:	and	w8, w8, w9
   20024:	strb	w8, [x19, #156]
   20028:	ldrb	w8, [x25, #2792]
   2002c:	tbnz	w8, #4, 20164 <scols_init_debug@@SMARTCOLS_2.25+0xcde0>
   20030:	mov	w24, wzr
   20034:	b	1fa34 <scols_init_debug@@SMARTCOLS_2.25+0xc6b0>
   20038:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2003c:	ldr	x8, [x8, #4016]
   20040:	ldr	x24, [x8]
   20044:	bl	7390 <getpid@plt>
   20048:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2004c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20050:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20054:	mov	w2, w0
   20058:	add	x1, x1, #0xbcb
   2005c:	add	x3, x3, #0x100
   20060:	add	x4, x4, #0x3de
   20064:	mov	x0, x24
   20068:	bl	7db0 <fprintf@plt>
   2006c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20070:	add	x1, x1, #0x4ae
   20074:	mov	x0, x19
   20078:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   2007c:	ldr	x8, [x19, #192]
   20080:	cbnz	x8, 1fcb0 <scols_init_debug@@SMARTCOLS_2.25+0xc92c>
   20084:	b	1fca8 <scols_init_debug@@SMARTCOLS_2.25+0xc924>
   20088:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2008c:	ldr	x8, [x8, #4016]
   20090:	ldr	x24, [x8]
   20094:	bl	7390 <getpid@plt>
   20098:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2009c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   200a0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   200a4:	mov	w2, w0
   200a8:	add	x1, x1, #0xbcb
   200ac:	add	x3, x3, #0x100
   200b0:	add	x4, x4, #0x108
   200b4:	mov	x0, x24
   200b8:	bl	7db0 <fprintf@plt>
   200bc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   200c0:	add	x1, x1, #0x803
   200c4:	mov	x0, x19
   200c8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   200cc:	b	1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   200d0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   200d4:	ldr	x8, [x8, #4016]
   200d8:	ldr	x23, [x8]
   200dc:	bl	7390 <getpid@plt>
   200e0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   200e4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   200e8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   200ec:	mov	w2, w0
   200f0:	add	x1, x1, #0xbcb
   200f4:	add	x3, x3, #0x100
   200f8:	add	x4, x4, #0x3de
   200fc:	mov	x0, x23
   20100:	bl	7db0 <fprintf@plt>
   20104:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20108:	add	x1, x1, #0x491
   2010c:	mov	x0, x19
   20110:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20114:	mov	w23, #0x1                   	// #1
   20118:	b	1fb80 <scols_init_debug@@SMARTCOLS_2.25+0xc7fc>
   2011c:	ldrb	w8, [x25, #2792]
   20120:	tbz	w8, #2, 1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   20124:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20128:	ldr	x8, [x8, #4016]
   2012c:	ldr	x24, [x8]
   20130:	bl	7390 <getpid@plt>
   20134:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20138:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2013c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20140:	mov	w2, w0
   20144:	add	x1, x1, #0xbcb
   20148:	add	x3, x3, #0x100
   2014c:	add	x4, x4, #0x108
   20150:	mov	x0, x24
   20154:	bl	7db0 <fprintf@plt>
   20158:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2015c:	add	x1, x1, #0x862
   20160:	b	200c4 <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   20164:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20168:	ldr	x8, [x8, #4016]
   2016c:	ldr	x20, [x8]
   20170:	bl	7390 <getpid@plt>
   20174:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20178:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2017c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20180:	mov	w2, w0
   20184:	add	x1, x1, #0xbcb
   20188:	add	x3, x3, #0x100
   2018c:	add	x4, x4, #0x3de
   20190:	mov	x0, x20
   20194:	bl	7db0 <fprintf@plt>
   20198:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2019c:	add	x1, x1, #0x4c4
   201a0:	mov	x0, x19
   201a4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   201a8:	b	20030 <scols_init_debug@@SMARTCOLS_2.25+0xccac>
   201ac:	ldur	x8, [x29, #-16]
   201b0:	tst	x8, #0x1ff
   201b4:	b.eq	201c8 <scols_init_debug@@SMARTCOLS_2.25+0xce44>  // b.none
   201b8:	ldrb	w9, [x25, #2792]
   201bc:	tbnz	w9, #2, 20288 <scols_init_debug@@SMARTCOLS_2.25+0xcf04>
   201c0:	and	x8, x8, #0xfffffffffffffe00
   201c4:	stur	x8, [x29, #-16]
   201c8:	ldur	x9, [x29, #-8]
   201cc:	cmp	x8, x9
   201d0:	b.eq	1ffd8 <scols_init_debug@@SMARTCOLS_2.25+0xcc54>  // b.none
   201d4:	ldrb	w8, [x25, #2792]
   201d8:	tbnz	w8, #2, 202dc <scols_init_debug@@SMARTCOLS_2.25+0xcf58>
   201dc:	mov	x0, x19
   201e0:	bl	2063c <scols_init_debug@@SMARTCOLS_2.25+0xd2b8>
   201e4:	cbz	w0, 20254 <scols_init_debug@@SMARTCOLS_2.25+0xced0>
   201e8:	ldr	w8, [x21]
   201ec:	cmp	w8, #0x19
   201f0:	b.eq	201fc <scols_init_debug@@SMARTCOLS_2.25+0xce78>  // b.none
   201f4:	cmp	w8, #0x16
   201f8:	b.ne	1fcd0 <scols_init_debug@@SMARTCOLS_2.25+0xc94c>  // b.any
   201fc:	mov	w8, #0x22                  	// #34
   20200:	str	w8, [x21]
   20204:	b	1fcd0 <scols_init_debug@@SMARTCOLS_2.25+0xc94c>
   20208:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2020c:	ldr	x8, [x8, #4016]
   20210:	ldr	x24, [x8]
   20214:	bl	7390 <getpid@plt>
   20218:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2021c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20220:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20224:	mov	w2, w0
   20228:	add	x1, x1, #0xbcb
   2022c:	add	x3, x3, #0x100
   20230:	add	x4, x4, #0x108
   20234:	mov	x0, x24
   20238:	bl	7db0 <fprintf@plt>
   2023c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20240:	add	x1, x1, #0x840
   20244:	mov	x0, x19
   20248:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   2024c:	mov	w24, wzr
   20250:	b	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xcc58>
   20254:	sub	x1, x29, #0x8
   20258:	mov	w0, w24
   2025c:	bl	139f8 <scols_init_debug@@SMARTCOLS_2.25+0x674>
   20260:	cbnz	w0, 1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   20264:	ldp	x8, x9, [x29, #-16]
   20268:	cmp	x8, x9
   2026c:	b.eq	1ffd8 <scols_init_debug@@SMARTCOLS_2.25+0xcc54>  // b.none
   20270:	mov	w8, #0x22                  	// #34
   20274:	str	w8, [x21]
   20278:	ldrb	w8, [x25, #2792]
   2027c:	tbnz	w8, #2, 20330 <scols_init_debug@@SMARTCOLS_2.25+0xcfac>
   20280:	mov	w24, #0xffffffde            	// #-34
   20284:	b	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xcc58>
   20288:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2028c:	ldr	x8, [x8, #4016]
   20290:	mov	x26, x25
   20294:	ldr	x25, [x8]
   20298:	bl	7390 <getpid@plt>
   2029c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   202a0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   202a4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   202a8:	mov	w2, w0
   202ac:	add	x1, x1, #0xbcb
   202b0:	add	x3, x3, #0x100
   202b4:	add	x4, x4, #0x108
   202b8:	mov	x0, x25
   202bc:	mov	x25, x26
   202c0:	bl	7db0 <fprintf@plt>
   202c4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   202c8:	add	x1, x1, #0x899
   202cc:	mov	x0, x19
   202d0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   202d4:	ldur	x8, [x29, #-16]
   202d8:	b	201c0 <scols_init_debug@@SMARTCOLS_2.25+0xce3c>
   202dc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   202e0:	ldr	x8, [x8, #4016]
   202e4:	mov	x26, x25
   202e8:	ldr	x25, [x8]
   202ec:	bl	7390 <getpid@plt>
   202f0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   202f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   202f8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   202fc:	mov	w2, w0
   20300:	add	x1, x1, #0xbcb
   20304:	add	x3, x3, #0x100
   20308:	add	x4, x4, #0x108
   2030c:	mov	x0, x25
   20310:	mov	x25, x26
   20314:	bl	7db0 <fprintf@plt>
   20318:	ldp	x3, x2, [x29, #-16]
   2031c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20320:	add	x1, x1, #0x8c6
   20324:	mov	x0, x19
   20328:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   2032c:	b	201dc <scols_init_debug@@SMARTCOLS_2.25+0xce58>
   20330:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20334:	ldr	x8, [x8, #4016]
   20338:	ldr	x24, [x8]
   2033c:	bl	7390 <getpid@plt>
   20340:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20344:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20348:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2034c:	mov	w2, w0
   20350:	add	x1, x1, #0xbcb
   20354:	add	x3, x3, #0x100
   20358:	add	x4, x4, #0x108
   2035c:	mov	x0, x24
   20360:	bl	7db0 <fprintf@plt>
   20364:	ldp	x3, x2, [x29, #-16]
   20368:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2036c:	add	x1, x1, #0x8fc
   20370:	mov	x0, x19
   20374:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20378:	b	1fccc <scols_init_debug@@SMARTCOLS_2.25+0xc948>
   2037c:	stp	x29, x30, [sp, #-48]!
   20380:	str	x21, [sp, #16]
   20384:	stp	x20, x19, [sp, #32]
   20388:	mov	x29, sp
   2038c:	mov	x20, x1
   20390:	mov	x19, x0
   20394:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   20398:	tbnz	w0, #31, 203c0 <scols_init_debug@@SMARTCOLS_2.25+0xd03c>
   2039c:	mov	w1, #0x4c09                	// #19465
   203a0:	mov	x2, x20
   203a4:	bl	7df0 <ioctl@plt>
   203a8:	tbnz	w0, #31, 203c8 <scols_init_debug@@SMARTCOLS_2.25+0xd044>
   203ac:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   203b0:	ldrb	w8, [x8, #2792]
   203b4:	tbnz	w8, #2, 203f4 <scols_init_debug@@SMARTCOLS_2.25+0xd070>
   203b8:	mov	w20, wzr
   203bc:	b	203e0 <scols_init_debug@@SMARTCOLS_2.25+0xd05c>
   203c0:	mov	w20, #0xffffffea            	// #-22
   203c4:	b	203e0 <scols_init_debug@@SMARTCOLS_2.25+0xd05c>
   203c8:	bl	7c90 <__errno_location@plt>
   203cc:	ldr	w8, [x0]
   203d0:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   203d4:	ldrb	w9, [x9, #2792]
   203d8:	neg	w20, w8
   203dc:	tbnz	w9, #2, 2043c <scols_init_debug@@SMARTCOLS_2.25+0xd0b8>
   203e0:	mov	w0, w20
   203e4:	ldp	x20, x19, [sp, #32]
   203e8:	ldr	x21, [sp, #16]
   203ec:	ldp	x29, x30, [sp], #48
   203f0:	ret
   203f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   203f8:	ldr	x8, [x8, #4016]
   203fc:	ldr	x20, [x8]
   20400:	bl	7390 <getpid@plt>
   20404:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20408:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2040c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20410:	mov	w2, w0
   20414:	add	x1, x1, #0xbcb
   20418:	add	x3, x3, #0x100
   2041c:	add	x4, x4, #0x108
   20420:	mov	x0, x20
   20424:	bl	7db0 <fprintf@plt>
   20428:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2042c:	add	x1, x1, #0x557
   20430:	mov	x0, x19
   20434:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20438:	b	203b8 <scols_init_debug@@SMARTCOLS_2.25+0xd034>
   2043c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20440:	ldr	x8, [x8, #4016]
   20444:	ldr	x21, [x8]
   20448:	bl	7390 <getpid@plt>
   2044c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20450:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20454:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20458:	mov	w2, w0
   2045c:	add	x1, x1, #0xbcb
   20460:	add	x3, x3, #0x100
   20464:	add	x4, x4, #0x108
   20468:	mov	x0, x21
   2046c:	bl	7db0 <fprintf@plt>
   20470:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20474:	add	x1, x1, #0x538
   20478:	mov	x0, x19
   2047c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20480:	b	203e0 <scols_init_debug@@SMARTCOLS_2.25+0xd05c>
   20484:	sub	sp, sp, #0x60
   20488:	stp	x29, x30, [sp, #32]
   2048c:	str	x23, [sp, #48]
   20490:	stp	x22, x21, [sp, #64]
   20494:	stp	x20, x19, [sp, #80]
   20498:	add	x29, sp, #0x20
   2049c:	mov	x19, x0
   204a0:	bl	7c90 <__errno_location@plt>
   204a4:	mov	x20, x0
   204a8:	str	wzr, [x0]
   204ac:	mov	x0, x19
   204b0:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   204b4:	tbnz	w0, #31, 20530 <scols_init_debug@@SMARTCOLS_2.25+0xd1ac>
   204b8:	adrp	x23, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   204bc:	ldrb	w8, [x23, #2792]
   204c0:	mov	w21, w0
   204c4:	tbnz	w8, #4, 20564 <scols_init_debug@@SMARTCOLS_2.25+0xd1e0>
   204c8:	add	x22, x19, #0xa8
   204cc:	mov	w1, #0x4c04                	// #19460
   204d0:	mov	w0, w21
   204d4:	mov	x2, x22
   204d8:	bl	7df0 <ioctl@plt>
   204dc:	cbz	w0, 20520 <scols_init_debug@@SMARTCOLS_2.25+0xd19c>
   204e0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   204e4:	ldr	q0, [x8, #416]
   204e8:	str	q0, [sp]
   204ec:	ldr	w8, [x20]
   204f0:	cmp	w8, #0xb
   204f4:	b.ne	2053c <scols_init_debug@@SMARTCOLS_2.25+0xd1b8>  // b.any
   204f8:	ldr	q0, [sp]
   204fc:	add	x0, sp, #0x10
   20500:	mov	x1, xzr
   20504:	str	q0, [sp, #16]
   20508:	bl	78b0 <nanosleep@plt>
   2050c:	mov	w1, #0x4c04                	// #19460
   20510:	mov	w0, w21
   20514:	mov	x2, x22
   20518:	bl	7df0 <ioctl@plt>
   2051c:	cbnz	w0, 204ec <scols_init_debug@@SMARTCOLS_2.25+0xd168>
   20520:	ldrb	w8, [x23, #2792]
   20524:	tbnz	w8, #4, 205ac <scols_init_debug@@SMARTCOLS_2.25+0xd228>
   20528:	mov	w20, wzr
   2052c:	b	20548 <scols_init_debug@@SMARTCOLS_2.25+0xd1c4>
   20530:	ldr	w8, [x20]
   20534:	neg	w20, w8
   20538:	b	20548 <scols_init_debug@@SMARTCOLS_2.25+0xd1c4>
   2053c:	ldrb	w9, [x23, #2792]
   20540:	neg	w20, w8
   20544:	tbnz	w9, #4, 205f4 <scols_init_debug@@SMARTCOLS_2.25+0xd270>
   20548:	mov	w0, w20
   2054c:	ldp	x20, x19, [sp, #80]
   20550:	ldp	x22, x21, [sp, #64]
   20554:	ldr	x23, [sp, #48]
   20558:	ldp	x29, x30, [sp, #32]
   2055c:	add	sp, sp, #0x60
   20560:	ret
   20564:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20568:	ldr	x8, [x8, #4016]
   2056c:	ldr	x22, [x8]
   20570:	bl	7390 <getpid@plt>
   20574:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20578:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2057c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20580:	mov	w2, w0
   20584:	add	x1, x1, #0xbcb
   20588:	add	x3, x3, #0x100
   2058c:	add	x4, x4, #0x3de
   20590:	mov	x0, x22
   20594:	bl	7db0 <fprintf@plt>
   20598:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2059c:	add	x1, x1, #0x45a
   205a0:	mov	x0, x19
   205a4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   205a8:	b	204c8 <scols_init_debug@@SMARTCOLS_2.25+0xd144>
   205ac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   205b0:	ldr	x8, [x8, #4016]
   205b4:	ldr	x20, [x8]
   205b8:	bl	7390 <getpid@plt>
   205bc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   205c0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   205c4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   205c8:	mov	w2, w0
   205cc:	add	x1, x1, #0xbcb
   205d0:	add	x3, x3, #0x100
   205d4:	add	x4, x4, #0x3de
   205d8:	mov	x0, x20
   205dc:	bl	7db0 <fprintf@plt>
   205e0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   205e4:	add	x1, x1, #0x4ae
   205e8:	mov	x0, x19
   205ec:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   205f0:	b	20528 <scols_init_debug@@SMARTCOLS_2.25+0xd1a4>
   205f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   205f8:	ldr	x8, [x8, #4016]
   205fc:	ldr	x21, [x8]
   20600:	bl	7390 <getpid@plt>
   20604:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20608:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2060c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20610:	mov	w2, w0
   20614:	add	x1, x1, #0xbcb
   20618:	add	x3, x3, #0x100
   2061c:	add	x4, x4, #0x3de
   20620:	mov	x0, x21
   20624:	bl	7db0 <fprintf@plt>
   20628:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2062c:	add	x1, x1, #0x491
   20630:	mov	x0, x19
   20634:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20638:	b	20548 <scols_init_debug@@SMARTCOLS_2.25+0xd1c4>
   2063c:	stp	x29, x30, [sp, #-48]!
   20640:	str	x21, [sp, #16]
   20644:	stp	x20, x19, [sp, #32]
   20648:	mov	x29, sp
   2064c:	mov	x19, x0
   20650:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   20654:	tbnz	w0, #31, 2067c <scols_init_debug@@SMARTCOLS_2.25+0xd2f8>
   20658:	mov	w1, #0x4c07                	// #19463
   2065c:	mov	w2, wzr
   20660:	bl	7df0 <ioctl@plt>
   20664:	tbnz	w0, #31, 20684 <scols_init_debug@@SMARTCOLS_2.25+0xd300>
   20668:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   2066c:	ldrb	w8, [x8, #2792]
   20670:	tbnz	w8, #2, 206b0 <scols_init_debug@@SMARTCOLS_2.25+0xd32c>
   20674:	mov	w20, wzr
   20678:	b	2069c <scols_init_debug@@SMARTCOLS_2.25+0xd318>
   2067c:	mov	w20, #0xffffffea            	// #-22
   20680:	b	2069c <scols_init_debug@@SMARTCOLS_2.25+0xd318>
   20684:	bl	7c90 <__errno_location@plt>
   20688:	ldr	w8, [x0]
   2068c:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20690:	ldrb	w9, [x9, #2792]
   20694:	neg	w20, w8
   20698:	tbnz	w9, #2, 206f8 <scols_init_debug@@SMARTCOLS_2.25+0xd374>
   2069c:	mov	w0, w20
   206a0:	ldp	x20, x19, [sp, #32]
   206a4:	ldr	x21, [sp, #16]
   206a8:	ldp	x29, x30, [sp], #48
   206ac:	ret
   206b0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   206b4:	ldr	x8, [x8, #4016]
   206b8:	ldr	x20, [x8]
   206bc:	bl	7390 <getpid@plt>
   206c0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   206c4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   206c8:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   206cc:	mov	w2, w0
   206d0:	add	x1, x1, #0xbcb
   206d4:	add	x3, x3, #0x100
   206d8:	add	x4, x4, #0x108
   206dc:	mov	x0, x20
   206e0:	bl	7db0 <fprintf@plt>
   206e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   206e8:	add	x1, x1, #0x4ff
   206ec:	mov	x0, x19
   206f0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   206f4:	b	20674 <scols_init_debug@@SMARTCOLS_2.25+0xd2f0>
   206f8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   206fc:	ldr	x8, [x8, #4016]
   20700:	ldr	x21, [x8]
   20704:	bl	7390 <getpid@plt>
   20708:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2070c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20710:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20714:	mov	w2, w0
   20718:	add	x1, x1, #0xbcb
   2071c:	add	x3, x3, #0x100
   20720:	add	x4, x4, #0x108
   20724:	mov	x0, x21
   20728:	bl	7db0 <fprintf@plt>
   2072c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20730:	add	x1, x1, #0x4e2
   20734:	mov	x0, x19
   20738:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   2073c:	b	2069c <scols_init_debug@@SMARTCOLS_2.25+0xd318>
   20740:	stp	x29, x30, [sp, #-48]!
   20744:	str	x21, [sp, #16]
   20748:	stp	x20, x19, [sp, #32]
   2074c:	mov	x29, sp
   20750:	mov	x20, x1
   20754:	mov	x19, x0
   20758:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   2075c:	tbnz	w0, #31, 20784 <scols_init_debug@@SMARTCOLS_2.25+0xd400>
   20760:	mov	w1, #0x4c08                	// #19464
   20764:	mov	x2, x20
   20768:	bl	7df0 <ioctl@plt>
   2076c:	tbnz	w0, #31, 2078c <scols_init_debug@@SMARTCOLS_2.25+0xd408>
   20770:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20774:	ldrb	w8, [x8, #2792]
   20778:	tbnz	w8, #2, 207b8 <scols_init_debug@@SMARTCOLS_2.25+0xd434>
   2077c:	mov	w20, wzr
   20780:	b	207a4 <scols_init_debug@@SMARTCOLS_2.25+0xd420>
   20784:	mov	w20, #0xffffffea            	// #-22
   20788:	b	207a4 <scols_init_debug@@SMARTCOLS_2.25+0xd420>
   2078c:	bl	7c90 <__errno_location@plt>
   20790:	ldr	w8, [x0]
   20794:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20798:	ldrb	w9, [x9, #2792]
   2079c:	neg	w20, w8
   207a0:	tbnz	w9, #2, 20800 <scols_init_debug@@SMARTCOLS_2.25+0xd47c>
   207a4:	mov	w0, w20
   207a8:	ldp	x20, x19, [sp, #32]
   207ac:	ldr	x21, [sp, #16]
   207b0:	ldp	x29, x30, [sp], #48
   207b4:	ret
   207b8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   207bc:	ldr	x8, [x8, #4016]
   207c0:	ldr	x20, [x8]
   207c4:	bl	7390 <getpid@plt>
   207c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   207cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   207d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   207d4:	mov	w2, w0
   207d8:	add	x1, x1, #0xbcb
   207dc:	add	x3, x3, #0x100
   207e0:	add	x4, x4, #0x108
   207e4:	mov	x0, x20
   207e8:	bl	7db0 <fprintf@plt>
   207ec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   207f0:	add	x1, x1, #0x52a
   207f4:	mov	x0, x19
   207f8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   207fc:	b	2077c <scols_init_debug@@SMARTCOLS_2.25+0xd3f8>
   20800:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20804:	ldr	x8, [x8, #4016]
   20808:	ldr	x21, [x8]
   2080c:	bl	7390 <getpid@plt>
   20810:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20814:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20818:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2081c:	mov	w2, w0
   20820:	add	x1, x1, #0xbcb
   20824:	add	x3, x3, #0x100
   20828:	add	x4, x4, #0x108
   2082c:	mov	x0, x21
   20830:	bl	7db0 <fprintf@plt>
   20834:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20838:	add	x1, x1, #0x50c
   2083c:	mov	x0, x19
   20840:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20844:	b	207a4 <scols_init_debug@@SMARTCOLS_2.25+0xd420>
   20848:	stp	x29, x30, [sp, #-32]!
   2084c:	stp	x20, x19, [sp, #16]
   20850:	mov	x29, sp
   20854:	mov	x19, x0
   20858:	bl	1dd5c <scols_init_debug@@SMARTCOLS_2.25+0xa9d8>
   2085c:	tbnz	w0, #31, 20884 <scols_init_debug@@SMARTCOLS_2.25+0xd500>
   20860:	mov	w1, #0x4c01                	// #19457
   20864:	mov	w2, wzr
   20868:	bl	7df0 <ioctl@plt>
   2086c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20870:	ldr	w8, [x8, #2792]
   20874:	tbnz	w0, #31, 2088c <scols_init_debug@@SMARTCOLS_2.25+0xd508>
   20878:	tbnz	w8, #2, 208a8 <scols_init_debug@@SMARTCOLS_2.25+0xd524>
   2087c:	mov	w0, wzr
   20880:	b	2089c <scols_init_debug@@SMARTCOLS_2.25+0xd518>
   20884:	mov	w0, #0xffffffea            	// #-22
   20888:	b	2089c <scols_init_debug@@SMARTCOLS_2.25+0xd518>
   2088c:	tbnz	w8, #2, 208f0 <scols_init_debug@@SMARTCOLS_2.25+0xd56c>
   20890:	bl	7c90 <__errno_location@plt>
   20894:	ldr	w8, [x0]
   20898:	neg	w0, w8
   2089c:	ldp	x20, x19, [sp, #16]
   208a0:	ldp	x29, x30, [sp], #32
   208a4:	ret
   208a8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   208ac:	ldr	x8, [x8, #4016]
   208b0:	ldr	x20, [x8]
   208b4:	bl	7390 <getpid@plt>
   208b8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   208bc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   208c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   208c4:	mov	w2, w0
   208c8:	add	x1, x1, #0xbcb
   208cc:	add	x3, x3, #0x100
   208d0:	add	x4, x4, #0x108
   208d4:	mov	x0, x20
   208d8:	bl	7db0 <fprintf@plt>
   208dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   208e0:	add	x1, x1, #0x585
   208e4:	mov	x0, x19
   208e8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   208ec:	b	2087c <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   208f0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   208f4:	ldr	x8, [x8, #4016]
   208f8:	ldr	x20, [x8]
   208fc:	bl	7390 <getpid@plt>
   20900:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20904:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20908:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2090c:	mov	w2, w0
   20910:	add	x1, x1, #0xbcb
   20914:	add	x3, x3, #0x100
   20918:	add	x4, x4, #0x108
   2091c:	mov	x0, x20
   20920:	bl	7db0 <fprintf@plt>
   20924:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20928:	add	x1, x1, #0x56e
   2092c:	mov	x0, x19
   20930:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20934:	b	20890 <scols_init_debug@@SMARTCOLS_2.25+0xd50c>
   20938:	sub	sp, sp, #0x40
   2093c:	stp	x29, x30, [sp, #16]
   20940:	stp	x22, x21, [sp, #32]
   20944:	stp	x20, x19, [sp, #48]
   20948:	add	x29, sp, #0x10
   2094c:	mov	x19, x0
   20950:	mov	w8, #0xffffffff            	// #-1
   20954:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20958:	stur	w8, [x29, #-4]
   2095c:	cbz	x0, 20a14 <scols_init_debug@@SMARTCOLS_2.25+0xd690>
   20960:	ldrb	w8, [x19]
   20964:	cbz	w8, 20a14 <scols_init_debug@@SMARTCOLS_2.25+0xd690>
   20968:	ldrb	w8, [x19, #153]
   2096c:	tbnz	w8, #0, 20980 <scols_init_debug@@SMARTCOLS_2.25+0xd5fc>
   20970:	mov	w20, #0xffffffda            	// #-38
   20974:	ldrb	w8, [x22, #2792]
   20978:	tbz	w8, #2, 20a20 <scols_init_debug@@SMARTCOLS_2.25+0xd69c>
   2097c:	b	20a60 <scols_init_debug@@SMARTCOLS_2.25+0xd6dc>
   20980:	mov	w1, #0x2f                  	// #47
   20984:	mov	x0, x19
   20988:	bl	76c0 <strrchr@plt>
   2098c:	cbz	x0, 20a14 <scols_init_debug@@SMARTCOLS_2.25+0xd690>
   20990:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20994:	add	x1, x1, #0x594
   20998:	sub	x2, x29, #0x4
   2099c:	mov	x20, x0
   209a0:	bl	7b60 <__isoc99_sscanf@plt>
   209a4:	cmp	w0, #0x1
   209a8:	b.eq	209c8 <scols_init_debug@@SMARTCOLS_2.25+0xd644>  // b.none
   209ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   209b0:	add	x1, x1, #0x59c
   209b4:	sub	x2, x29, #0x4
   209b8:	mov	x0, x20
   209bc:	bl	7b60 <__isoc99_sscanf@plt>
   209c0:	cmp	w0, #0x1
   209c4:	b.ne	20a14 <scols_init_debug@@SMARTCOLS_2.25+0xd690>  // b.any
   209c8:	ldur	w8, [x29, #-4]
   209cc:	tbnz	w8, #31, 20a14 <scols_init_debug@@SMARTCOLS_2.25+0xd690>
   209d0:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   209d4:	mov	w1, #0x2                   	// #2
   209d8:	add	x0, x0, #0x181
   209dc:	movk	w1, #0x8, lsl #16
   209e0:	bl	7460 <open@plt>
   209e4:	tbnz	w0, #31, 20a38 <scols_init_debug@@SMARTCOLS_2.25+0xd6b4>
   209e8:	ldrb	w8, [x22, #2792]
   209ec:	mov	w21, w0
   209f0:	tbnz	w8, #2, 20aac <scols_init_debug@@SMARTCOLS_2.25+0xd728>
   209f4:	ldur	w2, [x29, #-4]
   209f8:	mov	w1, #0x4c80                	// #19584
   209fc:	mov	w0, w21
   20a00:	bl	7df0 <ioctl@plt>
   20a04:	mov	w20, w0
   20a08:	mov	w0, w21
   20a0c:	bl	7690 <close@plt>
   20a10:	b	20a3c <scols_init_debug@@SMARTCOLS_2.25+0xd6b8>
   20a14:	mov	w20, #0xffffffea            	// #-22
   20a18:	ldrb	w8, [x22, #2792]
   20a1c:	tbnz	w8, #2, 20a60 <scols_init_debug@@SMARTCOLS_2.25+0xd6dc>
   20a20:	mov	w0, w20
   20a24:	ldp	x20, x19, [sp, #48]
   20a28:	ldp	x22, x21, [sp, #32]
   20a2c:	ldp	x29, x30, [sp, #16]
   20a30:	add	sp, sp, #0x40
   20a34:	ret
   20a38:	mov	w20, #0xffffffea            	// #-22
   20a3c:	ldrb	w8, [x19, #156]
   20a40:	lsr	w9, w20, #28
   20a44:	and	w9, w9, #0x8
   20a48:	and	w8, w8, #0xfffffff7
   20a4c:	orr	w8, w9, w8
   20a50:	eor	w8, w8, #0x8
   20a54:	strb	w8, [x19, #156]
   20a58:	ldrb	w8, [x22, #2792]
   20a5c:	tbz	w8, #2, 20a20 <scols_init_debug@@SMARTCOLS_2.25+0xd69c>
   20a60:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20a64:	ldr	x8, [x8, #4016]
   20a68:	ldr	x21, [x8]
   20a6c:	bl	7390 <getpid@plt>
   20a70:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20a74:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20a78:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20a7c:	mov	w2, w0
   20a80:	add	x1, x1, #0xbcb
   20a84:	add	x3, x3, #0x100
   20a88:	add	x4, x4, #0x108
   20a8c:	mov	x0, x21
   20a90:	bl	7db0 <fprintf@plt>
   20a94:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20a98:	add	x1, x1, #0x5ae
   20a9c:	mov	x0, x19
   20aa0:	mov	w2, w20
   20aa4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20aa8:	b	20a20 <scols_init_debug@@SMARTCOLS_2.25+0xd69c>
   20aac:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20ab0:	ldr	x8, [x8, #4016]
   20ab4:	ldr	x20, [x8]
   20ab8:	bl	7390 <getpid@plt>
   20abc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20ac0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20ac4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20ac8:	mov	w2, w0
   20acc:	add	x1, x1, #0xbcb
   20ad0:	add	x3, x3, #0x100
   20ad4:	add	x4, x4, #0x108
   20ad8:	mov	x0, x20
   20adc:	bl	7db0 <fprintf@plt>
   20ae0:	ldur	w2, [x29, #-4]
   20ae4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20ae8:	add	x1, x1, #0x5a0
   20aec:	mov	x0, x19
   20af0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20af4:	b	209f4 <scols_init_debug@@SMARTCOLS_2.25+0xd670>
   20af8:	sub	sp, sp, #0x50
   20afc:	stp	x22, x21, [sp, #48]
   20b00:	adrp	x22, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   20b04:	ldrb	w8, [x22, #2792]
   20b08:	stp	x20, x19, [sp, #64]
   20b0c:	mov	x19, x0
   20b10:	stp	x29, x30, [sp, #16]
   20b14:	str	x23, [sp, #32]
   20b18:	add	x29, sp, #0x10
   20b1c:	tbnz	w8, #2, 20c20 <scols_init_debug@@SMARTCOLS_2.25+0xd89c>
   20b20:	ldrb	w8, [x19, #153]
   20b24:	tbz	w8, #0, 20bcc <scols_init_debug@@SMARTCOLS_2.25+0xd848>
   20b28:	ldrb	w8, [x22, #2792]
   20b2c:	tbnz	w8, #2, 20cb8 <scols_init_debug@@SMARTCOLS_2.25+0xd934>
   20b30:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20b34:	mov	w1, #0x2                   	// #2
   20b38:	add	x0, x0, #0x181
   20b3c:	movk	w1, #0x8, lsl #16
   20b40:	bl	7460 <open@plt>
   20b44:	mov	w21, w0
   20b48:	mov	w23, #0xffffffff            	// #-1
   20b4c:	tbnz	w0, #31, 20b90 <scols_init_debug@@SMARTCOLS_2.25+0xd80c>
   20b50:	mov	w1, #0x4c82                	// #19586
   20b54:	mov	w0, w21
   20b58:	bl	7df0 <ioctl@plt>
   20b5c:	mov	w20, w0
   20b60:	tbnz	w0, #31, 20b94 <scols_init_debug@@SMARTCOLS_2.25+0xd810>
   20b64:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20b68:	add	x2, x2, #0x595
   20b6c:	mov	x0, sp
   20b70:	mov	w1, #0x10                  	// #16
   20b74:	mov	w3, w20
   20b78:	bl	7300 <snprintf@plt>
   20b7c:	mov	x1, sp
   20b80:	mov	x0, x19
   20b84:	bl	1e4a0 <scols_init_debug@@SMARTCOLS_2.25+0xb11c>
   20b88:	mov	w20, w0
   20b8c:	b	20b94 <scols_init_debug@@SMARTCOLS_2.25+0xd810>
   20b90:	mov	w20, #0xffffffff            	// #-1
   20b94:	ldrb	w8, [x19, #156]
   20b98:	cmp	w20, #0x0
   20b9c:	ccmp	w21, w23, #0x4, eq  // eq = none
   20ba0:	mov	w9, #0x8                   	// #8
   20ba4:	csel	w9, w9, wzr, gt
   20ba8:	and	w8, w8, #0xfffffff7
   20bac:	orr	w8, w9, w8
   20bb0:	strb	w8, [x19, #156]
   20bb4:	tbnz	w21, #31, 20bc0 <scols_init_debug@@SMARTCOLS_2.25+0xd83c>
   20bb8:	mov	w0, w21
   20bbc:	bl	7690 <close@plt>
   20bc0:	ldrb	w8, [x22, #2792]
   20bc4:	tbnz	w8, #2, 20d00 <scols_init_debug@@SMARTCOLS_2.25+0xd97c>
   20bc8:	tbz	w20, #31, 20c04 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   20bcc:	ldrb	w8, [x22, #2792]
   20bd0:	tbnz	w8, #2, 20c70 <scols_init_debug@@SMARTCOLS_2.25+0xd8ec>
   20bd4:	mov	w1, #0x1                   	// #1
   20bd8:	mov	x0, x19
   20bdc:	bl	1de40 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   20be0:	mov	w20, w0
   20be4:	cbnz	w0, 20c04 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   20be8:	mov	x0, x19
   20bec:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   20bf0:	mov	w20, w0
   20bf4:	mov	x0, x19
   20bf8:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   20bfc:	ldrb	w8, [x22, #2792]
   20c00:	tbnz	w8, #2, 20d50 <scols_init_debug@@SMARTCOLS_2.25+0xd9cc>
   20c04:	mov	w0, w20
   20c08:	ldp	x20, x19, [sp, #64]
   20c0c:	ldp	x22, x21, [sp, #48]
   20c10:	ldr	x23, [sp, #32]
   20c14:	ldp	x29, x30, [sp, #16]
   20c18:	add	sp, sp, #0x50
   20c1c:	ret
   20c20:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20c24:	ldr	x8, [x8, #4016]
   20c28:	ldr	x20, [x8]
   20c2c:	bl	7390 <getpid@plt>
   20c30:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20c34:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20c38:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20c3c:	mov	w2, w0
   20c40:	add	x1, x1, #0xbcb
   20c44:	add	x3, x3, #0x100
   20c48:	add	x4, x4, #0x108
   20c4c:	mov	x0, x20
   20c50:	bl	7db0 <fprintf@plt>
   20c54:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20c58:	add	x1, x1, #0x5c6
   20c5c:	mov	x0, x19
   20c60:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20c64:	ldrb	w8, [x19, #153]
   20c68:	tbnz	w8, #0, 20b28 <scols_init_debug@@SMARTCOLS_2.25+0xd7a4>
   20c6c:	b	20bcc <scols_init_debug@@SMARTCOLS_2.25+0xd848>
   20c70:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20c74:	ldr	x8, [x8, #4016]
   20c78:	ldr	x20, [x8]
   20c7c:	bl	7390 <getpid@plt>
   20c80:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20c84:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20c88:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20c8c:	mov	w2, w0
   20c90:	add	x1, x1, #0xbcb
   20c94:	add	x3, x3, #0x100
   20c98:	add	x4, x4, #0x108
   20c9c:	mov	x0, x20
   20ca0:	bl	7db0 <fprintf@plt>
   20ca4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20ca8:	add	x1, x1, #0x613
   20cac:	mov	x0, x19
   20cb0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20cb4:	b	20bd4 <scols_init_debug@@SMARTCOLS_2.25+0xd850>
   20cb8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20cbc:	ldr	x8, [x8, #4016]
   20cc0:	ldr	x20, [x8]
   20cc4:	bl	7390 <getpid@plt>
   20cc8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20ccc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20cd0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20cd4:	mov	w2, w0
   20cd8:	add	x1, x1, #0xbcb
   20cdc:	add	x3, x3, #0x100
   20ce0:	add	x4, x4, #0x108
   20ce4:	mov	x0, x20
   20ce8:	bl	7db0 <fprintf@plt>
   20cec:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20cf0:	add	x1, x1, #0x5dc
   20cf4:	mov	x0, x19
   20cf8:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20cfc:	b	20b30 <scols_init_debug@@SMARTCOLS_2.25+0xd7ac>
   20d00:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20d04:	ldr	x8, [x8, #4016]
   20d08:	ldr	x21, [x8]
   20d0c:	bl	7390 <getpid@plt>
   20d10:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20d14:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d18:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d1c:	mov	w2, w0
   20d20:	add	x1, x1, #0xbcb
   20d24:	add	x3, x3, #0x100
   20d28:	add	x4, x4, #0x108
   20d2c:	mov	x0, x21
   20d30:	bl	7db0 <fprintf@plt>
   20d34:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d38:	add	x1, x1, #0x5ef
   20d3c:	mov	x0, x19
   20d40:	mov	w2, w20
   20d44:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20d48:	tbz	w20, #31, 20c04 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   20d4c:	b	20bcc <scols_init_debug@@SMARTCOLS_2.25+0xd848>
   20d50:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   20d54:	ldr	x8, [x8, #4016]
   20d58:	ldr	x21, [x8]
   20d5c:	bl	7390 <getpid@plt>
   20d60:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   20d64:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d68:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d6c:	mov	w2, w0
   20d70:	add	x1, x1, #0xbcb
   20d74:	add	x3, x3, #0x100
   20d78:	add	x4, x4, #0x108
   20d7c:	mov	x0, x21
   20d80:	bl	7db0 <fprintf@plt>
   20d84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20d88:	add	x1, x1, #0x623
   20d8c:	mov	x0, x19
   20d90:	mov	w2, w20
   20d94:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   20d98:	b	20c04 <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   20d9c:	stp	x29, x30, [sp, #-48]!
   20da0:	str	x28, [sp, #16]
   20da4:	stp	x20, x19, [sp, #32]
   20da8:	mov	x29, sp
   20dac:	sub	sp, sp, #0x1d0
   20db0:	cbz	x0, 20e20 <scols_init_debug@@SMARTCOLS_2.25+0xda9c>
   20db4:	mov	x20, x0
   20db8:	add	x0, sp, #0x8
   20dbc:	mov	w1, wzr
   20dc0:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   20dc4:	mov	w19, w0
   20dc8:	cbnz	w0, 20e34 <scols_init_debug@@SMARTCOLS_2.25+0xdab0>
   20dcc:	add	x0, sp, #0x8
   20dd0:	mov	x1, x20
   20dd4:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   20dd8:	mov	w19, w0
   20ddc:	cbnz	w0, 20e34 <scols_init_debug@@SMARTCOLS_2.25+0xdab0>
   20de0:	add	x0, sp, #0x8
   20de4:	bl	1eb54 <scols_init_debug@@SMARTCOLS_2.25+0xb7d0>
   20de8:	cbz	x0, 20e00 <scols_init_debug@@SMARTCOLS_2.25+0xda7c>
   20dec:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   20df0:	add	x2, x2, #0x35f
   20df4:	add	x1, x29, #0x1c
   20df8:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   20dfc:	cbz	w0, 20e30 <scols_init_debug@@SMARTCOLS_2.25+0xdaac>
   20e00:	ldrb	w8, [sp, #160]
   20e04:	tbnz	w8, #6, 20e28 <scols_init_debug@@SMARTCOLS_2.25+0xdaa4>
   20e08:	add	x0, sp, #0x8
   20e0c:	bl	1e940 <scols_init_debug@@SMARTCOLS_2.25+0xb5bc>
   20e10:	cbz	x0, 20e28 <scols_init_debug@@SMARTCOLS_2.25+0xdaa4>
   20e14:	ldr	w8, [x0, #52]
   20e18:	and	w19, w8, #0x4
   20e1c:	b	20e34 <scols_init_debug@@SMARTCOLS_2.25+0xdab0>
   20e20:	mov	w19, wzr
   20e24:	b	20e3c <scols_init_debug@@SMARTCOLS_2.25+0xdab8>
   20e28:	mov	w19, wzr
   20e2c:	b	20e34 <scols_init_debug@@SMARTCOLS_2.25+0xdab0>
   20e30:	ldr	w19, [x29, #28]
   20e34:	add	x0, sp, #0x8
   20e38:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   20e3c:	mov	w0, w19
   20e40:	add	sp, sp, #0x1d0
   20e44:	ldp	x20, x19, [sp, #32]
   20e48:	ldr	x28, [sp, #16]
   20e4c:	ldp	x29, x30, [sp], #48
   20e50:	ret
   20e54:	sub	sp, sp, #0x1f0
   20e58:	stp	x28, x19, [sp, #480]
   20e5c:	mov	x19, x0
   20e60:	stp	x29, x30, [sp, #464]
   20e64:	add	x29, sp, #0x1d0
   20e68:	cbz	x0, 20eb0 <scols_init_debug@@SMARTCOLS_2.25+0xdb2c>
   20e6c:	add	x0, sp, #0x8
   20e70:	mov	w1, wzr
   20e74:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   20e78:	cbz	w0, 20e84 <scols_init_debug@@SMARTCOLS_2.25+0xdb00>
   20e7c:	mov	x19, xzr
   20e80:	b	20eb0 <scols_init_debug@@SMARTCOLS_2.25+0xdb2c>
   20e84:	add	x0, sp, #0x8
   20e88:	mov	x1, x19
   20e8c:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   20e90:	cbz	w0, 20e9c <scols_init_debug@@SMARTCOLS_2.25+0xdb18>
   20e94:	mov	x19, xzr
   20e98:	b	20ea8 <scols_init_debug@@SMARTCOLS_2.25+0xdb24>
   20e9c:	add	x0, sp, #0x8
   20ea0:	bl	1ea84 <scols_init_debug@@SMARTCOLS_2.25+0xb700>
   20ea4:	mov	x19, x0
   20ea8:	add	x0, sp, #0x8
   20eac:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   20eb0:	mov	x0, x19
   20eb4:	ldp	x28, x19, [sp, #480]
   20eb8:	ldp	x29, x30, [sp, #464]
   20ebc:	add	sp, sp, #0x1f0
   20ec0:	ret
   20ec4:	stp	x29, x30, [sp, #-80]!
   20ec8:	str	x28, [sp, #16]
   20ecc:	stp	x24, x23, [sp, #32]
   20ed0:	stp	x22, x21, [sp, #48]
   20ed4:	stp	x20, x19, [sp, #64]
   20ed8:	mov	x29, sp
   20edc:	sub	sp, sp, #0x250
   20ee0:	mov	w23, wzr
   20ee4:	cbz	x0, 20f64 <scols_init_debug@@SMARTCOLS_2.25+0xdbe0>
   20ee8:	mov	x22, x1
   20eec:	cbz	x1, 20f64 <scols_init_debug@@SMARTCOLS_2.25+0xdbe0>
   20ef0:	mov	x24, x0
   20ef4:	add	x0, sp, #0x88
   20ef8:	mov	w1, wzr
   20efc:	mov	w19, w4
   20f00:	mov	x20, x3
   20f04:	mov	x21, x2
   20f08:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   20f0c:	mov	w23, w0
   20f10:	cbnz	w0, 20f64 <scols_init_debug@@SMARTCOLS_2.25+0xdbe0>
   20f14:	add	x0, sp, #0x88
   20f18:	mov	x1, x24
   20f1c:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   20f20:	mov	w23, w0
   20f24:	cbnz	w0, 20f64 <scols_init_debug@@SMARTCOLS_2.25+0xdbe0>
   20f28:	add	x2, sp, #0x8
   20f2c:	mov	x1, x22
   20f30:	add	x23, sp, #0x8
   20f34:	bl	7cd0 <__xstat@plt>
   20f38:	cmp	w0, #0x0
   20f3c:	csel	x1, x23, xzr, eq  // eq = none
   20f40:	add	x0, sp, #0x88
   20f44:	mov	x2, x22
   20f48:	mov	x3, x21
   20f4c:	mov	x4, x20
   20f50:	mov	w5, w19
   20f54:	bl	1f3d8 <scols_init_debug@@SMARTCOLS_2.25+0xc054>
   20f58:	mov	w23, w0
   20f5c:	add	x0, sp, #0x88
   20f60:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   20f64:	mov	w0, w23
   20f68:	add	sp, sp, #0x250
   20f6c:	ldp	x20, x19, [sp, #64]
   20f70:	ldp	x22, x21, [sp, #48]
   20f74:	ldp	x24, x23, [sp, #32]
   20f78:	ldr	x28, [sp, #16]
   20f7c:	ldp	x29, x30, [sp], #80
   20f80:	ret
   20f84:	stp	x29, x30, [sp, #-48]!
   20f88:	str	x28, [sp, #16]
   20f8c:	stp	x20, x19, [sp, #32]
   20f90:	mov	x29, sp
   20f94:	sub	sp, sp, #0x1d0
   20f98:	cbz	x0, 20fe0 <scols_init_debug@@SMARTCOLS_2.25+0xdc5c>
   20f9c:	mov	x20, x0
   20fa0:	add	x0, sp, #0x8
   20fa4:	mov	w1, wzr
   20fa8:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   20fac:	mov	w19, w0
   20fb0:	cbnz	w0, 20fd4 <scols_init_debug@@SMARTCOLS_2.25+0xdc50>
   20fb4:	add	x0, sp, #0x8
   20fb8:	mov	x1, x20
   20fbc:	bl	1d590 <scols_init_debug@@SMARTCOLS_2.25+0xa20c>
   20fc0:	mov	w19, w0
   20fc4:	cbnz	w0, 20fd4 <scols_init_debug@@SMARTCOLS_2.25+0xdc50>
   20fc8:	add	x0, sp, #0x8
   20fcc:	bl	20848 <scols_init_debug@@SMARTCOLS_2.25+0xd4c4>
   20fd0:	mov	w19, w0
   20fd4:	add	x0, sp, #0x8
   20fd8:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   20fdc:	b	20fe4 <scols_init_debug@@SMARTCOLS_2.25+0xdc60>
   20fe0:	mov	w19, #0xffffffea            	// #-22
   20fe4:	mov	w0, w19
   20fe8:	add	sp, sp, #0x1d0
   20fec:	ldp	x20, x19, [sp, #32]
   20ff0:	ldr	x28, [sp, #16]
   20ff4:	ldp	x29, x30, [sp], #48
   20ff8:	ret
   20ffc:	sub	sp, sp, #0xd0
   21000:	stp	x29, x30, [sp, #128]
   21004:	stp	x26, x25, [sp, #144]
   21008:	stp	x24, x23, [sp, #160]
   2100c:	stp	x22, x21, [sp, #176]
   21010:	stp	x20, x19, [sp, #192]
   21014:	add	x29, sp, #0x80
   21018:	cbz	x1, 2109c <scols_init_debug@@SMARTCOLS_2.25+0xdd18>
   2101c:	mov	x22, x2
   21020:	mov	x20, x0
   21024:	mov	x2, sp
   21028:	mov	w0, wzr
   2102c:	mov	w19, w4
   21030:	mov	x21, x3
   21034:	mov	x23, x1
   21038:	mov	x26, sp
   2103c:	bl	7cd0 <__xstat@plt>
   21040:	mov	w25, w0
   21044:	mov	w1, #0x2                   	// #2
   21048:	mov	x0, x20
   2104c:	bl	1de40 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   21050:	mov	w24, w0
   21054:	cbnz	w0, 210a0 <scols_init_debug@@SMARTCOLS_2.25+0xdd1c>
   21058:	cmp	w25, #0x0
   2105c:	csel	x25, x26, xzr, eq  // eq = none
   21060:	mov	x0, x20
   21064:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   21068:	mov	w24, w0
   2106c:	cbnz	w0, 21090 <scols_init_debug@@SMARTCOLS_2.25+0xdd0c>
   21070:	mov	x0, x20
   21074:	mov	x1, x25
   21078:	mov	x2, x23
   2107c:	mov	x3, x22
   21080:	mov	x4, x21
   21084:	mov	w5, w19
   21088:	bl	1f3d8 <scols_init_debug@@SMARTCOLS_2.25+0xc054>
   2108c:	cbz	w0, 21060 <scols_init_debug@@SMARTCOLS_2.25+0xdcdc>
   21090:	mov	x0, x20
   21094:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   21098:	b	210a0 <scols_init_debug@@SMARTCOLS_2.25+0xdd1c>
   2109c:	mov	w24, #0xffffffea            	// #-22
   210a0:	mov	w0, w24
   210a4:	ldp	x20, x19, [sp, #192]
   210a8:	ldp	x22, x21, [sp, #176]
   210ac:	ldp	x24, x23, [sp, #160]
   210b0:	ldp	x26, x25, [sp, #144]
   210b4:	ldp	x29, x30, [sp, #128]
   210b8:	add	sp, sp, #0xd0
   210bc:	ret
   210c0:	sub	sp, sp, #0xf0
   210c4:	stp	x29, x30, [sp, #144]
   210c8:	stp	x28, x27, [sp, #160]
   210cc:	stp	x26, x25, [sp, #176]
   210d0:	stp	x24, x23, [sp, #192]
   210d4:	stp	x22, x21, [sp, #208]
   210d8:	stp	x20, x19, [sp, #224]
   210dc:	add	x29, sp, #0x90
   210e0:	cbz	x1, 2119c <scols_init_debug@@SMARTCOLS_2.25+0xde18>
   210e4:	adrp	x25, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   210e8:	ldrb	w8, [x25, #2792]
   210ec:	mov	x20, x3
   210f0:	mov	x21, x2
   210f4:	mov	x22, x1
   210f8:	mov	x19, x0
   210fc:	tbnz	w8, #2, 212ec <scols_init_debug@@SMARTCOLS_2.25+0xdf68>
   21100:	add	x2, sp, #0x10
   21104:	mov	w0, wzr
   21108:	mov	x1, x22
   2110c:	bl	7cd0 <__xstat@plt>
   21110:	mov	w24, w0
   21114:	mov	w1, #0x2                   	// #2
   21118:	mov	x0, x19
   2111c:	bl	1de40 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   21120:	mov	w23, w0
   21124:	cbnz	w0, 211a0 <scols_init_debug@@SMARTCOLS_2.25+0xde1c>
   21128:	mov	x0, x19
   2112c:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   21130:	mov	w23, w0
   21134:	cbz	w0, 211c4 <scols_init_debug@@SMARTCOLS_2.25+0xde40>
   21138:	cmp	w23, #0x1
   2113c:	csel	w23, wzr, w23, eq  // eq = none
   21140:	mov	x0, x19
   21144:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   21148:	ldrb	w8, [x25, #2792]
   2114c:	tbz	w8, #2, 211a0 <scols_init_debug@@SMARTCOLS_2.25+0xde1c>
   21150:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   21154:	ldr	x8, [x8, #4016]
   21158:	ldr	x20, [x8]
   2115c:	bl	7390 <getpid@plt>
   21160:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   21164:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21168:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2116c:	mov	w2, w0
   21170:	add	x1, x1, #0xbcb
   21174:	add	x3, x3, #0x100
   21178:	add	x4, x4, #0x108
   2117c:	mov	x0, x20
   21180:	bl	7db0 <fprintf@plt>
   21184:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21188:	add	x1, x1, #0x6f8
   2118c:	mov	x0, x19
   21190:	mov	w2, w23
   21194:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   21198:	b	211a0 <scols_init_debug@@SMARTCOLS_2.25+0xde1c>
   2119c:	mov	w23, #0xffffffea            	// #-22
   211a0:	mov	w0, w23
   211a4:	ldp	x20, x19, [sp, #224]
   211a8:	ldp	x22, x21, [sp, #208]
   211ac:	ldp	x24, x23, [sp, #192]
   211b0:	ldp	x26, x25, [sp, #176]
   211b4:	ldp	x28, x27, [sp, #160]
   211b8:	ldp	x29, x30, [sp, #144]
   211bc:	add	sp, sp, #0xf0
   211c0:	ret
   211c4:	cmp	w24, #0x0
   211c8:	add	x8, sp, #0x10
   211cc:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   211d0:	adrp	x28, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   211d4:	add	x24, x20, x21
   211d8:	add	x26, x26, #0x108
   211dc:	csel	x27, x8, xzr, eq  // eq = none
   211e0:	add	x28, x28, #0x656
   211e4:	b	211f4 <scols_init_debug@@SMARTCOLS_2.25+0xde70>
   211e8:	mov	x0, x19
   211ec:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   211f0:	cbnz	w0, 21334 <scols_init_debug@@SMARTCOLS_2.25+0xdfb0>
   211f4:	mov	x0, x19
   211f8:	mov	x1, x27
   211fc:	mov	x2, x22
   21200:	mov	x3, x21
   21204:	mov	x4, x20
   21208:	mov	w5, wzr
   2120c:	bl	1f3d8 <scols_init_debug@@SMARTCOLS_2.25+0xc054>
   21210:	cbz	w0, 211e8 <scols_init_debug@@SMARTCOLS_2.25+0xde64>
   21214:	mov	w23, w0
   21218:	tbnz	w0, #31, 21138 <scols_init_debug@@SMARTCOLS_2.25+0xddb4>
   2121c:	ldrb	w8, [x25, #2792]
   21220:	tbnz	w8, #2, 21290 <scols_init_debug@@SMARTCOLS_2.25+0xdf0c>
   21224:	mov	x1, sp
   21228:	mov	x0, x19
   2122c:	bl	1ec5c <scols_init_debug@@SMARTCOLS_2.25+0xb8d8>
   21230:	cbnz	w0, 2133c <scols_init_debug@@SMARTCOLS_2.25+0xdfb8>
   21234:	add	x1, sp, #0x8
   21238:	mov	x0, x19
   2123c:	bl	1ee10 <scols_init_debug@@SMARTCOLS_2.25+0xba8c>
   21240:	cbnz	w0, 21390 <scols_init_debug@@SMARTCOLS_2.25+0xe00c>
   21244:	ldp	x8, x9, [sp]
   21248:	cmp	x9, x20
   2124c:	b.ne	21258 <scols_init_debug@@SMARTCOLS_2.25+0xded4>  // b.any
   21250:	cmp	x8, x21
   21254:	b.eq	213ec <scols_init_debug@@SMARTCOLS_2.25+0xe068>  // b.none
   21258:	cmp	x20, #0x0
   2125c:	add	x11, x8, x9
   21260:	cset	w10, eq  // eq = none
   21264:	cmp	x9, #0x0
   21268:	cset	w9, ne  // ne = any
   2126c:	cmp	x11, x21
   21270:	cset	w11, ls  // ls = plast
   21274:	cmp	x24, x8
   21278:	and	w9, w9, w11
   2127c:	cset	w8, hi  // hi = pmore
   21280:	tbnz	w9, #0, 211e8 <scols_init_debug@@SMARTCOLS_2.25+0xde64>
   21284:	orr	w8, w10, w8
   21288:	cbz	w8, 211e8 <scols_init_debug@@SMARTCOLS_2.25+0xde64>
   2128c:	b	213fc <scols_init_debug@@SMARTCOLS_2.25+0xe078>
   21290:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   21294:	ldr	x8, [x8, #4016]
   21298:	ldr	x23, [x8]
   2129c:	bl	7390 <getpid@plt>
   212a0:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   212a4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   212a8:	mov	w2, w0
   212ac:	mov	x0, x23
   212b0:	add	x1, x1, #0xbcb
   212b4:	add	x3, x3, #0x100
   212b8:	mov	x4, x26
   212bc:	bl	7db0 <fprintf@plt>
   212c0:	cbz	x19, 212d4 <scols_init_debug@@SMARTCOLS_2.25+0xdf50>
   212c4:	ldrb	w8, [x19]
   212c8:	cmp	w8, #0x0
   212cc:	csel	x2, xzr, x19, eq  // eq = none
   212d0:	b	212d8 <scols_init_debug@@SMARTCOLS_2.25+0xdf54>
   212d4:	mov	x2, xzr
   212d8:	mov	x0, x19
   212dc:	mov	x1, x28
   212e0:	mov	x3, x22
   212e4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   212e8:	b	21224 <scols_init_debug@@SMARTCOLS_2.25+0xdea0>
   212ec:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   212f0:	ldr	x8, [x8, #4016]
   212f4:	ldr	x23, [x8]
   212f8:	bl	7390 <getpid@plt>
   212fc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   21300:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21304:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21308:	mov	w2, w0
   2130c:	add	x1, x1, #0xbcb
   21310:	add	x3, x3, #0x100
   21314:	add	x4, x4, #0x108
   21318:	mov	x0, x23
   2131c:	bl	7db0 <fprintf@plt>
   21320:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21324:	add	x1, x1, #0x63f
   21328:	mov	x0, x19
   2132c:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   21330:	b	21100 <scols_init_debug@@SMARTCOLS_2.25+0xdd7c>
   21334:	mov	w23, w0
   21338:	b	21138 <scols_init_debug@@SMARTCOLS_2.25+0xddb4>
   2133c:	ldrb	w8, [x25, #2792]
   21340:	mov	w23, w0
   21344:	tbz	w8, #2, 21138 <scols_init_debug@@SMARTCOLS_2.25+0xddb4>
   21348:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2134c:	ldr	x8, [x8, #4016]
   21350:	ldr	x20, [x8]
   21354:	bl	7390 <getpid@plt>
   21358:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2135c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21360:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21364:	mov	w2, w0
   21368:	add	x1, x1, #0xbcb
   2136c:	add	x3, x3, #0x100
   21370:	add	x4, x4, #0x108
   21374:	mov	x0, x20
   21378:	bl	7db0 <fprintf@plt>
   2137c:	cbz	x19, 2149c <scols_init_debug@@SMARTCOLS_2.25+0xe118>
   21380:	ldrb	w8, [x19]
   21384:	cmp	w8, #0x0
   21388:	csel	x2, xzr, x19, eq  // eq = none
   2138c:	b	214a0 <scols_init_debug@@SMARTCOLS_2.25+0xe11c>
   21390:	ldrb	w8, [x25, #2792]
   21394:	mov	w23, w0
   21398:	tbz	w8, #2, 21138 <scols_init_debug@@SMARTCOLS_2.25+0xddb4>
   2139c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   213a0:	ldr	x8, [x8, #4016]
   213a4:	ldr	x20, [x8]
   213a8:	bl	7390 <getpid@plt>
   213ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   213b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   213b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   213b8:	mov	w2, w0
   213bc:	add	x1, x1, #0xbcb
   213c0:	add	x3, x3, #0x100
   213c4:	add	x4, x4, #0x108
   213c8:	mov	x0, x20
   213cc:	bl	7db0 <fprintf@plt>
   213d0:	cbz	x19, 214ac <scols_init_debug@@SMARTCOLS_2.25+0xe128>
   213d4:	ldrb	w8, [x19]
   213d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   213dc:	add	x1, x1, #0x68f
   213e0:	cmp	w8, #0x0
   213e4:	csel	x2, xzr, x19, eq  // eq = none
   213e8:	b	214b8 <scols_init_debug@@SMARTCOLS_2.25+0xe134>
   213ec:	ldrb	w8, [x25, #2792]
   213f0:	tbnz	w8, #2, 2140c <scols_init_debug@@SMARTCOLS_2.25+0xe088>
   213f4:	mov	w23, #0x2                   	// #2
   213f8:	b	21140 <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   213fc:	ldrb	w8, [x25, #2792]
   21400:	tbnz	w8, #2, 21454 <scols_init_debug@@SMARTCOLS_2.25+0xe0d0>
   21404:	mov	w23, #0x1                   	// #1
   21408:	b	21140 <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   2140c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   21410:	ldr	x8, [x8, #4016]
   21414:	ldr	x20, [x8]
   21418:	bl	7390 <getpid@plt>
   2141c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   21420:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21424:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21428:	mov	w2, w0
   2142c:	add	x1, x1, #0xbcb
   21430:	add	x3, x3, #0x100
   21434:	add	x4, x4, #0x108
   21438:	mov	x0, x20
   2143c:	bl	7db0 <fprintf@plt>
   21440:	cbz	x19, 214c4 <scols_init_debug@@SMARTCOLS_2.25+0xe140>
   21444:	ldrb	w8, [x19]
   21448:	cmp	w8, #0x0
   2144c:	csel	x2, xzr, x19, eq  // eq = none
   21450:	b	214c8 <scols_init_debug@@SMARTCOLS_2.25+0xe144>
   21454:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   21458:	ldr	x8, [x8, #4016]
   2145c:	ldr	x20, [x8]
   21460:	bl	7390 <getpid@plt>
   21464:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   21468:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2146c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21470:	mov	w2, w0
   21474:	add	x1, x1, #0xbcb
   21478:	add	x3, x3, #0x100
   2147c:	add	x4, x4, #0x108
   21480:	mov	x0, x20
   21484:	bl	7db0 <fprintf@plt>
   21488:	cbz	x19, 214e0 <scols_init_debug@@SMARTCOLS_2.25+0xe15c>
   2148c:	ldrb	w8, [x19]
   21490:	cmp	w8, #0x0
   21494:	csel	x2, xzr, x19, eq  // eq = none
   21498:	b	214e4 <scols_init_debug@@SMARTCOLS_2.25+0xe160>
   2149c:	mov	x2, xzr
   214a0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   214a4:	add	x1, x1, #0x66c
   214a8:	b	214b8 <scols_init_debug@@SMARTCOLS_2.25+0xe134>
   214ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   214b0:	mov	x2, xzr
   214b4:	add	x1, x1, #0x68f
   214b8:	mov	x0, x19
   214bc:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   214c0:	b	21138 <scols_init_debug@@SMARTCOLS_2.25+0xddb4>
   214c4:	mov	x2, xzr
   214c8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   214cc:	add	x1, x1, #0x6b5
   214d0:	mov	x0, x19
   214d4:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   214d8:	mov	w23, #0x2                   	// #2
   214dc:	b	21140 <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   214e0:	mov	x2, xzr
   214e4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   214e8:	add	x1, x1, #0x6dd
   214ec:	mov	x0, x19
   214f0:	bl	1d758 <scols_init_debug@@SMARTCOLS_2.25+0xa3d4>
   214f4:	mov	w23, #0x1                   	// #1
   214f8:	b	21140 <scols_init_debug@@SMARTCOLS_2.25+0xddbc>
   214fc:	stp	x29, x30, [sp, #-80]!
   21500:	str	x28, [sp, #16]
   21504:	stp	x24, x23, [sp, #32]
   21508:	stp	x22, x21, [sp, #48]
   2150c:	stp	x20, x19, [sp, #64]
   21510:	mov	x29, sp
   21514:	sub	sp, sp, #0x250
   21518:	cbz	x0, 2153c <scols_init_debug@@SMARTCOLS_2.25+0xe1b8>
   2151c:	mov	x21, x1
   21520:	mov	x22, x0
   21524:	add	x0, sp, #0x8
   21528:	mov	w1, wzr
   2152c:	mov	w19, w3
   21530:	mov	x20, x2
   21534:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   21538:	cbz	w0, 21544 <scols_init_debug@@SMARTCOLS_2.25+0xe1c0>
   2153c:	mov	x19, xzr
   21540:	b	215d4 <scols_init_debug@@SMARTCOLS_2.25+0xe250>
   21544:	sub	x2, x29, #0x80
   21548:	mov	x1, x22
   2154c:	sub	x24, x29, #0x80
   21550:	bl	7cd0 <__xstat@plt>
   21554:	mov	w23, w0
   21558:	add	x0, sp, #0x8
   2155c:	mov	w1, #0x2                   	// #2
   21560:	bl	1de40 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   21564:	cbz	w0, 21570 <scols_init_debug@@SMARTCOLS_2.25+0xe1ec>
   21568:	mov	x19, xzr
   2156c:	b	215cc <scols_init_debug@@SMARTCOLS_2.25+0xe248>
   21570:	cmp	w23, #0x0
   21574:	csel	x24, x24, xzr, eq  // eq = none
   21578:	add	x0, sp, #0x8
   2157c:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   21580:	mov	w23, w0
   21584:	cbnz	w0, 215a8 <scols_init_debug@@SMARTCOLS_2.25+0xe224>
   21588:	add	x0, sp, #0x8
   2158c:	mov	x1, x24
   21590:	mov	x2, x22
   21594:	mov	x3, x21
   21598:	mov	x4, x20
   2159c:	mov	w5, w19
   215a0:	bl	1f3d8 <scols_init_debug@@SMARTCOLS_2.25+0xc054>
   215a4:	cbz	w0, 21578 <scols_init_debug@@SMARTCOLS_2.25+0xe1f4>
   215a8:	add	x0, sp, #0x8
   215ac:	bl	1dc74 <scols_init_debug@@SMARTCOLS_2.25+0xa8f0>
   215b0:	mov	x19, xzr
   215b4:	cbnz	w23, 215cc <scols_init_debug@@SMARTCOLS_2.25+0xe248>
   215b8:	ldrb	w8, [sp, #8]
   215bc:	cbz	w8, 215cc <scols_init_debug@@SMARTCOLS_2.25+0xe248>
   215c0:	add	x0, sp, #0x8
   215c4:	bl	7650 <strdup@plt>
   215c8:	mov	x19, x0
   215cc:	add	x0, sp, #0x8
   215d0:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   215d4:	mov	x0, x19
   215d8:	add	sp, sp, #0x250
   215dc:	ldp	x20, x19, [sp, #64]
   215e0:	ldp	x22, x21, [sp, #48]
   215e4:	ldp	x24, x23, [sp, #32]
   215e8:	ldr	x28, [sp, #16]
   215ec:	ldp	x29, x30, [sp], #80
   215f0:	ret
   215f4:	stp	x29, x30, [sp, #-64]!
   215f8:	str	x28, [sp, #16]
   215fc:	stp	x22, x21, [sp, #32]
   21600:	stp	x20, x19, [sp, #48]
   21604:	mov	x29, sp
   21608:	sub	sp, sp, #0x1d0
   2160c:	cbz	x0, 2163c <scols_init_debug@@SMARTCOLS_2.25+0xe2b8>
   21610:	mov	x19, x1
   21614:	mov	x21, x0
   21618:	add	x0, sp, #0x8
   2161c:	mov	w1, wzr
   21620:	bl	1d830 <scols_init_debug@@SMARTCOLS_2.25+0xa4ac>
   21624:	mov	w20, w0
   21628:	cbnz	w0, 21640 <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>
   2162c:	add	x0, sp, #0x8
   21630:	mov	w1, #0x2                   	// #2
   21634:	bl	1de40 <scols_init_debug@@SMARTCOLS_2.25+0xaabc>
   21638:	cbz	w0, 2165c <scols_init_debug@@SMARTCOLS_2.25+0xe2d8>
   2163c:	mov	w20, #0xffffffff            	// #-1
   21640:	mov	w0, w20
   21644:	add	sp, sp, #0x1d0
   21648:	ldp	x20, x19, [sp, #48]
   2164c:	ldp	x22, x21, [sp, #32]
   21650:	ldr	x28, [sp, #16]
   21654:	ldp	x29, x30, [sp], #64
   21658:	ret
   2165c:	add	x0, sp, #0x8
   21660:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   21664:	mov	w20, wzr
   21668:	cbz	w0, 216a4 <scols_init_debug@@SMARTCOLS_2.25+0xe320>
   2166c:	add	x0, sp, #0x8
   21670:	bl	1dbc8 <scols_init_debug@@SMARTCOLS_2.25+0xa844>
   21674:	cbz	x19, 21640 <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>
   21678:	cmp	w20, #0x2
   2167c:	b.lt	21640 <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>  // b.tstop
   21680:	ldr	x0, [x19]
   21684:	bl	7840 <free@plt>
   21688:	str	xzr, [x19]
   2168c:	b	21640 <scols_init_debug@@SMARTCOLS_2.25+0xe2bc>
   21690:	mov	x0, x22
   21694:	bl	7840 <free@plt>
   21698:	add	x0, sp, #0x8
   2169c:	bl	1df54 <scols_init_debug@@SMARTCOLS_2.25+0xabd0>
   216a0:	cbnz	w0, 2166c <scols_init_debug@@SMARTCOLS_2.25+0xe2e8>
   216a4:	add	x0, sp, #0x8
   216a8:	bl	1ea84 <scols_init_debug@@SMARTCOLS_2.25+0xb700>
   216ac:	mov	x22, x0
   216b0:	cbz	x0, 21690 <scols_init_debug@@SMARTCOLS_2.25+0xe30c>
   216b4:	mov	x0, x22
   216b8:	mov	x1, x21
   216bc:	bl	77b0 <strcmp@plt>
   216c0:	cbnz	w0, 21690 <scols_init_debug@@SMARTCOLS_2.25+0xe30c>
   216c4:	mov	x0, x22
   216c8:	bl	7840 <free@plt>
   216cc:	cbz	x19, 216f0 <scols_init_debug@@SMARTCOLS_2.25+0xe36c>
   216d0:	cbnz	w20, 216f0 <scols_init_debug@@SMARTCOLS_2.25+0xe36c>
   216d4:	ldrb	w8, [sp, #8]
   216d8:	cbz	w8, 216e8 <scols_init_debug@@SMARTCOLS_2.25+0xe364>
   216dc:	add	x0, sp, #0x8
   216e0:	bl	7650 <strdup@plt>
   216e4:	b	216ec <scols_init_debug@@SMARTCOLS_2.25+0xe368>
   216e8:	mov	x0, xzr
   216ec:	str	x0, [x19]
   216f0:	add	w20, w20, #0x1
   216f4:	b	21698 <scols_init_debug@@SMARTCOLS_2.25+0xe314>
   216f8:	sub	sp, sp, #0x120
   216fc:	stp	x29, x30, [sp, #256]
   21700:	add	x29, sp, #0x100
   21704:	stp	x28, x19, [sp, #272]
   21708:	stp	x1, x2, [x29, #-120]
   2170c:	stp	x3, x4, [x29, #-104]
   21710:	stp	x5, x6, [x29, #-88]
   21714:	stur	x7, [x29, #-72]
   21718:	stp	q0, q1, [sp]
   2171c:	stp	q2, q3, [sp, #32]
   21720:	stp	q4, q5, [sp, #64]
   21724:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   21728:	ldr	x19, [x19, #4016]
   2172c:	mov	x8, #0xffffffffffffffc8    	// #-56
   21730:	mov	x9, sp
   21734:	sub	x10, x29, #0x78
   21738:	movk	x8, #0xff80, lsl #32
   2173c:	add	x11, x29, #0x20
   21740:	add	x9, x9, #0x80
   21744:	add	x10, x10, #0x38
   21748:	stp	x9, x8, [x29, #-16]
   2174c:	stp	x11, x10, [x29, #-32]
   21750:	ldr	x0, [x19]
   21754:	ldp	q0, q1, [x29, #-32]
   21758:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2175c:	add	x1, x1, #0x7bd
   21760:	sub	x2, x29, #0x40
   21764:	stp	q6, q7, [sp, #96]
   21768:	stp	q0, q1, [x29, #-64]
   2176c:	bl	7c60 <vfprintf@plt>
   21770:	ldr	x1, [x19]
   21774:	mov	w0, #0xa                   	// #10
   21778:	bl	7250 <fputc@plt>
   2177c:	ldp	x28, x19, [sp, #272]
   21780:	ldp	x29, x30, [sp, #256]
   21784:	add	sp, sp, #0x120
   21788:	ret
   2178c:	ldr	w8, [x0]
   21790:	ldr	w9, [x1]
   21794:	cmp	w8, w9
   21798:	cset	w8, gt
   2179c:	cset	w9, lt  // lt = tstop
   217a0:	sub	w0, w8, w9
   217a4:	ret
   217a8:	stp	x29, x30, [sp, #-64]!
   217ac:	str	x28, [sp, #16]
   217b0:	stp	x22, x21, [sp, #32]
   217b4:	stp	x20, x19, [sp, #48]
   217b8:	mov	x29, sp
   217bc:	sub	sp, sp, #0x210
   217c0:	sub	x8, x29, #0xa8
   217c4:	mov	w19, w0
   217c8:	add	x0, x8, #0x8
   217cc:	stp	x1, x2, [sp, #152]
   217d0:	stp	x3, x4, [sp, #168]
   217d4:	stp	x5, x6, [sp, #184]
   217d8:	str	x7, [sp, #200]
   217dc:	stp	q0, q1, [sp, #16]
   217e0:	stp	q2, q3, [sp, #48]
   217e4:	stp	q4, q5, [sp, #80]
   217e8:	stp	q6, q7, [sp, #112]
   217ec:	bl	74c0 <sigemptyset@plt>
   217f0:	mov	w8, #0x1                   	// #1
   217f4:	mov	w9, #0x10000000            	// #268435456
   217f8:	sub	x1, x29, #0xa8
   217fc:	add	x2, sp, #0xd0
   21800:	mov	w0, #0xd                   	// #13
   21804:	stur	x8, [x29, #-168]
   21808:	stur	w9, [x29, #-32]
   2180c:	bl	76a0 <sigaction@plt>
   21810:	cmp	w19, #0x3f
   21814:	strb	wzr, [x29, #25]
   21818:	b.eq	218c8 <scols_init_debug@@SMARTCOLS_2.25+0xe544>  // b.none
   2181c:	cmp	w19, #0x51
   21820:	b.eq	218d0 <scols_init_debug@@SMARTCOLS_2.25+0xe54c>  // b.none
   21824:	cmp	w19, #0x50
   21828:	b.ne	219d4 <scols_init_debug@@SMARTCOLS_2.25+0xe650>  // b.any
   2182c:	bl	21ac8 <scols_init_debug@@SMARTCOLS_2.25+0xe744>
   21830:	tbnz	w0, #31, 21a8c <scols_init_debug@@SMARTCOLS_2.25+0xe708>
   21834:	mov	w8, #0x50                  	// #80
   21838:	mov	w19, w0
   2183c:	add	x20, x29, #0x18
   21840:	strb	w8, [x29, #24]
   21844:	mov	w21, #0x2                   	// #2
   21848:	bl	7c90 <__errno_location@plt>
   2184c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   21850:	ldr	q0, [x8, #416]
   21854:	mov	x22, x0
   21858:	str	q0, [sp]
   2185c:	b	21864 <scols_init_debug@@SMARTCOLS_2.25+0xe4e0>
   21860:	cbz	x21, 2196c <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>
   21864:	mov	w0, w19
   21868:	mov	x1, x20
   2186c:	mov	x2, x21
   21870:	str	wzr, [x22]
   21874:	bl	7700 <write@plt>
   21878:	cmp	x0, #0x1
   2187c:	b.lt	21894 <scols_init_debug@@SMARTCOLS_2.25+0xe510>  // b.tstop
   21880:	ldr	w8, [x22]
   21884:	subs	x21, x21, x0
   21888:	add	x9, x20, x0
   2188c:	csel	x20, x20, x9, eq  // eq = none
   21890:	b	218a8 <scols_init_debug@@SMARTCOLS_2.25+0xe524>
   21894:	ldr	w8, [x22]
   21898:	cmp	w8, #0xb
   2189c:	b.eq	218a8 <scols_init_debug@@SMARTCOLS_2.25+0xe524>  // b.none
   218a0:	cmp	w8, #0x4
   218a4:	b.ne	2196c <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>  // b.any
   218a8:	cmp	w8, #0xb
   218ac:	b.ne	21860 <scols_init_debug@@SMARTCOLS_2.25+0xe4dc>  // b.any
   218b0:	ldr	q0, [sp]
   218b4:	sub	x0, x29, #0x10
   218b8:	mov	x1, xzr
   218bc:	stur	q0, [x29, #-16]
   218c0:	bl	78b0 <nanosleep@plt>
   218c4:	b	21860 <scols_init_debug@@SMARTCOLS_2.25+0xe4dc>
   218c8:	mov	w19, wzr
   218cc:	b	21aac <scols_init_debug@@SMARTCOLS_2.25+0xe728>
   218d0:	bl	21ac8 <scols_init_debug@@SMARTCOLS_2.25+0xe744>
   218d4:	tbnz	w0, #31, 21a8c <scols_init_debug@@SMARTCOLS_2.25+0xe708>
   218d8:	mov	w8, #0x51                  	// #81
   218dc:	mov	w19, w0
   218e0:	add	x20, x29, #0x18
   218e4:	strb	w8, [x29, #24]
   218e8:	mov	w21, #0x2                   	// #2
   218ec:	bl	7c90 <__errno_location@plt>
   218f0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   218f4:	ldr	q0, [x8, #416]
   218f8:	mov	x22, x0
   218fc:	str	q0, [sp]
   21900:	b	21908 <scols_init_debug@@SMARTCOLS_2.25+0xe584>
   21904:	cbz	x21, 2196c <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>
   21908:	mov	w0, w19
   2190c:	mov	x1, x20
   21910:	mov	x2, x21
   21914:	str	wzr, [x22]
   21918:	bl	7700 <write@plt>
   2191c:	cmp	x0, #0x1
   21920:	b.lt	21938 <scols_init_debug@@SMARTCOLS_2.25+0xe5b4>  // b.tstop
   21924:	ldr	w8, [x22]
   21928:	subs	x21, x21, x0
   2192c:	add	x9, x20, x0
   21930:	csel	x20, x20, x9, eq  // eq = none
   21934:	b	2194c <scols_init_debug@@SMARTCOLS_2.25+0xe5c8>
   21938:	ldr	w8, [x22]
   2193c:	cmp	w8, #0xb
   21940:	b.eq	2194c <scols_init_debug@@SMARTCOLS_2.25+0xe5c8>  // b.none
   21944:	cmp	w8, #0x4
   21948:	b.ne	2196c <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>  // b.any
   2194c:	cmp	w8, #0xb
   21950:	b.ne	21904 <scols_init_debug@@SMARTCOLS_2.25+0xe580>  // b.any
   21954:	ldr	q0, [sp]
   21958:	sub	x0, x29, #0x10
   2195c:	mov	x1, xzr
   21960:	stur	q0, [x29, #-16]
   21964:	bl	78b0 <nanosleep@plt>
   21968:	b	21904 <scols_init_debug@@SMARTCOLS_2.25+0xe580>
   2196c:	strb	wzr, [x29, #28]
   21970:	tbnz	w19, #31, 21a98 <scols_init_debug@@SMARTCOLS_2.25+0xe714>
   21974:	mov	w8, #0x3                   	// #3
   21978:	stp	w19, w8, [x29, #-16]
   2197c:	sub	x0, x29, #0x10
   21980:	mov	w1, #0x1                   	// #1
   21984:	mov	w2, #0x3e8                 	// #1000
   21988:	bl	7470 <poll@plt>
   2198c:	mov	w20, w0
   21990:	tbz	w0, #31, 219a4 <scols_init_debug@@SMARTCOLS_2.25+0xe620>
   21994:	bl	7c90 <__errno_location@plt>
   21998:	ldr	w8, [x0]
   2199c:	cmp	w8, #0x4
   219a0:	b.eq	2197c <scols_init_debug@@SMARTCOLS_2.25+0xe5f8>  // b.none
   219a4:	cmp	w20, #0x1
   219a8:	b.ne	21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>  // b.any
   219ac:	ldurh	w8, [x29, #-10]
   219b0:	and	w8, w8, #0x3
   219b4:	cbz	w8, 21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>
   219b8:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   219bc:	ldr	q0, [x8, #416]
   219c0:	add	x20, x29, #0x1c
   219c4:	mov	w21, #0x2                   	// #2
   219c8:	strh	wzr, [x29, #28]
   219cc:	str	q0, [sp]
   219d0:	b	21a04 <scols_init_debug@@SMARTCOLS_2.25+0xe680>
   219d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   219d8:	add	x1, x1, #0x931
   219dc:	mov	w2, #0x5                   	// #5
   219e0:	mov	x0, xzr
   219e4:	bl	7b20 <dcgettext@plt>
   219e8:	mov	w1, w19
   219ec:	bl	7a30 <warnx@plt>
   219f0:	mov	w19, wzr
   219f4:	b	21aac <scols_init_debug@@SMARTCOLS_2.25+0xe728>
   219f8:	subs	x21, x21, x0
   219fc:	add	x20, x20, x0
   21a00:	b.eq	21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>  // b.none
   21a04:	mov	w0, w19
   21a08:	mov	x1, x20
   21a0c:	mov	x2, x21
   21a10:	bl	7a40 <read@plt>
   21a14:	cmp	x0, #0x0
   21a18:	b.gt	219f8 <scols_init_debug@@SMARTCOLS_2.25+0xe674>
   21a1c:	mov	w22, #0x6                   	// #6
   21a20:	tbz	x0, #63, 21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>
   21a24:	bl	7c90 <__errno_location@plt>
   21a28:	ldr	w8, [x0]
   21a2c:	cmp	w8, #0xb
   21a30:	b.eq	21a3c <scols_init_debug@@SMARTCOLS_2.25+0xe6b8>  // b.none
   21a34:	cmp	w8, #0x4
   21a38:	b.ne	21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>  // b.any
   21a3c:	subs	w22, w22, #0x1
   21a40:	b.eq	21a74 <scols_init_debug@@SMARTCOLS_2.25+0xe6f0>  // b.none
   21a44:	ldr	q0, [sp]
   21a48:	sub	x0, x29, #0x10
   21a4c:	mov	x1, xzr
   21a50:	stur	q0, [x29, #-16]
   21a54:	bl	78b0 <nanosleep@plt>
   21a58:	mov	w0, w19
   21a5c:	mov	x1, x20
   21a60:	mov	x2, x21
   21a64:	bl	7a40 <read@plt>
   21a68:	cmp	x0, #0x1
   21a6c:	b.lt	21a20 <scols_init_debug@@SMARTCOLS_2.25+0xe69c>  // b.tstop
   21a70:	b	219f8 <scols_init_debug@@SMARTCOLS_2.25+0xe674>
   21a74:	mov	w0, w19
   21a78:	bl	7690 <close@plt>
   21a7c:	ldrb	w8, [x29, #28]
   21a80:	cmp	w8, #0x6
   21a84:	cset	w19, eq  // eq = none
   21a88:	b	21a9c <scols_init_debug@@SMARTCOLS_2.25+0xe718>
   21a8c:	mov	w19, wzr
   21a90:	strb	wzr, [x29, #28]
   21a94:	b	21a9c <scols_init_debug@@SMARTCOLS_2.25+0xe718>
   21a98:	mov	w19, wzr
   21a9c:	add	x1, sp, #0xd0
   21aa0:	mov	w0, #0xd                   	// #13
   21aa4:	mov	x2, xzr
   21aa8:	bl	76a0 <sigaction@plt>
   21aac:	mov	w0, w19
   21ab0:	add	sp, sp, #0x210
   21ab4:	ldp	x20, x19, [sp, #48]
   21ab8:	ldp	x22, x21, [sp, #32]
   21abc:	ldr	x28, [sp, #16]
   21ac0:	ldp	x29, x30, [sp], #64
   21ac4:	ret
   21ac8:	sub	sp, sp, #0x90
   21acc:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21ad0:	add	x8, x8, #0x9b4
   21ad4:	ldp	q0, q1, [x8, #48]
   21ad8:	ldr	q2, [x8, #80]
   21adc:	mov	w1, #0x801                 	// #2049
   21ae0:	stp	x29, x30, [sp, #112]
   21ae4:	stp	q0, q1, [sp, #48]
   21ae8:	ldur	q0, [x8, #94]
   21aec:	ldr	q1, [x8]
   21af0:	str	q2, [sp, #80]
   21af4:	ldp	q2, q3, [x8, #16]
   21af8:	add	x29, sp, #0x70
   21afc:	mov	w8, #0x1                   	// #1
   21b00:	mov	w0, #0x1                   	// #1
   21b04:	movk	w1, #0x8, lsl #16
   21b08:	mov	w2, wzr
   21b0c:	str	x19, [sp, #128]
   21b10:	stur	q0, [sp, #94]
   21b14:	stp	q1, q2, [sp]
   21b18:	str	q3, [sp, #32]
   21b1c:	str	w8, [x29, #28]
   21b20:	bl	79b0 <socket@plt>
   21b24:	mov	w19, w0
   21b28:	tbnz	w0, #31, 21b84 <scols_init_debug@@SMARTCOLS_2.25+0xe800>
   21b2c:	add	x3, x29, #0x1c
   21b30:	mov	w1, #0x1                   	// #1
   21b34:	mov	w2, #0x10                  	// #16
   21b38:	mov	w4, #0x4                   	// #4
   21b3c:	mov	w0, w19
   21b40:	bl	7420 <setsockopt@plt>
   21b44:	tbnz	w0, #31, 21ba0 <scols_init_debug@@SMARTCOLS_2.25+0xe81c>
   21b48:	mov	x8, sp
   21b4c:	orr	x0, x8, #0x3
   21b50:	bl	7030 <strlen@plt>
   21b54:	add	w2, w0, #0x3
   21b58:	mov	x1, sp
   21b5c:	mov	w0, w19
   21b60:	bl	7910 <connect@plt>
   21b64:	tbz	w0, #31, 21bc4 <scols_init_debug@@SMARTCOLS_2.25+0xe840>
   21b68:	bl	7c90 <__errno_location@plt>
   21b6c:	ldr	w8, [x0]
   21b70:	cmp	w8, #0x6f
   21b74:	b.eq	21bb8 <scols_init_debug@@SMARTCOLS_2.25+0xe834>  // b.none
   21b78:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21b7c:	add	x1, x1, #0x996
   21b80:	b	21ba8 <scols_init_debug@@SMARTCOLS_2.25+0xe824>
   21b84:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21b88:	add	x1, x1, #0x95c
   21b8c:	mov	w2, #0x5                   	// #5
   21b90:	mov	x0, xzr
   21b94:	bl	7b20 <dcgettext@plt>
   21b98:	bl	7a30 <warnx@plt>
   21b9c:	b	21bc4 <scols_init_debug@@SMARTCOLS_2.25+0xe840>
   21ba0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21ba4:	add	x1, x1, #0x974
   21ba8:	mov	w2, #0x5                   	// #5
   21bac:	mov	x0, xzr
   21bb0:	bl	7b20 <dcgettext@plt>
   21bb4:	bl	7a30 <warnx@plt>
   21bb8:	mov	w0, w19
   21bbc:	bl	7690 <close@plt>
   21bc0:	mov	w19, #0xffffffff            	// #-1
   21bc4:	mov	w0, w19
   21bc8:	ldr	x19, [sp, #128]
   21bcc:	ldp	x29, x30, [sp, #112]
   21bd0:	add	sp, sp, #0x90
   21bd4:	ret
   21bd8:	stp	x29, x30, [sp, #-64]!
   21bdc:	mov	w0, #0x800                 	// #2048
   21be0:	str	x23, [sp, #16]
   21be4:	stp	x22, x21, [sp, #32]
   21be8:	stp	x20, x19, [sp, #48]
   21bec:	mov	x29, sp
   21bf0:	bl	76b0 <__sched_cpualloc@plt>
   21bf4:	cbz	x0, 21cd0 <scols_init_debug@@SMARTCOLS_2.25+0xe94c>
   21bf8:	mov	x19, x0
   21bfc:	movi	v0.2d, #0x0
   21c00:	stp	q0, q0, [x0, #224]
   21c04:	stp	q0, q0, [x0, #192]
   21c08:	stp	q0, q0, [x0, #160]
   21c0c:	stp	q0, q0, [x0, #128]
   21c10:	stp	q0, q0, [x0, #96]
   21c14:	stp	q0, q0, [x0, #64]
   21c18:	stp	q0, q0, [x0, #32]
   21c1c:	stp	q0, q0, [x0]
   21c20:	mov	w0, #0x7b                  	// #123
   21c24:	mov	w2, #0x100                 	// #256
   21c28:	mov	w1, wzr
   21c2c:	mov	x3, x19
   21c30:	bl	7d40 <syscall@plt>
   21c34:	mov	x21, x0
   21c38:	tbz	w21, #31, 21cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe93c>
   21c3c:	bl	7c90 <__errno_location@plt>
   21c40:	ldr	w8, [x0]
   21c44:	cmp	w8, #0x16
   21c48:	b.ne	21cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe93c>  // b.any
   21c4c:	mov	x20, x0
   21c50:	mov	w22, #0x800                 	// #2048
   21c54:	mov	x0, x19
   21c58:	bl	7050 <__sched_cpufree@plt>
   21c5c:	lsl	w23, w22, #1
   21c60:	sxtw	x21, w23
   21c64:	mov	x0, x21
   21c68:	bl	76b0 <__sched_cpualloc@plt>
   21c6c:	cbz	x0, 21cd0 <scols_init_debug@@SMARTCOLS_2.25+0xe94c>
   21c70:	add	x8, x21, #0x3f
   21c74:	lsr	x8, x8, #3
   21c78:	and	x21, x8, #0x1ffffffffffffff8
   21c7c:	mov	w1, wzr
   21c80:	mov	x2, x21
   21c84:	mov	x19, x0
   21c88:	bl	7520 <memset@plt>
   21c8c:	mov	w0, #0x7b                  	// #123
   21c90:	mov	w1, wzr
   21c94:	mov	x2, x21
   21c98:	mov	x3, x19
   21c9c:	bl	7d40 <syscall@plt>
   21ca0:	mov	x21, x0
   21ca4:	tbz	w21, #31, 21cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe93c>
   21ca8:	lsr	w8, w22, #19
   21cac:	cbnz	w8, 21cc0 <scols_init_debug@@SMARTCOLS_2.25+0xe93c>
   21cb0:	ldr	w8, [x20]
   21cb4:	mov	w22, w23
   21cb8:	cmp	w8, #0x16
   21cbc:	b.eq	21c54 <scols_init_debug@@SMARTCOLS_2.25+0xe8d0>  // b.none
   21cc0:	mov	x0, x19
   21cc4:	bl	7050 <__sched_cpufree@plt>
   21cc8:	lsl	w0, w21, #3
   21ccc:	b	21cd4 <scols_init_debug@@SMARTCOLS_2.25+0xe950>
   21cd0:	mov	w0, #0xffffffff            	// #-1
   21cd4:	ldp	x20, x19, [sp, #48]
   21cd8:	ldp	x22, x21, [sp, #32]
   21cdc:	ldr	x23, [sp, #16]
   21ce0:	ldp	x29, x30, [sp], #64
   21ce4:	ret
   21ce8:	stp	x29, x30, [sp, #-48]!
   21cec:	stp	x20, x19, [sp, #32]
   21cf0:	sxtw	x20, w0
   21cf4:	mov	x0, x20
   21cf8:	str	x21, [sp, #16]
   21cfc:	mov	x29, sp
   21d00:	mov	x19, x2
   21d04:	mov	x21, x1
   21d08:	bl	76b0 <__sched_cpualloc@plt>
   21d0c:	cbz	x0, 21d34 <scols_init_debug@@SMARTCOLS_2.25+0xe9b0>
   21d10:	cbz	x21, 21d24 <scols_init_debug@@SMARTCOLS_2.25+0xe9a0>
   21d14:	add	x8, x20, #0x3f
   21d18:	lsr	x8, x8, #3
   21d1c:	and	x8, x8, #0x1ffffffffffffff8
   21d20:	str	x8, [x21]
   21d24:	cbz	x19, 21d34 <scols_init_debug@@SMARTCOLS_2.25+0xe9b0>
   21d28:	add	x8, x20, #0x3f
   21d2c:	and	x8, x8, #0xffffffffffffffc0
   21d30:	str	x8, [x19]
   21d34:	ldp	x20, x19, [sp, #32]
   21d38:	ldr	x21, [sp, #16]
   21d3c:	ldp	x29, x30, [sp], #48
   21d40:	ret
   21d44:	b	7050 <__sched_cpufree@plt>
   21d48:	stp	x29, x30, [sp, #-96]!
   21d4c:	stp	x24, x23, [sp, #48]
   21d50:	stp	x20, x19, [sp, #80]
   21d54:	lsl	x24, x3, #3
   21d58:	mov	x19, x0
   21d5c:	stp	x28, x27, [sp, #16]
   21d60:	stp	x26, x25, [sp, #32]
   21d64:	stp	x22, x21, [sp, #64]
   21d68:	mov	x29, sp
   21d6c:	cbz	x24, 21e90 <scols_init_debug@@SMARTCOLS_2.25+0xeb0c>
   21d70:	adrp	x25, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21d74:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21d78:	mov	x20, x3
   21d7c:	mov	x21, x2
   21d80:	mov	x22, x1
   21d84:	mov	x27, xzr
   21d88:	mov	w8, wzr
   21d8c:	add	x25, x25, #0xa2b
   21d90:	add	x26, x26, #0xa26
   21d94:	mov	x23, x19
   21d98:	b	21da8 <scols_init_debug@@SMARTCOLS_2.25+0xea24>
   21d9c:	add	x27, x27, #0x1
   21da0:	cmp	x27, x24
   21da4:	b.cs	21e98 <scols_init_debug@@SMARTCOLS_2.25+0xeb14>  // b.hs, b.nlast
   21da8:	cmp	x20, x27, lsr #3
   21dac:	b.ls	21d9c <scols_init_debug@@SMARTCOLS_2.25+0xea18>  // b.plast
   21db0:	lsr	x9, x27, #3
   21db4:	and	x9, x9, #0x1ffffffffffffff8
   21db8:	ldr	x9, [x21, x9]
   21dbc:	lsr	x9, x9, x27
   21dc0:	tbz	w9, #0, 21d9c <scols_init_debug@@SMARTCOLS_2.25+0xea18>
   21dc4:	add	x28, x27, #0x1
   21dc8:	cmp	x28, x24
   21dcc:	b.cs	21e24 <scols_init_debug@@SMARTCOLS_2.25+0xeaa0>  // b.hs, b.nlast
   21dd0:	lsr	x8, x28, #3
   21dd4:	cmp	x8, x20
   21dd8:	b.cs	21e24 <scols_init_debug@@SMARTCOLS_2.25+0xeaa0>  // b.hs, b.nlast
   21ddc:	mov	x8, xzr
   21de0:	add	x9, x27, x8
   21de4:	add	x10, x9, #0x1
   21de8:	lsr	x11, x10, #3
   21dec:	and	x11, x11, #0x1ffffffffffffff8
   21df0:	ldr	x11, [x21, x11]
   21df4:	lsr	x10, x11, x10
   21df8:	tbz	w10, #0, 21e18 <scols_init_debug@@SMARTCOLS_2.25+0xea94>
   21dfc:	add	x9, x9, #0x2
   21e00:	cmp	x9, x24
   21e04:	add	x8, x8, #0x1
   21e08:	b.cs	21e18 <scols_init_debug@@SMARTCOLS_2.25+0xea94>  // b.hs, b.nlast
   21e0c:	lsr	x9, x9, #3
   21e10:	cmp	x9, x20
   21e14:	b.cc	21de0 <scols_init_debug@@SMARTCOLS_2.25+0xea5c>  // b.lo, b.ul, b.last
   21e18:	cmp	x8, #0x1
   21e1c:	b.eq	21e40 <scols_init_debug@@SMARTCOLS_2.25+0xeabc>  // b.none
   21e20:	cbnz	x8, 21e54 <scols_init_debug@@SMARTCOLS_2.25+0xead0>
   21e24:	mov	x0, x23
   21e28:	mov	x1, x22
   21e2c:	mov	x2, x26
   21e30:	mov	x3, x27
   21e34:	bl	7300 <snprintf@plt>
   21e38:	tbz	w0, #31, 21e78 <scols_init_debug@@SMARTCOLS_2.25+0xeaf4>
   21e3c:	b	21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xeb20>
   21e40:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   21e44:	mov	x0, x23
   21e48:	mov	x1, x22
   21e4c:	add	x2, x2, #0xa22
   21e50:	b	21e64 <scols_init_debug@@SMARTCOLS_2.25+0xeae0>
   21e54:	add	x28, x8, x27
   21e58:	mov	x0, x23
   21e5c:	mov	x1, x22
   21e60:	mov	x2, x25
   21e64:	mov	x3, x27
   21e68:	mov	x4, x28
   21e6c:	bl	7300 <snprintf@plt>
   21e70:	mov	x27, x28
   21e74:	tbnz	w0, #31, 21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xeb20>
   21e78:	mov	w8, w0
   21e7c:	subs	x22, x22, x8
   21e80:	b.ls	21ea4 <scols_init_debug@@SMARTCOLS_2.25+0xeb20>  // b.plast
   21e84:	add	x23, x23, x8
   21e88:	mov	w8, #0x1                   	// #1
   21e8c:	b	21d9c <scols_init_debug@@SMARTCOLS_2.25+0xea18>
   21e90:	mov	w8, wzr
   21e94:	mov	x23, x19
   21e98:	sub	x8, x23, w8, sxtw
   21e9c:	strb	wzr, [x8]
   21ea0:	b	21ea8 <scols_init_debug@@SMARTCOLS_2.25+0xeb24>
   21ea4:	mov	x19, xzr
   21ea8:	mov	x0, x19
   21eac:	ldp	x20, x19, [sp, #80]
   21eb0:	ldp	x22, x21, [sp, #64]
   21eb4:	ldp	x24, x23, [sp, #48]
   21eb8:	ldp	x26, x25, [sp, #32]
   21ebc:	ldp	x28, x27, [sp, #16]
   21ec0:	ldp	x29, x30, [sp], #96
   21ec4:	ret
   21ec8:	lsl	w9, w3, #3
   21ecc:	cmp	w9, #0x4
   21ed0:	b.mi	21fe0 <scols_init_debug@@SMARTCOLS_2.25+0xec5c>  // b.first
   21ed4:	sub	w10, w9, #0x8
   21ed8:	sxtw	x10, w10
   21edc:	mov	x8, xzr
   21ee0:	add	x11, x10, #0x7
   21ee4:	mov	w12, #0x3d                  	// #61
   21ee8:	mov	x10, x0
   21eec:	b	21f10 <scols_init_debug@@SMARTCOLS_2.25+0xeb8c>
   21ef0:	sub	w14, w13, #0xa
   21ef4:	add	w13, w13, #0x57
   21ef8:	cmp	w14, #0x6
   21efc:	csinv	w13, w13, wzr, cc  // cc = lo, ul, last
   21f00:	strb	w13, [x10], #1
   21f04:	cmp	w9, #0x3
   21f08:	sub	x11, x11, #0x4
   21f0c:	b.le	21fe8 <scols_init_debug@@SMARTCOLS_2.25+0xec64>
   21f10:	sub	x13, x10, x0
   21f14:	cmp	x13, x1
   21f18:	b.eq	21fe8 <scols_init_debug@@SMARTCOLS_2.25+0xec64>  // b.none
   21f1c:	sub	w9, w9, #0x4
   21f20:	mov	w13, w9
   21f24:	cmp	x3, x13, lsr #3
   21f28:	b.ls	21f4c <scols_init_debug@@SMARTCOLS_2.25+0xebc8>  // b.plast
   21f2c:	lsr	x14, x13, #3
   21f30:	and	x14, x14, #0x1ffffff8
   21f34:	ldr	x14, [x2, x14]
   21f38:	and	x13, x13, #0x3c
   21f3c:	lsr	x13, x14, x13
   21f40:	tbz	w13, #0, 21f4c <scols_init_debug@@SMARTCOLS_2.25+0xebc8>
   21f44:	mov	w13, #0x1                   	// #1
   21f48:	b	21f50 <scols_init_debug@@SMARTCOLS_2.25+0xebcc>
   21f4c:	mov	w13, wzr
   21f50:	sub	x14, x11, #0x2
   21f54:	cmp	x3, x14, lsr #3
   21f58:	b.ls	21f78 <scols_init_debug@@SMARTCOLS_2.25+0xebf4>  // b.plast
   21f5c:	lsr	x15, x14, #3
   21f60:	and	x15, x15, #0x1ffffffffffffff8
   21f64:	ldr	x15, [x2, x15]
   21f68:	and	x14, x14, x12
   21f6c:	lsr	x14, x15, x14
   21f70:	tbz	w14, #0, 21f78 <scols_init_debug@@SMARTCOLS_2.25+0xebf4>
   21f74:	orr	w13, w13, #0x2
   21f78:	sub	x14, x11, #0x1
   21f7c:	cmp	x3, x14, lsr #3
   21f80:	b.ls	21fa0 <scols_init_debug@@SMARTCOLS_2.25+0xec1c>  // b.plast
   21f84:	lsr	x15, x14, #3
   21f88:	and	x15, x15, #0x1ffffffffffffff8
   21f8c:	ldr	x15, [x2, x15]
   21f90:	and	x14, x14, #0x3e
   21f94:	lsr	x14, x15, x14
   21f98:	tbz	w14, #0, 21fa0 <scols_init_debug@@SMARTCOLS_2.25+0xec1c>
   21f9c:	orr	w13, w13, #0x4
   21fa0:	cmp	x3, x11, lsr #3
   21fa4:	b.ls	21fc0 <scols_init_debug@@SMARTCOLS_2.25+0xec3c>  // b.plast
   21fa8:	lsr	x14, x11, #3
   21fac:	and	x14, x14, #0x1ffffffffffffff8
   21fb0:	ldr	x14, [x2, x14]
   21fb4:	lsr	x14, x14, x11
   21fb8:	tbz	w14, #0, 21fc0 <scols_init_debug@@SMARTCOLS_2.25+0xec3c>
   21fbc:	orr	w13, w13, #0x8
   21fc0:	cmp	w13, #0x0
   21fc4:	csel	x14, xzr, x10, eq  // eq = none
   21fc8:	cmp	x8, #0x0
   21fcc:	csel	x8, x14, x8, eq  // eq = none
   21fd0:	cmp	w13, #0x9
   21fd4:	b.hi	21ef0 <scols_init_debug@@SMARTCOLS_2.25+0xeb6c>  // b.pmore
   21fd8:	orr	w13, w13, #0x30
   21fdc:	b	21f00 <scols_init_debug@@SMARTCOLS_2.25+0xeb7c>
   21fe0:	mov	x8, xzr
   21fe4:	mov	x10, x0
   21fe8:	strb	wzr, [x10], #-1
   21fec:	cmp	x8, #0x0
   21ff0:	csel	x0, x10, x8, eq  // eq = none
   21ff4:	ret
   21ff8:	stp	x29, x30, [sp, #-80]!
   21ffc:	str	x25, [sp, #16]
   22000:	stp	x24, x23, [sp, #32]
   22004:	stp	x22, x21, [sp, #48]
   22008:	stp	x20, x19, [sp, #64]
   2200c:	mov	x29, sp
   22010:	mov	x19, x2
   22014:	mov	x20, x1
   22018:	mov	x21, x0
   2201c:	bl	7030 <strlen@plt>
   22020:	cmp	w0, #0x2
   22024:	add	x22, x21, w0, sxtw
   22028:	b.lt	22040 <scols_init_debug@@SMARTCOLS_2.25+0xecbc>  // b.tstop
   2202c:	mov	x8, x21
   22030:	ldrh	w9, [x8], #2
   22034:	mov	w10, #0x7830                	// #30768
   22038:	cmp	w9, w10
   2203c:	csel	x21, x8, x21, eq  // eq = none
   22040:	mov	x0, x20
   22044:	mov	w1, wzr
   22048:	mov	x2, x19
   2204c:	bl	7520 <memset@plt>
   22050:	sub	x8, x22, #0x1
   22054:	cmp	x8, x21
   22058:	mov	w0, wzr
   2205c:	b.cc	22178 <scols_init_debug@@SMARTCOLS_2.25+0xedf4>  // b.lo, b.ul, b.last
   22060:	mov	x23, xzr
   22064:	mov	w24, #0x1                   	// #1
   22068:	b	2207c <scols_init_debug@@SMARTCOLS_2.25+0xecf8>
   2206c:	sub	x8, x22, #0x1
   22070:	cmp	x8, x21
   22074:	add	x23, x23, #0x4
   22078:	b.cc	2216c <scols_init_debug@@SMARTCOLS_2.25+0xede8>  // b.lo, b.ul, b.last
   2207c:	ldurb	w9, [x22, #-1]
   22080:	sub	x10, x22, #0x2
   22084:	cmp	w9, #0x2c
   22088:	csel	x22, x10, x8, eq  // eq = none
   2208c:	ldrsb	w9, [x22]
   22090:	sub	w8, w9, #0x30
   22094:	cmp	w8, #0xa
   22098:	b.cc	220bc <scols_init_debug@@SMARTCOLS_2.25+0xed38>  // b.lo, b.ul, b.last
   2209c:	sxtw	x25, w9
   220a0:	bl	72f0 <__ctype_tolower_loc@plt>
   220a4:	ldr	x8, [x0]
   220a8:	ldr	w8, [x8, x25, lsl #2]
   220ac:	sub	w9, w8, #0x61
   220b0:	sub	w8, w8, #0x57
   220b4:	cmp	w9, #0x6
   220b8:	csinv	w8, w8, wzr, cc  // cc = lo, ul, last
   220bc:	mvn	w9, w8
   220c0:	tst	w9, #0xff
   220c4:	b.eq	22174 <scols_init_debug@@SMARTCOLS_2.25+0xedf0>  // b.none
   220c8:	lsr	x9, x23, #3
   220cc:	tbz	w8, #0, 220f0 <scols_init_debug@@SMARTCOLS_2.25+0xed6c>
   220d0:	cmp	x9, x19
   220d4:	b.cs	220f0 <scols_init_debug@@SMARTCOLS_2.25+0xed6c>  // b.hs, b.nlast
   220d8:	and	x10, x9, #0x1ffffffffffffff8
   220dc:	ldr	x11, [x20, x10]
   220e0:	and	x12, x23, #0x3c
   220e4:	lsl	x12, x24, x12
   220e8:	orr	x11, x11, x12
   220ec:	str	x11, [x20, x10]
   220f0:	tbz	w8, #1, 22118 <scols_init_debug@@SMARTCOLS_2.25+0xed94>
   220f4:	cmp	x9, x19
   220f8:	b.cs	22118 <scols_init_debug@@SMARTCOLS_2.25+0xed94>  // b.hs, b.nlast
   220fc:	and	x10, x9, #0x1ffffffffffffff8
   22100:	ldr	x11, [x20, x10]
   22104:	and	x12, x23, #0x3c
   22108:	orr	x12, x12, #0x1
   2210c:	lsl	x12, x24, x12
   22110:	orr	x11, x11, x12
   22114:	str	x11, [x20, x10]
   22118:	tbz	w8, #2, 22140 <scols_init_debug@@SMARTCOLS_2.25+0xedbc>
   2211c:	cmp	x9, x19
   22120:	b.cs	22140 <scols_init_debug@@SMARTCOLS_2.25+0xedbc>  // b.hs, b.nlast
   22124:	and	x10, x9, #0x1ffffffffffffff8
   22128:	ldr	x11, [x20, x10]
   2212c:	and	x12, x23, #0x3c
   22130:	orr	x12, x12, #0x2
   22134:	lsl	x12, x24, x12
   22138:	orr	x11, x11, x12
   2213c:	str	x11, [x20, x10]
   22140:	tbz	w8, #3, 2206c <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   22144:	cmp	x9, x19
   22148:	b.cs	2206c <scols_init_debug@@SMARTCOLS_2.25+0xece8>  // b.hs, b.nlast
   2214c:	and	x8, x9, #0x1ffffffffffffff8
   22150:	ldr	x9, [x20, x8]
   22154:	and	x10, x23, #0x3c
   22158:	orr	x10, x10, #0x3
   2215c:	lsl	x10, x24, x10
   22160:	orr	x9, x9, x10
   22164:	str	x9, [x20, x8]
   22168:	b	2206c <scols_init_debug@@SMARTCOLS_2.25+0xece8>
   2216c:	mov	w0, wzr
   22170:	b	22178 <scols_init_debug@@SMARTCOLS_2.25+0xedf4>
   22174:	mov	w0, #0xffffffff            	// #-1
   22178:	ldp	x20, x19, [sp, #64]
   2217c:	ldp	x22, x21, [sp, #48]
   22180:	ldp	x24, x23, [sp, #32]
   22184:	ldr	x25, [sp, #16]
   22188:	ldp	x29, x30, [sp], #80
   2218c:	ret
   22190:	sub	sp, sp, #0x90
   22194:	stp	x29, x30, [sp, #48]
   22198:	stp	x28, x27, [sp, #64]
   2219c:	stp	x22, x21, [sp, #112]
   221a0:	add	x29, sp, #0x30
   221a4:	mov	x21, x1
   221a8:	mov	x28, x0
   221ac:	mov	x0, x1
   221b0:	mov	w1, wzr
   221b4:	stp	x26, x25, [sp, #80]
   221b8:	stp	x24, x23, [sp, #96]
   221bc:	stp	x20, x19, [sp, #128]
   221c0:	mov	w19, w3
   221c4:	mov	x20, x2
   221c8:	stur	xzr, [x29, #-8]
   221cc:	bl	7520 <memset@plt>
   221d0:	cbz	x28, 2241c <scols_init_debug@@SMARTCOLS_2.25+0xf098>
   221d4:	lsl	x22, x20, #3
   221d8:	bl	7c90 <__errno_location@plt>
   221dc:	mov	x24, x0
   221e0:	str	x0, [sp, #24]
   221e4:	mov	w1, #0x2c                  	// #44
   221e8:	mov	x0, x28
   221ec:	bl	7940 <strchr@plt>
   221f0:	str	wzr, [x24]
   221f4:	ldrsb	x23, [x28]
   221f8:	cbz	x23, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   221fc:	stur	x0, [x29, #-16]
   22200:	bl	77e0 <__ctype_b_loc@plt>
   22204:	ldr	x8, [x0]
   22208:	ldrh	w8, [x8, x23, lsl #1]
   2220c:	tbz	w8, #11, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   22210:	mov	x27, x0
   22214:	sub	x1, x29, #0x8
   22218:	mov	w2, #0xa                   	// #10
   2221c:	mov	x0, x28
   22220:	bl	7020 <strtoul@plt>
   22224:	ldr	w8, [x24]
   22228:	cbnz	w8, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   2222c:	ldur	x25, [x29, #-8]
   22230:	cmp	x25, x28
   22234:	b.eq	22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>  // b.none
   22238:	mov	x24, x0
   2223c:	cbz	x25, 2237c <scols_init_debug@@SMARTCOLS_2.25+0xeff8>
   22240:	mov	w1, #0x2d                  	// #45
   22244:	mov	x0, x25
   22248:	bl	7940 <strchr@plt>
   2224c:	cmp	x0, #0x0
   22250:	mov	x23, x0
   22254:	csinc	x28, xzr, x0, eq  // eq = none
   22258:	mov	w1, #0x2c                  	// #44
   2225c:	mov	x0, x25
   22260:	bl	7940 <strchr@plt>
   22264:	cmp	x0, #0x0
   22268:	csinc	x10, xzr, x0, eq  // eq = none
   2226c:	cset	w8, ne  // ne = any
   22270:	cmp	x28, x10
   22274:	cset	w9, cs  // cs = hs, nlast
   22278:	mov	x11, x0
   2227c:	and	w8, w8, w9
   22280:	mov	w0, #0x1                   	// #1
   22284:	mov	w26, w24
   22288:	tbnz	w8, #0, 22394 <scols_init_debug@@SMARTCOLS_2.25+0xf010>
   2228c:	cbz	x23, 22394 <scols_init_debug@@SMARTCOLS_2.25+0xf010>
   22290:	ldr	x23, [sp, #24]
   22294:	str	wzr, [x23]
   22298:	ldrsb	x8, [x28]
   2229c:	cbz	x8, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   222a0:	ldr	x9, [x27]
   222a4:	ldrh	w8, [x9, x8, lsl #1]
   222a8:	tbz	w8, #11, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   222ac:	sub	x1, x29, #0x8
   222b0:	mov	w2, #0xa                   	// #10
   222b4:	mov	x0, x28
   222b8:	stp	x11, x10, [sp, #8]
   222bc:	bl	7020 <strtoul@plt>
   222c0:	ldr	w8, [x23]
   222c4:	cbnz	w8, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   222c8:	ldur	x25, [x29, #-8]
   222cc:	cmp	x25, x28
   222d0:	b.eq	22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>  // b.none
   222d4:	mov	x26, x0
   222d8:	cbz	x25, 22388 <scols_init_debug@@SMARTCOLS_2.25+0xf004>
   222dc:	ldrb	w8, [x25]
   222e0:	cbz	w8, 223f0 <scols_init_debug@@SMARTCOLS_2.25+0xf06c>
   222e4:	ldr	x8, [sp, #8]
   222e8:	mov	w1, #0x3a                  	// #58
   222ec:	mov	x0, x25
   222f0:	cmp	x8, #0x0
   222f4:	cset	w28, eq  // eq = none
   222f8:	bl	7940 <strchr@plt>
   222fc:	ldr	x8, [sp, #16]
   22300:	cmp	x0, #0x0
   22304:	csinc	x23, xzr, x0, eq  // eq = none
   22308:	mov	w0, #0x1                   	// #1
   2230c:	cmp	x23, x8
   22310:	cset	w8, cc  // cc = lo, ul, last
   22314:	cbz	x23, 2238c <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   22318:	orr	w8, w28, w8
   2231c:	cbz	w8, 2238c <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   22320:	ldr	x8, [sp, #24]
   22324:	str	wzr, [x8]
   22328:	ldrsb	x8, [x23]
   2232c:	cbz	x8, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   22330:	ldr	x9, [x27]
   22334:	ldrh	w8, [x9, x8, lsl #1]
   22338:	tbz	w8, #11, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   2233c:	sub	x1, x29, #0x8
   22340:	mov	w2, #0xa                   	// #10
   22344:	mov	x0, x23
   22348:	bl	7020 <strtoul@plt>
   2234c:	ldr	x8, [sp, #24]
   22350:	ldur	x25, [x29, #-8]
   22354:	mov	w9, #0xffffffea            	// #-22
   22358:	ldr	w8, [x8]
   2235c:	cmp	x25, x23
   22360:	csel	w9, w9, wzr, eq  // eq = none
   22364:	cmp	w8, #0x0
   22368:	csneg	w9, w9, w8, eq  // eq = none
   2236c:	mov	w8, #0x1                   	// #1
   22370:	cbz	w0, 22420 <scols_init_debug@@SMARTCOLS_2.25+0xf09c>
   22374:	cbz	w9, 2238c <scols_init_debug@@SMARTCOLS_2.25+0xf008>
   22378:	b	22420 <scols_init_debug@@SMARTCOLS_2.25+0xf09c>
   2237c:	mov	w0, #0x1                   	// #1
   22380:	mov	w26, w24
   22384:	b	22394 <scols_init_debug@@SMARTCOLS_2.25+0xf010>
   22388:	mov	w0, #0x1                   	// #1
   2238c:	cmp	w26, w24
   22390:	b.cc	22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>  // b.lo, b.ul, b.last
   22394:	ldur	x13, [x29, #-16]
   22398:	mov	w12, #0x1                   	// #1
   2239c:	add	x28, x13, #0x1
   223a0:	b	223b0 <scols_init_debug@@SMARTCOLS_2.25+0xf02c>
   223a4:	add	w24, w8, w0
   223a8:	cmp	w24, w26
   223ac:	b.hi	223e4 <scols_init_debug@@SMARTCOLS_2.25+0xf060>  // b.pmore
   223b0:	mov	w8, w24
   223b4:	cbz	w19, 223c0 <scols_init_debug@@SMARTCOLS_2.25+0xf03c>
   223b8:	cmp	x22, x8
   223bc:	b.ls	22400 <scols_init_debug@@SMARTCOLS_2.25+0xf07c>  // b.plast
   223c0:	cmp	x20, x8, lsr #3
   223c4:	b.ls	223a4 <scols_init_debug@@SMARTCOLS_2.25+0xf020>  // b.plast
   223c8:	lsr	x9, x8, #3
   223cc:	and	x9, x9, #0x1ffffff8
   223d0:	ldr	x10, [x21, x9]
   223d4:	lsl	x11, x12, x8
   223d8:	orr	x10, x10, x11
   223dc:	str	x10, [x21, x9]
   223e0:	b	223a4 <scols_init_debug@@SMARTCOLS_2.25+0xf020>
   223e4:	ldr	x24, [sp, #24]
   223e8:	cbnz	x13, 221e4 <scols_init_debug@@SMARTCOLS_2.25+0xee60>
   223ec:	b	22408 <scols_init_debug@@SMARTCOLS_2.25+0xf084>
   223f0:	mov	w0, #0x1                   	// #1
   223f4:	cmp	w26, w24
   223f8:	b.cs	22394 <scols_init_debug@@SMARTCOLS_2.25+0xf010>  // b.hs, b.nlast
   223fc:	b	22414 <scols_init_debug@@SMARTCOLS_2.25+0xf090>
   22400:	mov	w8, #0x2                   	// #2
   22404:	b	22420 <scols_init_debug@@SMARTCOLS_2.25+0xf09c>
   22408:	cbz	x25, 2241c <scols_init_debug@@SMARTCOLS_2.25+0xf098>
   2240c:	ldrb	w8, [x25]
   22410:	cbz	w8, 2241c <scols_init_debug@@SMARTCOLS_2.25+0xf098>
   22414:	mov	w8, #0x1                   	// #1
   22418:	b	22420 <scols_init_debug@@SMARTCOLS_2.25+0xf09c>
   2241c:	mov	w8, wzr
   22420:	ldp	x20, x19, [sp, #128]
   22424:	ldp	x22, x21, [sp, #112]
   22428:	ldp	x24, x23, [sp, #96]
   2242c:	ldp	x26, x25, [sp, #80]
   22430:	ldp	x28, x27, [sp, #64]
   22434:	ldp	x29, x30, [sp, #48]
   22438:	mov	w0, w8
   2243c:	add	sp, sp, #0x90
   22440:	ret
   22444:	sub	sp, sp, #0x30
   22448:	stp	x20, x19, [sp, #32]
   2244c:	adrp	x20, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22450:	ldr	w8, [x20, #2796]
   22454:	stp	x29, x30, [sp, #16]
   22458:	add	x29, sp, #0x10
   2245c:	cbnz	w8, 224ec <scols_init_debug@@SMARTCOLS_2.25+0xf168>
   22460:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22464:	add	x0, x0, #0xa7c
   22468:	bl	7cb0 <getenv@plt>
   2246c:	cbz	x0, 224a8 <scols_init_debug@@SMARTCOLS_2.25+0xf124>
   22470:	add	x1, sp, #0x8
   22474:	mov	w2, wzr
   22478:	bl	7020 <strtoul@plt>
   2247c:	ldr	x8, [sp, #8]
   22480:	mov	x19, x0
   22484:	cbz	x8, 2249c <scols_init_debug@@SMARTCOLS_2.25+0xf118>
   22488:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   2248c:	add	x1, x1, #0xfc8
   22490:	mov	x0, x8
   22494:	bl	77b0 <strcmp@plt>
   22498:	cbz	w0, 224b0 <scols_init_debug@@SMARTCOLS_2.25+0xf12c>
   2249c:	str	w19, [x20, #2796]
   224a0:	cbnz	w19, 224b8 <scols_init_debug@@SMARTCOLS_2.25+0xf134>
   224a4:	b	224e0 <scols_init_debug@@SMARTCOLS_2.25+0xf15c>
   224a8:	str	wzr, [x20, #2796]
   224ac:	b	224e0 <scols_init_debug@@SMARTCOLS_2.25+0xf15c>
   224b0:	mov	w8, #0xffff                	// #65535
   224b4:	str	w8, [x20, #2796]
   224b8:	bl	7200 <getuid@plt>
   224bc:	mov	w19, w0
   224c0:	bl	7160 <geteuid@plt>
   224c4:	cmp	w19, w0
   224c8:	b.ne	224fc <scols_init_debug@@SMARTCOLS_2.25+0xf178>  // b.any
   224cc:	bl	7870 <getgid@plt>
   224d0:	mov	w19, w0
   224d4:	bl	7120 <getegid@plt>
   224d8:	cmp	w19, w0
   224dc:	b.ne	224fc <scols_init_debug@@SMARTCOLS_2.25+0xf178>  // b.any
   224e0:	ldr	w8, [x20, #2796]
   224e4:	orr	w8, w8, #0x2
   224e8:	str	w8, [x20, #2796]
   224ec:	ldp	x20, x19, [sp, #32]
   224f0:	ldp	x29, x30, [sp, #16]
   224f4:	add	sp, sp, #0x30
   224f8:	ret
   224fc:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22500:	ldr	w8, [x20, #2796]
   22504:	ldr	x9, [x9, #4016]
   22508:	orr	w8, w8, #0x1000000
   2250c:	ldr	x19, [x9]
   22510:	str	w8, [x20, #2796]
   22514:	bl	7390 <getpid@plt>
   22518:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   2251c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22520:	mov	w2, w0
   22524:	add	x1, x1, #0xf60
   22528:	add	x3, x3, #0xa89
   2252c:	mov	x0, x19
   22530:	bl	7db0 <fprintf@plt>
   22534:	b	224e0 <scols_init_debug@@SMARTCOLS_2.25+0xf15c>
   22538:	sub	sp, sp, #0x130
   2253c:	stp	x29, x30, [sp, #256]
   22540:	add	x29, sp, #0x100
   22544:	stp	x20, x19, [sp, #288]
   22548:	mov	x20, x0
   2254c:	stp	x1, x2, [x29, #-120]
   22550:	mov	w0, #0x1                   	// #1
   22554:	mov	w1, #0x1038                	// #4152
   22558:	stp	x28, x21, [sp, #272]
   2255c:	stp	x3, x4, [x29, #-104]
   22560:	stp	x5, x6, [x29, #-88]
   22564:	stur	x7, [x29, #-72]
   22568:	stp	q0, q1, [sp]
   2256c:	stp	q2, q3, [sp, #32]
   22570:	stp	q4, q5, [sp, #64]
   22574:	stp	q6, q7, [sp, #96]
   22578:	bl	75a0 <calloc@plt>
   2257c:	mov	x19, x0
   22580:	cbz	x0, 225fc <scols_init_debug@@SMARTCOLS_2.25+0xf278>
   22584:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22588:	ldrb	w8, [x8, #2796]
   2258c:	tbnz	w8, #2, 22614 <scols_init_debug@@SMARTCOLS_2.25+0xf290>
   22590:	mov	w8, #0x1                   	// #1
   22594:	mov	w9, #0xffffffff            	// #-1
   22598:	str	w8, [x19, #16]
   2259c:	str	w9, [x19]
   225a0:	cbz	x20, 225fc <scols_init_debug@@SMARTCOLS_2.25+0xf278>
   225a4:	mov	x8, #0xffffffffffffffc8    	// #-56
   225a8:	mov	x10, sp
   225ac:	sub	x11, x29, #0x78
   225b0:	movk	x8, #0xff80, lsl #32
   225b4:	add	x9, x29, #0x30
   225b8:	add	x10, x10, #0x80
   225bc:	add	x11, x11, #0x38
   225c0:	stp	x10, x8, [x29, #-16]
   225c4:	stp	x9, x11, [x29, #-32]
   225c8:	ldp	q0, q1, [x29, #-32]
   225cc:	add	x21, x19, #0x8
   225d0:	sub	x2, x29, #0x40
   225d4:	mov	x0, x21
   225d8:	mov	x1, x20
   225dc:	stp	q0, q1, [x29, #-64]
   225e0:	bl	78c0 <vasprintf@plt>
   225e4:	tbnz	w0, #31, 225f0 <scols_init_debug@@SMARTCOLS_2.25+0xf26c>
   225e8:	ldr	x8, [x21]
   225ec:	cbnz	x8, 225fc <scols_init_debug@@SMARTCOLS_2.25+0xf278>
   225f0:	mov	x0, x19
   225f4:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   225f8:	mov	x19, xzr
   225fc:	mov	x0, x19
   22600:	ldp	x20, x19, [sp, #288]
   22604:	ldp	x28, x21, [sp, #272]
   22608:	ldp	x29, x30, [sp, #256]
   2260c:	add	sp, sp, #0x130
   22610:	ret
   22614:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22618:	ldr	x8, [x8, #4016]
   2261c:	ldr	x21, [x8]
   22620:	bl	7390 <getpid@plt>
   22624:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22628:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2262c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22630:	mov	w2, w0
   22634:	add	x1, x1, #0xbcb
   22638:	add	x3, x3, #0xa89
   2263c:	add	x4, x4, #0x108
   22640:	mov	x0, x21
   22644:	bl	7db0 <fprintf@plt>
   22648:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2264c:	add	x1, x1, #0xbfd
   22650:	mov	x0, x19
   22654:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   22658:	b	22590 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>
   2265c:	sub	sp, sp, #0x120
   22660:	stp	x29, x30, [sp, #240]
   22664:	add	x29, sp, #0xf0
   22668:	str	x28, [sp, #256]
   2266c:	stp	x20, x19, [sp, #272]
   22670:	stp	x2, x3, [x29, #-112]
   22674:	stp	x4, x5, [x29, #-96]
   22678:	stp	x6, x7, [x29, #-80]
   2267c:	stp	q1, q2, [sp, #16]
   22680:	stp	q3, q4, [sp, #48]
   22684:	str	q0, [sp]
   22688:	stp	q5, q6, [sp, #80]
   2268c:	str	q7, [sp, #112]
   22690:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22694:	ldr	x20, [x20, #4016]
   22698:	mov	x19, x1
   2269c:	cbz	x0, 226c4 <scols_init_debug@@SMARTCOLS_2.25+0xf340>
   226a0:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   226a4:	ldrb	w9, [x9, #2799]
   226a8:	tbnz	w9, #0, 226c4 <scols_init_debug@@SMARTCOLS_2.25+0xf340>
   226ac:	mov	x8, x0
   226b0:	ldr	x0, [x20]
   226b4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   226b8:	add	x1, x1, #0xbf0
   226bc:	mov	x2, x8
   226c0:	bl	7db0 <fprintf@plt>
   226c4:	mov	x8, #0xffffffffffffffd0    	// #-48
   226c8:	mov	x10, sp
   226cc:	sub	x11, x29, #0x70
   226d0:	movk	x8, #0xff80, lsl #32
   226d4:	add	x9, x29, #0x30
   226d8:	add	x10, x10, #0x80
   226dc:	add	x11, x11, #0x30
   226e0:	stp	x10, x8, [x29, #-16]
   226e4:	stp	x9, x11, [x29, #-32]
   226e8:	ldp	q0, q1, [x29, #-32]
   226ec:	ldr	x0, [x20]
   226f0:	sub	x2, x29, #0x40
   226f4:	mov	x1, x19
   226f8:	stp	q0, q1, [x29, #-64]
   226fc:	bl	7c60 <vfprintf@plt>
   22700:	ldr	x1, [x20]
   22704:	mov	w0, #0xa                   	// #10
   22708:	bl	7250 <fputc@plt>
   2270c:	ldp	x20, x19, [sp, #272]
   22710:	ldr	x28, [sp, #256]
   22714:	ldp	x29, x30, [sp, #240]
   22718:	add	sp, sp, #0x120
   2271c:	ret
   22720:	stp	x29, x30, [sp, #-48]!
   22724:	str	x21, [sp, #16]
   22728:	stp	x20, x19, [sp, #32]
   2272c:	mov	x29, sp
   22730:	cbz	x0, 227a8 <scols_init_debug@@SMARTCOLS_2.25+0xf424>
   22734:	ldr	w8, [x0, #16]
   22738:	mov	x19, x0
   2273c:	subs	w8, w8, #0x1
   22740:	str	w8, [x0, #16]
   22744:	b.gt	227a8 <scols_init_debug@@SMARTCOLS_2.25+0xf424>
   22748:	adrp	x21, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   2274c:	ldrb	w8, [x21, #2796]
   22750:	tbnz	w8, #2, 227b8 <scols_init_debug@@SMARTCOLS_2.25+0xf434>
   22754:	ldr	x8, [x19, #4128]
   22758:	cbz	x8, 22768 <scols_init_debug@@SMARTCOLS_2.25+0xf3e4>
   2275c:	ldr	x8, [x19, #4136]
   22760:	mov	x0, x19
   22764:	blr	x8
   22768:	ldr	w0, [x19]
   2276c:	tbnz	w0, #31, 22784 <scols_init_debug@@SMARTCOLS_2.25+0xf400>
   22770:	ldrb	w8, [x21, #2796]
   22774:	tbnz	w8, #2, 22808 <scols_init_debug@@SMARTCOLS_2.25+0xf484>
   22778:	bl	7690 <close@plt>
   2277c:	mov	w8, #0xffffffff            	// #-1
   22780:	str	w8, [x19]
   22784:	ldr	x0, [x19, #8]
   22788:	bl	7840 <free@plt>
   2278c:	ldr	x0, [x19, #24]
   22790:	bl	7840 <free@plt>
   22794:	mov	x0, x19
   22798:	ldp	x20, x19, [sp, #32]
   2279c:	ldr	x21, [sp, #16]
   227a0:	ldp	x29, x30, [sp], #48
   227a4:	b	7840 <free@plt>
   227a8:	ldp	x20, x19, [sp, #32]
   227ac:	ldr	x21, [sp, #16]
   227b0:	ldp	x29, x30, [sp], #48
   227b4:	ret
   227b8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   227bc:	ldr	x8, [x8, #4016]
   227c0:	ldr	x20, [x8]
   227c4:	bl	7390 <getpid@plt>
   227c8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   227cc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   227d0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   227d4:	mov	w2, w0
   227d8:	add	x1, x1, #0xbcb
   227dc:	add	x3, x3, #0xa89
   227e0:	add	x4, x4, #0x108
   227e4:	mov	x0, x20
   227e8:	bl	7db0 <fprintf@plt>
   227ec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   227f0:	add	x1, x1, #0xbfb
   227f4:	mov	x0, x19
   227f8:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   227fc:	ldr	x8, [x19, #4128]
   22800:	cbnz	x8, 2275c <scols_init_debug@@SMARTCOLS_2.25+0xf3d8>
   22804:	b	22768 <scols_init_debug@@SMARTCOLS_2.25+0xf3e4>
   22808:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2280c:	ldr	x8, [x8, #4016]
   22810:	ldr	x20, [x8]
   22814:	bl	7390 <getpid@plt>
   22818:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2281c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22820:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22824:	mov	w2, w0
   22828:	add	x1, x1, #0xbcb
   2282c:	add	x3, x3, #0xa89
   22830:	add	x4, x4, #0x108
   22834:	mov	x0, x20
   22838:	bl	7db0 <fprintf@plt>
   2283c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22840:	add	x1, x1, #0xb88
   22844:	mov	x0, x19
   22848:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   2284c:	ldr	w0, [x19]
   22850:	b	22778 <scols_init_debug@@SMARTCOLS_2.25+0xf3f4>
   22854:	cbz	x0, 22864 <scols_init_debug@@SMARTCOLS_2.25+0xf4e0>
   22858:	ldr	w8, [x0, #16]
   2285c:	add	w8, w8, #0x1
   22860:	str	w8, [x0, #16]
   22864:	ret
   22868:	stp	x29, x30, [sp, #-32]!
   2286c:	stp	x20, x19, [sp, #16]
   22870:	mov	x29, sp
   22874:	cbz	x0, 228f4 <scols_init_debug@@SMARTCOLS_2.25+0xf570>
   22878:	mov	x19, x0
   2287c:	ldr	w0, [x0]
   22880:	tbnz	w0, #31, 2289c <scols_init_debug@@SMARTCOLS_2.25+0xf518>
   22884:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22888:	ldrb	w8, [x8, #2796]
   2288c:	tbnz	w8, #2, 228a8 <scols_init_debug@@SMARTCOLS_2.25+0xf524>
   22890:	bl	7690 <close@plt>
   22894:	mov	w8, #0xffffffff            	// #-1
   22898:	str	w8, [x19]
   2289c:	ldp	x20, x19, [sp, #16]
   228a0:	ldp	x29, x30, [sp], #32
   228a4:	ret
   228a8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   228ac:	ldr	x8, [x8, #4016]
   228b0:	ldr	x20, [x8]
   228b4:	bl	7390 <getpid@plt>
   228b8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   228bc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   228c0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   228c4:	mov	w2, w0
   228c8:	add	x1, x1, #0xbcb
   228cc:	add	x3, x3, #0xa89
   228d0:	add	x4, x4, #0x108
   228d4:	mov	x0, x20
   228d8:	bl	7db0 <fprintf@plt>
   228dc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   228e0:	add	x1, x1, #0xb88
   228e4:	mov	x0, x19
   228e8:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   228ec:	ldr	w0, [x19]
   228f0:	b	22890 <scols_init_debug@@SMARTCOLS_2.25+0xf50c>
   228f4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   228f8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   228fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22900:	add	x0, x0, #0xb11
   22904:	add	x1, x1, #0xa9f
   22908:	add	x3, x3, #0xb5c
   2290c:	mov	w2, #0xda                  	// #218
   22910:	bl	7c80 <__assert_fail@plt>
   22914:	stp	x29, x30, [sp, #-48]!
   22918:	stp	x20, x19, [sp, #32]
   2291c:	ldr	w8, [x0]
   22920:	str	x21, [sp, #16]
   22924:	mov	x29, sp
   22928:	tbz	w8, #31, 229c8 <scols_init_debug@@SMARTCOLS_2.25+0xf644>
   2292c:	mov	x19, x0
   22930:	cbz	x1, 2294c <scols_init_debug@@SMARTCOLS_2.25+0xf5c8>
   22934:	mov	x0, x1
   22938:	bl	7650 <strdup@plt>
   2293c:	mov	x20, x0
   22940:	cbnz	x0, 22950 <scols_init_debug@@SMARTCOLS_2.25+0xf5cc>
   22944:	mov	w0, #0xfffffff4            	// #-12
   22948:	b	2296c <scols_init_debug@@SMARTCOLS_2.25+0xf5e8>
   2294c:	mov	x20, xzr
   22950:	ldr	x0, [x19, #24]
   22954:	bl	7840 <free@plt>
   22958:	str	x20, [x19, #24]
   2295c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22960:	ldrb	w8, [x8, #2796]
   22964:	tbnz	w8, #2, 2297c <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   22968:	mov	w0, wzr
   2296c:	ldp	x20, x19, [sp, #32]
   22970:	ldr	x21, [sp, #16]
   22974:	ldp	x29, x30, [sp], #48
   22978:	ret
   2297c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22980:	ldr	x8, [x8, #4016]
   22984:	ldr	x21, [x8]
   22988:	bl	7390 <getpid@plt>
   2298c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22990:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22994:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22998:	mov	w2, w0
   2299c:	add	x1, x1, #0xbcb
   229a0:	add	x3, x3, #0xa89
   229a4:	add	x4, x4, #0x108
   229a8:	mov	x0, x21
   229ac:	bl	7db0 <fprintf@plt>
   229b0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   229b4:	add	x1, x1, #0xae2
   229b8:	mov	x0, x19
   229bc:	mov	x2, x20
   229c0:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   229c4:	b	22968 <scols_init_debug@@SMARTCOLS_2.25+0xf5e4>
   229c8:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   229cc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   229d0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   229d4:	add	x0, x0, #0xa90
   229d8:	add	x1, x1, #0xa9f
   229dc:	add	x3, x3, #0xaaa
   229e0:	mov	w2, #0x6d                  	// #109
   229e4:	bl	7c80 <__assert_fail@plt>
   229e8:	cbz	x0, 229f0 <scols_init_debug@@SMARTCOLS_2.25+0xf66c>
   229ec:	ldr	x0, [x0, #24]
   229f0:	ret
   229f4:	stp	x29, x30, [sp, #-48]!
   229f8:	stp	x20, x19, [sp, #32]
   229fc:	mov	x19, x0
   22a00:	str	x21, [sp, #16]
   22a04:	mov	x29, sp
   22a08:	cbz	x1, 22a24 <scols_init_debug@@SMARTCOLS_2.25+0xf6a0>
   22a0c:	mov	x0, x1
   22a10:	bl	7650 <strdup@plt>
   22a14:	mov	x20, x0
   22a18:	cbnz	x0, 22a28 <scols_init_debug@@SMARTCOLS_2.25+0xf6a4>
   22a1c:	mov	w0, #0xfffffff4            	// #-12
   22a20:	b	22a58 <scols_init_debug@@SMARTCOLS_2.25+0xf6d4>
   22a24:	mov	x20, xzr
   22a28:	ldr	w0, [x19]
   22a2c:	tbnz	w0, #31, 22a3c <scols_init_debug@@SMARTCOLS_2.25+0xf6b8>
   22a30:	bl	7690 <close@plt>
   22a34:	mov	w8, #0xffffffff            	// #-1
   22a38:	str	w8, [x19]
   22a3c:	ldr	x0, [x19, #8]
   22a40:	bl	7840 <free@plt>
   22a44:	str	x20, [x19, #8]
   22a48:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22a4c:	ldrb	w8, [x8, #2796]
   22a50:	tbnz	w8, #2, 22a68 <scols_init_debug@@SMARTCOLS_2.25+0xf6e4>
   22a54:	mov	w0, wzr
   22a58:	ldp	x20, x19, [sp, #32]
   22a5c:	ldr	x21, [sp, #16]
   22a60:	ldp	x29, x30, [sp], #48
   22a64:	ret
   22a68:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22a6c:	ldr	x8, [x8, #4016]
   22a70:	ldr	x21, [x8]
   22a74:	bl	7390 <getpid@plt>
   22a78:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22a7c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22a80:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22a84:	mov	w2, w0
   22a88:	add	x1, x1, #0xbcb
   22a8c:	add	x3, x3, #0xa89
   22a90:	add	x4, x4, #0x108
   22a94:	mov	x0, x21
   22a98:	bl	7db0 <fprintf@plt>
   22a9c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22aa0:	add	x1, x1, #0xaf3
   22aa4:	mov	x0, x19
   22aa8:	mov	x2, x20
   22aac:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   22ab0:	b	22a54 <scols_init_debug@@SMARTCOLS_2.25+0xf6d0>
   22ab4:	cbz	x0, 22abc <scols_init_debug@@SMARTCOLS_2.25+0xf738>
   22ab8:	ldr	x0, [x0, #8]
   22abc:	ret
   22ac0:	stp	x29, x30, [sp, #-32]!
   22ac4:	stp	x20, x19, [sp, #16]
   22ac8:	str	x1, [x0, #4128]
   22acc:	str	x2, [x0, #4136]
   22ad0:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22ad4:	ldrb	w8, [x8, #2796]
   22ad8:	mov	x29, sp
   22adc:	tbnz	w8, #2, 22af0 <scols_init_debug@@SMARTCOLS_2.25+0xf76c>
   22ae0:	ldp	x20, x19, [sp, #16]
   22ae4:	mov	w0, wzr
   22ae8:	ldp	x29, x30, [sp], #32
   22aec:	ret
   22af0:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22af4:	ldr	x8, [x8, #4016]
   22af8:	mov	x19, x0
   22afc:	ldr	x20, [x8]
   22b00:	bl	7390 <getpid@plt>
   22b04:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22b08:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22b0c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22b10:	mov	w2, w0
   22b14:	add	x1, x1, #0xbcb
   22b18:	add	x3, x3, #0xa89
   22b1c:	add	x4, x4, #0x108
   22b20:	mov	x0, x20
   22b24:	bl	7db0 <fprintf@plt>
   22b28:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22b2c:	add	x1, x1, #0xb01
   22b30:	mov	x0, x19
   22b34:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   22b38:	b	22ae0 <scols_init_debug@@SMARTCOLS_2.25+0xf75c>
   22b3c:	cbz	x0, 22b44 <scols_init_debug@@SMARTCOLS_2.25+0xf7c0>
   22b40:	ldr	x0, [x0, #4128]
   22b44:	ret
   22b48:	str	x1, [x0, #4144]
   22b4c:	mov	w0, wzr
   22b50:	ret
   22b54:	stp	x29, x30, [sp, #-48]!
   22b58:	str	x21, [sp, #16]
   22b5c:	stp	x20, x19, [sp, #32]
   22b60:	mov	x29, sp
   22b64:	cbz	x0, 22c50 <scols_init_debug@@SMARTCOLS_2.25+0xf8cc>
   22b68:	ldr	x20, [x0, #8]
   22b6c:	mov	x19, x0
   22b70:	cbz	x20, 22c70 <scols_init_debug@@SMARTCOLS_2.25+0xf8ec>
   22b74:	ldr	w0, [x19]
   22b78:	tbz	w0, #31, 22bf4 <scols_init_debug@@SMARTCOLS_2.25+0xf870>
   22b7c:	ldr	x3, [x19, #24]
   22b80:	cbz	x3, 22bc8 <scols_init_debug@@SMARTCOLS_2.25+0xf844>
   22b84:	mov	x8, x20
   22b88:	ldrb	w9, [x8], #1
   22b8c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22b90:	add	x2, x2, #0xb97
   22b94:	mov	w1, #0x1000                	// #4096
   22b98:	cmp	w9, #0x2f
   22b9c:	csel	x4, x8, x20, eq  // eq = none
   22ba0:	add	x20, x19, #0x20
   22ba4:	mov	x0, x20
   22ba8:	bl	7300 <snprintf@plt>
   22bac:	tbnz	w0, #31, 22be8 <scols_init_debug@@SMARTCOLS_2.25+0xf864>
   22bb0:	cmp	w0, #0x1, lsl #12
   22bb4:	b.cc	22bc8 <scols_init_debug@@SMARTCOLS_2.25+0xf844>  // b.lo, b.ul, b.last
   22bb8:	bl	7c90 <__errno_location@plt>
   22bbc:	mov	w8, #0x24                  	// #36
   22bc0:	str	w8, [x0]
   22bc4:	b	22bec <scols_init_debug@@SMARTCOLS_2.25+0xf868>
   22bc8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22bcc:	ldrb	w8, [x8, #2796]
   22bd0:	tbnz	w8, #2, 22c04 <scols_init_debug@@SMARTCOLS_2.25+0xf880>
   22bd4:	mov	w1, #0x80000               	// #524288
   22bd8:	mov	x0, x20
   22bdc:	bl	7460 <open@plt>
   22be0:	str	w0, [x19]
   22be4:	b	22bf4 <scols_init_debug@@SMARTCOLS_2.25+0xf870>
   22be8:	bl	7c90 <__errno_location@plt>
   22bec:	ldr	w8, [x0]
   22bf0:	neg	w0, w8
   22bf4:	ldp	x20, x19, [sp, #32]
   22bf8:	ldr	x21, [sp, #16]
   22bfc:	ldp	x29, x30, [sp], #48
   22c00:	ret
   22c04:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22c08:	ldr	x8, [x8, #4016]
   22c0c:	ldr	x21, [x8]
   22c10:	bl	7390 <getpid@plt>
   22c14:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22c18:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c1c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c20:	mov	w2, w0
   22c24:	add	x1, x1, #0xbcb
   22c28:	add	x3, x3, #0xa89
   22c2c:	add	x4, x4, #0x108
   22c30:	mov	x0, x21
   22c34:	bl	7db0 <fprintf@plt>
   22c38:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c3c:	add	x1, x1, #0xb4a
   22c40:	mov	x0, x19
   22c44:	mov	x2, x20
   22c48:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   22c4c:	b	22bd4 <scols_init_debug@@SMARTCOLS_2.25+0xf850>
   22c50:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c54:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c58:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c5c:	add	x0, x0, #0xb11
   22c60:	add	x1, x1, #0xa9f
   22c64:	add	x3, x3, #0xb14
   22c68:	mov	w2, #0xc8                  	// #200
   22c6c:	bl	7c80 <__assert_fail@plt>
   22c70:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c74:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c78:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22c7c:	add	x0, x0, #0xb3d
   22c80:	add	x1, x1, #0xa9f
   22c84:	add	x3, x3, #0xb14
   22c88:	mov	w2, #0xc9                  	// #201
   22c8c:	bl	7c80 <__assert_fail@plt>
   22c90:	cbz	x0, 22ca0 <scols_init_debug@@SMARTCOLS_2.25+0xf91c>
   22c94:	ldr	w8, [x0]
   22c98:	mvn	w8, w8
   22c9c:	lsr	w0, w8, #31
   22ca0:	ret
   22ca4:	sub	sp, sp, #0x150
   22ca8:	stp	x22, x21, [sp, #304]
   22cac:	stp	x20, x19, [sp, #320]
   22cb0:	mov	x20, x2
   22cb4:	mov	x19, x1
   22cb8:	mov	x21, x0
   22cbc:	stp	x29, x30, [sp, #256]
   22cc0:	stp	x28, x25, [sp, #272]
   22cc4:	stp	x24, x23, [sp, #288]
   22cc8:	add	x29, sp, #0x100
   22ccc:	stp	x4, x5, [sp, #128]
   22cd0:	stp	x6, x7, [sp, #144]
   22cd4:	stp	q0, q1, [sp]
   22cd8:	stp	q2, q3, [sp, #32]
   22cdc:	stp	q4, q5, [sp, #64]
   22ce0:	stp	q6, q7, [sp, #96]
   22ce4:	cbz	x3, 22d60 <scols_init_debug@@SMARTCOLS_2.25+0xf9dc>
   22ce8:	mov	x8, #0xffffffffffffffe0    	// #-32
   22cec:	mov	x9, sp
   22cf0:	add	x10, sp, #0x80
   22cf4:	movk	x8, #0xff80, lsl #32
   22cf8:	add	x11, x29, #0x50
   22cfc:	add	x9, x9, #0x80
   22d00:	add	x10, x10, #0x20
   22d04:	ldr	x25, [x21, #8]
   22d08:	stp	x9, x8, [x29, #-48]
   22d0c:	stp	x11, x10, [x29, #-64]
   22d10:	ldp	q0, q1, [x29, #-64]
   22d14:	mov	x24, x3
   22d18:	stp	q0, q1, [x29, #-96]
   22d1c:	bl	7c90 <__errno_location@plt>
   22d20:	str	wzr, [x0]
   22d24:	ldp	q0, q1, [x29, #-96]
   22d28:	add	x23, x21, #0x20
   22d2c:	mov	x22, x0
   22d30:	sub	x3, x29, #0x20
   22d34:	mov	w1, #0x1000                	// #4096
   22d38:	mov	x0, x23
   22d3c:	mov	x2, x24
   22d40:	stp	q0, q1, [x29, #-32]
   22d44:	bl	7b70 <vsnprintf@plt>
   22d48:	tbnz	w0, #31, 22db8 <scols_init_debug@@SMARTCOLS_2.25+0xfa34>
   22d4c:	cmp	w0, #0x1, lsl #12
   22d50:	b.cc	22dc4 <scols_init_debug@@SMARTCOLS_2.25+0xfa40>  // b.lo, b.ul, b.last
   22d54:	mov	x23, xzr
   22d58:	mov	w8, #0x24                  	// #36
   22d5c:	b	22e24 <scols_init_debug@@SMARTCOLS_2.25+0xfaa0>
   22d60:	ldr	x3, [x21, #24]
   22d64:	ldr	x22, [x21, #8]
   22d68:	cbz	x3, 22df0 <scols_init_debug@@SMARTCOLS_2.25+0xfa6c>
   22d6c:	cbz	x22, 22dfc <scols_init_debug@@SMARTCOLS_2.25+0xfa78>
   22d70:	mov	x8, x22
   22d74:	ldrb	w9, [x8], #1
   22d78:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22d7c:	add	x2, x2, #0xb97
   22d80:	mov	w1, #0x1000                	// #4096
   22d84:	cmp	w9, #0x2f
   22d88:	csel	x4, x8, x22, eq  // eq = none
   22d8c:	add	x22, x21, #0x20
   22d90:	mov	x0, x22
   22d94:	bl	7300 <snprintf@plt>
   22d98:	tbnz	w0, #31, 22df4 <scols_init_debug@@SMARTCOLS_2.25+0xfa70>
   22d9c:	cmp	w0, #0x1, lsl #12
   22da0:	b.cc	22e00 <scols_init_debug@@SMARTCOLS_2.25+0xfa7c>  // b.lo, b.ul, b.last
   22da4:	bl	7c90 <__errno_location@plt>
   22da8:	mov	w8, #0x24                  	// #36
   22dac:	mov	x19, xzr
   22db0:	str	w8, [x0]
   22db4:	b	22e88 <scols_init_debug@@SMARTCOLS_2.25+0xfb04>
   22db8:	ldr	w8, [x22]
   22dbc:	cbz	w8, 22e1c <scols_init_debug@@SMARTCOLS_2.25+0xfa98>
   22dc0:	mov	x23, xzr
   22dc4:	cbz	x25, 22e2c <scols_init_debug@@SMARTCOLS_2.25+0xfaa8>
   22dc8:	mov	x8, x25
   22dcc:	ldrb	w9, [x8], #1
   22dd0:	cmp	w9, #0x2f
   22dd4:	csel	x8, x8, x25, eq  // eq = none
   22dd8:	cbz	x23, 22e34 <scols_init_debug@@SMARTCOLS_2.25+0xfab0>
   22ddc:	mov	x9, x23
   22de0:	ldrb	w10, [x9], #1
   22de4:	cmp	w10, #0x2f
   22de8:	csel	x9, x9, x23, eq  // eq = none
   22dec:	b	22e38 <scols_init_debug@@SMARTCOLS_2.25+0xfab4>
   22df0:	cbnz	x22, 22e00 <scols_init_debug@@SMARTCOLS_2.25+0xfa7c>
   22df4:	mov	x19, xzr
   22df8:	b	22e88 <scols_init_debug@@SMARTCOLS_2.25+0xfb04>
   22dfc:	mov	x22, x3
   22e00:	sub	x20, x20, #0x1
   22e04:	mov	x0, x19
   22e08:	mov	x1, x22
   22e0c:	mov	x2, x20
   22e10:	bl	7bd0 <strncpy@plt>
   22e14:	strb	wzr, [x19, x20]
   22e18:	b	22e88 <scols_init_debug@@SMARTCOLS_2.25+0xfb04>
   22e1c:	mov	x23, xzr
   22e20:	mov	w8, #0x16                  	// #22
   22e24:	str	w8, [x22]
   22e28:	cbnz	x25, 22dc8 <scols_init_debug@@SMARTCOLS_2.25+0xfa44>
   22e2c:	mov	x8, xzr
   22e30:	cbnz	x23, 22ddc <scols_init_debug@@SMARTCOLS_2.25+0xfa58>
   22e34:	mov	x9, xzr
   22e38:	ldr	x10, [x21, #24]
   22e3c:	adrp	x11, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   22e40:	add	x11, x11, #0xa8d
   22e44:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22e48:	cmp	x10, #0x0
   22e4c:	csel	x3, x11, x10, eq  // eq = none
   22e50:	cmp	x8, #0x0
   22e54:	csel	x4, x11, x8, eq  // eq = none
   22e58:	cmp	x9, #0x0
   22e5c:	csel	x5, x11, x9, eq  // eq = none
   22e60:	add	x2, x2, #0xb94
   22e64:	mov	x0, x19
   22e68:	mov	x1, x20
   22e6c:	bl	7300 <snprintf@plt>
   22e70:	sxtw	x8, w0
   22e74:	cmp	x8, x20
   22e78:	b.cc	22e88 <scols_init_debug@@SMARTCOLS_2.25+0xfb04>  // b.lo, b.ul, b.last
   22e7c:	mov	w8, #0x24                  	// #36
   22e80:	mov	x19, xzr
   22e84:	str	w8, [x22]
   22e88:	mov	x0, x19
   22e8c:	ldp	x20, x19, [sp, #320]
   22e90:	ldp	x22, x21, [sp, #304]
   22e94:	ldp	x24, x23, [sp, #288]
   22e98:	ldp	x28, x25, [sp, #272]
   22e9c:	ldp	x29, x30, [sp, #256]
   22ea0:	add	sp, sp, #0x150
   22ea4:	ret
   22ea8:	sub	sp, sp, #0x40
   22eac:	stp	x22, x21, [sp, #32]
   22eb0:	mov	x21, x2
   22eb4:	mov	w22, w1
   22eb8:	stp	x29, x30, [sp, #16]
   22ebc:	stp	x20, x19, [sp, #48]
   22ec0:	add	x29, sp, #0x10
   22ec4:	cbz	x0, 22fa8 <scols_init_debug@@SMARTCOLS_2.25+0xfc24>
   22ec8:	mov	x20, x0
   22ecc:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   22ed0:	mov	w19, w0
   22ed4:	stur	w0, [x29, #-4]
   22ed8:	tbnz	w0, #31, 22fc4 <scols_init_debug@@SMARTCOLS_2.25+0xfc40>
   22edc:	mov	x8, x21
   22ee0:	ldrb	w9, [x8], #1
   22ee4:	mov	w0, w19
   22ee8:	mov	w2, w22
   22eec:	mov	w3, wzr
   22ef0:	cmp	w9, #0x2f
   22ef4:	csel	x21, x8, x21, eq  // eq = none
   22ef8:	mov	x1, x21
   22efc:	bl	7c50 <faccessat@plt>
   22f00:	mov	w19, w0
   22f04:	cbz	w0, 22f4c <scols_init_debug@@SMARTCOLS_2.25+0xfbc8>
   22f08:	bl	7c90 <__errno_location@plt>
   22f0c:	ldr	w8, [x0]
   22f10:	cmp	w8, #0x2
   22f14:	b.ne	22f4c <scols_init_debug@@SMARTCOLS_2.25+0xfbc8>  // b.any
   22f18:	ldr	x8, [x20, #4144]
   22f1c:	cbz	x8, 22f4c <scols_init_debug@@SMARTCOLS_2.25+0xfbc8>
   22f20:	sub	x2, x29, #0x4
   22f24:	mov	x0, x20
   22f28:	mov	x1, x21
   22f2c:	blr	x8
   22f30:	cbnz	w0, 22f4c <scols_init_debug@@SMARTCOLS_2.25+0xfbc8>
   22f34:	ldur	w0, [x29, #-4]
   22f38:	mov	x1, x21
   22f3c:	mov	w2, w22
   22f40:	mov	w3, wzr
   22f44:	bl	7c50 <faccessat@plt>
   22f48:	mov	w19, w0
   22f4c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22f50:	ldrb	w8, [x8, #2796]
   22f54:	tbz	w8, #2, 22fc4 <scols_init_debug@@SMARTCOLS_2.25+0xfc40>
   22f58:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22f5c:	ldr	x8, [x8, #4016]
   22f60:	ldr	x22, [x8]
   22f64:	bl	7390 <getpid@plt>
   22f68:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22f6c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22f70:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22f74:	mov	w2, w0
   22f78:	add	x1, x1, #0xbcb
   22f7c:	add	x3, x3, #0xa89
   22f80:	add	x4, x4, #0x108
   22f84:	mov	x0, x22
   22f88:	bl	7db0 <fprintf@plt>
   22f8c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22f90:	add	x1, x1, #0xbbd
   22f94:	mov	x0, x20
   22f98:	mov	x2, x21
   22f9c:	mov	w3, w19
   22fa0:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   22fa4:	b	22fc4 <scols_init_debug@@SMARTCOLS_2.25+0xfc40>
   22fa8:	mov	x0, x21
   22fac:	mov	w1, w22
   22fb0:	bl	7750 <access@plt>
   22fb4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   22fb8:	ldrb	w8, [x8, #2796]
   22fbc:	mov	w19, w0
   22fc0:	tbnz	w8, #2, 22fdc <scols_init_debug@@SMARTCOLS_2.25+0xfc58>
   22fc4:	mov	w0, w19
   22fc8:	ldp	x20, x19, [sp, #48]
   22fcc:	ldp	x22, x21, [sp, #32]
   22fd0:	ldp	x29, x30, [sp, #16]
   22fd4:	add	sp, sp, #0x40
   22fd8:	ret
   22fdc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   22fe0:	ldr	x8, [x8, #4016]
   22fe4:	ldr	x20, [x8]
   22fe8:	bl	7390 <getpid@plt>
   22fec:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   22ff0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22ff4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   22ff8:	mov	w2, w0
   22ffc:	add	x1, x1, #0xbcb
   23000:	add	x3, x3, #0xa89
   23004:	add	x4, x4, #0x108
   23008:	mov	x0, x20
   2300c:	bl	7db0 <fprintf@plt>
   23010:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23014:	add	x0, x0, #0xb9d
   23018:	mov	x1, x21
   2301c:	mov	w2, w19
   23020:	bl	23028 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   23024:	b	22fc4 <scols_init_debug@@SMARTCOLS_2.25+0xfc40>
   23028:	sub	sp, sp, #0x120
   2302c:	stp	x29, x30, [sp, #256]
   23030:	add	x29, sp, #0x100
   23034:	stp	x28, x19, [sp, #272]
   23038:	stp	x1, x2, [x29, #-120]
   2303c:	stp	x3, x4, [x29, #-104]
   23040:	stp	x5, x6, [x29, #-88]
   23044:	stur	x7, [x29, #-72]
   23048:	stp	q0, q1, [sp]
   2304c:	stp	q2, q3, [sp, #32]
   23050:	stp	q4, q5, [sp, #64]
   23054:	adrp	x19, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   23058:	ldr	x19, [x19, #4016]
   2305c:	mov	x9, #0xffffffffffffffc8    	// #-56
   23060:	mov	x10, sp
   23064:	sub	x11, x29, #0x78
   23068:	movk	x9, #0xff80, lsl #32
   2306c:	add	x12, x29, #0x20
   23070:	add	x10, x10, #0x80
   23074:	add	x11, x11, #0x38
   23078:	stp	x10, x9, [x29, #-16]
   2307c:	stp	x12, x11, [x29, #-32]
   23080:	mov	x8, x0
   23084:	ldr	x0, [x19]
   23088:	ldp	q0, q1, [x29, #-32]
   2308c:	sub	x2, x29, #0x40
   23090:	mov	x1, x8
   23094:	stp	q6, q7, [sp, #96]
   23098:	stp	q0, q1, [x29, #-64]
   2309c:	bl	7c60 <vfprintf@plt>
   230a0:	ldr	x1, [x19]
   230a4:	mov	w0, #0xa                   	// #10
   230a8:	bl	7250 <fputc@plt>
   230ac:	ldp	x28, x19, [sp, #272]
   230b0:	ldp	x29, x30, [sp, #256]
   230b4:	add	sp, sp, #0x120
   230b8:	ret
   230bc:	sub	sp, sp, #0x150
   230c0:	stp	x29, x30, [sp, #272]
   230c4:	add	x29, sp, #0x110
   230c8:	mov	x8, #0xffffffffffffffd8    	// #-40
   230cc:	mov	x9, sp
   230d0:	add	x10, sp, #0x88
   230d4:	movk	x8, #0xff80, lsl #32
   230d8:	add	x11, x29, #0x40
   230dc:	add	x9, x9, #0x80
   230e0:	add	x10, x10, #0x28
   230e4:	stp	x9, x8, [x29, #-48]
   230e8:	stp	x11, x10, [x29, #-64]
   230ec:	stp	q1, q2, [sp, #16]
   230f0:	str	q0, [sp]
   230f4:	ldp	q0, q1, [x29, #-64]
   230f8:	stp	x28, x23, [sp, #288]
   230fc:	stp	x22, x21, [sp, #304]
   23100:	stp	x20, x19, [sp, #320]
   23104:	mov	x23, x2
   23108:	mov	w19, w1
   2310c:	mov	x20, x0
   23110:	stp	x3, x4, [sp, #136]
   23114:	stp	x5, x6, [sp, #152]
   23118:	str	x7, [sp, #168]
   2311c:	stp	q3, q4, [sp, #48]
   23120:	stp	q5, q6, [sp, #80]
   23124:	str	q7, [sp, #112]
   23128:	stp	q0, q1, [x29, #-96]
   2312c:	bl	7c90 <__errno_location@plt>
   23130:	str	wzr, [x0]
   23134:	ldp	q0, q1, [x29, #-96]
   23138:	add	x22, x20, #0x20
   2313c:	mov	x21, x0
   23140:	sub	x3, x29, #0x20
   23144:	mov	w1, #0x1000                	// #4096
   23148:	mov	x0, x22
   2314c:	mov	x2, x23
   23150:	stp	q0, q1, [x29, #-32]
   23154:	bl	7b70 <vsnprintf@plt>
   23158:	tbnz	w0, #31, 2316c <scols_init_debug@@SMARTCOLS_2.25+0xfde8>
   2315c:	cmp	w0, #0x1, lsl #12
   23160:	b.cc	23188 <scols_init_debug@@SMARTCOLS_2.25+0xfe04>  // b.lo, b.ul, b.last
   23164:	mov	w8, #0x24                  	// #36
   23168:	b	23178 <scols_init_debug@@SMARTCOLS_2.25+0xfdf4>
   2316c:	ldr	w8, [x21]
   23170:	cbnz	w8, 2317c <scols_init_debug@@SMARTCOLS_2.25+0xfdf8>
   23174:	mov	w8, #0x16                  	// #22
   23178:	str	w8, [x21]
   2317c:	ldr	w8, [x21]
   23180:	neg	w0, w8
   23184:	b	23198 <scols_init_debug@@SMARTCOLS_2.25+0xfe14>
   23188:	mov	x0, x20
   2318c:	mov	w1, w19
   23190:	mov	x2, x22
   23194:	bl	22ea8 <scols_init_debug@@SMARTCOLS_2.25+0xfb24>
   23198:	ldp	x20, x19, [sp, #320]
   2319c:	ldp	x22, x21, [sp, #304]
   231a0:	ldp	x28, x23, [sp, #288]
   231a4:	ldp	x29, x30, [sp, #272]
   231a8:	add	sp, sp, #0x150
   231ac:	ret
   231b0:	sub	sp, sp, #0x40
   231b4:	stp	x22, x21, [sp, #32]
   231b8:	mov	x21, x2
   231bc:	mov	x22, x1
   231c0:	stp	x29, x30, [sp, #16]
   231c4:	stp	x20, x19, [sp, #48]
   231c8:	add	x29, sp, #0x10
   231cc:	cbz	x0, 232b4 <scols_init_debug@@SMARTCOLS_2.25+0xff30>
   231d0:	mov	x20, x0
   231d4:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   231d8:	mov	w19, w0
   231dc:	stur	w0, [x29, #-4]
   231e0:	tbnz	w0, #31, 232d0 <scols_init_debug@@SMARTCOLS_2.25+0xff4c>
   231e4:	mov	x8, x21
   231e8:	ldrb	w9, [x8], #1
   231ec:	mov	w0, wzr
   231f0:	mov	w1, w19
   231f4:	mov	x3, x22
   231f8:	cmp	w9, #0x2f
   231fc:	csel	x21, x8, x21, eq  // eq = none
   23200:	mov	x2, x21
   23204:	mov	w4, wzr
   23208:	bl	7e10 <__fxstatat@plt>
   2320c:	mov	w19, w0
   23210:	cbz	w0, 23258 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>
   23214:	bl	7c90 <__errno_location@plt>
   23218:	ldr	w8, [x0]
   2321c:	cmp	w8, #0x2
   23220:	b.ne	23258 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>  // b.any
   23224:	ldr	x8, [x20, #4144]
   23228:	cbz	x8, 23258 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>
   2322c:	sub	x2, x29, #0x4
   23230:	mov	x0, x20
   23234:	mov	x1, x21
   23238:	blr	x8
   2323c:	cbnz	w0, 23258 <scols_init_debug@@SMARTCOLS_2.25+0xfed4>
   23240:	ldur	w1, [x29, #-4]
   23244:	mov	x2, x21
   23248:	mov	x3, x22
   2324c:	mov	w4, wzr
   23250:	bl	7e10 <__fxstatat@plt>
   23254:	mov	w19, w0
   23258:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   2325c:	ldrb	w8, [x8, #2796]
   23260:	tbz	w8, #2, 232d0 <scols_init_debug@@SMARTCOLS_2.25+0xff4c>
   23264:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   23268:	ldr	x8, [x8, #4016]
   2326c:	ldr	x22, [x8]
   23270:	bl	7390 <getpid@plt>
   23274:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   23278:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2327c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23280:	mov	w2, w0
   23284:	add	x1, x1, #0xbcb
   23288:	add	x3, x3, #0xa89
   2328c:	add	x4, x4, #0x108
   23290:	mov	x0, x22
   23294:	bl	7db0 <fprintf@plt>
   23298:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2329c:	add	x1, x1, #0xbf0
   232a0:	mov	x0, x20
   232a4:	mov	x2, x21
   232a8:	mov	w3, w19
   232ac:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   232b0:	b	232d0 <scols_init_debug@@SMARTCOLS_2.25+0xff4c>
   232b4:	mov	x1, x21
   232b8:	mov	x2, x22
   232bc:	bl	7cd0 <__xstat@plt>
   232c0:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   232c4:	ldrb	w8, [x8, #2796]
   232c8:	mov	w19, w0
   232cc:	tbnz	w8, #2, 232e8 <scols_init_debug@@SMARTCOLS_2.25+0xff64>
   232d0:	mov	w0, w19
   232d4:	ldp	x20, x19, [sp, #48]
   232d8:	ldp	x22, x21, [sp, #32]
   232dc:	ldp	x29, x30, [sp, #16]
   232e0:	add	sp, sp, #0x40
   232e4:	ret
   232e8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   232ec:	ldr	x8, [x8, #4016]
   232f0:	ldr	x20, [x8]
   232f4:	bl	7390 <getpid@plt>
   232f8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   232fc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23300:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23304:	mov	w2, w0
   23308:	add	x1, x1, #0xbcb
   2330c:	add	x3, x3, #0xa89
   23310:	add	x4, x4, #0x108
   23314:	mov	x0, x20
   23318:	bl	7db0 <fprintf@plt>
   2331c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23320:	add	x0, x0, #0xbd2
   23324:	mov	x1, x21
   23328:	mov	w2, w19
   2332c:	bl	23028 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   23330:	b	232d0 <scols_init_debug@@SMARTCOLS_2.25+0xff4c>
   23334:	stp	x29, x30, [sp, #-64]!
   23338:	str	x23, [sp, #16]
   2333c:	stp	x22, x21, [sp, #32]
   23340:	mov	x21, x2
   23344:	mov	w23, w1
   23348:	stp	x20, x19, [sp, #48]
   2334c:	mov	x29, sp
   23350:	cbz	x0, 233d8 <scols_init_debug@@SMARTCOLS_2.25+0x10054>
   23354:	mov	x19, x0
   23358:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   2335c:	mov	w20, w0
   23360:	str	w0, [x29, #28]
   23364:	tbnz	w0, #31, 2344c <scols_init_debug@@SMARTCOLS_2.25+0x100c8>
   23368:	mov	x8, x21
   2336c:	ldrb	w9, [x8], #1
   23370:	mov	w0, w20
   23374:	mov	w2, w23
   23378:	cmp	w9, #0x2f
   2337c:	csel	x21, x8, x21, eq  // eq = none
   23380:	mov	x1, x21
   23384:	bl	7c70 <openat@plt>
   23388:	mov	w22, w0
   2338c:	tbz	w0, #31, 2343c <scols_init_debug@@SMARTCOLS_2.25+0x100b8>
   23390:	bl	7c90 <__errno_location@plt>
   23394:	ldr	w8, [x0]
   23398:	cmp	w8, #0x2
   2339c:	b.ne	2343c <scols_init_debug@@SMARTCOLS_2.25+0x100b8>  // b.any
   233a0:	ldr	x8, [x19, #4144]
   233a4:	cbz	x8, 2343c <scols_init_debug@@SMARTCOLS_2.25+0x100b8>
   233a8:	add	x2, x29, #0x1c
   233ac:	mov	x0, x19
   233b0:	mov	x1, x21
   233b4:	blr	x8
   233b8:	mov	w20, w22
   233bc:	cbnz	w0, 23440 <scols_init_debug@@SMARTCOLS_2.25+0x100bc>
   233c0:	ldr	w0, [x29, #28]
   233c4:	mov	x1, x21
   233c8:	mov	w2, w23
   233cc:	bl	7c70 <openat@plt>
   233d0:	mov	w20, w0
   233d4:	b	23440 <scols_init_debug@@SMARTCOLS_2.25+0x100bc>
   233d8:	mov	x0, x21
   233dc:	mov	w1, w23
   233e0:	bl	7460 <open@plt>
   233e4:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   233e8:	ldrb	w8, [x8, #2796]
   233ec:	mov	w20, w0
   233f0:	tbz	w8, #2, 2344c <scols_init_debug@@SMARTCOLS_2.25+0x100c8>
   233f4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   233f8:	ldr	x8, [x8, #4016]
   233fc:	ldr	x19, [x8]
   23400:	bl	7390 <getpid@plt>
   23404:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   23408:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2340c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23410:	mov	w2, w0
   23414:	add	x1, x1, #0xbcb
   23418:	add	x3, x3, #0xa89
   2341c:	add	x4, x4, #0x108
   23420:	mov	x0, x19
   23424:	bl	7db0 <fprintf@plt>
   23428:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2342c:	add	x0, x0, #0xc02
   23430:	mov	x1, x21
   23434:	bl	23028 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   23438:	b	2344c <scols_init_debug@@SMARTCOLS_2.25+0x100c8>
   2343c:	mov	w20, w22
   23440:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   23444:	ldrb	w8, [x8, #2796]
   23448:	tbnz	w8, #2, 23464 <scols_init_debug@@SMARTCOLS_2.25+0x100e0>
   2344c:	mov	w0, w20
   23450:	ldp	x20, x19, [sp, #48]
   23454:	ldp	x22, x21, [sp, #32]
   23458:	ldr	x23, [sp, #16]
   2345c:	ldp	x29, x30, [sp], #64
   23460:	ret
   23464:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   23468:	ldr	x8, [x8, #4016]
   2346c:	ldr	x23, [x8]
   23470:	bl	7390 <getpid@plt>
   23474:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   23478:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2347c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23480:	mov	w2, w0
   23484:	add	x1, x1, #0xbcb
   23488:	add	x3, x3, #0xa89
   2348c:	add	x4, x4, #0x108
   23490:	mov	x0, x23
   23494:	bl	7db0 <fprintf@plt>
   23498:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2349c:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   234a0:	add	x8, x8, #0xc2b
   234a4:	add	x9, x9, #0xa8d
   234a8:	cmp	w22, w20
   234ac:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   234b0:	csel	x3, x9, x8, eq  // eq = none
   234b4:	add	x1, x1, #0xc1c
   234b8:	mov	x0, x19
   234bc:	mov	x2, x21
   234c0:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   234c4:	b	2344c <scols_init_debug@@SMARTCOLS_2.25+0x100c8>
   234c8:	sub	sp, sp, #0x80
   234cc:	stp	x29, x30, [sp, #64]
   234d0:	str	x23, [sp, #80]
   234d4:	stp	x22, x21, [sp, #96]
   234d8:	stp	x20, x19, [sp, #112]
   234dc:	ldp	q1, q0, [x3]
   234e0:	add	x29, sp, #0x40
   234e4:	mov	x23, x2
   234e8:	mov	w20, w1
   234ec:	mov	x21, x0
   234f0:	stp	q1, q0, [sp]
   234f4:	bl	7c90 <__errno_location@plt>
   234f8:	str	wzr, [x0]
   234fc:	ldp	q0, q1, [sp]
   23500:	add	x22, x21, #0x20
   23504:	mov	x19, x0
   23508:	add	x3, sp, #0x20
   2350c:	mov	w1, #0x1000                	// #4096
   23510:	mov	x0, x22
   23514:	mov	x2, x23
   23518:	stp	q0, q1, [sp, #32]
   2351c:	bl	7b70 <vsnprintf@plt>
   23520:	tbnz	w0, #31, 23534 <scols_init_debug@@SMARTCOLS_2.25+0x101b0>
   23524:	cmp	w0, #0x1, lsl #12
   23528:	b.cc	2354c <scols_init_debug@@SMARTCOLS_2.25+0x101c8>  // b.lo, b.ul, b.last
   2352c:	mov	w8, #0x24                  	// #36
   23530:	b	23540 <scols_init_debug@@SMARTCOLS_2.25+0x101bc>
   23534:	ldr	w8, [x19]
   23538:	cbnz	w8, 23544 <scols_init_debug@@SMARTCOLS_2.25+0x101c0>
   2353c:	mov	w8, #0x16                  	// #22
   23540:	str	w8, [x19]
   23544:	neg	w0, w8
   23548:	b	2355c <scols_init_debug@@SMARTCOLS_2.25+0x101d8>
   2354c:	mov	x0, x21
   23550:	mov	w1, w20
   23554:	mov	x2, x22
   23558:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   2355c:	ldp	x20, x19, [sp, #112]
   23560:	ldp	x22, x21, [sp, #96]
   23564:	ldr	x23, [sp, #80]
   23568:	ldp	x29, x30, [sp, #64]
   2356c:	add	sp, sp, #0x80
   23570:	ret
   23574:	sub	sp, sp, #0x150
   23578:	stp	x29, x30, [sp, #272]
   2357c:	add	x29, sp, #0x110
   23580:	mov	x8, #0xffffffffffffffd8    	// #-40
   23584:	mov	x9, sp
   23588:	add	x10, sp, #0x88
   2358c:	movk	x8, #0xff80, lsl #32
   23590:	add	x11, x29, #0x40
   23594:	add	x9, x9, #0x80
   23598:	add	x10, x10, #0x28
   2359c:	stp	x9, x8, [x29, #-80]
   235a0:	stp	x11, x10, [x29, #-96]
   235a4:	stp	q1, q2, [sp, #16]
   235a8:	str	q0, [sp]
   235ac:	ldp	q0, q1, [x29, #-96]
   235b0:	stp	x28, x23, [sp, #288]
   235b4:	stp	x22, x21, [sp, #304]
   235b8:	stp	x20, x19, [sp, #320]
   235bc:	mov	x23, x2
   235c0:	mov	w19, w1
   235c4:	mov	x20, x0
   235c8:	stp	x3, x4, [sp, #136]
   235cc:	stp	x5, x6, [sp, #152]
   235d0:	str	x7, [sp, #168]
   235d4:	stp	q3, q4, [sp, #48]
   235d8:	stp	q5, q6, [sp, #80]
   235dc:	str	q7, [sp, #112]
   235e0:	stp	q0, q1, [x29, #-64]
   235e4:	bl	7c90 <__errno_location@plt>
   235e8:	str	wzr, [x0]
   235ec:	ldp	q0, q1, [x29, #-64]
   235f0:	add	x22, x20, #0x20
   235f4:	mov	x21, x0
   235f8:	sub	x3, x29, #0x20
   235fc:	mov	w1, #0x1000                	// #4096
   23600:	mov	x0, x22
   23604:	mov	x2, x23
   23608:	stp	q0, q1, [x29, #-32]
   2360c:	bl	7b70 <vsnprintf@plt>
   23610:	tbnz	w0, #31, 23624 <scols_init_debug@@SMARTCOLS_2.25+0x102a0>
   23614:	cmp	w0, #0x1, lsl #12
   23618:	b.cc	2363c <scols_init_debug@@SMARTCOLS_2.25+0x102b8>  // b.lo, b.ul, b.last
   2361c:	mov	w8, #0x24                  	// #36
   23620:	b	23630 <scols_init_debug@@SMARTCOLS_2.25+0x102ac>
   23624:	ldr	w8, [x21]
   23628:	cbnz	w8, 23634 <scols_init_debug@@SMARTCOLS_2.25+0x102b0>
   2362c:	mov	w8, #0x16                  	// #22
   23630:	str	w8, [x21]
   23634:	neg	w0, w8
   23638:	b	2364c <scols_init_debug@@SMARTCOLS_2.25+0x102c8>
   2363c:	mov	x0, x20
   23640:	mov	w1, w19
   23644:	mov	x2, x22
   23648:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   2364c:	ldp	x20, x19, [sp, #320]
   23650:	ldp	x22, x21, [sp, #304]
   23654:	ldp	x28, x23, [sp, #288]
   23658:	ldp	x29, x30, [sp, #272]
   2365c:	add	sp, sp, #0x150
   23660:	ret
   23664:	stp	x29, x30, [sp, #-32]!
   23668:	str	x19, [sp, #16]
   2366c:	mov	x19, x1
   23670:	mov	x29, sp
   23674:	cbz	x1, 23728 <scols_init_debug@@SMARTCOLS_2.25+0x103a4>
   23678:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2367c:	mov	w1, wzr
   23680:	add	x8, x19, #0x1
   23684:	add	x9, x9, #0xa37
   23688:	mov	w10, #0x402                 	// #1026
   2368c:	mov	w11, #0x401                 	// #1025
   23690:	mov	w12, #0x202                 	// #514
   23694:	mov	w13, #0x201                 	// #513
   23698:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   2369c:	orr	w1, w1, #0x80000
   236a0:	add	x8, x8, #0x1
   236a4:	ldurb	w14, [x8, #-1]
   236a8:	sub	w15, w14, #0x61
   236ac:	cmp	w15, #0x16
   236b0:	b.hi	23708 <scols_init_debug@@SMARTCOLS_2.25+0x10384>  // b.pmore
   236b4:	adr	x14, 2369c <scols_init_debug@@SMARTCOLS_2.25+0x10318>
   236b8:	ldrb	w16, [x9, x15]
   236bc:	add	x14, x14, x16, lsl #2
   236c0:	br	x14
   236c4:	ldrb	w14, [x8]
   236c8:	cmp	w14, #0x2b
   236cc:	b.ne	23710 <scols_init_debug@@SMARTCOLS_2.25+0x1038c>  // b.any
   236d0:	orr	w1, w1, w10
   236d4:	add	x8, x8, #0x1
   236d8:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   236dc:	ldrb	w14, [x8], #1
   236e0:	orr	w15, w1, #0x2
   236e4:	cmp	w14, #0x2b
   236e8:	csel	w1, w15, w1, eq  // eq = none
   236ec:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   236f0:	ldrb	w14, [x8]
   236f4:	cmp	w14, #0x2b
   236f8:	b.ne	2371c <scols_init_debug@@SMARTCOLS_2.25+0x10398>  // b.any
   236fc:	orr	w1, w1, w12
   23700:	add	x8, x8, #0x1
   23704:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   23708:	cbnz	w14, 236a0 <scols_init_debug@@SMARTCOLS_2.25+0x1031c>
   2370c:	b	23728 <scols_init_debug@@SMARTCOLS_2.25+0x103a4>
   23710:	orr	w1, w1, w11
   23714:	add	x8, x8, #0x1
   23718:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   2371c:	orr	w1, w1, w13
   23720:	add	x8, x8, #0x1
   23724:	b	236a4 <scols_init_debug@@SMARTCOLS_2.25+0x10320>
   23728:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   2372c:	tbnz	w0, #31, 23740 <scols_init_debug@@SMARTCOLS_2.25+0x103bc>
   23730:	mov	x1, x19
   23734:	ldr	x19, [sp, #16]
   23738:	ldp	x29, x30, [sp], #32
   2373c:	b	7530 <fdopen@plt>
   23740:	ldr	x19, [sp, #16]
   23744:	mov	x0, xzr
   23748:	ldp	x29, x30, [sp], #32
   2374c:	ret
   23750:	sub	sp, sp, #0x80
   23754:	stp	x29, x30, [sp, #64]
   23758:	str	x23, [sp, #80]
   2375c:	stp	x22, x21, [sp, #96]
   23760:	stp	x20, x19, [sp, #112]
   23764:	ldp	q1, q0, [x3]
   23768:	add	x29, sp, #0x40
   2376c:	mov	x23, x2
   23770:	mov	x19, x1
   23774:	mov	x20, x0
   23778:	stp	q1, q0, [sp]
   2377c:	bl	7c90 <__errno_location@plt>
   23780:	str	wzr, [x0]
   23784:	ldp	q0, q1, [sp]
   23788:	add	x21, x20, #0x20
   2378c:	mov	x22, x0
   23790:	add	x3, sp, #0x20
   23794:	mov	w1, #0x1000                	// #4096
   23798:	mov	x0, x21
   2379c:	mov	x2, x23
   237a0:	stp	q0, q1, [sp, #32]
   237a4:	bl	7b70 <vsnprintf@plt>
   237a8:	tbnz	w0, #31, 237bc <scols_init_debug@@SMARTCOLS_2.25+0x10438>
   237ac:	cmp	w0, #0x1, lsl #12
   237b0:	b.cc	237d4 <scols_init_debug@@SMARTCOLS_2.25+0x10450>  // b.lo, b.ul, b.last
   237b4:	mov	w8, #0x24                  	// #36
   237b8:	b	237c8 <scols_init_debug@@SMARTCOLS_2.25+0x10444>
   237bc:	ldr	w8, [x22]
   237c0:	cbnz	w8, 237cc <scols_init_debug@@SMARTCOLS_2.25+0x10448>
   237c4:	mov	w8, #0x16                  	// #22
   237c8:	str	w8, [x22]
   237cc:	mov	x0, xzr
   237d0:	b	238a0 <scols_init_debug@@SMARTCOLS_2.25+0x1051c>
   237d4:	mov	w1, wzr
   237d8:	cbz	x19, 23888 <scols_init_debug@@SMARTCOLS_2.25+0x10504>
   237dc:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   237e0:	add	x8, x19, #0x1
   237e4:	add	x9, x9, #0xa4e
   237e8:	mov	w10, #0x402                 	// #1026
   237ec:	mov	w11, #0x401                 	// #1025
   237f0:	mov	w12, #0x202                 	// #514
   237f4:	mov	w13, #0x201                 	// #513
   237f8:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   237fc:	orr	w1, w1, #0x80000
   23800:	add	x8, x8, #0x1
   23804:	ldurb	w14, [x8, #-1]
   23808:	sub	w15, w14, #0x61
   2380c:	cmp	w15, #0x16
   23810:	b.hi	23868 <scols_init_debug@@SMARTCOLS_2.25+0x104e4>  // b.pmore
   23814:	adr	x14, 237fc <scols_init_debug@@SMARTCOLS_2.25+0x10478>
   23818:	ldrb	w16, [x9, x15]
   2381c:	add	x14, x14, x16, lsl #2
   23820:	br	x14
   23824:	ldrb	w14, [x8]
   23828:	cmp	w14, #0x2b
   2382c:	b.ne	23870 <scols_init_debug@@SMARTCOLS_2.25+0x104ec>  // b.any
   23830:	orr	w1, w1, w10
   23834:	add	x8, x8, #0x1
   23838:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   2383c:	ldrb	w14, [x8], #1
   23840:	orr	w15, w1, #0x2
   23844:	cmp	w14, #0x2b
   23848:	csel	w1, w15, w1, eq  // eq = none
   2384c:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   23850:	ldrb	w14, [x8]
   23854:	cmp	w14, #0x2b
   23858:	b.ne	2387c <scols_init_debug@@SMARTCOLS_2.25+0x104f8>  // b.any
   2385c:	orr	w1, w1, w12
   23860:	add	x8, x8, #0x1
   23864:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   23868:	cbnz	w14, 23800 <scols_init_debug@@SMARTCOLS_2.25+0x1047c>
   2386c:	b	23888 <scols_init_debug@@SMARTCOLS_2.25+0x10504>
   23870:	orr	w1, w1, w11
   23874:	add	x8, x8, #0x1
   23878:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   2387c:	orr	w1, w1, w13
   23880:	add	x8, x8, #0x1
   23884:	b	23804 <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   23888:	mov	x0, x20
   2388c:	mov	x2, x21
   23890:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   23894:	tbnz	w0, #31, 237cc <scols_init_debug@@SMARTCOLS_2.25+0x10448>
   23898:	mov	x1, x19
   2389c:	bl	7530 <fdopen@plt>
   238a0:	ldp	x20, x19, [sp, #112]
   238a4:	ldp	x22, x21, [sp, #96]
   238a8:	ldr	x23, [sp, #80]
   238ac:	ldp	x29, x30, [sp, #64]
   238b0:	add	sp, sp, #0x80
   238b4:	ret
   238b8:	sub	sp, sp, #0x100
   238bc:	stp	x29, x30, [sp, #240]
   238c0:	add	x29, sp, #0xf0
   238c4:	mov	x8, #0xffffffffffffffd8    	// #-40
   238c8:	mov	x9, sp
   238cc:	sub	x10, x29, #0x68
   238d0:	movk	x8, #0xff80, lsl #32
   238d4:	add	x11, x29, #0x10
   238d8:	add	x9, x9, #0x80
   238dc:	add	x10, x10, #0x28
   238e0:	stp	x9, x8, [x29, #-16]
   238e4:	stp	x11, x10, [x29, #-32]
   238e8:	stp	x3, x4, [x29, #-104]
   238ec:	stp	x5, x6, [x29, #-88]
   238f0:	stur	x7, [x29, #-72]
   238f4:	stp	q1, q2, [sp, #16]
   238f8:	str	q0, [sp]
   238fc:	ldp	q0, q1, [x29, #-32]
   23900:	sub	x3, x29, #0x40
   23904:	stp	q3, q4, [sp, #48]
   23908:	stp	q5, q6, [sp, #80]
   2390c:	str	q7, [sp, #112]
   23910:	stp	q0, q1, [x29, #-64]
   23914:	bl	23750 <scols_init_debug@@SMARTCOLS_2.25+0x103cc>
   23918:	ldp	x29, x30, [sp, #240]
   2391c:	add	sp, sp, #0x100
   23920:	ret
   23924:	stp	x29, x30, [sp, #-48]!
   23928:	stp	x20, x19, [sp, #32]
   2392c:	mov	x19, x1
   23930:	mov	x20, x0
   23934:	str	x21, [sp, #16]
   23938:	mov	x29, sp
   2393c:	cbz	x1, 23978 <scols_init_debug@@SMARTCOLS_2.25+0x105f4>
   23940:	mov	w1, #0x80000               	// #524288
   23944:	mov	x0, x20
   23948:	mov	x2, x19
   2394c:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   23950:	mov	w21, w0
   23954:	tbnz	w0, #31, 239a8 <scols_init_debug@@SMARTCOLS_2.25+0x10624>
   23958:	mov	w0, w21
   2395c:	bl	76f0 <fdopendir@plt>
   23960:	mov	x20, x0
   23964:	cbz	x0, 239b0 <scols_init_debug@@SMARTCOLS_2.25+0x1062c>
   23968:	cbnz	x19, 239b8 <scols_init_debug@@SMARTCOLS_2.25+0x10634>
   2396c:	mov	x0, x20
   23970:	bl	77f0 <rewinddir@plt>
   23974:	b	239b8 <scols_init_debug@@SMARTCOLS_2.25+0x10634>
   23978:	ldr	x8, [x20, #8]
   2397c:	cbz	x8, 239a8 <scols_init_debug@@SMARTCOLS_2.25+0x10624>
   23980:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   23984:	ldrb	w8, [x8, #2796]
   23988:	tbnz	w8, #2, 239cc <scols_init_debug@@SMARTCOLS_2.25+0x10648>
   2398c:	mov	x0, x20
   23990:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   23994:	tbnz	w0, #31, 239a8 <scols_init_debug@@SMARTCOLS_2.25+0x10624>
   23998:	mov	w1, #0x3                   	// #3
   2399c:	bl	14c04 <scols_init_debug@@SMARTCOLS_2.25+0x1880>
   239a0:	mov	w21, w0
   239a4:	tbz	w0, #31, 23958 <scols_init_debug@@SMARTCOLS_2.25+0x105d4>
   239a8:	mov	x20, xzr
   239ac:	b	239b8 <scols_init_debug@@SMARTCOLS_2.25+0x10634>
   239b0:	mov	w0, w21
   239b4:	bl	7690 <close@plt>
   239b8:	mov	x0, x20
   239bc:	ldp	x20, x19, [sp, #32]
   239c0:	ldr	x21, [sp, #16]
   239c4:	ldp	x29, x30, [sp], #48
   239c8:	ret
   239cc:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   239d0:	ldr	x8, [x8, #4016]
   239d4:	ldr	x21, [x8]
   239d8:	bl	7390 <getpid@plt>
   239dc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   239e0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   239e4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   239e8:	mov	w2, w0
   239ec:	add	x1, x1, #0xbcb
   239f0:	add	x3, x3, #0xa89
   239f4:	add	x4, x4, #0x108
   239f8:	mov	x0, x21
   239fc:	bl	7db0 <fprintf@plt>
   23a00:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23a04:	add	x1, x1, #0xc39
   23a08:	mov	x0, x20
   23a0c:	bl	2265c <scols_init_debug@@SMARTCOLS_2.25+0xf2d8>
   23a10:	b	2398c <scols_init_debug@@SMARTCOLS_2.25+0x10608>
   23a14:	sub	sp, sp, #0x70
   23a18:	stp	x29, x30, [sp, #64]
   23a1c:	stp	x22, x21, [sp, #80]
   23a20:	stp	x20, x19, [sp, #96]
   23a24:	ldp	q1, q0, [x2]
   23a28:	add	x29, sp, #0x40
   23a2c:	mov	x22, x1
   23a30:	mov	x20, x0
   23a34:	stp	q1, q0, [sp]
   23a38:	bl	7c90 <__errno_location@plt>
   23a3c:	str	wzr, [x0]
   23a40:	ldp	q0, q1, [sp]
   23a44:	add	x21, x20, #0x20
   23a48:	mov	x19, x0
   23a4c:	add	x3, sp, #0x20
   23a50:	mov	w1, #0x1000                	// #4096
   23a54:	mov	x0, x21
   23a58:	mov	x2, x22
   23a5c:	stp	q0, q1, [sp, #32]
   23a60:	bl	7b70 <vsnprintf@plt>
   23a64:	tbnz	w0, #31, 23a7c <scols_init_debug@@SMARTCOLS_2.25+0x106f8>
   23a68:	cmp	w0, #0x1, lsl #12
   23a6c:	b.cc	23a90 <scols_init_debug@@SMARTCOLS_2.25+0x1070c>  // b.lo, b.ul, b.last
   23a70:	mov	w8, #0x24                  	// #36
   23a74:	str	w8, [x19]
   23a78:	b	23ab8 <scols_init_debug@@SMARTCOLS_2.25+0x10734>
   23a7c:	ldr	w8, [x19]
   23a80:	cbnz	w8, 23ab8 <scols_init_debug@@SMARTCOLS_2.25+0x10734>
   23a84:	mov	w8, #0x16                  	// #22
   23a88:	str	w8, [x19]
   23a8c:	b	23ab8 <scols_init_debug@@SMARTCOLS_2.25+0x10734>
   23a90:	mov	w1, #0x80000               	// #524288
   23a94:	mov	x0, x20
   23a98:	mov	x2, x21
   23a9c:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   23aa0:	tbnz	w0, #31, 23ab8 <scols_init_debug@@SMARTCOLS_2.25+0x10734>
   23aa4:	mov	w19, w0
   23aa8:	bl	76f0 <fdopendir@plt>
   23aac:	cbnz	x0, 23abc <scols_init_debug@@SMARTCOLS_2.25+0x10738>
   23ab0:	mov	w0, w19
   23ab4:	bl	7690 <close@plt>
   23ab8:	mov	x0, xzr
   23abc:	ldp	x20, x19, [sp, #96]
   23ac0:	ldp	x22, x21, [sp, #80]
   23ac4:	ldp	x29, x30, [sp, #64]
   23ac8:	add	sp, sp, #0x70
   23acc:	ret
   23ad0:	sub	sp, sp, #0x100
   23ad4:	stp	x29, x30, [sp, #240]
   23ad8:	add	x29, sp, #0xf0
   23adc:	mov	x8, #0xffffffffffffffd0    	// #-48
   23ae0:	mov	x9, sp
   23ae4:	sub	x10, x29, #0x70
   23ae8:	movk	x8, #0xff80, lsl #32
   23aec:	add	x11, x29, #0x10
   23af0:	add	x9, x9, #0x80
   23af4:	add	x10, x10, #0x30
   23af8:	stp	x9, x8, [x29, #-16]
   23afc:	stp	x11, x10, [x29, #-32]
   23b00:	stp	x2, x3, [x29, #-112]
   23b04:	stp	x4, x5, [x29, #-96]
   23b08:	stp	x6, x7, [x29, #-80]
   23b0c:	stp	q1, q2, [sp, #16]
   23b10:	str	q0, [sp]
   23b14:	ldp	q0, q1, [x29, #-32]
   23b18:	sub	x2, x29, #0x40
   23b1c:	stp	q3, q4, [sp, #48]
   23b20:	stp	q5, q6, [sp, #80]
   23b24:	str	q7, [sp, #112]
   23b28:	stp	q0, q1, [x29, #-64]
   23b2c:	bl	23a14 <scols_init_debug@@SMARTCOLS_2.25+0x10690>
   23b30:	ldp	x29, x30, [sp, #240]
   23b34:	add	sp, sp, #0x100
   23b38:	ret
   23b3c:	stp	x29, x30, [sp, #-48]!
   23b40:	stp	x20, x19, [sp, #32]
   23b44:	mov	x19, x2
   23b48:	mov	x20, x1
   23b4c:	str	x21, [sp, #16]
   23b50:	mov	x29, sp
   23b54:	cbz	x3, 23b8c <scols_init_debug@@SMARTCOLS_2.25+0x10808>
   23b58:	mov	x21, x3
   23b5c:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   23b60:	tbnz	w0, #31, 23be0 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>
   23b64:	mov	x8, x21
   23b68:	ldrb	w9, [x8], #1
   23b6c:	mov	x2, x20
   23b70:	mov	x3, x19
   23b74:	ldp	x20, x19, [sp, #32]
   23b78:	cmp	w9, #0x2f
   23b7c:	csel	x1, x8, x21, eq  // eq = none
   23b80:	ldr	x21, [sp, #16]
   23b84:	ldp	x29, x30, [sp], #48
   23b88:	b	7e30 <readlinkat@plt>
   23b8c:	ldr	x3, [x0, #24]
   23b90:	ldr	x21, [x0, #8]
   23b94:	cbz	x3, 23be8 <scols_init_debug@@SMARTCOLS_2.25+0x10864>
   23b98:	cbz	x21, 23c08 <scols_init_debug@@SMARTCOLS_2.25+0x10884>
   23b9c:	mov	x8, x21
   23ba0:	ldrb	w9, [x8], #1
   23ba4:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23ba8:	add	x2, x2, #0xb97
   23bac:	mov	w1, #0x1000                	// #4096
   23bb0:	cmp	w9, #0x2f
   23bb4:	csel	x4, x8, x21, eq  // eq = none
   23bb8:	add	x21, x0, #0x20
   23bbc:	mov	x0, x21
   23bc0:	bl	7300 <snprintf@plt>
   23bc4:	tbnz	w0, #31, 23bec <scols_init_debug@@SMARTCOLS_2.25+0x10868>
   23bc8:	cmp	w0, #0x1, lsl #12
   23bcc:	b.cc	23c0c <scols_init_debug@@SMARTCOLS_2.25+0x10888>  // b.lo, b.ul, b.last
   23bd0:	bl	7c90 <__errno_location@plt>
   23bd4:	mov	w8, #0x24                  	// #36
   23bd8:	str	w8, [x0]
   23bdc:	b	23bec <scols_init_debug@@SMARTCOLS_2.25+0x10868>
   23be0:	sxtw	x0, w0
   23be4:	b	23bf8 <scols_init_debug@@SMARTCOLS_2.25+0x10874>
   23be8:	cbnz	x21, 23c0c <scols_init_debug@@SMARTCOLS_2.25+0x10888>
   23bec:	bl	7c90 <__errno_location@plt>
   23bf0:	ldrsw	x8, [x0]
   23bf4:	neg	x0, x8
   23bf8:	ldp	x20, x19, [sp, #32]
   23bfc:	ldr	x21, [sp, #16]
   23c00:	ldp	x29, x30, [sp], #48
   23c04:	ret
   23c08:	mov	x21, x3
   23c0c:	mov	x0, x21
   23c10:	mov	x1, x20
   23c14:	mov	x2, x19
   23c18:	ldp	x20, x19, [sp, #32]
   23c1c:	ldr	x21, [sp, #16]
   23c20:	ldp	x29, x30, [sp], #48
   23c24:	b	71c0 <readlink@plt>
   23c28:	sub	sp, sp, #0x150
   23c2c:	stp	x29, x30, [sp, #256]
   23c30:	add	x29, sp, #0x100
   23c34:	mov	x8, #0xffffffffffffffe0    	// #-32
   23c38:	mov	x9, sp
   23c3c:	add	x10, sp, #0x80
   23c40:	movk	x8, #0xff80, lsl #32
   23c44:	add	x11, x29, #0x50
   23c48:	add	x9, x9, #0x80
   23c4c:	add	x10, x10, #0x20
   23c50:	stp	x9, x8, [x29, #-48]
   23c54:	stp	x11, x10, [x29, #-64]
   23c58:	stp	q0, q1, [sp]
   23c5c:	ldp	q0, q1, [x29, #-64]
   23c60:	str	x28, [sp, #272]
   23c64:	stp	x24, x23, [sp, #288]
   23c68:	stp	x22, x21, [sp, #304]
   23c6c:	stp	x20, x19, [sp, #320]
   23c70:	mov	x24, x3
   23c74:	mov	x19, x2
   23c78:	mov	x20, x1
   23c7c:	mov	x21, x0
   23c80:	stp	x4, x5, [sp, #128]
   23c84:	stp	x6, x7, [sp, #144]
   23c88:	stp	q2, q3, [sp, #32]
   23c8c:	stp	q4, q5, [sp, #64]
   23c90:	stp	q6, q7, [sp, #96]
   23c94:	stp	q0, q1, [x29, #-96]
   23c98:	bl	7c90 <__errno_location@plt>
   23c9c:	str	wzr, [x0]
   23ca0:	ldp	q0, q1, [x29, #-96]
   23ca4:	add	x23, x21, #0x20
   23ca8:	mov	x22, x0
   23cac:	sub	x3, x29, #0x20
   23cb0:	mov	w1, #0x1000                	// #4096
   23cb4:	mov	x0, x23
   23cb8:	mov	x2, x24
   23cbc:	stp	q0, q1, [x29, #-32]
   23cc0:	bl	7b70 <vsnprintf@plt>
   23cc4:	tbnz	w0, #31, 23cd8 <scols_init_debug@@SMARTCOLS_2.25+0x10954>
   23cc8:	cmp	w0, #0x1, lsl #12
   23ccc:	b.cc	23cf4 <scols_init_debug@@SMARTCOLS_2.25+0x10970>  // b.lo, b.ul, b.last
   23cd0:	mov	w8, #0x24                  	// #36
   23cd4:	b	23ce4 <scols_init_debug@@SMARTCOLS_2.25+0x10960>
   23cd8:	ldr	w8, [x22]
   23cdc:	cbnz	w8, 23ce8 <scols_init_debug@@SMARTCOLS_2.25+0x10964>
   23ce0:	mov	w8, #0x16                  	// #22
   23ce4:	str	w8, [x22]
   23ce8:	ldrsw	x8, [x22]
   23cec:	neg	x0, x8
   23cf0:	b	23d24 <scols_init_debug@@SMARTCOLS_2.25+0x109a0>
   23cf4:	mov	x0, x21
   23cf8:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   23cfc:	tbnz	w0, #31, 23d20 <scols_init_debug@@SMARTCOLS_2.25+0x1099c>
   23d00:	ldrb	w8, [x21, #32]
   23d04:	add	x9, x21, #0x21
   23d08:	mov	x2, x20
   23d0c:	mov	x3, x19
   23d10:	cmp	w8, #0x2f
   23d14:	csel	x1, x9, x23, eq  // eq = none
   23d18:	bl	7e30 <readlinkat@plt>
   23d1c:	b	23d24 <scols_init_debug@@SMARTCOLS_2.25+0x109a0>
   23d20:	sxtw	x0, w0
   23d24:	ldp	x20, x19, [sp, #320]
   23d28:	ldp	x22, x21, [sp, #304]
   23d2c:	ldp	x24, x23, [sp, #288]
   23d30:	ldr	x28, [sp, #272]
   23d34:	ldp	x29, x30, [sp, #256]
   23d38:	add	sp, sp, #0x150
   23d3c:	ret
   23d40:	sub	sp, sp, #0x60
   23d44:	stp	x22, x21, [sp, #64]
   23d48:	stp	x20, x19, [sp, #80]
   23d4c:	mov	x20, x2
   23d50:	mov	x21, x1
   23d54:	mov	w1, #0x80000               	// #524288
   23d58:	mov	x2, x3
   23d5c:	stp	x29, x30, [sp, #32]
   23d60:	str	x23, [sp, #48]
   23d64:	add	x29, sp, #0x20
   23d68:	mov	x22, x3
   23d6c:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   23d70:	tbnz	w0, #31, 23e2c <scols_init_debug@@SMARTCOLS_2.25+0x10aa8>
   23d74:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   23d78:	ldrb	w8, [x8, #2796]
   23d7c:	mov	w19, w0
   23d80:	tbnz	w8, #2, 23e80 <scols_init_debug@@SMARTCOLS_2.25+0x10afc>
   23d84:	mov	x0, x21
   23d88:	mov	w1, wzr
   23d8c:	mov	x2, x20
   23d90:	bl	7520 <memset@plt>
   23d94:	cbz	x20, 23e48 <scols_init_debug@@SMARTCOLS_2.25+0x10ac4>
   23d98:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   23d9c:	ldr	q0, [x8, #416]
   23da0:	mov	x22, xzr
   23da4:	str	q0, [sp]
   23da8:	b	23dbc <scols_init_debug@@SMARTCOLS_2.25+0x10a38>
   23dac:	subs	x20, x20, x0
   23db0:	add	x21, x21, x0
   23db4:	add	x22, x0, x22
   23db8:	b.eq	23e4c <scols_init_debug@@SMARTCOLS_2.25+0x10ac8>  // b.none
   23dbc:	mov	w0, w19
   23dc0:	mov	x1, x21
   23dc4:	mov	x2, x20
   23dc8:	bl	7a40 <read@plt>
   23dcc:	cmp	x0, #0x0
   23dd0:	b.gt	23dac <scols_init_debug@@SMARTCOLS_2.25+0x10a28>
   23dd4:	mov	w23, #0x6                   	// #6
   23dd8:	tbz	x0, #63, 23e3c <scols_init_debug@@SMARTCOLS_2.25+0x10ab8>
   23ddc:	bl	7c90 <__errno_location@plt>
   23de0:	ldr	w8, [x0]
   23de4:	cmp	w8, #0xb
   23de8:	b.eq	23df4 <scols_init_debug@@SMARTCOLS_2.25+0x10a70>  // b.none
   23dec:	cmp	w8, #0x4
   23df0:	b.ne	23e3c <scols_init_debug@@SMARTCOLS_2.25+0x10ab8>  // b.any
   23df4:	subs	w23, w23, #0x1
   23df8:	b.eq	23e3c <scols_init_debug@@SMARTCOLS_2.25+0x10ab8>  // b.none
   23dfc:	ldr	q0, [sp]
   23e00:	add	x0, sp, #0x10
   23e04:	mov	x1, xzr
   23e08:	str	q0, [sp, #16]
   23e0c:	bl	78b0 <nanosleep@plt>
   23e10:	mov	w0, w19
   23e14:	mov	x1, x21
   23e18:	mov	x2, x20
   23e1c:	bl	7a40 <read@plt>
   23e20:	cmp	x0, #0x1
   23e24:	b.lt	23dd8 <scols_init_debug@@SMARTCOLS_2.25+0x10a54>  // b.tstop
   23e28:	b	23dac <scols_init_debug@@SMARTCOLS_2.25+0x10a28>
   23e2c:	bl	7c90 <__errno_location@plt>
   23e30:	ldr	w8, [x0]
   23e34:	neg	w22, w8
   23e38:	b	23e64 <scols_init_debug@@SMARTCOLS_2.25+0x10ae0>
   23e3c:	cmp	x22, #0x0
   23e40:	csinv	x22, x22, xzr, ne  // ne = any
   23e44:	b	23e4c <scols_init_debug@@SMARTCOLS_2.25+0x10ac8>
   23e48:	mov	x22, xzr
   23e4c:	bl	7c90 <__errno_location@plt>
   23e50:	ldr	w21, [x0]
   23e54:	mov	x20, x0
   23e58:	mov	w0, w19
   23e5c:	bl	7690 <close@plt>
   23e60:	str	w21, [x20]
   23e64:	mov	w0, w22
   23e68:	ldp	x20, x19, [sp, #80]
   23e6c:	ldp	x22, x21, [sp, #64]
   23e70:	ldr	x23, [sp, #48]
   23e74:	ldp	x29, x30, [sp, #32]
   23e78:	add	sp, sp, #0x60
   23e7c:	ret
   23e80:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   23e84:	ldr	x8, [x8, #4016]
   23e88:	ldr	x23, [x8]
   23e8c:	bl	7390 <getpid@plt>
   23e90:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   23e94:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23e98:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23e9c:	mov	w2, w0
   23ea0:	add	x1, x1, #0xbcb
   23ea4:	add	x3, x3, #0xa89
   23ea8:	add	x4, x4, #0x108
   23eac:	mov	x0, x23
   23eb0:	bl	7db0 <fprintf@plt>
   23eb4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   23eb8:	add	x0, x0, #0xc4c
   23ebc:	mov	x1, x22
   23ec0:	bl	23028 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   23ec4:	b	23d84 <scols_init_debug@@SMARTCOLS_2.25+0x10a00>
   23ec8:	sub	sp, sp, #0x80
   23ecc:	stp	x29, x30, [sp, #64]
   23ed0:	stp	x24, x23, [sp, #80]
   23ed4:	stp	x22, x21, [sp, #96]
   23ed8:	stp	x20, x19, [sp, #112]
   23edc:	ldp	q1, q0, [x4]
   23ee0:	add	x29, sp, #0x40
   23ee4:	mov	x24, x3
   23ee8:	mov	x20, x2
   23eec:	mov	x21, x1
   23ef0:	mov	x22, x0
   23ef4:	stp	q1, q0, [sp]
   23ef8:	bl	7c90 <__errno_location@plt>
   23efc:	str	wzr, [x0]
   23f00:	ldp	q0, q1, [sp]
   23f04:	add	x23, x22, #0x20
   23f08:	mov	x19, x0
   23f0c:	add	x3, sp, #0x20
   23f10:	mov	w1, #0x1000                	// #4096
   23f14:	mov	x0, x23
   23f18:	mov	x2, x24
   23f1c:	stp	q0, q1, [sp, #32]
   23f20:	bl	7b70 <vsnprintf@plt>
   23f24:	tbnz	w0, #31, 23f38 <scols_init_debug@@SMARTCOLS_2.25+0x10bb4>
   23f28:	cmp	w0, #0x1, lsl #12
   23f2c:	b.cc	23f50 <scols_init_debug@@SMARTCOLS_2.25+0x10bcc>  // b.lo, b.ul, b.last
   23f30:	mov	w8, #0x24                  	// #36
   23f34:	b	23f44 <scols_init_debug@@SMARTCOLS_2.25+0x10bc0>
   23f38:	ldr	w8, [x19]
   23f3c:	cbnz	w8, 23f48 <scols_init_debug@@SMARTCOLS_2.25+0x10bc4>
   23f40:	mov	w8, #0x16                  	// #22
   23f44:	str	w8, [x19]
   23f48:	neg	w0, w8
   23f4c:	b	23f64 <scols_init_debug@@SMARTCOLS_2.25+0x10be0>
   23f50:	mov	x0, x22
   23f54:	mov	x1, x21
   23f58:	mov	x2, x20
   23f5c:	mov	x3, x23
   23f60:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   23f64:	ldp	x20, x19, [sp, #112]
   23f68:	ldp	x22, x21, [sp, #96]
   23f6c:	ldp	x24, x23, [sp, #80]
   23f70:	ldp	x29, x30, [sp, #64]
   23f74:	add	sp, sp, #0x80
   23f78:	ret
   23f7c:	sub	sp, sp, #0x150
   23f80:	stp	x29, x30, [sp, #256]
   23f84:	add	x29, sp, #0x100
   23f88:	mov	x8, #0xffffffffffffffe0    	// #-32
   23f8c:	mov	x9, sp
   23f90:	add	x10, sp, #0x80
   23f94:	movk	x8, #0xff80, lsl #32
   23f98:	add	x11, x29, #0x50
   23f9c:	add	x9, x9, #0x80
   23fa0:	add	x10, x10, #0x20
   23fa4:	stp	x9, x8, [x29, #-80]
   23fa8:	stp	x11, x10, [x29, #-96]
   23fac:	stp	q0, q1, [sp]
   23fb0:	ldp	q0, q1, [x29, #-96]
   23fb4:	str	x28, [sp, #272]
   23fb8:	stp	x24, x23, [sp, #288]
   23fbc:	stp	x22, x21, [sp, #304]
   23fc0:	stp	x20, x19, [sp, #320]
   23fc4:	mov	x24, x3
   23fc8:	mov	x19, x2
   23fcc:	mov	x20, x1
   23fd0:	mov	x21, x0
   23fd4:	stp	x4, x5, [sp, #128]
   23fd8:	stp	x6, x7, [sp, #144]
   23fdc:	stp	q2, q3, [sp, #32]
   23fe0:	stp	q4, q5, [sp, #64]
   23fe4:	stp	q6, q7, [sp, #96]
   23fe8:	stp	q0, q1, [x29, #-64]
   23fec:	bl	7c90 <__errno_location@plt>
   23ff0:	str	wzr, [x0]
   23ff4:	ldp	q0, q1, [x29, #-64]
   23ff8:	add	x23, x21, #0x20
   23ffc:	mov	x22, x0
   24000:	sub	x3, x29, #0x20
   24004:	mov	w1, #0x1000                	// #4096
   24008:	mov	x0, x23
   2400c:	mov	x2, x24
   24010:	stp	q0, q1, [x29, #-32]
   24014:	bl	7b70 <vsnprintf@plt>
   24018:	tbnz	w0, #31, 2402c <scols_init_debug@@SMARTCOLS_2.25+0x10ca8>
   2401c:	cmp	w0, #0x1, lsl #12
   24020:	b.cc	24044 <scols_init_debug@@SMARTCOLS_2.25+0x10cc0>  // b.lo, b.ul, b.last
   24024:	mov	w8, #0x24                  	// #36
   24028:	b	24038 <scols_init_debug@@SMARTCOLS_2.25+0x10cb4>
   2402c:	ldr	w8, [x22]
   24030:	cbnz	w8, 2403c <scols_init_debug@@SMARTCOLS_2.25+0x10cb8>
   24034:	mov	w8, #0x16                  	// #22
   24038:	str	w8, [x22]
   2403c:	neg	w0, w8
   24040:	b	24058 <scols_init_debug@@SMARTCOLS_2.25+0x10cd4>
   24044:	mov	x0, x21
   24048:	mov	x1, x20
   2404c:	mov	x2, x19
   24050:	mov	x3, x23
   24054:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   24058:	ldp	x20, x19, [sp, #320]
   2405c:	ldp	x22, x21, [sp, #304]
   24060:	ldp	x24, x23, [sp, #288]
   24064:	ldr	x28, [sp, #272]
   24068:	ldp	x29, x30, [sp, #256]
   2406c:	add	sp, sp, #0x150
   24070:	ret
   24074:	stp	x29, x30, [sp, #-48]!
   24078:	str	x28, [sp, #16]
   2407c:	stp	x20, x19, [sp, #32]
   24080:	mov	x29, sp
   24084:	sub	sp, sp, #0x2, lsl #12
   24088:	cbz	x1, 240c8 <scols_init_debug@@SMARTCOLS_2.25+0x10d44>
   2408c:	mov	x3, x2
   24090:	mov	x19, x1
   24094:	str	xzr, [x1]
   24098:	mov	x1, sp
   2409c:	mov	w2, #0x1fff                	// #8191
   240a0:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   240a4:	tbnz	w0, #31, 240f4 <scols_init_debug@@SMARTCOLS_2.25+0x10d70>
   240a8:	cbz	w0, 240d0 <scols_init_debug@@SMARTCOLS_2.25+0x10d4c>
   240ac:	mov	x8, sp
   240b0:	add	x8, x8, w0, uxtw
   240b4:	ldurb	w8, [x8, #-1]
   240b8:	cmp	w8, #0xa
   240bc:	cset	w8, eq  // eq = none
   240c0:	sub	w20, w0, w8
   240c4:	b	240d4 <scols_init_debug@@SMARTCOLS_2.25+0x10d50>
   240c8:	mov	w0, #0xffffffea            	// #-22
   240cc:	b	240f4 <scols_init_debug@@SMARTCOLS_2.25+0x10d70>
   240d0:	mov	w20, wzr
   240d4:	mov	x8, sp
   240d8:	mov	x0, sp
   240dc:	strb	wzr, [x8, w20, uxtw]
   240e0:	bl	7650 <strdup@plt>
   240e4:	cmp	x0, #0x0
   240e8:	mov	w8, #0xfffffff4            	// #-12
   240ec:	str	x0, [x19]
   240f0:	csel	w0, w8, w20, eq  // eq = none
   240f4:	add	sp, sp, #0x2, lsl #12
   240f8:	ldp	x20, x19, [sp, #32]
   240fc:	ldr	x28, [sp, #16]
   24100:	ldp	x29, x30, [sp], #48
   24104:	ret
   24108:	stp	x29, x30, [sp, #-64]!
   2410c:	stp	x28, x23, [sp, #16]
   24110:	stp	x22, x21, [sp, #32]
   24114:	stp	x20, x19, [sp, #48]
   24118:	mov	x29, sp
   2411c:	sub	sp, sp, #0x2, lsl #12
   24120:	sub	sp, sp, #0xf0
   24124:	mov	x8, #0xffffffffffffffd8    	// #-40
   24128:	mov	x9, sp
   2412c:	add	x10, sp, #0x88
   24130:	movk	x8, #0xff80, lsl #32
   24134:	add	x11, x29, #0x40
   24138:	add	x9, x9, #0x80
   2413c:	add	x10, x10, #0x28
   24140:	stp	x9, x8, [sp, #224]
   24144:	stp	x11, x10, [sp, #208]
   24148:	stp	q1, q2, [sp, #16]
   2414c:	str	q0, [sp]
   24150:	ldp	q0, q1, [sp, #208]
   24154:	mov	x23, x2
   24158:	mov	x19, x1
   2415c:	mov	x20, x0
   24160:	stp	x3, x4, [sp, #136]
   24164:	stp	x5, x6, [sp, #152]
   24168:	str	x7, [sp, #168]
   2416c:	stp	q3, q4, [sp, #48]
   24170:	stp	q5, q6, [sp, #80]
   24174:	str	q7, [sp, #112]
   24178:	stp	q0, q1, [sp, #176]
   2417c:	bl	7c90 <__errno_location@plt>
   24180:	str	wzr, [x0]
   24184:	ldp	q0, q1, [sp, #176]
   24188:	add	x22, x20, #0x20
   2418c:	mov	x21, x0
   24190:	add	x3, sp, #0xf0
   24194:	mov	w1, #0x1000                	// #4096
   24198:	mov	x0, x22
   2419c:	mov	x2, x23
   241a0:	stp	q0, q1, [sp, #240]
   241a4:	bl	7b70 <vsnprintf@plt>
   241a8:	tbnz	w0, #31, 241bc <scols_init_debug@@SMARTCOLS_2.25+0x10e38>
   241ac:	cmp	w0, #0x1, lsl #12
   241b0:	b.cc	241f0 <scols_init_debug@@SMARTCOLS_2.25+0x10e6c>  // b.lo, b.ul, b.last
   241b4:	mov	w8, #0x24                  	// #36
   241b8:	b	241c8 <scols_init_debug@@SMARTCOLS_2.25+0x10e44>
   241bc:	ldr	w8, [x21]
   241c0:	cbnz	w8, 241cc <scols_init_debug@@SMARTCOLS_2.25+0x10e48>
   241c4:	mov	w8, #0x16                  	// #22
   241c8:	str	w8, [x21]
   241cc:	ldr	w8, [x21]
   241d0:	neg	w0, w8
   241d4:	add	sp, sp, #0x2, lsl #12
   241d8:	add	sp, sp, #0xf0
   241dc:	ldp	x20, x19, [sp, #48]
   241e0:	ldp	x22, x21, [sp, #32]
   241e4:	ldp	x28, x23, [sp, #16]
   241e8:	ldp	x29, x30, [sp], #64
   241ec:	ret
   241f0:	cbz	x19, 24230 <scols_init_debug@@SMARTCOLS_2.25+0x10eac>
   241f4:	add	x1, sp, #0xf0
   241f8:	mov	w2, #0x1fff                	// #8191
   241fc:	mov	x0, x20
   24200:	mov	x3, x22
   24204:	str	xzr, [x19]
   24208:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   2420c:	tbnz	w0, #31, 241d4 <scols_init_debug@@SMARTCOLS_2.25+0x10e50>
   24210:	cbz	w0, 24238 <scols_init_debug@@SMARTCOLS_2.25+0x10eb4>
   24214:	add	x8, sp, #0xf0
   24218:	add	x8, x8, w0, uxtw
   2421c:	ldurb	w8, [x8, #-1]
   24220:	cmp	w8, #0xa
   24224:	cset	w8, eq  // eq = none
   24228:	sub	w20, w0, w8
   2422c:	b	2423c <scols_init_debug@@SMARTCOLS_2.25+0x10eb8>
   24230:	mov	w0, #0xffffffea            	// #-22
   24234:	b	241d4 <scols_init_debug@@SMARTCOLS_2.25+0x10e50>
   24238:	mov	w20, wzr
   2423c:	add	x8, sp, #0xf0
   24240:	add	x0, sp, #0xf0
   24244:	strb	wzr, [x8, w20, uxtw]
   24248:	bl	7650 <strdup@plt>
   2424c:	cmp	x0, #0x0
   24250:	mov	w8, #0xfffffff4            	// #-12
   24254:	str	x0, [x19]
   24258:	csel	w0, w8, w20, eq  // eq = none
   2425c:	b	241d4 <scols_init_debug@@SMARTCOLS_2.25+0x10e50>
   24260:	stp	x29, x30, [sp, #-32]!
   24264:	sub	x2, x2, #0x1
   24268:	str	x19, [sp, #16]
   2426c:	mov	x29, sp
   24270:	mov	x19, x1
   24274:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   24278:	tbnz	w0, #31, 242a4 <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   2427c:	cbz	w0, 2429c <scols_init_debug@@SMARTCOLS_2.25+0x10f18>
   24280:	add	x8, x19, w0, uxtw
   24284:	ldurb	w8, [x8, #-1]
   24288:	cmp	w8, #0xa
   2428c:	b.ne	2429c <scols_init_debug@@SMARTCOLS_2.25+0x10f18>  // b.any
   24290:	sub	w8, w0, #0x1
   24294:	mov	w0, w8
   24298:	b	242a0 <scols_init_debug@@SMARTCOLS_2.25+0x10f1c>
   2429c:	sub	w8, w0, #0x1
   242a0:	strb	wzr, [x19, w8, sxtw]
   242a4:	ldr	x19, [sp, #16]
   242a8:	ldp	x29, x30, [sp], #32
   242ac:	ret
   242b0:	sub	sp, sp, #0x150
   242b4:	stp	x29, x30, [sp, #256]
   242b8:	add	x29, sp, #0x100
   242bc:	mov	x8, #0xffffffffffffffe0    	// #-32
   242c0:	mov	x9, sp
   242c4:	add	x10, sp, #0x80
   242c8:	movk	x8, #0xff80, lsl #32
   242cc:	add	x11, x29, #0x50
   242d0:	add	x9, x9, #0x80
   242d4:	add	x10, x10, #0x20
   242d8:	stp	x9, x8, [x29, #-48]
   242dc:	stp	x11, x10, [x29, #-64]
   242e0:	stp	q0, q1, [sp]
   242e4:	ldp	q0, q1, [x29, #-64]
   242e8:	str	x28, [sp, #272]
   242ec:	stp	x24, x23, [sp, #288]
   242f0:	stp	x22, x21, [sp, #304]
   242f4:	stp	x20, x19, [sp, #320]
   242f8:	mov	x24, x3
   242fc:	mov	x21, x2
   24300:	mov	x19, x1
   24304:	mov	x20, x0
   24308:	stp	x4, x5, [sp, #128]
   2430c:	stp	x6, x7, [sp, #144]
   24310:	stp	q2, q3, [sp, #32]
   24314:	stp	q4, q5, [sp, #64]
   24318:	stp	q6, q7, [sp, #96]
   2431c:	stp	q0, q1, [x29, #-96]
   24320:	bl	7c90 <__errno_location@plt>
   24324:	str	wzr, [x0]
   24328:	ldp	q0, q1, [x29, #-96]
   2432c:	add	x23, x20, #0x20
   24330:	mov	x22, x0
   24334:	sub	x3, x29, #0x20
   24338:	mov	w1, #0x1000                	// #4096
   2433c:	mov	x0, x23
   24340:	mov	x2, x24
   24344:	stp	q0, q1, [x29, #-32]
   24348:	bl	7b70 <vsnprintf@plt>
   2434c:	tbnz	w0, #31, 24360 <scols_init_debug@@SMARTCOLS_2.25+0x10fdc>
   24350:	cmp	w0, #0x1, lsl #12
   24354:	b.cc	24394 <scols_init_debug@@SMARTCOLS_2.25+0x11010>  // b.lo, b.ul, b.last
   24358:	mov	w8, #0x24                  	// #36
   2435c:	b	2436c <scols_init_debug@@SMARTCOLS_2.25+0x10fe8>
   24360:	ldr	w8, [x22]
   24364:	cbnz	w8, 24370 <scols_init_debug@@SMARTCOLS_2.25+0x10fec>
   24368:	mov	w8, #0x16                  	// #22
   2436c:	str	w8, [x22]
   24370:	ldr	w8, [x22]
   24374:	neg	w0, w8
   24378:	ldp	x20, x19, [sp, #320]
   2437c:	ldp	x22, x21, [sp, #304]
   24380:	ldp	x24, x23, [sp, #288]
   24384:	ldr	x28, [sp, #272]
   24388:	ldp	x29, x30, [sp, #256]
   2438c:	add	sp, sp, #0x150
   24390:	ret
   24394:	sub	x2, x21, #0x1
   24398:	mov	x0, x20
   2439c:	mov	x1, x19
   243a0:	mov	x3, x23
   243a4:	bl	23d40 <scols_init_debug@@SMARTCOLS_2.25+0x109bc>
   243a8:	tbnz	w0, #31, 24378 <scols_init_debug@@SMARTCOLS_2.25+0x10ff4>
   243ac:	cbz	w0, 243d0 <scols_init_debug@@SMARTCOLS_2.25+0x1104c>
   243b0:	add	x8, x19, w0, uxtw
   243b4:	ldurb	w8, [x8, #-1]
   243b8:	cmp	w8, #0xa
   243bc:	b.ne	243d0 <scols_init_debug@@SMARTCOLS_2.25+0x1104c>  // b.any
   243c0:	sxtw	x8, w0
   243c4:	sub	x0, x8, #0x1
   243c8:	strb	wzr, [x19, x0]
   243cc:	b	24378 <scols_init_debug@@SMARTCOLS_2.25+0x10ff4>
   243d0:	add	x8, x19, w0, sxtw
   243d4:	sturb	wzr, [x8, #-1]
   243d8:	b	24378 <scols_init_debug@@SMARTCOLS_2.25+0x10ff4>
   243dc:	sub	sp, sp, #0x130
   243e0:	adrp	x8, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   243e4:	adrp	x9, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   243e8:	stp	x29, x30, [sp, #240]
   243ec:	stp	x20, x19, [sp, #288]
   243f0:	add	x29, sp, #0xf0
   243f4:	mov	x19, x2
   243f8:	mov	x20, x1
   243fc:	mov	w1, wzr
   24400:	add	x8, x8, #0x1ad
   24404:	add	x9, x9, #0xa65
   24408:	mov	w10, #0x402                 	// #1026
   2440c:	mov	w11, #0x401                 	// #1025
   24410:	mov	w12, #0x202                 	// #514
   24414:	mov	w13, #0x201                 	// #513
   24418:	str	x28, [sp, #256]
   2441c:	stp	x22, x21, [sp, #272]
   24420:	stp	x3, x4, [x29, #-104]
   24424:	stp	x5, x6, [x29, #-88]
   24428:	stur	x7, [x29, #-72]
   2442c:	stp	q1, q2, [sp, #16]
   24430:	stp	q3, q4, [sp, #48]
   24434:	str	q0, [sp]
   24438:	stp	q5, q6, [sp, #80]
   2443c:	str	q7, [sp, #112]
   24440:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   24444:	orr	w1, w1, #0x80000
   24448:	add	x8, x8, #0x1
   2444c:	ldurb	w14, [x8, #-1]
   24450:	sub	w15, w14, #0x61
   24454:	cmp	w15, #0x16
   24458:	b.hi	244b0 <scols_init_debug@@SMARTCOLS_2.25+0x1112c>  // b.pmore
   2445c:	adr	x14, 24444 <scols_init_debug@@SMARTCOLS_2.25+0x110c0>
   24460:	ldrb	w16, [x9, x15]
   24464:	add	x14, x14, x16, lsl #2
   24468:	br	x14
   2446c:	ldrb	w14, [x8]
   24470:	cmp	w14, #0x2b
   24474:	b.ne	244b8 <scols_init_debug@@SMARTCOLS_2.25+0x11134>  // b.any
   24478:	orr	w1, w1, w10
   2447c:	add	x8, x8, #0x1
   24480:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   24484:	ldrb	w14, [x8], #1
   24488:	orr	w15, w1, #0x2
   2448c:	cmp	w14, #0x2b
   24490:	csel	w1, w15, w1, eq  // eq = none
   24494:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   24498:	ldrb	w14, [x8]
   2449c:	cmp	w14, #0x2b
   244a0:	b.ne	244c4 <scols_init_debug@@SMARTCOLS_2.25+0x11140>  // b.any
   244a4:	orr	w1, w1, w12
   244a8:	add	x8, x8, #0x1
   244ac:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   244b0:	cbnz	w14, 24448 <scols_init_debug@@SMARTCOLS_2.25+0x110c4>
   244b4:	b	244d0 <scols_init_debug@@SMARTCOLS_2.25+0x1114c>
   244b8:	orr	w1, w1, w11
   244bc:	add	x8, x8, #0x1
   244c0:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   244c4:	orr	w1, w1, w13
   244c8:	add	x8, x8, #0x1
   244cc:	b	2444c <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   244d0:	mov	x2, x20
   244d4:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   244d8:	tbnz	w0, #31, 24548 <scols_init_debug@@SMARTCOLS_2.25+0x111c4>
   244dc:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   244e0:	add	x1, x1, #0x1ac
   244e4:	bl	7530 <fdopen@plt>
   244e8:	cbz	x0, 24548 <scols_init_debug@@SMARTCOLS_2.25+0x111c4>
   244ec:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   244f0:	ldrb	w8, [x8, #2796]
   244f4:	mov	x21, x0
   244f8:	tbnz	w8, #2, 24568 <scols_init_debug@@SMARTCOLS_2.25+0x111e4>
   244fc:	mov	x8, #0xffffffffffffffd8    	// #-40
   24500:	mov	x10, sp
   24504:	sub	x11, x29, #0x68
   24508:	movk	x8, #0xff80, lsl #32
   2450c:	add	x9, x29, #0x40
   24510:	add	x10, x10, #0x80
   24514:	add	x11, x11, #0x28
   24518:	stp	x10, x8, [x29, #-16]
   2451c:	stp	x9, x11, [x29, #-32]
   24520:	ldp	q0, q1, [x29, #-32]
   24524:	sub	x2, x29, #0x40
   24528:	mov	x0, x21
   2452c:	mov	x1, x19
   24530:	stp	q0, q1, [x29, #-64]
   24534:	bl	7970 <__isoc99_vfscanf@plt>
   24538:	mov	w19, w0
   2453c:	mov	x0, x21
   24540:	bl	7370 <fclose@plt>
   24544:	b	2454c <scols_init_debug@@SMARTCOLS_2.25+0x111c8>
   24548:	mov	w19, #0xffffffea            	// #-22
   2454c:	mov	w0, w19
   24550:	ldp	x20, x19, [sp, #288]
   24554:	ldp	x22, x21, [sp, #272]
   24558:	ldr	x28, [sp, #256]
   2455c:	ldp	x29, x30, [sp, #240]
   24560:	add	sp, sp, #0x130
   24564:	ret
   24568:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2456c:	ldr	x8, [x8, #4016]
   24570:	ldr	x22, [x8]
   24574:	bl	7390 <getpid@plt>
   24578:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2457c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24580:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24584:	mov	w2, w0
   24588:	add	x1, x1, #0xbcb
   2458c:	add	x3, x3, #0xa89
   24590:	add	x4, x4, #0x108
   24594:	mov	x0, x22
   24598:	bl	7db0 <fprintf@plt>
   2459c:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   245a0:	add	x0, x0, #0xc5a
   245a4:	mov	x1, x19
   245a8:	mov	x2, x20
   245ac:	bl	23028 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   245b0:	b	244fc <scols_init_debug@@SMARTCOLS_2.25+0x11178>
   245b4:	sub	sp, sp, #0x100
   245b8:	stp	x29, x30, [sp, #224]
   245bc:	add	x29, sp, #0xe0
   245c0:	stp	x20, x19, [sp, #240]
   245c4:	stp	x4, x5, [x29, #-96]
   245c8:	stp	x6, x7, [x29, #-80]
   245cc:	stp	q0, q1, [sp]
   245d0:	stp	q2, q3, [sp, #32]
   245d4:	stp	q4, q5, [sp, #64]
   245d8:	stp	q6, q7, [sp, #96]
   245dc:	ldp	q1, q0, [x2]
   245e0:	mov	x8, x1
   245e4:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   245e8:	mov	x19, x3
   245ec:	add	x1, x1, #0x1ac
   245f0:	sub	x3, x29, #0x20
   245f4:	mov	x2, x8
   245f8:	stp	q1, q0, [x29, #-32]
   245fc:	bl	23750 <scols_init_debug@@SMARTCOLS_2.25+0x103cc>
   24600:	cbz	x0, 24650 <scols_init_debug@@SMARTCOLS_2.25+0x112cc>
   24604:	mov	x8, #0xffffffffffffffe0    	// #-32
   24608:	mov	x10, sp
   2460c:	sub	x11, x29, #0x60
   24610:	movk	x8, #0xff80, lsl #32
   24614:	add	x9, x29, #0x20
   24618:	add	x10, x10, #0x80
   2461c:	add	x11, x11, #0x20
   24620:	stp	x10, x8, [x29, #-16]
   24624:	stp	x9, x11, [x29, #-32]
   24628:	ldp	q0, q1, [x29, #-32]
   2462c:	sub	x2, x29, #0x40
   24630:	mov	x1, x19
   24634:	mov	x20, x0
   24638:	stp	q0, q1, [x29, #-64]
   2463c:	bl	7970 <__isoc99_vfscanf@plt>
   24640:	mov	w19, w0
   24644:	mov	x0, x20
   24648:	bl	7370 <fclose@plt>
   2464c:	b	24654 <scols_init_debug@@SMARTCOLS_2.25+0x112d0>
   24650:	mov	w19, #0xffffffea            	// #-22
   24654:	mov	w0, w19
   24658:	ldp	x20, x19, [sp, #240]
   2465c:	ldp	x29, x30, [sp, #224]
   24660:	add	sp, sp, #0x100
   24664:	ret
   24668:	stp	x29, x30, [sp, #-32]!
   2466c:	mov	x29, sp
   24670:	mov	x8, x2
   24674:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24678:	str	x19, [sp, #16]
   2467c:	mov	x19, x1
   24680:	add	x2, x2, #0xc6c
   24684:	add	x3, x29, #0x18
   24688:	mov	x1, x8
   2468c:	str	xzr, [x29, #24]
   24690:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24694:	cmp	w0, #0x1
   24698:	b.ne	246b0 <scols_init_debug@@SMARTCOLS_2.25+0x1132c>  // b.any
   2469c:	mov	w0, wzr
   246a0:	cbz	x19, 246b4 <scols_init_debug@@SMARTCOLS_2.25+0x11330>
   246a4:	ldr	x8, [x29, #24]
   246a8:	str	x8, [x19]
   246ac:	b	246b4 <scols_init_debug@@SMARTCOLS_2.25+0x11330>
   246b0:	mov	w0, #0xffffffff            	// #-1
   246b4:	ldr	x19, [sp, #16]
   246b8:	ldp	x29, x30, [sp], #32
   246bc:	ret
   246c0:	sub	sp, sp, #0x150
   246c4:	stp	x29, x30, [sp, #272]
   246c8:	add	x29, sp, #0x110
   246cc:	mov	x8, #0xffffffffffffffd8    	// #-40
   246d0:	mov	x9, sp
   246d4:	add	x10, sp, #0x88
   246d8:	movk	x8, #0xff80, lsl #32
   246dc:	add	x11, x29, #0x40
   246e0:	add	x9, x9, #0x80
   246e4:	add	x10, x10, #0x28
   246e8:	stp	x9, x8, [x29, #-48]
   246ec:	stp	x11, x10, [x29, #-64]
   246f0:	stp	q1, q2, [sp, #16]
   246f4:	str	q0, [sp]
   246f8:	ldp	q0, q1, [x29, #-64]
   246fc:	stp	x28, x23, [sp, #288]
   24700:	stp	x22, x21, [sp, #304]
   24704:	stp	x20, x19, [sp, #320]
   24708:	mov	x23, x2
   2470c:	mov	x19, x1
   24710:	mov	x20, x0
   24714:	stp	x3, x4, [sp, #136]
   24718:	stp	x5, x6, [sp, #152]
   2471c:	str	x7, [sp, #168]
   24720:	stp	q3, q4, [sp, #48]
   24724:	stp	q5, q6, [sp, #80]
   24728:	str	q7, [sp, #112]
   2472c:	stp	q0, q1, [x29, #-96]
   24730:	bl	7c90 <__errno_location@plt>
   24734:	str	wzr, [x0]
   24738:	ldp	q0, q1, [x29, #-96]
   2473c:	add	x22, x20, #0x20
   24740:	mov	x21, x0
   24744:	sub	x3, x29, #0x20
   24748:	mov	w1, #0x1000                	// #4096
   2474c:	mov	x0, x22
   24750:	mov	x2, x23
   24754:	stp	q0, q1, [x29, #-32]
   24758:	bl	7b70 <vsnprintf@plt>
   2475c:	tbnz	w0, #31, 24770 <scols_init_debug@@SMARTCOLS_2.25+0x113ec>
   24760:	cmp	w0, #0x1, lsl #12
   24764:	b.cc	247a0 <scols_init_debug@@SMARTCOLS_2.25+0x1141c>  // b.lo, b.ul, b.last
   24768:	mov	w8, #0x24                  	// #36
   2476c:	b	2477c <scols_init_debug@@SMARTCOLS_2.25+0x113f8>
   24770:	ldr	w8, [x21]
   24774:	cbnz	w8, 24780 <scols_init_debug@@SMARTCOLS_2.25+0x113fc>
   24778:	mov	w8, #0x16                  	// #22
   2477c:	str	w8, [x21]
   24780:	ldr	w8, [x21]
   24784:	neg	w0, w8
   24788:	ldp	x20, x19, [sp, #320]
   2478c:	ldp	x22, x21, [sp, #304]
   24790:	ldp	x28, x23, [sp, #288]
   24794:	ldp	x29, x30, [sp, #272]
   24798:	add	sp, sp, #0x150
   2479c:	ret
   247a0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   247a4:	add	x2, x2, #0xc6c
   247a8:	sub	x3, x29, #0x20
   247ac:	mov	x0, x20
   247b0:	mov	x1, x22
   247b4:	stur	xzr, [x29, #-32]
   247b8:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   247bc:	cmp	w0, #0x1
   247c0:	b.ne	247d8 <scols_init_debug@@SMARTCOLS_2.25+0x11454>  // b.any
   247c4:	mov	w0, wzr
   247c8:	cbz	x19, 24788 <scols_init_debug@@SMARTCOLS_2.25+0x11404>
   247cc:	ldur	x8, [x29, #-32]
   247d0:	str	x8, [x19]
   247d4:	b	24788 <scols_init_debug@@SMARTCOLS_2.25+0x11404>
   247d8:	mov	w0, #0xffffffff            	// #-1
   247dc:	b	24788 <scols_init_debug@@SMARTCOLS_2.25+0x11404>
   247e0:	stp	x29, x30, [sp, #-32]!
   247e4:	mov	x29, sp
   247e8:	mov	x8, x2
   247ec:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   247f0:	str	x19, [sp, #16]
   247f4:	mov	x19, x1
   247f8:	add	x2, x2, #0xa42
   247fc:	add	x3, x29, #0x18
   24800:	mov	x1, x8
   24804:	str	xzr, [x29, #24]
   24808:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   2480c:	cmp	w0, #0x1
   24810:	b.ne	24828 <scols_init_debug@@SMARTCOLS_2.25+0x114a4>  // b.any
   24814:	mov	w0, wzr
   24818:	cbz	x19, 2482c <scols_init_debug@@SMARTCOLS_2.25+0x114a8>
   2481c:	ldr	x8, [x29, #24]
   24820:	str	x8, [x19]
   24824:	b	2482c <scols_init_debug@@SMARTCOLS_2.25+0x114a8>
   24828:	mov	w0, #0xffffffff            	// #-1
   2482c:	ldr	x19, [sp, #16]
   24830:	ldp	x29, x30, [sp], #32
   24834:	ret
   24838:	sub	sp, sp, #0x150
   2483c:	stp	x29, x30, [sp, #272]
   24840:	add	x29, sp, #0x110
   24844:	mov	x8, #0xffffffffffffffd8    	// #-40
   24848:	mov	x9, sp
   2484c:	add	x10, sp, #0x88
   24850:	movk	x8, #0xff80, lsl #32
   24854:	add	x11, x29, #0x40
   24858:	add	x9, x9, #0x80
   2485c:	add	x10, x10, #0x28
   24860:	stp	x9, x8, [x29, #-48]
   24864:	stp	x11, x10, [x29, #-64]
   24868:	stp	q1, q2, [sp, #16]
   2486c:	str	q0, [sp]
   24870:	ldp	q0, q1, [x29, #-64]
   24874:	stp	x28, x23, [sp, #288]
   24878:	stp	x22, x21, [sp, #304]
   2487c:	stp	x20, x19, [sp, #320]
   24880:	mov	x23, x2
   24884:	mov	x19, x1
   24888:	mov	x20, x0
   2488c:	stp	x3, x4, [sp, #136]
   24890:	stp	x5, x6, [sp, #152]
   24894:	str	x7, [sp, #168]
   24898:	stp	q3, q4, [sp, #48]
   2489c:	stp	q5, q6, [sp, #80]
   248a0:	str	q7, [sp, #112]
   248a4:	stp	q0, q1, [x29, #-96]
   248a8:	bl	7c90 <__errno_location@plt>
   248ac:	str	wzr, [x0]
   248b0:	ldp	q0, q1, [x29, #-96]
   248b4:	add	x22, x20, #0x20
   248b8:	mov	x21, x0
   248bc:	sub	x3, x29, #0x20
   248c0:	mov	w1, #0x1000                	// #4096
   248c4:	mov	x0, x22
   248c8:	mov	x2, x23
   248cc:	stp	q0, q1, [x29, #-32]
   248d0:	bl	7b70 <vsnprintf@plt>
   248d4:	tbnz	w0, #31, 248e8 <scols_init_debug@@SMARTCOLS_2.25+0x11564>
   248d8:	cmp	w0, #0x1, lsl #12
   248dc:	b.cc	24918 <scols_init_debug@@SMARTCOLS_2.25+0x11594>  // b.lo, b.ul, b.last
   248e0:	mov	w8, #0x24                  	// #36
   248e4:	b	248f4 <scols_init_debug@@SMARTCOLS_2.25+0x11570>
   248e8:	ldr	w8, [x21]
   248ec:	cbnz	w8, 248f8 <scols_init_debug@@SMARTCOLS_2.25+0x11574>
   248f0:	mov	w8, #0x16                  	// #22
   248f4:	str	w8, [x21]
   248f8:	ldr	w8, [x21]
   248fc:	neg	w0, w8
   24900:	ldp	x20, x19, [sp, #320]
   24904:	ldp	x22, x21, [sp, #304]
   24908:	ldp	x28, x23, [sp, #288]
   2490c:	ldp	x29, x30, [sp, #272]
   24910:	add	sp, sp, #0x150
   24914:	ret
   24918:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   2491c:	add	x2, x2, #0xa42
   24920:	sub	x3, x29, #0x20
   24924:	mov	x0, x20
   24928:	mov	x1, x22
   2492c:	stur	xzr, [x29, #-32]
   24930:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24934:	cmp	w0, #0x1
   24938:	b.ne	24950 <scols_init_debug@@SMARTCOLS_2.25+0x115cc>  // b.any
   2493c:	mov	w0, wzr
   24940:	cbz	x19, 24900 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   24944:	ldur	x8, [x29, #-32]
   24948:	str	x8, [x19]
   2494c:	b	24900 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   24950:	mov	w0, #0xffffffff            	// #-1
   24954:	b	24900 <scols_init_debug@@SMARTCOLS_2.25+0x1157c>
   24958:	stp	x29, x30, [sp, #-32]!
   2495c:	mov	x29, sp
   24960:	mov	x8, x2
   24964:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24968:	str	x19, [sp, #16]
   2496c:	mov	x19, x1
   24970:	add	x2, x2, #0x5ab
   24974:	add	x3, x29, #0x1c
   24978:	mov	x1, x8
   2497c:	str	wzr, [x29, #28]
   24980:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24984:	cmp	w0, #0x1
   24988:	b.ne	249a0 <scols_init_debug@@SMARTCOLS_2.25+0x1161c>  // b.any
   2498c:	mov	w0, wzr
   24990:	cbz	x19, 249a4 <scols_init_debug@@SMARTCOLS_2.25+0x11620>
   24994:	ldr	w8, [x29, #28]
   24998:	str	w8, [x19]
   2499c:	b	249a4 <scols_init_debug@@SMARTCOLS_2.25+0x11620>
   249a0:	mov	w0, #0xffffffff            	// #-1
   249a4:	ldr	x19, [sp, #16]
   249a8:	ldp	x29, x30, [sp], #32
   249ac:	ret
   249b0:	sub	sp, sp, #0x150
   249b4:	stp	x29, x30, [sp, #272]
   249b8:	add	x29, sp, #0x110
   249bc:	mov	x8, #0xffffffffffffffd8    	// #-40
   249c0:	mov	x9, sp
   249c4:	add	x10, sp, #0x88
   249c8:	movk	x8, #0xff80, lsl #32
   249cc:	add	x11, x29, #0x40
   249d0:	add	x9, x9, #0x80
   249d4:	add	x10, x10, #0x28
   249d8:	stp	x9, x8, [x29, #-48]
   249dc:	stp	x11, x10, [x29, #-64]
   249e0:	stp	q1, q2, [sp, #16]
   249e4:	str	q0, [sp]
   249e8:	ldp	q0, q1, [x29, #-64]
   249ec:	stp	x28, x23, [sp, #288]
   249f0:	stp	x22, x21, [sp, #304]
   249f4:	stp	x20, x19, [sp, #320]
   249f8:	mov	x23, x2
   249fc:	mov	x19, x1
   24a00:	mov	x20, x0
   24a04:	stp	x3, x4, [sp, #136]
   24a08:	stp	x5, x6, [sp, #152]
   24a0c:	str	x7, [sp, #168]
   24a10:	stp	q3, q4, [sp, #48]
   24a14:	stp	q5, q6, [sp, #80]
   24a18:	str	q7, [sp, #112]
   24a1c:	stp	q0, q1, [x29, #-96]
   24a20:	bl	7c90 <__errno_location@plt>
   24a24:	str	wzr, [x0]
   24a28:	ldp	q0, q1, [x29, #-96]
   24a2c:	add	x22, x20, #0x20
   24a30:	mov	x21, x0
   24a34:	sub	x3, x29, #0x20
   24a38:	mov	w1, #0x1000                	// #4096
   24a3c:	mov	x0, x22
   24a40:	mov	x2, x23
   24a44:	stp	q0, q1, [x29, #-32]
   24a48:	bl	7b70 <vsnprintf@plt>
   24a4c:	tbnz	w0, #31, 24a60 <scols_init_debug@@SMARTCOLS_2.25+0x116dc>
   24a50:	cmp	w0, #0x1, lsl #12
   24a54:	b.cc	24a90 <scols_init_debug@@SMARTCOLS_2.25+0x1170c>  // b.lo, b.ul, b.last
   24a58:	mov	w8, #0x24                  	// #36
   24a5c:	b	24a6c <scols_init_debug@@SMARTCOLS_2.25+0x116e8>
   24a60:	ldr	w8, [x21]
   24a64:	cbnz	w8, 24a70 <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   24a68:	mov	w8, #0x16                  	// #22
   24a6c:	str	w8, [x21]
   24a70:	ldr	w8, [x21]
   24a74:	neg	w0, w8
   24a78:	ldp	x20, x19, [sp, #320]
   24a7c:	ldp	x22, x21, [sp, #304]
   24a80:	ldp	x28, x23, [sp, #288]
   24a84:	ldp	x29, x30, [sp, #272]
   24a88:	add	sp, sp, #0x150
   24a8c:	ret
   24a90:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24a94:	add	x2, x2, #0x5ab
   24a98:	sub	x3, x29, #0x20
   24a9c:	mov	x0, x20
   24aa0:	mov	x1, x22
   24aa4:	stur	wzr, [x29, #-32]
   24aa8:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24aac:	cmp	w0, #0x1
   24ab0:	b.ne	24ac8 <scols_init_debug@@SMARTCOLS_2.25+0x11744>  // b.any
   24ab4:	mov	w0, wzr
   24ab8:	cbz	x19, 24a78 <scols_init_debug@@SMARTCOLS_2.25+0x116f4>
   24abc:	ldur	w8, [x29, #-32]
   24ac0:	str	w8, [x19]
   24ac4:	b	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x116f4>
   24ac8:	mov	w0, #0xffffffff            	// #-1
   24acc:	b	24a78 <scols_init_debug@@SMARTCOLS_2.25+0x116f4>
   24ad0:	stp	x29, x30, [sp, #-32]!
   24ad4:	mov	x29, sp
   24ad8:	mov	x8, x2
   24adc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24ae0:	str	x19, [sp, #16]
   24ae4:	mov	x19, x1
   24ae8:	add	x2, x2, #0xd88
   24aec:	add	x3, x29, #0x1c
   24af0:	mov	x1, x8
   24af4:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24af8:	cmp	w0, #0x1
   24afc:	b.ne	24b14 <scols_init_debug@@SMARTCOLS_2.25+0x11790>  // b.any
   24b00:	mov	w0, wzr
   24b04:	cbz	x19, 24b18 <scols_init_debug@@SMARTCOLS_2.25+0x11794>
   24b08:	ldr	w8, [x29, #28]
   24b0c:	str	w8, [x19]
   24b10:	b	24b18 <scols_init_debug@@SMARTCOLS_2.25+0x11794>
   24b14:	mov	w0, #0xffffffff            	// #-1
   24b18:	ldr	x19, [sp, #16]
   24b1c:	ldp	x29, x30, [sp], #32
   24b20:	ret
   24b24:	sub	sp, sp, #0x150
   24b28:	stp	x29, x30, [sp, #272]
   24b2c:	add	x29, sp, #0x110
   24b30:	mov	x8, #0xffffffffffffffd8    	// #-40
   24b34:	mov	x9, sp
   24b38:	add	x10, sp, #0x88
   24b3c:	movk	x8, #0xff80, lsl #32
   24b40:	add	x11, x29, #0x40
   24b44:	add	x9, x9, #0x80
   24b48:	add	x10, x10, #0x28
   24b4c:	stp	x9, x8, [x29, #-48]
   24b50:	stp	x11, x10, [x29, #-64]
   24b54:	stp	q1, q2, [sp, #16]
   24b58:	str	q0, [sp]
   24b5c:	ldp	q0, q1, [x29, #-64]
   24b60:	stp	x28, x23, [sp, #288]
   24b64:	stp	x22, x21, [sp, #304]
   24b68:	stp	x20, x19, [sp, #320]
   24b6c:	mov	x23, x2
   24b70:	mov	x19, x1
   24b74:	mov	x20, x0
   24b78:	stp	x3, x4, [sp, #136]
   24b7c:	stp	x5, x6, [sp, #152]
   24b80:	str	x7, [sp, #168]
   24b84:	stp	q3, q4, [sp, #48]
   24b88:	stp	q5, q6, [sp, #80]
   24b8c:	str	q7, [sp, #112]
   24b90:	stp	q0, q1, [x29, #-96]
   24b94:	bl	7c90 <__errno_location@plt>
   24b98:	str	wzr, [x0]
   24b9c:	ldp	q0, q1, [x29, #-96]
   24ba0:	add	x22, x20, #0x20
   24ba4:	mov	x21, x0
   24ba8:	sub	x3, x29, #0x20
   24bac:	mov	w1, #0x1000                	// #4096
   24bb0:	mov	x0, x22
   24bb4:	mov	x2, x23
   24bb8:	stp	q0, q1, [x29, #-32]
   24bbc:	bl	7b70 <vsnprintf@plt>
   24bc0:	tbnz	w0, #31, 24bd4 <scols_init_debug@@SMARTCOLS_2.25+0x11850>
   24bc4:	cmp	w0, #0x1, lsl #12
   24bc8:	b.cc	24c04 <scols_init_debug@@SMARTCOLS_2.25+0x11880>  // b.lo, b.ul, b.last
   24bcc:	mov	w8, #0x24                  	// #36
   24bd0:	b	24be0 <scols_init_debug@@SMARTCOLS_2.25+0x1185c>
   24bd4:	ldr	w8, [x21]
   24bd8:	cbnz	w8, 24be4 <scols_init_debug@@SMARTCOLS_2.25+0x11860>
   24bdc:	mov	w8, #0x16                  	// #22
   24be0:	str	w8, [x21]
   24be4:	ldr	w8, [x21]
   24be8:	neg	w0, w8
   24bec:	ldp	x20, x19, [sp, #320]
   24bf0:	ldp	x22, x21, [sp, #304]
   24bf4:	ldp	x28, x23, [sp, #288]
   24bf8:	ldp	x29, x30, [sp, #272]
   24bfc:	add	sp, sp, #0x150
   24c00:	ret
   24c04:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24c08:	add	x2, x2, #0xd88
   24c0c:	sub	x3, x29, #0x20
   24c10:	mov	x0, x20
   24c14:	mov	x1, x22
   24c18:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24c1c:	cmp	w0, #0x1
   24c20:	b.ne	24c38 <scols_init_debug@@SMARTCOLS_2.25+0x118b4>  // b.any
   24c24:	mov	w0, wzr
   24c28:	cbz	x19, 24bec <scols_init_debug@@SMARTCOLS_2.25+0x11868>
   24c2c:	ldur	w8, [x29, #-32]
   24c30:	str	w8, [x19]
   24c34:	b	24bec <scols_init_debug@@SMARTCOLS_2.25+0x11868>
   24c38:	mov	w0, #0xffffffff            	// #-1
   24c3c:	b	24bec <scols_init_debug@@SMARTCOLS_2.25+0x11868>
   24c40:	stp	x29, x30, [sp, #-32]!
   24c44:	mov	x29, sp
   24c48:	mov	x8, x2
   24c4c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24c50:	str	x19, [sp, #16]
   24c54:	mov	x19, x1
   24c58:	add	x2, x2, #0xcd5
   24c5c:	add	x3, x29, #0x1c
   24c60:	add	x4, x29, #0x18
   24c64:	mov	x1, x8
   24c68:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24c6c:	cmp	w0, #0x2
   24c70:	b.ne	24cac <scols_init_debug@@SMARTCOLS_2.25+0x11928>  // b.any
   24c74:	mov	w0, wzr
   24c78:	cbz	x19, 24cb0 <scols_init_debug@@SMARTCOLS_2.25+0x1192c>
   24c7c:	ldp	w9, w8, [x29, #24]
   24c80:	lsl	w10, w8, #8
   24c84:	and	w8, w8, #0xfffff000
   24c88:	and	x10, x10, #0xfff00
   24c8c:	lsr	x8, x8, #12
   24c90:	and	x11, x9, #0xffffff00
   24c94:	bfi	x10, x8, #44, #20
   24c98:	bfxil	x10, x9, #0, #8
   24c9c:	lsr	x8, x11, #8
   24ca0:	bfi	x10, x8, #20, #24
   24ca4:	str	x10, [x19]
   24ca8:	b	24cb0 <scols_init_debug@@SMARTCOLS_2.25+0x1192c>
   24cac:	mov	w0, #0xffffffff            	// #-1
   24cb0:	ldr	x19, [sp, #16]
   24cb4:	ldp	x29, x30, [sp], #32
   24cb8:	ret
   24cbc:	sub	sp, sp, #0x150
   24cc0:	stp	x29, x30, [sp, #272]
   24cc4:	add	x29, sp, #0x110
   24cc8:	mov	x8, #0xffffffffffffffd8    	// #-40
   24ccc:	mov	x9, sp
   24cd0:	add	x10, sp, #0x88
   24cd4:	movk	x8, #0xff80, lsl #32
   24cd8:	add	x11, x29, #0x40
   24cdc:	add	x9, x9, #0x80
   24ce0:	add	x10, x10, #0x28
   24ce4:	stp	x9, x8, [x29, #-48]
   24ce8:	stp	x11, x10, [x29, #-64]
   24cec:	stp	q1, q2, [sp, #16]
   24cf0:	str	q0, [sp]
   24cf4:	ldp	q0, q1, [x29, #-64]
   24cf8:	stp	x28, x23, [sp, #288]
   24cfc:	stp	x22, x21, [sp, #304]
   24d00:	stp	x20, x19, [sp, #320]
   24d04:	mov	x23, x2
   24d08:	mov	x19, x1
   24d0c:	mov	x20, x0
   24d10:	stp	x3, x4, [sp, #136]
   24d14:	stp	x5, x6, [sp, #152]
   24d18:	str	x7, [sp, #168]
   24d1c:	stp	q3, q4, [sp, #48]
   24d20:	stp	q5, q6, [sp, #80]
   24d24:	str	q7, [sp, #112]
   24d28:	stp	q0, q1, [x29, #-96]
   24d2c:	bl	7c90 <__errno_location@plt>
   24d30:	str	wzr, [x0]
   24d34:	ldp	q0, q1, [x29, #-96]
   24d38:	add	x22, x20, #0x20
   24d3c:	mov	x21, x0
   24d40:	sub	x3, x29, #0x20
   24d44:	mov	w1, #0x1000                	// #4096
   24d48:	mov	x0, x22
   24d4c:	mov	x2, x23
   24d50:	stp	q0, q1, [x29, #-32]
   24d54:	bl	7b70 <vsnprintf@plt>
   24d58:	tbnz	w0, #31, 24d6c <scols_init_debug@@SMARTCOLS_2.25+0x119e8>
   24d5c:	cmp	w0, #0x1, lsl #12
   24d60:	b.cc	24d9c <scols_init_debug@@SMARTCOLS_2.25+0x11a18>  // b.lo, b.ul, b.last
   24d64:	mov	w8, #0x24                  	// #36
   24d68:	b	24d78 <scols_init_debug@@SMARTCOLS_2.25+0x119f4>
   24d6c:	ldr	w8, [x21]
   24d70:	cbnz	w8, 24d7c <scols_init_debug@@SMARTCOLS_2.25+0x119f8>
   24d74:	mov	w8, #0x16                  	// #22
   24d78:	str	w8, [x21]
   24d7c:	ldr	w8, [x21]
   24d80:	neg	w0, w8
   24d84:	ldp	x20, x19, [sp, #320]
   24d88:	ldp	x22, x21, [sp, #304]
   24d8c:	ldp	x28, x23, [sp, #288]
   24d90:	ldp	x29, x30, [sp, #272]
   24d94:	add	sp, sp, #0x150
   24d98:	ret
   24d9c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   24da0:	add	x2, x2, #0xcd5
   24da4:	sub	x3, x29, #0x20
   24da8:	sub	x4, x29, #0x60
   24dac:	mov	x0, x20
   24db0:	mov	x1, x22
   24db4:	bl	243dc <scols_init_debug@@SMARTCOLS_2.25+0x11058>
   24db8:	cmp	w0, #0x2
   24dbc:	b.ne	24dfc <scols_init_debug@@SMARTCOLS_2.25+0x11a78>  // b.any
   24dc0:	mov	w0, wzr
   24dc4:	cbz	x19, 24d84 <scols_init_debug@@SMARTCOLS_2.25+0x11a00>
   24dc8:	ldur	w8, [x29, #-32]
   24dcc:	ldur	w9, [x29, #-96]
   24dd0:	lsl	w10, w8, #8
   24dd4:	and	w8, w8, #0xfffff000
   24dd8:	and	x10, x10, #0xfff00
   24ddc:	lsr	x8, x8, #12
   24de0:	and	x11, x9, #0xffffff00
   24de4:	bfi	x10, x8, #44, #20
   24de8:	bfxil	x10, x9, #0, #8
   24dec:	lsr	x8, x11, #8
   24df0:	bfi	x10, x8, #20, #24
   24df4:	str	x10, [x19]
   24df8:	b	24d84 <scols_init_debug@@SMARTCOLS_2.25+0x11a00>
   24dfc:	mov	w0, #0xffffffff            	// #-1
   24e00:	b	24d84 <scols_init_debug@@SMARTCOLS_2.25+0x11a00>
   24e04:	sub	sp, sp, #0x50
   24e08:	stp	x20, x19, [sp, #64]
   24e0c:	mov	x20, x1
   24e10:	mov	w1, #0x1                   	// #1
   24e14:	movk	w1, #0x8, lsl #16
   24e18:	stp	x29, x30, [sp, #32]
   24e1c:	stp	x22, x21, [sp, #48]
   24e20:	add	x29, sp, #0x20
   24e24:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   24e28:	tbnz	w0, #31, 24ed8 <scols_init_debug@@SMARTCOLS_2.25+0x11b54>
   24e2c:	mov	w19, w0
   24e30:	mov	x0, x20
   24e34:	bl	7030 <strlen@plt>
   24e38:	mov	x22, x0
   24e3c:	bl	7c90 <__errno_location@plt>
   24e40:	mov	x21, x0
   24e44:	cbz	x22, 24ec0 <scols_init_debug@@SMARTCOLS_2.25+0x11b3c>
   24e48:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   24e4c:	ldr	q0, [x8, #416]
   24e50:	str	q0, [sp]
   24e54:	b	24e5c <scols_init_debug@@SMARTCOLS_2.25+0x11ad8>
   24e58:	cbz	x22, 24ec0 <scols_init_debug@@SMARTCOLS_2.25+0x11b3c>
   24e5c:	mov	w0, w19
   24e60:	mov	x1, x20
   24e64:	mov	x2, x22
   24e68:	str	wzr, [x21]
   24e6c:	bl	7700 <write@plt>
   24e70:	cmp	x0, #0x1
   24e74:	b.lt	24e8c <scols_init_debug@@SMARTCOLS_2.25+0x11b08>  // b.tstop
   24e78:	ldr	w8, [x21]
   24e7c:	subs	x22, x22, x0
   24e80:	add	x9, x20, x0
   24e84:	csel	x20, x20, x9, eq  // eq = none
   24e88:	b	24ea0 <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>
   24e8c:	ldr	w8, [x21]
   24e90:	cmp	w8, #0xb
   24e94:	b.eq	24ea0 <scols_init_debug@@SMARTCOLS_2.25+0x11b1c>  // b.none
   24e98:	cmp	w8, #0x4
   24e9c:	b.ne	24efc <scols_init_debug@@SMARTCOLS_2.25+0x11b78>  // b.any
   24ea0:	cmp	w8, #0xb
   24ea4:	b.ne	24e58 <scols_init_debug@@SMARTCOLS_2.25+0x11ad4>  // b.any
   24ea8:	ldr	q0, [sp]
   24eac:	add	x0, sp, #0x10
   24eb0:	mov	x1, xzr
   24eb4:	str	q0, [sp, #16]
   24eb8:	bl	78b0 <nanosleep@plt>
   24ebc:	b	24e58 <scols_init_debug@@SMARTCOLS_2.25+0x11ad4>
   24ec0:	mov	w20, wzr
   24ec4:	ldr	w22, [x21]
   24ec8:	mov	w0, w19
   24ecc:	bl	7690 <close@plt>
   24ed0:	str	w22, [x21]
   24ed4:	b	24ee4 <scols_init_debug@@SMARTCOLS_2.25+0x11b60>
   24ed8:	bl	7c90 <__errno_location@plt>
   24edc:	ldr	w8, [x0]
   24ee0:	neg	w20, w8
   24ee4:	mov	w0, w20
   24ee8:	ldp	x20, x19, [sp, #64]
   24eec:	ldp	x22, x21, [sp, #48]
   24ef0:	ldp	x29, x30, [sp, #32]
   24ef4:	add	sp, sp, #0x50
   24ef8:	ret
   24efc:	mov	w20, #0xffffffff            	// #-1
   24f00:	b	24ec4 <scols_init_debug@@SMARTCOLS_2.25+0x11b40>
   24f04:	sub	sp, sp, #0x150
   24f08:	stp	x29, x30, [sp, #272]
   24f0c:	add	x29, sp, #0x110
   24f10:	mov	x8, #0xffffffffffffffd8    	// #-40
   24f14:	mov	x9, sp
   24f18:	add	x10, sp, #0x88
   24f1c:	movk	x8, #0xff80, lsl #32
   24f20:	add	x11, x29, #0x40
   24f24:	add	x9, x9, #0x80
   24f28:	add	x10, x10, #0x28
   24f2c:	stp	x9, x8, [x29, #-48]
   24f30:	stp	x11, x10, [x29, #-64]
   24f34:	stp	q1, q2, [sp, #16]
   24f38:	str	q0, [sp]
   24f3c:	ldp	q0, q1, [x29, #-64]
   24f40:	stp	x28, x23, [sp, #288]
   24f44:	stp	x22, x21, [sp, #304]
   24f48:	stp	x20, x19, [sp, #320]
   24f4c:	mov	x23, x2
   24f50:	mov	x19, x1
   24f54:	mov	x20, x0
   24f58:	stp	x3, x4, [sp, #136]
   24f5c:	stp	x5, x6, [sp, #152]
   24f60:	str	x7, [sp, #168]
   24f64:	stp	q3, q4, [sp, #48]
   24f68:	stp	q5, q6, [sp, #80]
   24f6c:	str	q7, [sp, #112]
   24f70:	stp	q0, q1, [x29, #-96]
   24f74:	bl	7c90 <__errno_location@plt>
   24f78:	str	wzr, [x0]
   24f7c:	ldp	q0, q1, [x29, #-96]
   24f80:	add	x22, x20, #0x20
   24f84:	mov	x21, x0
   24f88:	sub	x3, x29, #0x20
   24f8c:	mov	w1, #0x1000                	// #4096
   24f90:	mov	x0, x22
   24f94:	mov	x2, x23
   24f98:	stp	q0, q1, [x29, #-32]
   24f9c:	bl	7b70 <vsnprintf@plt>
   24fa0:	tbnz	w0, #31, 24fb4 <scols_init_debug@@SMARTCOLS_2.25+0x11c30>
   24fa4:	cmp	w0, #0x1, lsl #12
   24fa8:	b.cc	24fd0 <scols_init_debug@@SMARTCOLS_2.25+0x11c4c>  // b.lo, b.ul, b.last
   24fac:	mov	w8, #0x24                  	// #36
   24fb0:	b	24fc0 <scols_init_debug@@SMARTCOLS_2.25+0x11c3c>
   24fb4:	ldr	w8, [x21]
   24fb8:	cbnz	w8, 24fc4 <scols_init_debug@@SMARTCOLS_2.25+0x11c40>
   24fbc:	mov	w8, #0x16                  	// #22
   24fc0:	str	w8, [x21]
   24fc4:	ldr	w8, [x21]
   24fc8:	neg	w0, w8
   24fcc:	b	24fe0 <scols_init_debug@@SMARTCOLS_2.25+0x11c5c>
   24fd0:	mov	x0, x20
   24fd4:	mov	x1, x19
   24fd8:	mov	x2, x22
   24fdc:	bl	24e04 <scols_init_debug@@SMARTCOLS_2.25+0x11a80>
   24fe0:	ldp	x20, x19, [sp, #320]
   24fe4:	ldp	x22, x21, [sp, #304]
   24fe8:	ldp	x28, x23, [sp, #288]
   24fec:	ldp	x29, x30, [sp, #272]
   24ff0:	add	sp, sp, #0x150
   24ff4:	ret
   24ff8:	sub	sp, sp, #0x70
   24ffc:	stp	x20, x19, [sp, #96]
   25000:	mov	x20, x1
   25004:	mov	w1, #0x1                   	// #1
   25008:	movk	w1, #0x8, lsl #16
   2500c:	stp	x29, x30, [sp, #64]
   25010:	stp	x22, x21, [sp, #80]
   25014:	add	x29, sp, #0x40
   25018:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   2501c:	tbnz	w0, #31, 25050 <scols_init_debug@@SMARTCOLS_2.25+0x11ccc>
   25020:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25024:	mov	w19, w0
   25028:	add	x2, x2, #0xc6c
   2502c:	add	x0, sp, #0x18
   25030:	mov	w1, #0x16                  	// #22
   25034:	mov	x3, x20
   25038:	bl	7300 <snprintf@plt>
   2503c:	cmp	w0, #0x16
   25040:	b.cc	25060 <scols_init_debug@@SMARTCOLS_2.25+0x11cdc>  // b.lo, b.ul, b.last
   25044:	tbnz	w0, #31, 250f4 <scols_init_debug@@SMARTCOLS_2.25+0x11d70>
   25048:	mov	w20, #0xfffffff9            	// #-7
   2504c:	b	25108 <scols_init_debug@@SMARTCOLS_2.25+0x11d84>
   25050:	bl	7c90 <__errno_location@plt>
   25054:	ldr	w8, [x0]
   25058:	neg	w20, w8
   2505c:	b	25120 <scols_init_debug@@SMARTCOLS_2.25+0x11d9c>
   25060:	cbz	w0, 250ec <scols_init_debug@@SMARTCOLS_2.25+0x11d68>
   25064:	add	x20, sp, #0x18
   25068:	mov	w21, w0
   2506c:	bl	7c90 <__errno_location@plt>
   25070:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   25074:	ldr	q0, [x8, #416]
   25078:	mov	x22, x0
   2507c:	str	q0, [sp]
   25080:	b	25088 <scols_init_debug@@SMARTCOLS_2.25+0x11d04>
   25084:	cbz	x21, 250ec <scols_init_debug@@SMARTCOLS_2.25+0x11d68>
   25088:	mov	w0, w19
   2508c:	mov	x1, x20
   25090:	mov	x2, x21
   25094:	str	wzr, [x22]
   25098:	bl	7700 <write@plt>
   2509c:	cmp	x0, #0x1
   250a0:	b.lt	250b8 <scols_init_debug@@SMARTCOLS_2.25+0x11d34>  // b.tstop
   250a4:	ldr	w8, [x22]
   250a8:	subs	x21, x21, x0
   250ac:	add	x9, x20, x0
   250b0:	csel	x20, x20, x9, eq  // eq = none
   250b4:	b	250cc <scols_init_debug@@SMARTCOLS_2.25+0x11d48>
   250b8:	ldr	w8, [x22]
   250bc:	cmp	w8, #0xb
   250c0:	b.eq	250cc <scols_init_debug@@SMARTCOLS_2.25+0x11d48>  // b.none
   250c4:	cmp	w8, #0x4
   250c8:	b.ne	25104 <scols_init_debug@@SMARTCOLS_2.25+0x11d80>  // b.any
   250cc:	cmp	w8, #0xb
   250d0:	b.ne	25084 <scols_init_debug@@SMARTCOLS_2.25+0x11d00>  // b.any
   250d4:	ldr	q0, [sp]
   250d8:	sub	x0, x29, #0x10
   250dc:	mov	x1, xzr
   250e0:	stur	q0, [x29, #-16]
   250e4:	bl	78b0 <nanosleep@plt>
   250e8:	b	25084 <scols_init_debug@@SMARTCOLS_2.25+0x11d00>
   250ec:	mov	w20, wzr
   250f0:	b	25108 <scols_init_debug@@SMARTCOLS_2.25+0x11d84>
   250f4:	bl	7c90 <__errno_location@plt>
   250f8:	ldr	w8, [x0]
   250fc:	neg	w20, w8
   25100:	b	25108 <scols_init_debug@@SMARTCOLS_2.25+0x11d84>
   25104:	mov	w20, #0xffffffff            	// #-1
   25108:	bl	7c90 <__errno_location@plt>
   2510c:	ldr	w22, [x0]
   25110:	mov	x21, x0
   25114:	mov	w0, w19
   25118:	bl	7690 <close@plt>
   2511c:	str	w22, [x21]
   25120:	mov	w0, w20
   25124:	ldp	x20, x19, [sp, #96]
   25128:	ldp	x22, x21, [sp, #80]
   2512c:	ldp	x29, x30, [sp, #64]
   25130:	add	sp, sp, #0x70
   25134:	ret
   25138:	sub	sp, sp, #0x80
   2513c:	stp	x20, x19, [sp, #112]
   25140:	mov	x20, x1
   25144:	mov	w1, #0x1                   	// #1
   25148:	movk	w1, #0x8, lsl #16
   2514c:	stp	x29, x30, [sp, #80]
   25150:	stp	x22, x21, [sp, #96]
   25154:	add	x29, sp, #0x50
   25158:	bl	23334 <scols_init_debug@@SMARTCOLS_2.25+0xffb0>
   2515c:	tbnz	w0, #31, 25190 <scols_init_debug@@SMARTCOLS_2.25+0x11e0c>
   25160:	adrp	x2, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   25164:	mov	w19, w0
   25168:	add	x2, x2, #0xa42
   2516c:	add	x0, sp, #0x1c
   25170:	mov	w1, #0x22                  	// #34
   25174:	mov	x3, x20
   25178:	bl	7300 <snprintf@plt>
   2517c:	cmp	w0, #0x22
   25180:	b.cc	251a0 <scols_init_debug@@SMARTCOLS_2.25+0x11e1c>  // b.lo, b.ul, b.last
   25184:	tbnz	w0, #31, 25234 <scols_init_debug@@SMARTCOLS_2.25+0x11eb0>
   25188:	mov	w20, #0xfffffff9            	// #-7
   2518c:	b	25248 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25190:	bl	7c90 <__errno_location@plt>
   25194:	ldr	w8, [x0]
   25198:	neg	w20, w8
   2519c:	b	25260 <scols_init_debug@@SMARTCOLS_2.25+0x11edc>
   251a0:	cbz	w0, 2522c <scols_init_debug@@SMARTCOLS_2.25+0x11ea8>
   251a4:	add	x20, sp, #0x1c
   251a8:	mov	w21, w0
   251ac:	bl	7c90 <__errno_location@plt>
   251b0:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   251b4:	ldr	q0, [x8, #416]
   251b8:	mov	x22, x0
   251bc:	str	q0, [sp]
   251c0:	b	251c8 <scols_init_debug@@SMARTCOLS_2.25+0x11e44>
   251c4:	cbz	x21, 2522c <scols_init_debug@@SMARTCOLS_2.25+0x11ea8>
   251c8:	mov	w0, w19
   251cc:	mov	x1, x20
   251d0:	mov	x2, x21
   251d4:	str	wzr, [x22]
   251d8:	bl	7700 <write@plt>
   251dc:	cmp	x0, #0x1
   251e0:	b.lt	251f8 <scols_init_debug@@SMARTCOLS_2.25+0x11e74>  // b.tstop
   251e4:	ldr	w8, [x22]
   251e8:	subs	x21, x21, x0
   251ec:	add	x9, x20, x0
   251f0:	csel	x20, x20, x9, eq  // eq = none
   251f4:	b	2520c <scols_init_debug@@SMARTCOLS_2.25+0x11e88>
   251f8:	ldr	w8, [x22]
   251fc:	cmp	w8, #0xb
   25200:	b.eq	2520c <scols_init_debug@@SMARTCOLS_2.25+0x11e88>  // b.none
   25204:	cmp	w8, #0x4
   25208:	b.ne	25244 <scols_init_debug@@SMARTCOLS_2.25+0x11ec0>  // b.any
   2520c:	cmp	w8, #0xb
   25210:	b.ne	251c4 <scols_init_debug@@SMARTCOLS_2.25+0x11e40>  // b.any
   25214:	ldr	q0, [sp]
   25218:	sub	x0, x29, #0x10
   2521c:	mov	x1, xzr
   25220:	stur	q0, [x29, #-16]
   25224:	bl	78b0 <nanosleep@plt>
   25228:	b	251c4 <scols_init_debug@@SMARTCOLS_2.25+0x11e40>
   2522c:	mov	w20, wzr
   25230:	b	25248 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25234:	bl	7c90 <__errno_location@plt>
   25238:	ldr	w8, [x0]
   2523c:	neg	w20, w8
   25240:	b	25248 <scols_init_debug@@SMARTCOLS_2.25+0x11ec4>
   25244:	mov	w20, #0xffffffff            	// #-1
   25248:	bl	7c90 <__errno_location@plt>
   2524c:	ldr	w22, [x0]
   25250:	mov	x21, x0
   25254:	mov	w0, w19
   25258:	bl	7690 <close@plt>
   2525c:	str	w22, [x21]
   25260:	mov	w0, w20
   25264:	ldp	x20, x19, [sp, #112]
   25268:	ldp	x22, x21, [sp, #96]
   2526c:	ldp	x29, x30, [sp, #80]
   25270:	add	sp, sp, #0x80
   25274:	ret
   25278:	sub	sp, sp, #0x150
   2527c:	stp	x29, x30, [sp, #272]
   25280:	add	x29, sp, #0x110
   25284:	mov	x8, #0xffffffffffffffd8    	// #-40
   25288:	mov	x9, sp
   2528c:	add	x10, sp, #0x88
   25290:	movk	x8, #0xff80, lsl #32
   25294:	add	x11, x29, #0x40
   25298:	add	x9, x9, #0x80
   2529c:	add	x10, x10, #0x28
   252a0:	stp	x9, x8, [x29, #-48]
   252a4:	stp	x11, x10, [x29, #-64]
   252a8:	stp	q1, q2, [sp, #16]
   252ac:	str	q0, [sp]
   252b0:	ldp	q0, q1, [x29, #-64]
   252b4:	stp	x28, x23, [sp, #288]
   252b8:	stp	x22, x21, [sp, #304]
   252bc:	stp	x20, x19, [sp, #320]
   252c0:	mov	x23, x2
   252c4:	mov	x19, x1
   252c8:	mov	x20, x0
   252cc:	stp	x3, x4, [sp, #136]
   252d0:	stp	x5, x6, [sp, #152]
   252d4:	str	x7, [sp, #168]
   252d8:	stp	q3, q4, [sp, #48]
   252dc:	stp	q5, q6, [sp, #80]
   252e0:	str	q7, [sp, #112]
   252e4:	stp	q0, q1, [x29, #-96]
   252e8:	bl	7c90 <__errno_location@plt>
   252ec:	str	wzr, [x0]
   252f0:	ldp	q0, q1, [x29, #-96]
   252f4:	add	x22, x20, #0x20
   252f8:	mov	x21, x0
   252fc:	sub	x3, x29, #0x20
   25300:	mov	w1, #0x1000                	// #4096
   25304:	mov	x0, x22
   25308:	mov	x2, x23
   2530c:	stp	q0, q1, [x29, #-32]
   25310:	bl	7b70 <vsnprintf@plt>
   25314:	tbnz	w0, #31, 25328 <scols_init_debug@@SMARTCOLS_2.25+0x11fa4>
   25318:	cmp	w0, #0x1, lsl #12
   2531c:	b.cc	25344 <scols_init_debug@@SMARTCOLS_2.25+0x11fc0>  // b.lo, b.ul, b.last
   25320:	mov	w8, #0x24                  	// #36
   25324:	b	25334 <scols_init_debug@@SMARTCOLS_2.25+0x11fb0>
   25328:	ldr	w8, [x21]
   2532c:	cbnz	w8, 25338 <scols_init_debug@@SMARTCOLS_2.25+0x11fb4>
   25330:	mov	w8, #0x16                  	// #22
   25334:	str	w8, [x21]
   25338:	ldr	w8, [x21]
   2533c:	neg	w0, w8
   25340:	b	25354 <scols_init_debug@@SMARTCOLS_2.25+0x11fd0>
   25344:	mov	x0, x20
   25348:	mov	x1, x19
   2534c:	mov	x2, x22
   25350:	bl	25138 <scols_init_debug@@SMARTCOLS_2.25+0x11db4>
   25354:	ldp	x20, x19, [sp, #320]
   25358:	ldp	x22, x21, [sp, #304]
   2535c:	ldp	x28, x23, [sp, #288]
   25360:	ldp	x29, x30, [sp, #272]
   25364:	add	sp, sp, #0x150
   25368:	ret
   2536c:	stp	x29, x30, [sp, #-64]!
   25370:	str	x23, [sp, #16]
   25374:	stp	x22, x21, [sp, #32]
   25378:	stp	x20, x19, [sp, #48]
   2537c:	mov	x29, sp
   25380:	bl	23924 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   25384:	cbz	x0, 253f0 <scols_init_debug@@SMARTCOLS_2.25+0x1206c>
   25388:	mov	x19, x0
   2538c:	bl	7610 <readdir@plt>
   25390:	mov	w20, wzr
   25394:	cbz	x0, 253e4 <scols_init_debug@@SMARTCOLS_2.25+0x12060>
   25398:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   2539c:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   253a0:	add	x21, x21, #0xa6f
   253a4:	add	x22, x22, #0xa6e
   253a8:	b	253b8 <scols_init_debug@@SMARTCOLS_2.25+0x12034>
   253ac:	mov	x0, x19
   253b0:	bl	7610 <readdir@plt>
   253b4:	cbz	x0, 253e4 <scols_init_debug@@SMARTCOLS_2.25+0x12060>
   253b8:	add	x23, x0, #0x13
   253bc:	mov	x0, x23
   253c0:	mov	x1, x21
   253c4:	bl	77b0 <strcmp@plt>
   253c8:	cbz	w0, 253ac <scols_init_debug@@SMARTCOLS_2.25+0x12028>
   253cc:	mov	x0, x23
   253d0:	mov	x1, x22
   253d4:	bl	77b0 <strcmp@plt>
   253d8:	cbz	w0, 253ac <scols_init_debug@@SMARTCOLS_2.25+0x12028>
   253dc:	add	w20, w20, #0x1
   253e0:	b	253ac <scols_init_debug@@SMARTCOLS_2.25+0x12028>
   253e4:	mov	x0, x19
   253e8:	bl	7660 <closedir@plt>
   253ec:	b	253f4 <scols_init_debug@@SMARTCOLS_2.25+0x12070>
   253f0:	mov	w20, wzr
   253f4:	mov	w0, w20
   253f8:	ldp	x20, x19, [sp, #48]
   253fc:	ldp	x22, x21, [sp, #32]
   25400:	ldr	x23, [sp, #16]
   25404:	ldp	x29, x30, [sp], #64
   25408:	ret
   2540c:	sub	sp, sp, #0x150
   25410:	stp	x29, x30, [sp, #272]
   25414:	add	x29, sp, #0x110
   25418:	mov	x8, #0xffffffffffffffd0    	// #-48
   2541c:	mov	x9, sp
   25420:	add	x10, sp, #0x80
   25424:	movk	x8, #0xff80, lsl #32
   25428:	add	x11, x29, #0x40
   2542c:	add	x9, x9, #0x80
   25430:	add	x10, x10, #0x30
   25434:	stp	x9, x8, [x29, #-48]
   25438:	stp	x11, x10, [x29, #-64]
   2543c:	stp	q1, q2, [sp, #16]
   25440:	str	q0, [sp]
   25444:	ldp	q0, q1, [x29, #-64]
   25448:	str	x28, [sp, #288]
   2544c:	stp	x22, x21, [sp, #304]
   25450:	stp	x20, x19, [sp, #320]
   25454:	mov	x22, x1
   25458:	mov	x19, x0
   2545c:	stp	x2, x3, [sp, #128]
   25460:	stp	x4, x5, [sp, #144]
   25464:	stp	x6, x7, [sp, #160]
   25468:	stp	q3, q4, [sp, #48]
   2546c:	stp	q5, q6, [sp, #80]
   25470:	str	q7, [sp, #112]
   25474:	stp	q0, q1, [x29, #-96]
   25478:	bl	7c90 <__errno_location@plt>
   2547c:	str	wzr, [x0]
   25480:	ldp	q0, q1, [x29, #-96]
   25484:	add	x21, x19, #0x20
   25488:	mov	x20, x0
   2548c:	sub	x3, x29, #0x20
   25490:	mov	w1, #0x1000                	// #4096
   25494:	mov	x0, x21
   25498:	mov	x2, x22
   2549c:	stp	q0, q1, [x29, #-32]
   254a0:	bl	7b70 <vsnprintf@plt>
   254a4:	tbnz	w0, #31, 254b8 <scols_init_debug@@SMARTCOLS_2.25+0x12134>
   254a8:	cmp	w0, #0x1, lsl #12
   254ac:	b.cc	254d4 <scols_init_debug@@SMARTCOLS_2.25+0x12150>  // b.lo, b.ul, b.last
   254b0:	mov	w8, #0x24                  	// #36
   254b4:	b	254c4 <scols_init_debug@@SMARTCOLS_2.25+0x12140>
   254b8:	ldr	w8, [x20]
   254bc:	cbnz	w8, 254c8 <scols_init_debug@@SMARTCOLS_2.25+0x12144>
   254c0:	mov	w8, #0x16                  	// #22
   254c4:	str	w8, [x20]
   254c8:	ldr	w8, [x20]
   254cc:	neg	w0, w8
   254d0:	b	254e0 <scols_init_debug@@SMARTCOLS_2.25+0x1215c>
   254d4:	mov	x0, x19
   254d8:	mov	x1, x21
   254dc:	bl	2536c <scols_init_debug@@SMARTCOLS_2.25+0x11fe8>
   254e0:	ldp	x20, x19, [sp, #320]
   254e4:	ldp	x22, x21, [sp, #304]
   254e8:	ldr	x28, [sp, #288]
   254ec:	ldp	x29, x30, [sp, #272]
   254f0:	add	sp, sp, #0x150
   254f4:	ret
   254f8:	stp	x29, x30, [sp, #-32]!
   254fc:	stp	x28, x19, [sp, #16]
   25500:	mov	x29, sp
   25504:	sub	sp, sp, #0x1, lsl #12
   25508:	cbz	x1, 25544 <scols_init_debug@@SMARTCOLS_2.25+0x121c0>
   2550c:	mov	x19, x2
   25510:	mov	x3, x0
   25514:	cbz	x0, 2554c <scols_init_debug@@SMARTCOLS_2.25+0x121c8>
   25518:	mov	x8, x1
   2551c:	ldrb	w9, [x8], #1
   25520:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25524:	add	x2, x2, #0xb97
   25528:	mov	x0, sp
   2552c:	cmp	w9, #0x2f
   25530:	csel	x4, x8, x1, eq  // eq = none
   25534:	mov	w1, #0x1000                	// #4096
   25538:	bl	7300 <snprintf@plt>
   2553c:	mov	x0, sp
   25540:	b	25550 <scols_init_debug@@SMARTCOLS_2.25+0x121cc>
   25544:	mov	x0, xzr
   25548:	b	25558 <scols_init_debug@@SMARTCOLS_2.25+0x121d4>
   2554c:	mov	x0, x1
   25550:	mov	x1, x19
   25554:	bl	73c0 <fopen@plt>
   25558:	add	sp, sp, #0x1, lsl #12
   2555c:	ldp	x28, x19, [sp, #16]
   25560:	ldp	x29, x30, [sp], #32
   25564:	ret
   25568:	sub	sp, sp, #0xf0
   2556c:	stp	x29, x30, [sp, #224]
   25570:	add	x29, sp, #0xe0
   25574:	mov	x9, #0xffffffffffffffe0    	// #-32
   25578:	mov	x10, sp
   2557c:	sub	x11, x29, #0x60
   25580:	movk	x9, #0xff80, lsl #32
   25584:	add	x12, x29, #0x10
   25588:	add	x10, x10, #0x80
   2558c:	add	x11, x11, #0x20
   25590:	stp	x10, x9, [x29, #-16]
   25594:	stp	x12, x11, [x29, #-32]
   25598:	stp	x4, x5, [x29, #-96]
   2559c:	stp	x6, x7, [x29, #-80]
   255a0:	stp	q0, q1, [sp]
   255a4:	ldp	q0, q1, [x29, #-32]
   255a8:	mov	x8, x3
   255ac:	sub	x5, x29, #0x40
   255b0:	mov	w3, wzr
   255b4:	mov	x4, x8
   255b8:	stp	q2, q3, [sp, #32]
   255bc:	stp	q4, q5, [sp, #64]
   255c0:	stp	q6, q7, [sp, #96]
   255c4:	stp	q0, q1, [x29, #-64]
   255c8:	bl	255d8 <scols_init_debug@@SMARTCOLS_2.25+0x12254>
   255cc:	ldp	x29, x30, [sp, #224]
   255d0:	add	sp, sp, #0xf0
   255d4:	ret
   255d8:	stp	x29, x30, [sp, #-80]!
   255dc:	str	x25, [sp, #16]
   255e0:	stp	x24, x23, [sp, #32]
   255e4:	stp	x22, x21, [sp, #48]
   255e8:	stp	x20, x19, [sp, #64]
   255ec:	mov	x29, sp
   255f0:	sub	sp, sp, #0x20
   255f4:	lsl	w8, w2, #3
   255f8:	sub	w23, w8, w2
   255fc:	sxtw	x8, w23
   25600:	add	x8, x8, #0xf
   25604:	and	x8, x8, #0xfffffffffffffff0
   25608:	mov	x9, sp
   2560c:	mov	w20, w3
   25610:	mov	w22, w2
   25614:	mov	x19, x1
   25618:	mov	x25, sp
   2561c:	sub	x21, x9, x8
   25620:	mov	sp, x21
   25624:	str	xzr, [x1]
   25628:	ldp	q1, q0, [x5]
   2562c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   25630:	add	x1, x1, #0x1ac
   25634:	sub	x3, x29, #0x20
   25638:	mov	x2, x4
   2563c:	stp	q1, q0, [x29, #-32]
   25640:	bl	23750 <scols_init_debug@@SMARTCOLS_2.25+0x103cc>
   25644:	cbz	x0, 256bc <scols_init_debug@@SMARTCOLS_2.25+0x12338>
   25648:	mov	x24, x0
   2564c:	mov	x0, x21
   25650:	mov	w1, w23
   25654:	mov	x2, x24
   25658:	bl	7dc0 <fgets@plt>
   2565c:	cbz	x0, 256cc <scols_init_debug@@SMARTCOLS_2.25+0x12348>
   25660:	mov	x0, x24
   25664:	bl	7370 <fclose@plt>
   25668:	mov	x0, x21
   2566c:	bl	7030 <strlen@plt>
   25670:	sub	x8, x0, #0x1
   25674:	ldrb	w9, [x21, x8]
   25678:	cmp	w9, #0xa
   2567c:	b.ne	25684 <scols_init_debug@@SMARTCOLS_2.25+0x12300>  // b.any
   25680:	strb	wzr, [x21, x8]
   25684:	sub	x1, x29, #0x20
   25688:	mov	w0, w22
   2568c:	mov	x2, xzr
   25690:	bl	21ce8 <scols_init_debug@@SMARTCOLS_2.25+0xe964>
   25694:	str	x0, [x19]
   25698:	cbz	x0, 256e8 <scols_init_debug@@SMARTCOLS_2.25+0x12364>
   2569c:	ldur	x2, [x29, #-32]
   256a0:	mov	x1, x0
   256a4:	mov	x0, x21
   256a8:	cbz	w20, 256f0 <scols_init_debug@@SMARTCOLS_2.25+0x1236c>
   256ac:	mov	w3, wzr
   256b0:	bl	22190 <scols_init_debug@@SMARTCOLS_2.25+0xee0c>
   256b4:	cbnz	w0, 256f8 <scols_init_debug@@SMARTCOLS_2.25+0x12374>
   256b8:	b	25704 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   256bc:	bl	7c90 <__errno_location@plt>
   256c0:	ldr	w8, [x0]
   256c4:	neg	w0, w8
   256c8:	b	25704 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   256cc:	bl	7c90 <__errno_location@plt>
   256d0:	ldr	w23, [x0]
   256d4:	mov	x0, x24
   256d8:	bl	7370 <fclose@plt>
   256dc:	cbz	w23, 25668 <scols_init_debug@@SMARTCOLS_2.25+0x122e4>
   256e0:	neg	w0, w23
   256e4:	b	25704 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   256e8:	mov	w0, #0xfffffff4            	// #-12
   256ec:	b	25704 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   256f0:	bl	21ff8 <scols_init_debug@@SMARTCOLS_2.25+0xec74>
   256f4:	cbz	w0, 25704 <scols_init_debug@@SMARTCOLS_2.25+0x12380>
   256f8:	ldr	x0, [x19]
   256fc:	bl	21d44 <scols_init_debug@@SMARTCOLS_2.25+0xe9c0>
   25700:	mov	w0, #0xffffffea            	// #-22
   25704:	mov	sp, x25
   25708:	mov	sp, x29
   2570c:	ldp	x20, x19, [sp, #64]
   25710:	ldp	x22, x21, [sp, #48]
   25714:	ldp	x24, x23, [sp, #32]
   25718:	ldr	x25, [sp, #16]
   2571c:	ldp	x29, x30, [sp], #80
   25720:	ret
   25724:	sub	sp, sp, #0xf0
   25728:	stp	x29, x30, [sp, #224]
   2572c:	add	x29, sp, #0xe0
   25730:	mov	x9, #0xffffffffffffffe0    	// #-32
   25734:	mov	x10, sp
   25738:	sub	x11, x29, #0x60
   2573c:	movk	x9, #0xff80, lsl #32
   25740:	add	x12, x29, #0x10
   25744:	add	x10, x10, #0x80
   25748:	add	x11, x11, #0x20
   2574c:	stp	x10, x9, [x29, #-16]
   25750:	stp	x12, x11, [x29, #-32]
   25754:	stp	x4, x5, [x29, #-96]
   25758:	stp	x6, x7, [x29, #-80]
   2575c:	stp	q0, q1, [sp]
   25760:	ldp	q0, q1, [x29, #-32]
   25764:	mov	x8, x3
   25768:	sub	x5, x29, #0x40
   2576c:	mov	w3, #0x1                   	// #1
   25770:	mov	x4, x8
   25774:	stp	q2, q3, [sp, #32]
   25778:	stp	q4, q5, [sp, #64]
   2577c:	stp	q6, q7, [sp, #96]
   25780:	stp	q0, q1, [x29, #-64]
   25784:	bl	255d8 <scols_init_debug@@SMARTCOLS_2.25+0x12254>
   25788:	ldp	x29, x30, [sp, #224]
   2578c:	add	sp, sp, #0xf0
   25790:	ret
   25794:	stp	x29, x30, [sp, #-32]!
   25798:	stp	x28, x19, [sp, #16]
   2579c:	mov	x29, sp
   257a0:	sub	sp, sp, #0x1, lsl #12
   257a4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   257a8:	mov	w2, w0
   257ac:	add	x1, x1, #0xc70
   257b0:	mov	x0, sp
   257b4:	bl	71f0 <sprintf@plt>
   257b8:	mov	w0, #0x8                   	// #8
   257bc:	bl	7400 <malloc@plt>
   257c0:	mov	x19, x0
   257c4:	cbz	x0, 257d8 <scols_init_debug@@SMARTCOLS_2.25+0x12454>
   257c8:	mov	x0, sp
   257cc:	bl	7220 <opendir@plt>
   257d0:	str	x0, [x19]
   257d4:	cbnz	x0, 257e4 <scols_init_debug@@SMARTCOLS_2.25+0x12460>
   257d8:	mov	x0, x19
   257dc:	bl	7840 <free@plt>
   257e0:	mov	x19, xzr
   257e4:	mov	x0, x19
   257e8:	add	sp, sp, #0x1, lsl #12
   257ec:	ldp	x28, x19, [sp, #16]
   257f0:	ldp	x29, x30, [sp], #32
   257f4:	ret
   257f8:	stp	x29, x30, [sp, #-32]!
   257fc:	str	x19, [sp, #16]
   25800:	mov	x19, x0
   25804:	mov	x29, sp
   25808:	cbz	x0, 25818 <scols_init_debug@@SMARTCOLS_2.25+0x12494>
   2580c:	ldr	x0, [x19]
   25810:	cbz	x0, 25818 <scols_init_debug@@SMARTCOLS_2.25+0x12494>
   25814:	bl	7660 <closedir@plt>
   25818:	mov	x0, x19
   2581c:	ldr	x19, [sp, #16]
   25820:	ldp	x29, x30, [sp], #32
   25824:	b	7840 <free@plt>
   25828:	sub	sp, sp, #0x40
   2582c:	stp	x20, x19, [sp, #48]
   25830:	mov	x20, x0
   25834:	mov	w0, #0xffffffea            	// #-22
   25838:	stp	x29, x30, [sp, #16]
   2583c:	stp	x22, x21, [sp, #32]
   25840:	add	x29, sp, #0x10
   25844:	cbz	x20, 258e8 <scols_init_debug@@SMARTCOLS_2.25+0x12564>
   25848:	mov	x19, x1
   2584c:	cbz	x1, 258e8 <scols_init_debug@@SMARTCOLS_2.25+0x12564>
   25850:	str	wzr, [x19]
   25854:	bl	7c90 <__errno_location@plt>
   25858:	mov	x21, x0
   2585c:	str	wzr, [x0]
   25860:	b	2586c <scols_init_debug@@SMARTCOLS_2.25+0x124e8>
   25864:	ldr	w0, [x19]
   25868:	cbnz	w0, 258d0 <scols_init_debug@@SMARTCOLS_2.25+0x1254c>
   2586c:	ldr	x0, [x20]
   25870:	bl	7610 <readdir@plt>
   25874:	cbz	x0, 258d8 <scols_init_debug@@SMARTCOLS_2.25+0x12554>
   25878:	mov	x22, x0
   2587c:	bl	77e0 <__ctype_b_loc@plt>
   25880:	ldr	x8, [x0]
   25884:	ldrb	w9, [x22, #19]!
   25888:	ldrh	w8, [x8, x9, lsl #1]
   2588c:	tbz	w8, #11, 25864 <scols_init_debug@@SMARTCOLS_2.25+0x124e0>
   25890:	add	x1, sp, #0x8
   25894:	mov	w2, #0xa                   	// #10
   25898:	mov	x0, x22
   2589c:	str	wzr, [x21]
   258a0:	bl	7800 <strtol@plt>
   258a4:	str	w0, [x19]
   258a8:	ldr	w8, [x21]
   258ac:	cbnz	w8, 258c8 <scols_init_debug@@SMARTCOLS_2.25+0x12544>
   258b0:	ldr	x8, [sp, #8]
   258b4:	cmp	x22, x8
   258b8:	b.eq	258c8 <scols_init_debug@@SMARTCOLS_2.25+0x12544>  // b.none
   258bc:	cbz	x8, 25868 <scols_init_debug@@SMARTCOLS_2.25+0x124e4>
   258c0:	ldrb	w8, [x8]
   258c4:	cbz	w8, 25868 <scols_init_debug@@SMARTCOLS_2.25+0x124e4>
   258c8:	mov	w0, #0xffffffff            	// #-1
   258cc:	b	258e8 <scols_init_debug@@SMARTCOLS_2.25+0x12564>
   258d0:	mov	w0, wzr
   258d4:	b	258e8 <scols_init_debug@@SMARTCOLS_2.25+0x12564>
   258d8:	ldr	w8, [x21]
   258dc:	cmp	w8, #0x0
   258e0:	mov	w8, #0x1                   	// #1
   258e4:	cneg	w0, w8, ne  // ne = any
   258e8:	ldp	x20, x19, [sp, #48]
   258ec:	ldp	x22, x21, [sp, #32]
   258f0:	ldp	x29, x30, [sp, #16]
   258f4:	add	sp, sp, #0x40
   258f8:	ret
   258fc:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25900:	add	x1, x1, #0xc7f
   25904:	b	25908 <scols_init_debug@@SMARTCOLS_2.25+0x12584>
   25908:	stp	x29, x30, [sp, #-64]!
   2590c:	stp	x28, x23, [sp, #16]
   25910:	stp	x22, x21, [sp, #32]
   25914:	stp	x20, x19, [sp, #48]
   25918:	mov	x29, sp
   2591c:	sub	sp, sp, #0x2, lsl #12
   25920:	sub	sp, sp, #0x20
   25924:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25928:	mov	x4, x1
   2592c:	mov	w3, w0
   25930:	add	x2, x2, #0xca4
   25934:	add	x0, sp, #0x10
   25938:	mov	w1, #0x2000                	// #8192
   2593c:	bl	7300 <snprintf@plt>
   25940:	add	x0, sp, #0x10
   25944:	mov	w1, wzr
   25948:	bl	7460 <open@plt>
   2594c:	tbnz	w0, #31, 25a1c <scols_init_debug@@SMARTCOLS_2.25+0x12698>
   25950:	mov	w19, w0
   25954:	add	x0, sp, #0x10
   25958:	mov	w2, #0x2000                	// #8192
   2595c:	mov	w1, wzr
   25960:	add	x20, sp, #0x10
   25964:	mov	w21, #0x2000                	// #8192
   25968:	bl	7520 <memset@plt>
   2596c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   25970:	ldr	q0, [x8, #416]
   25974:	mov	x22, xzr
   25978:	str	q0, [sp]
   2597c:	b	25990 <scols_init_debug@@SMARTCOLS_2.25+0x1260c>
   25980:	subs	x21, x21, x0
   25984:	add	x20, x20, x0
   25988:	add	x22, x0, x22
   2598c:	b.eq	25a04 <scols_init_debug@@SMARTCOLS_2.25+0x12680>  // b.none
   25990:	mov	w0, w19
   25994:	mov	x1, x20
   25998:	mov	x2, x21
   2599c:	bl	7a40 <read@plt>
   259a0:	cmp	x0, #0x0
   259a4:	b.gt	25980 <scols_init_debug@@SMARTCOLS_2.25+0x125fc>
   259a8:	mov	w23, #0x6                   	// #6
   259ac:	tbz	x0, #63, 25a00 <scols_init_debug@@SMARTCOLS_2.25+0x1267c>
   259b0:	bl	7c90 <__errno_location@plt>
   259b4:	ldr	w8, [x0]
   259b8:	cmp	w8, #0xb
   259bc:	b.eq	259c8 <scols_init_debug@@SMARTCOLS_2.25+0x12644>  // b.none
   259c0:	cmp	w8, #0x4
   259c4:	b.ne	25a00 <scols_init_debug@@SMARTCOLS_2.25+0x1267c>  // b.any
   259c8:	subs	w23, w23, #0x1
   259cc:	b.eq	25a00 <scols_init_debug@@SMARTCOLS_2.25+0x1267c>  // b.none
   259d0:	ldr	q0, [sp]
   259d4:	sub	x0, x29, #0x10
   259d8:	mov	x1, xzr
   259dc:	stur	q0, [x29, #-16]
   259e0:	bl	78b0 <nanosleep@plt>
   259e4:	mov	w0, w19
   259e8:	mov	x1, x20
   259ec:	mov	x2, x21
   259f0:	bl	7a40 <read@plt>
   259f4:	cmp	x0, #0x1
   259f8:	b.lt	259ac <scols_init_debug@@SMARTCOLS_2.25+0x12628>  // b.tstop
   259fc:	b	25980 <scols_init_debug@@SMARTCOLS_2.25+0x125fc>
   25a00:	cbz	x22, 25a24 <scols_init_debug@@SMARTCOLS_2.25+0x126a0>
   25a04:	cmp	x22, #0x1
   25a08:	b.lt	25a24 <scols_init_debug@@SMARTCOLS_2.25+0x126a0>  // b.tstop
   25a0c:	cmp	x22, #0x8
   25a10:	b.cs	25a54 <scols_init_debug@@SMARTCOLS_2.25+0x126d0>  // b.hs, b.nlast
   25a14:	mov	x8, xzr
   25a18:	b	25b48 <scols_init_debug@@SMARTCOLS_2.25+0x127c4>
   25a1c:	mov	x20, xzr
   25a20:	b	25a34 <scols_init_debug@@SMARTCOLS_2.25+0x126b0>
   25a24:	mov	x20, xzr
   25a28:	tbnz	w19, #31, 25a34 <scols_init_debug@@SMARTCOLS_2.25+0x126b0>
   25a2c:	mov	w0, w19
   25a30:	bl	7690 <close@plt>
   25a34:	mov	x0, x20
   25a38:	add	sp, sp, #0x2, lsl #12
   25a3c:	add	sp, sp, #0x20
   25a40:	ldp	x20, x19, [sp, #48]
   25a44:	ldp	x22, x21, [sp, #32]
   25a48:	ldp	x28, x23, [sp, #16]
   25a4c:	ldp	x29, x30, [sp], #64
   25a50:	ret
   25a54:	and	x8, x22, #0xfffffffffffffff8
   25a58:	add	x9, sp, #0x10
   25a5c:	orr	x9, x9, #0x3
   25a60:	mov	w10, #0x20                  	// #32
   25a64:	mov	x11, x8
   25a68:	b	25a78 <scols_init_debug@@SMARTCOLS_2.25+0x126f4>
   25a6c:	subs	x11, x11, #0x8
   25a70:	add	x9, x9, #0x8
   25a74:	b.eq	25b20 <scols_init_debug@@SMARTCOLS_2.25+0x1279c>  // b.none
   25a78:	ldur	d0, [x9, #-3]
   25a7c:	cmeq	v0.8b, v0.8b, #0
   25a80:	umov	w12, v0.b[0]
   25a84:	tbz	w12, #0, 25ad4 <scols_init_debug@@SMARTCOLS_2.25+0x12750>
   25a88:	sturb	w10, [x9, #-3]
   25a8c:	umov	w12, v0.b[1]
   25a90:	tbnz	w12, #0, 25adc <scols_init_debug@@SMARTCOLS_2.25+0x12758>
   25a94:	umov	w12, v0.b[2]
   25a98:	tbz	w12, #0, 25ae8 <scols_init_debug@@SMARTCOLS_2.25+0x12764>
   25a9c:	sturb	w10, [x9, #-1]
   25aa0:	umov	w12, v0.b[3]
   25aa4:	tbnz	w12, #0, 25af0 <scols_init_debug@@SMARTCOLS_2.25+0x1276c>
   25aa8:	umov	w12, v0.b[4]
   25aac:	tbz	w12, #0, 25afc <scols_init_debug@@SMARTCOLS_2.25+0x12778>
   25ab0:	strb	w10, [x9, #1]
   25ab4:	umov	w12, v0.b[5]
   25ab8:	tbnz	w12, #0, 25b04 <scols_init_debug@@SMARTCOLS_2.25+0x12780>
   25abc:	umov	w12, v0.b[6]
   25ac0:	tbz	w12, #0, 25b10 <scols_init_debug@@SMARTCOLS_2.25+0x1278c>
   25ac4:	strb	w10, [x9, #3]
   25ac8:	umov	w12, v0.b[7]
   25acc:	tbz	w12, #0, 25a6c <scols_init_debug@@SMARTCOLS_2.25+0x126e8>
   25ad0:	b	25b18 <scols_init_debug@@SMARTCOLS_2.25+0x12794>
   25ad4:	umov	w12, v0.b[1]
   25ad8:	tbz	w12, #0, 25a94 <scols_init_debug@@SMARTCOLS_2.25+0x12710>
   25adc:	sturb	w10, [x9, #-2]
   25ae0:	umov	w12, v0.b[2]
   25ae4:	tbnz	w12, #0, 25a9c <scols_init_debug@@SMARTCOLS_2.25+0x12718>
   25ae8:	umov	w12, v0.b[3]
   25aec:	tbz	w12, #0, 25aa8 <scols_init_debug@@SMARTCOLS_2.25+0x12724>
   25af0:	strb	w10, [x9]
   25af4:	umov	w12, v0.b[4]
   25af8:	tbnz	w12, #0, 25ab0 <scols_init_debug@@SMARTCOLS_2.25+0x1272c>
   25afc:	umov	w12, v0.b[5]
   25b00:	tbz	w12, #0, 25abc <scols_init_debug@@SMARTCOLS_2.25+0x12738>
   25b04:	strb	w10, [x9, #2]
   25b08:	umov	w12, v0.b[6]
   25b0c:	tbnz	w12, #0, 25ac4 <scols_init_debug@@SMARTCOLS_2.25+0x12740>
   25b10:	umov	w12, v0.b[7]
   25b14:	tbz	w12, #0, 25a6c <scols_init_debug@@SMARTCOLS_2.25+0x126e8>
   25b18:	strb	w10, [x9, #4]
   25b1c:	b	25a6c <scols_init_debug@@SMARTCOLS_2.25+0x126e8>
   25b20:	cmp	x22, x8
   25b24:	b.ne	25b48 <scols_init_debug@@SMARTCOLS_2.25+0x127c4>  // b.any
   25b28:	add	x8, sp, #0x10
   25b2c:	add	x8, x22, x8
   25b30:	add	x0, sp, #0x10
   25b34:	sturb	wzr, [x8, #-1]
   25b38:	bl	7650 <strdup@plt>
   25b3c:	mov	x20, x0
   25b40:	tbz	w19, #31, 25a2c <scols_init_debug@@SMARTCOLS_2.25+0x126a8>
   25b44:	b	25a34 <scols_init_debug@@SMARTCOLS_2.25+0x126b0>
   25b48:	add	x10, sp, #0x10
   25b4c:	sub	x9, x22, x8
   25b50:	add	x8, x10, x8
   25b54:	mov	w10, #0x20                  	// #32
   25b58:	b	25b68 <scols_init_debug@@SMARTCOLS_2.25+0x127e4>
   25b5c:	subs	x9, x9, #0x1
   25b60:	add	x8, x8, #0x1
   25b64:	b.eq	25b28 <scols_init_debug@@SMARTCOLS_2.25+0x127a4>  // b.none
   25b68:	ldrb	w11, [x8]
   25b6c:	cbnz	w11, 25b5c <scols_init_debug@@SMARTCOLS_2.25+0x127d8>
   25b70:	strb	w10, [x8]
   25b74:	b	25b5c <scols_init_debug@@SMARTCOLS_2.25+0x127d8>
   25b78:	adrp	x1, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   25b7c:	add	x1, x1, #0x175
   25b80:	b	25908 <scols_init_debug@@SMARTCOLS_2.25+0x12584>
   25b84:	stp	x29, x30, [sp, #-32]!
   25b88:	mov	w0, #0x1                   	// #1
   25b8c:	mov	w1, #0x18                  	// #24
   25b90:	str	x19, [sp, #16]
   25b94:	mov	x29, sp
   25b98:	bl	75a0 <calloc@plt>
   25b9c:	mov	x19, x0
   25ba0:	cbz	x0, 25bb8 <scols_init_debug@@SMARTCOLS_2.25+0x12834>
   25ba4:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25ba8:	add	x0, x0, #0xc87
   25bac:	bl	7220 <opendir@plt>
   25bb0:	str	x0, [x19]
   25bb4:	cbnz	x0, 25bc4 <scols_init_debug@@SMARTCOLS_2.25+0x12840>
   25bb8:	mov	x0, x19
   25bbc:	bl	7840 <free@plt>
   25bc0:	mov	x19, xzr
   25bc4:	mov	x0, x19
   25bc8:	ldr	x19, [sp, #16]
   25bcc:	ldp	x29, x30, [sp], #32
   25bd0:	ret
   25bd4:	stp	x29, x30, [sp, #-32]!
   25bd8:	str	x19, [sp, #16]
   25bdc:	mov	x19, x0
   25be0:	mov	x29, sp
   25be4:	cbz	x0, 25bf4 <scols_init_debug@@SMARTCOLS_2.25+0x12870>
   25be8:	ldr	x0, [x19]
   25bec:	cbz	x0, 25bf4 <scols_init_debug@@SMARTCOLS_2.25+0x12870>
   25bf0:	bl	7660 <closedir@plt>
   25bf4:	mov	x0, x19
   25bf8:	ldr	x19, [sp, #16]
   25bfc:	ldp	x29, x30, [sp], #32
   25c00:	b	7840 <free@plt>
   25c04:	ldrb	w8, [x0, #20]
   25c08:	cmp	x1, #0x0
   25c0c:	cset	w9, ne  // ne = any
   25c10:	str	x1, [x0, #8]
   25c14:	and	w8, w8, #0xfe
   25c18:	orr	w8, w8, w9
   25c1c:	strb	w8, [x0, #20]
   25c20:	ret
   25c24:	ldrb	w8, [x0, #20]
   25c28:	str	w1, [x0, #16]
   25c2c:	orr	w8, w8, #0x2
   25c30:	strb	w8, [x0, #20]
   25c34:	ret
   25c38:	stp	x29, x30, [sp, #-96]!
   25c3c:	stp	x28, x27, [sp, #16]
   25c40:	stp	x26, x25, [sp, #32]
   25c44:	stp	x24, x23, [sp, #48]
   25c48:	stp	x22, x21, [sp, #64]
   25c4c:	stp	x20, x19, [sp, #80]
   25c50:	mov	x29, sp
   25c54:	sub	sp, sp, #0x2, lsl #12
   25c58:	sub	sp, sp, #0x110
   25c5c:	mov	x21, x0
   25c60:	mov	w0, #0xffffffea            	// #-22
   25c64:	cbz	x21, 25df0 <scols_init_debug@@SMARTCOLS_2.25+0x12a6c>
   25c68:	mov	x19, x1
   25c6c:	cbz	x1, 25df0 <scols_init_debug@@SMARTCOLS_2.25+0x12a6c>
   25c70:	str	wzr, [x19]
   25c74:	bl	7c90 <__errno_location@plt>
   25c78:	str	wzr, [x0]
   25c7c:	mov	x20, x0
   25c80:	ldr	x0, [x21]
   25c84:	bl	7610 <readdir@plt>
   25c88:	cbz	x0, 25de0 <scols_init_debug@@SMARTCOLS_2.25+0x12a5c>
   25c8c:	mov	x22, x0
   25c90:	bl	77e0 <__ctype_b_loc@plt>
   25c94:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25c98:	adrp	x25, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   25c9c:	adrp	x26, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25ca0:	mov	x23, x0
   25ca4:	add	x24, x24, #0xc8d
   25ca8:	add	x25, x25, #0x4af
   25cac:	add	x26, x26, #0xc95
   25cb0:	b	25cec <scols_init_debug@@SMARTCOLS_2.25+0x12968>
   25cb4:	ldr	x0, [x21]
   25cb8:	bl	79e0 <dirfd@plt>
   25cbc:	mov	w1, w0
   25cc0:	mov	x3, sp
   25cc4:	mov	w0, wzr
   25cc8:	mov	x2, x22
   25ccc:	mov	w4, wzr
   25cd0:	bl	7e10 <__fxstatat@plt>
   25cd4:	cbz	w0, 25d94 <scols_init_debug@@SMARTCOLS_2.25+0x12a10>
   25cd8:	str	wzr, [x20]
   25cdc:	ldr	x0, [x21]
   25ce0:	bl	7610 <readdir@plt>
   25ce4:	mov	x22, x0
   25ce8:	cbz	x0, 25de0 <scols_init_debug@@SMARTCOLS_2.25+0x12a5c>
   25cec:	ldr	x8, [x23]
   25cf0:	ldrb	w9, [x22, #19]!
   25cf4:	ldrh	w8, [x8, x9, lsl #1]
   25cf8:	tbz	w8, #11, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   25cfc:	ldrb	w8, [x21, #20]
   25d00:	tbnz	w8, #1, 25cb4 <scols_init_debug@@SMARTCOLS_2.25+0x12930>
   25d04:	tbz	w8, #0, 25dac <scols_init_debug@@SMARTCOLS_2.25+0x12a28>
   25d08:	add	x0, sp, #0x108
   25d0c:	mov	w1, #0x2000                	// #8192
   25d10:	mov	x2, x24
   25d14:	mov	x3, x22
   25d18:	bl	7300 <snprintf@plt>
   25d1c:	ldr	x0, [x21]
   25d20:	bl	79e0 <dirfd@plt>
   25d24:	add	x1, sp, #0x108
   25d28:	mov	w2, #0x80000               	// #524288
   25d2c:	bl	7c70 <openat@plt>
   25d30:	tbnz	w0, #31, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   25d34:	mov	x1, x25
   25d38:	bl	7530 <fdopen@plt>
   25d3c:	cbz	x0, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   25d40:	mov	x27, x0
   25d44:	add	x0, sp, #0x108
   25d48:	mov	w1, #0x2000                	// #8192
   25d4c:	mov	x2, x27
   25d50:	bl	7dc0 <fgets@plt>
   25d54:	mov	x28, x0
   25d58:	str	x0, [sp, #256]
   25d5c:	mov	x0, x27
   25d60:	bl	7370 <fclose@plt>
   25d64:	cbz	x28, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   25d68:	add	x0, sp, #0x108
   25d6c:	mov	x2, sp
   25d70:	mov	x1, x26
   25d74:	bl	7b60 <__isoc99_sscanf@plt>
   25d78:	cmp	w0, #0x1
   25d7c:	b.ne	25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>  // b.any
   25d80:	ldr	x1, [x21, #8]
   25d84:	mov	x0, sp
   25d88:	bl	77b0 <strcmp@plt>
   25d8c:	cbnz	w0, 25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>
   25d90:	b	25dac <scols_init_debug@@SMARTCOLS_2.25+0x12a28>
   25d94:	ldr	w8, [x21, #16]
   25d98:	ldr	w9, [sp, #24]
   25d9c:	cmp	w8, w9
   25da0:	b.ne	25cd8 <scols_init_debug@@SMARTCOLS_2.25+0x12954>  // b.any
   25da4:	ldrb	w8, [x21, #20]
   25da8:	tbnz	w8, #0, 25d08 <scols_init_debug@@SMARTCOLS_2.25+0x12984>
   25dac:	add	x1, sp, #0x100
   25db0:	mov	w2, #0xa                   	// #10
   25db4:	mov	x0, x22
   25db8:	str	xzr, [sp, #256]
   25dbc:	str	wzr, [x20]
   25dc0:	bl	7800 <strtol@plt>
   25dc4:	str	w0, [x19]
   25dc8:	ldr	w8, [x20]
   25dcc:	cbz	w8, 25e14 <scols_init_debug@@SMARTCOLS_2.25+0x12a90>
   25dd0:	cmp	w8, #0x0
   25dd4:	mov	w9, #0xffffffff            	// #-1
   25dd8:	csneg	w0, w9, w8, eq  // eq = none
   25ddc:	b	25df0 <scols_init_debug@@SMARTCOLS_2.25+0x12a6c>
   25de0:	ldr	w8, [x20]
   25de4:	cmp	w8, #0x0
   25de8:	mov	w8, #0x1                   	// #1
   25dec:	cneg	w0, w8, ne  // ne = any
   25df0:	add	sp, sp, #0x2, lsl #12
   25df4:	add	sp, sp, #0x110
   25df8:	ldp	x20, x19, [sp, #80]
   25dfc:	ldp	x22, x21, [sp, #64]
   25e00:	ldp	x24, x23, [sp, #48]
   25e04:	ldp	x26, x25, [sp, #32]
   25e08:	ldp	x28, x27, [sp, #16]
   25e0c:	ldp	x29, x30, [sp], #96
   25e10:	ret
   25e14:	ldr	x9, [sp, #256]
   25e18:	cmp	x22, x9
   25e1c:	b.eq	25dd0 <scols_init_debug@@SMARTCOLS_2.25+0x12a4c>  // b.none
   25e20:	cbz	x9, 25e2c <scols_init_debug@@SMARTCOLS_2.25+0x12aa8>
   25e24:	ldrb	w9, [x9]
   25e28:	cbnz	w9, 25dd0 <scols_init_debug@@SMARTCOLS_2.25+0x12a4c>
   25e2c:	mov	w0, wzr
   25e30:	b	25df0 <scols_init_debug@@SMARTCOLS_2.25+0x12a6c>
   25e34:	sub	sp, sp, #0x30
   25e38:	stp	x20, x19, [sp, #32]
   25e3c:	adrp	x20, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   25e40:	ldr	w8, [x20, #2800]
   25e44:	stp	x29, x30, [sp, #16]
   25e48:	add	x29, sp, #0x10
   25e4c:	cbnz	w8, 25edc <scols_init_debug@@SMARTCOLS_2.25+0x12b58>
   25e50:	adrp	x0, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25e54:	add	x0, x0, #0xcb0
   25e58:	bl	7cb0 <getenv@plt>
   25e5c:	cbz	x0, 25e98 <scols_init_debug@@SMARTCOLS_2.25+0x12b14>
   25e60:	add	x1, sp, #0x8
   25e64:	mov	w2, wzr
   25e68:	bl	7020 <strtoul@plt>
   25e6c:	ldr	x8, [sp, #8]
   25e70:	mov	x19, x0
   25e74:	cbz	x8, 25e8c <scols_init_debug@@SMARTCOLS_2.25+0x12b08>
   25e78:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   25e7c:	add	x1, x1, #0xfc8
   25e80:	mov	x0, x8
   25e84:	bl	77b0 <strcmp@plt>
   25e88:	cbz	w0, 25ea0 <scols_init_debug@@SMARTCOLS_2.25+0x12b1c>
   25e8c:	str	w19, [x20, #2800]
   25e90:	cbnz	w19, 25ea8 <scols_init_debug@@SMARTCOLS_2.25+0x12b24>
   25e94:	b	25ed0 <scols_init_debug@@SMARTCOLS_2.25+0x12b4c>
   25e98:	str	wzr, [x20, #2800]
   25e9c:	b	25ed0 <scols_init_debug@@SMARTCOLS_2.25+0x12b4c>
   25ea0:	mov	w8, #0xffff                	// #65535
   25ea4:	str	w8, [x20, #2800]
   25ea8:	bl	7200 <getuid@plt>
   25eac:	mov	w19, w0
   25eb0:	bl	7160 <geteuid@plt>
   25eb4:	cmp	w19, w0
   25eb8:	b.ne	25eec <scols_init_debug@@SMARTCOLS_2.25+0x12b68>  // b.any
   25ebc:	bl	7870 <getgid@plt>
   25ec0:	mov	w19, w0
   25ec4:	bl	7120 <getegid@plt>
   25ec8:	cmp	w19, w0
   25ecc:	b.ne	25eec <scols_init_debug@@SMARTCOLS_2.25+0x12b68>  // b.any
   25ed0:	ldr	w8, [x20, #2800]
   25ed4:	orr	w8, w8, #0x2
   25ed8:	str	w8, [x20, #2800]
   25edc:	ldp	x20, x19, [sp, #32]
   25ee0:	ldp	x29, x30, [sp, #16]
   25ee4:	add	sp, sp, #0x30
   25ee8:	ret
   25eec:	adrp	x9, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   25ef0:	ldr	w8, [x20, #2800]
   25ef4:	ldr	x9, [x9, #4016]
   25ef8:	orr	w8, w8, #0x1000000
   25efc:	ldr	x19, [x9]
   25f00:	str	w8, [x20, #2800]
   25f04:	bl	7390 <getpid@plt>
   25f08:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   25f0c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25f10:	mov	w2, w0
   25f14:	add	x1, x1, #0xf60
   25f18:	add	x3, x3, #0xcbe
   25f1c:	mov	x0, x19
   25f20:	bl	7db0 <fprintf@plt>
   25f24:	b	25ed0 <scols_init_debug@@SMARTCOLS_2.25+0x12b4c>
   25f28:	stp	x29, x30, [sp, #-48]!
   25f2c:	stp	x22, x21, [sp, #16]
   25f30:	mov	x21, x0
   25f34:	mov	x0, xzr
   25f38:	stp	x20, x19, [sp, #32]
   25f3c:	mov	x29, sp
   25f40:	mov	x22, x2
   25f44:	mov	x20, x1
   25f48:	bl	22538 <scols_init_debug@@SMARTCOLS_2.25+0xf1b4>
   25f4c:	mov	x19, x0
   25f50:	cbz	x0, 25f94 <scols_init_debug@@SMARTCOLS_2.25+0x12c10>
   25f54:	cbz	x22, 25f64 <scols_init_debug@@SMARTCOLS_2.25+0x12be0>
   25f58:	mov	x0, x19
   25f5c:	mov	x1, x22
   25f60:	bl	22914 <scols_init_debug@@SMARTCOLS_2.25+0xf590>
   25f64:	mov	x0, x19
   25f68:	mov	x1, x21
   25f6c:	mov	x2, x20
   25f70:	bl	25ff0 <scols_init_debug@@SMARTCOLS_2.25+0x12c6c>
   25f74:	cbz	w0, 25f88 <scols_init_debug@@SMARTCOLS_2.25+0x12c04>
   25f78:	mov	x0, x19
   25f7c:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   25f80:	mov	x19, xzr
   25f84:	b	25f94 <scols_init_debug@@SMARTCOLS_2.25+0x12c10>
   25f88:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   25f8c:	ldrb	w8, [x8, #2800]
   25f90:	tbnz	w8, #2, 25fa8 <scols_init_debug@@SMARTCOLS_2.25+0x12c24>
   25f94:	mov	x0, x19
   25f98:	ldp	x20, x19, [sp, #32]
   25f9c:	ldp	x22, x21, [sp, #16]
   25fa0:	ldp	x29, x30, [sp], #48
   25fa4:	ret
   25fa8:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   25fac:	ldr	x8, [x8, #4016]
   25fb0:	ldr	x20, [x8]
   25fb4:	bl	7390 <getpid@plt>
   25fb8:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   25fbc:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25fc0:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   25fc4:	mov	w2, w0
   25fc8:	add	x1, x1, #0xbcb
   25fcc:	add	x3, x3, #0xcbe
   25fd0:	add	x4, x4, #0x108
   25fd4:	mov	x0, x20
   25fd8:	bl	7db0 <fprintf@plt>
   25fdc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   25fe0:	add	x1, x1, #0xbfd
   25fe4:	mov	x0, x19
   25fe8:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   25fec:	b	25f94 <scols_init_debug@@SMARTCOLS_2.25+0x12c10>
   25ff0:	sub	sp, sp, #0x70
   25ff4:	stp	x22, x21, [sp, #80]
   25ff8:	stp	x20, x19, [sp, #96]
   25ffc:	mov	x19, x2
   26000:	mov	x21, x1
   26004:	lsr	x3, x1, #32
   26008:	lsr	x4, x1, #12
   2600c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26010:	mov	x20, x0
   26014:	bfxil	w3, w21, #8, #12
   26018:	bfxil	w4, w21, #0, #8
   2601c:	add	x2, x2, #0xcc6
   26020:	mov	x0, sp
   26024:	mov	w1, #0x2e                  	// #46
   26028:	stp	x29, x30, [sp, #48]
   2602c:	str	x23, [sp, #64]
   26030:	add	x29, sp, #0x30
   26034:	bl	7300 <snprintf@plt>
   26038:	mov	x1, sp
   2603c:	mov	x0, x20
   26040:	bl	229f4 <scols_init_debug@@SMARTCOLS_2.25+0xf670>
   26044:	cbnz	w0, 260c4 <scols_init_debug@@SMARTCOLS_2.25+0x12d40>
   26048:	mov	x0, x20
   2604c:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   26050:	tbnz	w0, #31, 260c4 <scols_init_debug@@SMARTCOLS_2.25+0x12d40>
   26054:	mov	x0, x20
   26058:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   2605c:	mov	x22, x0
   26060:	adrp	x23, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   26064:	cbnz	x0, 260a8 <scols_init_debug@@SMARTCOLS_2.25+0x12d24>
   26068:	ldrb	w8, [x23, #2800]
   2606c:	tbnz	w8, #2, 2612c <scols_init_debug@@SMARTCOLS_2.25+0x12da8>
   26070:	mov	w0, #0x1                   	// #1
   26074:	mov	w1, #0x28                  	// #40
   26078:	bl	75a0 <calloc@plt>
   2607c:	cbz	x0, 260dc <scols_init_debug@@SMARTCOLS_2.25+0x12d58>
   26080:	mov	x22, x0
   26084:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12c7c>
   26088:	add	x2, x2, #0x238
   2608c:	mov	x0, x20
   26090:	mov	x1, x22
   26094:	bl	22ac0 <scols_init_debug@@SMARTCOLS_2.25+0xf73c>
   26098:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x12c7c>
   2609c:	add	x1, x1, #0x2e4
   260a0:	mov	x0, x20
   260a4:	bl	22b48 <scols_init_debug@@SMARTCOLS_2.25+0xf7c4>
   260a8:	ldrb	w8, [x23, #2800]
   260ac:	tbnz	w8, #2, 260e4 <scols_init_debug@@SMARTCOLS_2.25+0x12d60>
   260b0:	mov	x0, x20
   260b4:	mov	x1, x19
   260b8:	str	x21, [x22]
   260bc:	bl	263ac <scols_init_debug@@SMARTCOLS_2.25+0x13028>
   260c0:	mov	w0, wzr
   260c4:	ldp	x20, x19, [sp, #96]
   260c8:	ldp	x22, x21, [sp, #80]
   260cc:	ldr	x23, [sp, #64]
   260d0:	ldp	x29, x30, [sp, #48]
   260d4:	add	sp, sp, #0x70
   260d8:	ret
   260dc:	mov	w0, #0xfffffff4            	// #-12
   260e0:	b	260c4 <scols_init_debug@@SMARTCOLS_2.25+0x12d40>
   260e4:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   260e8:	ldr	x8, [x8, #4016]
   260ec:	ldr	x23, [x8]
   260f0:	bl	7390 <getpid@plt>
   260f4:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   260f8:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   260fc:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26100:	mov	w2, w0
   26104:	add	x1, x1, #0xbcb
   26108:	add	x3, x3, #0xcbe
   2610c:	add	x4, x4, #0x108
   26110:	mov	x0, x23
   26114:	bl	7db0 <fprintf@plt>
   26118:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2611c:	add	x1, x1, #0xcf3
   26120:	mov	x0, x20
   26124:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   26128:	b	260b0 <scols_init_debug@@SMARTCOLS_2.25+0x12d2c>
   2612c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   26130:	ldr	x8, [x8, #4016]
   26134:	ldr	x22, [x8]
   26138:	bl	7390 <getpid@plt>
   2613c:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   26140:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26144:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26148:	mov	w2, w0
   2614c:	add	x1, x1, #0xbcb
   26150:	add	x3, x3, #0xcbe
   26154:	add	x4, x4, #0x108
   26158:	mov	x0, x22
   2615c:	bl	7db0 <fprintf@plt>
   26160:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26164:	add	x1, x1, #0xcdb
   26168:	mov	x0, x20
   2616c:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   26170:	b	26070 <scols_init_debug@@SMARTCOLS_2.25+0x12cec>
   26174:	sub	sp, sp, #0x120
   26178:	stp	x29, x30, [sp, #240]
   2617c:	add	x29, sp, #0xf0
   26180:	str	x28, [sp, #256]
   26184:	stp	x20, x19, [sp, #272]
   26188:	stp	x2, x3, [x29, #-112]
   2618c:	stp	x4, x5, [x29, #-96]
   26190:	stp	x6, x7, [x29, #-80]
   26194:	stp	q1, q2, [sp, #16]
   26198:	stp	q3, q4, [sp, #48]
   2619c:	str	q0, [sp]
   261a0:	stp	q5, q6, [sp, #80]
   261a4:	str	q7, [sp, #112]
   261a8:	adrp	x20, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   261ac:	ldr	x20, [x20, #4016]
   261b0:	mov	x19, x1
   261b4:	cbz	x0, 261dc <scols_init_debug@@SMARTCOLS_2.25+0x12e58>
   261b8:	adrp	x9, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   261bc:	ldrb	w9, [x9, #2803]
   261c0:	tbnz	w9, #0, 261dc <scols_init_debug@@SMARTCOLS_2.25+0x12e58>
   261c4:	mov	x8, x0
   261c8:	ldr	x0, [x20]
   261cc:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   261d0:	add	x1, x1, #0xbf0
   261d4:	mov	x2, x8
   261d8:	bl	7db0 <fprintf@plt>
   261dc:	mov	x8, #0xffffffffffffffd0    	// #-48
   261e0:	mov	x10, sp
   261e4:	sub	x11, x29, #0x70
   261e8:	movk	x8, #0xff80, lsl #32
   261ec:	add	x9, x29, #0x30
   261f0:	add	x10, x10, #0x80
   261f4:	add	x11, x11, #0x30
   261f8:	stp	x10, x8, [x29, #-16]
   261fc:	stp	x9, x11, [x29, #-32]
   26200:	ldp	q0, q1, [x29, #-32]
   26204:	ldr	x0, [x20]
   26208:	sub	x2, x29, #0x40
   2620c:	mov	x1, x19
   26210:	stp	q0, q1, [x29, #-64]
   26214:	bl	7c60 <vfprintf@plt>
   26218:	ldr	x1, [x20]
   2621c:	mov	w0, #0xa                   	// #10
   26220:	bl	7250 <fputc@plt>
   26224:	ldp	x20, x19, [sp, #272]
   26228:	ldr	x28, [sp, #256]
   2622c:	ldp	x29, x30, [sp, #240]
   26230:	add	sp, sp, #0x120
   26234:	ret
   26238:	stp	x29, x30, [sp, #-32]!
   2623c:	stp	x20, x19, [sp, #16]
   26240:	mov	x29, sp
   26244:	cbz	x0, 26290 <scols_init_debug@@SMARTCOLS_2.25+0x12f0c>
   26248:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   2624c:	ldrb	w8, [x8, #2800]
   26250:	mov	x19, x0
   26254:	tbnz	w8, #2, 2629c <scols_init_debug@@SMARTCOLS_2.25+0x12f18>
   26258:	mov	x0, x19
   2625c:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   26260:	cbz	x0, 26290 <scols_init_debug@@SMARTCOLS_2.25+0x12f0c>
   26264:	mov	x20, x0
   26268:	ldr	x0, [x0, #8]
   2626c:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   26270:	mov	x0, x20
   26274:	bl	7840 <free@plt>
   26278:	mov	x0, x19
   2627c:	ldp	x20, x19, [sp, #16]
   26280:	mov	x1, xzr
   26284:	mov	x2, xzr
   26288:	ldp	x29, x30, [sp], #32
   2628c:	b	22ac0 <scols_init_debug@@SMARTCOLS_2.25+0xf73c>
   26290:	ldp	x20, x19, [sp, #16]
   26294:	ldp	x29, x30, [sp], #32
   26298:	ret
   2629c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   262a0:	ldr	x8, [x8, #4016]
   262a4:	ldr	x20, [x8]
   262a8:	bl	7390 <getpid@plt>
   262ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   262b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   262b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   262b8:	mov	w2, w0
   262bc:	add	x1, x1, #0xbcb
   262c0:	add	x3, x3, #0xcbe
   262c4:	add	x4, x4, #0x108
   262c8:	mov	x0, x20
   262cc:	bl	7db0 <fprintf@plt>
   262d0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   262d4:	add	x1, x1, #0xe30
   262d8:	mov	x0, x19
   262dc:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   262e0:	b	26258 <scols_init_debug@@SMARTCOLS_2.25+0x12ed4>
   262e4:	stp	x29, x30, [sp, #-48]!
   262e8:	stp	x22, x21, [sp, #16]
   262ec:	stp	x20, x19, [sp, #32]
   262f0:	mov	x29, sp
   262f4:	mov	x21, x2
   262f8:	mov	x19, x1
   262fc:	mov	x20, x0
   26300:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   26304:	cbz	x0, 26328 <scols_init_debug@@SMARTCOLS_2.25+0x12fa4>
   26308:	ldr	x22, [x0, #8]
   2630c:	cbz	x22, 26328 <scols_init_debug@@SMARTCOLS_2.25+0x12fa4>
   26310:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26314:	add	x1, x1, #0xe37
   26318:	mov	w2, #0x6                   	// #6
   2631c:	mov	x0, x19
   26320:	bl	74d0 <strncmp@plt>
   26324:	cbz	w0, 2633c <scols_init_debug@@SMARTCOLS_2.25+0x12fb8>
   26328:	mov	w0, #0x1                   	// #1
   2632c:	ldp	x20, x19, [sp, #32]
   26330:	ldp	x22, x21, [sp, #16]
   26334:	ldp	x29, x30, [sp], #48
   26338:	ret
   2633c:	mov	x0, x22
   26340:	bl	22b54 <scols_init_debug@@SMARTCOLS_2.25+0xf7d0>
   26344:	str	w0, [x21]
   26348:	tbnz	w0, #31, 26328 <scols_init_debug@@SMARTCOLS_2.25+0x12fa4>
   2634c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   26350:	ldrb	w8, [x8, #2800]
   26354:	tbnz	w8, #2, 26360 <scols_init_debug@@SMARTCOLS_2.25+0x12fdc>
   26358:	mov	w0, wzr
   2635c:	b	2632c <scols_init_debug@@SMARTCOLS_2.25+0x12fa8>
   26360:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   26364:	ldr	x8, [x8, #4016]
   26368:	ldr	x21, [x8]
   2636c:	bl	7390 <getpid@plt>
   26370:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   26374:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26378:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2637c:	mov	w2, w0
   26380:	add	x1, x1, #0xbcb
   26384:	add	x3, x3, #0xcbe
   26388:	add	x4, x4, #0x108
   2638c:	mov	x0, x21
   26390:	bl	7db0 <fprintf@plt>
   26394:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26398:	add	x1, x1, #0xe3e
   2639c:	mov	x0, x20
   263a0:	mov	x2, x19
   263a4:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   263a8:	b	26358 <scols_init_debug@@SMARTCOLS_2.25+0x12fd4>
   263ac:	stp	x29, x30, [sp, #-48]!
   263b0:	str	x21, [sp, #16]
   263b4:	stp	x20, x19, [sp, #32]
   263b8:	mov	x29, sp
   263bc:	mov	x20, x1
   263c0:	mov	x19, x0
   263c4:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   263c8:	mov	x21, x0
   263cc:	mov	w0, #0xffffffea            	// #-22
   263d0:	cbz	x19, 26408 <scols_init_debug@@SMARTCOLS_2.25+0x13084>
   263d4:	cbz	x21, 26408 <scols_init_debug@@SMARTCOLS_2.25+0x13084>
   263d8:	ldr	x0, [x21, #8]
   263dc:	cbz	x0, 263e8 <scols_init_debug@@SMARTCOLS_2.25+0x13064>
   263e0:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   263e4:	str	xzr, [x21, #8]
   263e8:	cbz	x20, 263f4 <scols_init_debug@@SMARTCOLS_2.25+0x13070>
   263ec:	mov	x0, x20
   263f0:	bl	22854 <scols_init_debug@@SMARTCOLS_2.25+0xf4d0>
   263f4:	str	x20, [x21, #8]
   263f8:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   263fc:	ldrb	w8, [x8, #2800]
   26400:	tbnz	w8, #2, 26418 <scols_init_debug@@SMARTCOLS_2.25+0x13094>
   26404:	mov	w0, wzr
   26408:	ldp	x20, x19, [sp, #32]
   2640c:	ldr	x21, [sp, #16]
   26410:	ldp	x29, x30, [sp], #48
   26414:	ret
   26418:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   2641c:	ldr	x8, [x8, #4016]
   26420:	ldr	x20, [x8]
   26424:	bl	7390 <getpid@plt>
   26428:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   2642c:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26430:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26434:	mov	w2, w0
   26438:	add	x1, x1, #0xbcb
   2643c:	add	x3, x3, #0xcbe
   26440:	add	x4, x4, #0x108
   26444:	mov	x0, x20
   26448:	bl	7db0 <fprintf@plt>
   2644c:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26450:	add	x1, x1, #0xd04
   26454:	mov	x0, x19
   26458:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   2645c:	b	26404 <scols_init_debug@@SMARTCOLS_2.25+0x13080>
   26460:	stp	x29, x30, [sp, #-16]!
   26464:	mov	x29, sp
   26468:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   2646c:	cbz	x0, 26474 <scols_init_debug@@SMARTCOLS_2.25+0x130f0>
   26470:	ldr	x0, [x0, #8]
   26474:	ldp	x29, x30, [sp], #16
   26478:	ret
   2647c:	stp	x29, x30, [sp, #-48]!
   26480:	stp	x28, x21, [sp, #16]
   26484:	stp	x20, x19, [sp, #32]
   26488:	mov	x29, sp
   2648c:	sub	sp, sp, #0x1, lsl #12
   26490:	mov	x20, x2
   26494:	mov	x19, x1
   26498:	mov	x1, sp
   2649c:	mov	w2, #0xfff                 	// #4095
   264a0:	mov	x3, xzr
   264a4:	mov	x21, sp
   264a8:	bl	23b3c <scols_init_debug@@SMARTCOLS_2.25+0x107b8>
   264ac:	tbnz	x0, #63, 264dc <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   264b0:	strb	wzr, [x21, x0]
   264b4:	mov	x0, sp
   264b8:	mov	w1, #0x2f                  	// #47
   264bc:	bl	76c0 <strrchr@plt>
   264c0:	cbz	x0, 264dc <scols_init_debug@@SMARTCOLS_2.25+0x13158>
   264c4:	add	x21, x0, #0x1
   264c8:	mov	x0, x21
   264cc:	bl	7030 <strlen@plt>
   264d0:	add	x2, x0, #0x1
   264d4:	cmp	x2, x20
   264d8:	b.ls	264f8 <scols_init_debug@@SMARTCOLS_2.25+0x13174>  // b.plast
   264dc:	mov	x19, xzr
   264e0:	mov	x0, x19
   264e4:	add	sp, sp, #0x1, lsl #12
   264e8:	ldp	x20, x19, [sp, #32]
   264ec:	ldp	x28, x21, [sp, #16]
   264f0:	ldp	x29, x30, [sp], #48
   264f4:	ret
   264f8:	mov	x0, x19
   264fc:	mov	x1, x21
   26500:	bl	6f90 <memcpy@plt>
   26504:	cbz	x19, 264e0 <scols_init_debug@@SMARTCOLS_2.25+0x1315c>
   26508:	mov	w1, #0x21                  	// #33
   2650c:	mov	x0, x19
   26510:	bl	7940 <strchr@plt>
   26514:	cbz	x0, 264e0 <scols_init_debug@@SMARTCOLS_2.25+0x1315c>
   26518:	mov	w20, #0x2f                  	// #47
   2651c:	strb	w20, [x0]
   26520:	mov	w1, #0x21                  	// #33
   26524:	mov	x0, x19
   26528:	bl	7940 <strchr@plt>
   2652c:	cbnz	x0, 2651c <scols_init_debug@@SMARTCOLS_2.25+0x13198>
   26530:	b	264e0 <scols_init_debug@@SMARTCOLS_2.25+0x1315c>
   26534:	sub	sp, sp, #0x150
   26538:	stp	x29, x30, [sp, #272]
   2653c:	stp	x22, x21, [sp, #304]
   26540:	stp	x20, x19, [sp, #320]
   26544:	ldrb	w8, [x1, #18]
   26548:	mov	x21, x0
   2654c:	mov	w0, wzr
   26550:	str	x28, [sp, #288]
   26554:	cmp	w8, #0xa
   26558:	add	x29, sp, #0x110
   2655c:	b.hi	26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>  // b.pmore
   26560:	mov	w9, #0x1                   	// #1
   26564:	lsl	w8, w9, w8
   26568:	mov	w9, #0x411                 	// #1041
   2656c:	tst	w8, w9
   26570:	b.eq	26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>  // b.none
   26574:	mov	x20, x2
   26578:	mov	x19, x1
   2657c:	cbz	x2, 265dc <scols_init_debug@@SMARTCOLS_2.25+0x13258>
   26580:	ldrb	w8, [x20]
   26584:	cmp	w8, #0x2f
   26588:	b.ne	265a0 <scols_init_debug@@SMARTCOLS_2.25+0x1321c>  // b.any
   2658c:	mov	w1, #0x2f                  	// #47
   26590:	mov	x0, x20
   26594:	bl	76c0 <strrchr@plt>
   26598:	cbz	x0, 26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>
   2659c:	add	x20, x0, #0x1
   265a0:	mov	x0, x20
   265a4:	bl	7030 <strlen@plt>
   265a8:	add	x22, x19, #0x13
   265ac:	mov	x21, x0
   265b0:	mov	x0, x22
   265b4:	bl	7030 <strlen@plt>
   265b8:	cmp	x0, x21
   265bc:	b.ls	265d4 <scols_init_debug@@SMARTCOLS_2.25+0x13250>  // b.plast
   265c0:	mov	x0, x20
   265c4:	mov	x1, x22
   265c8:	mov	x2, x21
   265cc:	bl	74d0 <strncmp@plt>
   265d0:	cbz	w0, 2662c <scols_init_debug@@SMARTCOLS_2.25+0x132a8>
   265d4:	mov	w0, wzr
   265d8:	b	26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>
   265dc:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   265e0:	add	x3, x19, #0x13
   265e4:	add	x2, x2, #0xd0f
   265e8:	add	x0, sp, #0x8
   265ec:	mov	w1, #0x106                 	// #262
   265f0:	bl	7300 <snprintf@plt>
   265f4:	mov	x0, x21
   265f8:	bl	79e0 <dirfd@plt>
   265fc:	add	x1, sp, #0x8
   26600:	mov	w2, #0x4                   	// #4
   26604:	mov	w3, wzr
   26608:	bl	7c50 <faccessat@plt>
   2660c:	cmp	w0, #0x0
   26610:	cset	w0, eq  // eq = none
   26614:	ldp	x20, x19, [sp, #320]
   26618:	ldp	x22, x21, [sp, #304]
   2661c:	ldr	x28, [sp, #288]
   26620:	ldp	x29, x30, [sp, #272]
   26624:	add	sp, sp, #0x150
   26628:	ret
   2662c:	add	x20, x19, x21
   26630:	ldrsb	x19, [x20, #19]!
   26634:	bl	77e0 <__ctype_b_loc@plt>
   26638:	cmp	x19, #0x70
   2663c:	b.ne	26650 <scols_init_debug@@SMARTCOLS_2.25+0x132cc>  // b.any
   26640:	ldr	x8, [x0]
   26644:	ldrsb	x9, [x20, #1]
   26648:	ldrh	w8, [x8, x9, lsl #1]
   2664c:	tbnz	w8, #11, 26660 <scols_init_debug@@SMARTCOLS_2.25+0x132dc>
   26650:	ldr	x8, [x0]
   26654:	ldrh	w8, [x8, x19, lsl #1]
   26658:	ubfx	w0, w8, #11, #1
   2665c:	b	26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>
   26660:	mov	w0, #0x1                   	// #1
   26664:	b	26614 <scols_init_debug@@SMARTCOLS_2.25+0x13290>
   26668:	stp	x29, x30, [sp, #-80]!
   2666c:	stp	x20, x19, [sp, #64]
   26670:	mov	x20, x1
   26674:	mov	x1, xzr
   26678:	str	x25, [sp, #16]
   2667c:	stp	x24, x23, [sp, #32]
   26680:	stp	x22, x21, [sp, #48]
   26684:	mov	x29, sp
   26688:	bl	23924 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   2668c:	cbz	x0, 26708 <scols_init_debug@@SMARTCOLS_2.25+0x13384>
   26690:	mov	x19, x0
   26694:	bl	7610 <readdir@plt>
   26698:	cbz	x0, 26710 <scols_init_debug@@SMARTCOLS_2.25+0x1338c>
   2669c:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   266a0:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   266a4:	mov	x24, x0
   266a8:	mov	w21, wzr
   266ac:	add	x22, x22, #0xa6f
   266b0:	add	x23, x23, #0xa6e
   266b4:	b	266c8 <scols_init_debug@@SMARTCOLS_2.25+0x13344>
   266b8:	mov	x0, x19
   266bc:	bl	7610 <readdir@plt>
   266c0:	mov	x24, x0
   266c4:	cbz	x0, 26714 <scols_init_debug@@SMARTCOLS_2.25+0x13390>
   266c8:	add	x25, x24, #0x13
   266cc:	mov	x0, x25
   266d0:	mov	x1, x22
   266d4:	bl	77b0 <strcmp@plt>
   266d8:	cbz	w0, 266b8 <scols_init_debug@@SMARTCOLS_2.25+0x13334>
   266dc:	mov	x0, x25
   266e0:	mov	x1, x23
   266e4:	bl	77b0 <strcmp@plt>
   266e8:	cbz	w0, 266b8 <scols_init_debug@@SMARTCOLS_2.25+0x13334>
   266ec:	mov	x0, x19
   266f0:	mov	x1, x24
   266f4:	mov	x2, x20
   266f8:	bl	26534 <scols_init_debug@@SMARTCOLS_2.25+0x131b0>
   266fc:	cmp	w0, #0x0
   26700:	cinc	w21, w21, ne  // ne = any
   26704:	b	266b8 <scols_init_debug@@SMARTCOLS_2.25+0x13334>
   26708:	mov	w21, wzr
   2670c:	b	2671c <scols_init_debug@@SMARTCOLS_2.25+0x13398>
   26710:	mov	w21, wzr
   26714:	mov	x0, x19
   26718:	bl	7660 <closedir@plt>
   2671c:	mov	w0, w21
   26720:	ldp	x20, x19, [sp, #64]
   26724:	ldp	x22, x21, [sp, #48]
   26728:	ldp	x24, x23, [sp, #32]
   2672c:	ldr	x25, [sp, #16]
   26730:	ldp	x29, x30, [sp], #80
   26734:	ret
   26738:	sub	sp, sp, #0x180
   2673c:	stp	x20, x19, [sp, #368]
   26740:	mov	w19, w1
   26744:	mov	x1, xzr
   26748:	stp	x29, x30, [sp, #288]
   2674c:	stp	x28, x27, [sp, #304]
   26750:	stp	x26, x25, [sp, #320]
   26754:	stp	x24, x23, [sp, #336]
   26758:	stp	x22, x21, [sp, #352]
   2675c:	add	x29, sp, #0x120
   26760:	mov	x20, x0
   26764:	str	xzr, [sp, #8]
   26768:	bl	23924 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   2676c:	cbz	x0, 2687c <scols_init_debug@@SMARTCOLS_2.25+0x134f8>
   26770:	mov	x21, x0
   26774:	bl	7610 <readdir@plt>
   26778:	cbz	x0, 26864 <scols_init_debug@@SMARTCOLS_2.25+0x134e0>
   2677c:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26780:	adrp	x23, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26784:	adrp	x24, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26788:	mov	x28, x0
   2678c:	add	x22, x22, #0xa6f
   26790:	add	x23, x23, #0xa6e
   26794:	mov	w26, #0x1                   	// #1
   26798:	mov	w25, #0x411                 	// #1041
   2679c:	add	x24, x24, #0xd0f
   267a0:	b	267b4 <scols_init_debug@@SMARTCOLS_2.25+0x13430>
   267a4:	mov	x0, x21
   267a8:	bl	7610 <readdir@plt>
   267ac:	mov	x28, x0
   267b0:	cbz	x0, 26864 <scols_init_debug@@SMARTCOLS_2.25+0x134e0>
   267b4:	add	x27, x28, #0x13
   267b8:	mov	x0, x27
   267bc:	mov	x1, x22
   267c0:	bl	77b0 <strcmp@plt>
   267c4:	cbz	w0, 267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   267c8:	mov	x0, x27
   267cc:	mov	x1, x23
   267d0:	bl	77b0 <strcmp@plt>
   267d4:	cbz	w0, 267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   267d8:	ldrb	w8, [x28, #18]
   267dc:	cmp	w8, #0xa
   267e0:	b.hi	267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>  // b.pmore
   267e4:	lsl	w8, w26, w8
   267e8:	tst	w8, w25
   267ec:	b.eq	267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>  // b.none
   267f0:	add	x0, sp, #0x10
   267f4:	mov	w1, #0x106                 	// #262
   267f8:	mov	x2, x24
   267fc:	mov	x3, x27
   26800:	bl	7300 <snprintf@plt>
   26804:	mov	x0, x21
   26808:	bl	79e0 <dirfd@plt>
   2680c:	add	x1, sp, #0x10
   26810:	mov	w2, #0x4                   	// #4
   26814:	mov	w3, wzr
   26818:	bl	7c50 <faccessat@plt>
   2681c:	cbnz	w0, 267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   26820:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26824:	add	x1, sp, #0x4
   26828:	mov	x0, x20
   2682c:	add	x2, x2, #0xd18
   26830:	mov	x3, x27
   26834:	bl	249b0 <scols_init_debug@@SMARTCOLS_2.25+0x1162c>
   26838:	cbnz	w0, 267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   2683c:	ldr	w8, [sp, #4]
   26840:	cmp	w8, w19
   26844:	b.ne	267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>  // b.any
   26848:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2684c:	add	x1, sp, #0x8
   26850:	mov	x0, x20
   26854:	add	x2, x2, #0xe0e
   26858:	mov	x3, x27
   2685c:	bl	24cbc <scols_init_debug@@SMARTCOLS_2.25+0x11938>
   26860:	cbnz	w0, 267a4 <scols_init_debug@@SMARTCOLS_2.25+0x13420>
   26864:	mov	x0, x21
   26868:	bl	7660 <closedir@plt>
   2686c:	adrp	x8, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   26870:	ldrb	w8, [x8, #2800]
   26874:	tbnz	w8, #2, 2689c <scols_init_debug@@SMARTCOLS_2.25+0x13518>
   26878:	ldr	x0, [sp, #8]
   2687c:	ldp	x20, x19, [sp, #368]
   26880:	ldp	x22, x21, [sp, #352]
   26884:	ldp	x24, x23, [sp, #336]
   26888:	ldp	x26, x25, [sp, #320]
   2688c:	ldp	x28, x27, [sp, #304]
   26890:	ldp	x29, x30, [sp, #288]
   26894:	add	sp, sp, #0x180
   26898:	ret
   2689c:	adrp	x8, 3b000 <scols_init_debug@@SMARTCOLS_2.25+0x27c7c>
   268a0:	ldr	x8, [x8, #4016]
   268a4:	ldr	x21, [x8]
   268a8:	bl	7390 <getpid@plt>
   268ac:	adrp	x1, 27000 <scols_init_debug@@SMARTCOLS_2.25+0x13c7c>
   268b0:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   268b4:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   268b8:	mov	w2, w0
   268bc:	add	x1, x1, #0xbcb
   268c0:	add	x3, x3, #0xcbe
   268c4:	add	x4, x4, #0x108
   268c8:	mov	x0, x21
   268cc:	bl	7db0 <fprintf@plt>
   268d0:	ldr	w3, [sp, #8]
   268d4:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   268d8:	add	x1, x1, #0xd25
   268dc:	mov	x0, x20
   268e0:	mov	w2, w19
   268e4:	bl	26174 <scols_init_debug@@SMARTCOLS_2.25+0x12df0>
   268e8:	b	26878 <scols_init_debug@@SMARTCOLS_2.25+0x134f4>
   268ec:	stp	x29, x30, [sp, #-64]!
   268f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   268f4:	add	x1, x1, #0xd3f
   268f8:	str	x23, [sp, #16]
   268fc:	stp	x22, x21, [sp, #32]
   26900:	stp	x20, x19, [sp, #48]
   26904:	mov	x29, sp
   26908:	bl	23924 <scols_init_debug@@SMARTCOLS_2.25+0x105a0>
   2690c:	cbz	x0, 26978 <scols_init_debug@@SMARTCOLS_2.25+0x135f4>
   26910:	mov	x19, x0
   26914:	bl	7610 <readdir@plt>
   26918:	cbz	x0, 26988 <scols_init_debug@@SMARTCOLS_2.25+0x13604>
   2691c:	adrp	x21, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26920:	adrp	x22, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26924:	mov	x20, xzr
   26928:	add	x21, x21, #0xa6f
   2692c:	add	x22, x22, #0xa6e
   26930:	b	26940 <scols_init_debug@@SMARTCOLS_2.25+0x135bc>
   26934:	mov	x0, x19
   26938:	bl	7610 <readdir@plt>
   2693c:	cbz	x0, 2698c <scols_init_debug@@SMARTCOLS_2.25+0x13608>
   26940:	add	x23, x0, #0x13
   26944:	mov	x0, x23
   26948:	mov	x1, x21
   2694c:	bl	77b0 <strcmp@plt>
   26950:	cbz	w0, 26934 <scols_init_debug@@SMARTCOLS_2.25+0x135b0>
   26954:	mov	x0, x23
   26958:	mov	x1, x22
   2695c:	bl	77b0 <strcmp@plt>
   26960:	cbz	w0, 26934 <scols_init_debug@@SMARTCOLS_2.25+0x135b0>
   26964:	cbnz	x20, 26980 <scols_init_debug@@SMARTCOLS_2.25+0x135fc>
   26968:	mov	x0, x23
   2696c:	bl	7650 <strdup@plt>
   26970:	mov	x20, x0
   26974:	b	26934 <scols_init_debug@@SMARTCOLS_2.25+0x135b0>
   26978:	mov	x20, xzr
   2697c:	b	26994 <scols_init_debug@@SMARTCOLS_2.25+0x13610>
   26980:	mov	x0, x20
   26984:	bl	7840 <free@plt>
   26988:	mov	x20, xzr
   2698c:	mov	x0, x19
   26990:	bl	7660 <closedir@plt>
   26994:	mov	x0, x20
   26998:	ldp	x20, x19, [sp, #48]
   2699c:	ldp	x22, x21, [sp, #32]
   269a0:	ldr	x23, [sp, #16]
   269a4:	ldp	x29, x30, [sp], #64
   269a8:	ret
   269ac:	stp	x29, x30, [sp, #-64]!
   269b0:	mov	x3, xzr
   269b4:	str	x23, [sp, #16]
   269b8:	stp	x22, x21, [sp, #32]
   269bc:	stp	x20, x19, [sp, #48]
   269c0:	mov	x29, sp
   269c4:	mov	x20, x2
   269c8:	mov	x19, x1
   269cc:	mov	x21, x0
   269d0:	bl	23b3c <scols_init_debug@@SMARTCOLS_2.25+0x107b8>
   269d4:	cmp	x0, #0x1
   269d8:	mov	x1, xzr
   269dc:	b.lt	26a64 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>  // b.tstop
   269e0:	add	x8, x0, #0x10
   269e4:	cmp	x8, x20
   269e8:	b.hi	26a64 <scols_init_debug@@SMARTCOLS_2.25+0x136e0>  // b.pmore
   269ec:	add	x20, x0, #0x1
   269f0:	strb	wzr, [x19, x0]
   269f4:	mov	x0, x21
   269f8:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   269fc:	cbz	x0, 26a34 <scols_init_debug@@SMARTCOLS_2.25+0x136b0>
   26a00:	mov	x21, x0
   26a04:	bl	7030 <strlen@plt>
   26a08:	add	x23, x19, x0
   26a0c:	mov	x22, x0
   26a10:	add	x0, x23, #0xf
   26a14:	mov	x1, x19
   26a18:	mov	x2, x20
   26a1c:	bl	6fb0 <memmove@plt>
   26a20:	mov	x0, x19
   26a24:	mov	x1, x21
   26a28:	mov	x2, x22
   26a2c:	bl	6f90 <memcpy@plt>
   26a30:	b	26a48 <scols_init_debug@@SMARTCOLS_2.25+0x136c4>
   26a34:	add	x0, x19, #0xf
   26a38:	mov	x1, x19
   26a3c:	mov	x2, x20
   26a40:	bl	6fb0 <memmove@plt>
   26a44:	mov	x23, x19
   26a48:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26a4c:	add	x8, x8, #0xd46
   26a50:	ldur	x9, [x8, #7]
   26a54:	ldr	x8, [x8]
   26a58:	mov	x1, x19
   26a5c:	stur	x9, [x23, #7]
   26a60:	str	x8, [x23]
   26a64:	ldp	x20, x19, [sp, #48]
   26a68:	ldp	x22, x21, [sp, #32]
   26a6c:	ldr	x23, [sp, #16]
   26a70:	mov	x0, x1
   26a74:	ldp	x29, x30, [sp], #64
   26a78:	ret
   26a7c:	stp	x29, x30, [sp, #-80]!
   26a80:	stp	x28, x25, [sp, #16]
   26a84:	stp	x24, x23, [sp, #32]
   26a88:	stp	x22, x21, [sp, #48]
   26a8c:	stp	x20, x19, [sp, #64]
   26a90:	mov	x29, sp
   26a94:	sub	sp, sp, #0x1, lsl #12
   26a98:	mov	w0, #0xffffffea            	// #-22
   26a9c:	cbz	x1, 26b60 <scols_init_debug@@SMARTCOLS_2.25+0x137dc>
   26aa0:	mov	x19, x2
   26aa4:	cbz	x2, 26b60 <scols_init_debug@@SMARTCOLS_2.25+0x137dc>
   26aa8:	str	xzr, [x19]
   26aac:	ldrb	w8, [x1]
   26ab0:	mov	x20, x1
   26ab4:	cbz	w8, 26b5c <scols_init_debug@@SMARTCOLS_2.25+0x137d8>
   26ab8:	mov	x0, x20
   26abc:	bl	7030 <strlen@plt>
   26ac0:	add	x8, x0, #0xb
   26ac4:	cmp	x8, #0x1, lsl #12
   26ac8:	b.hi	26b5c <scols_init_debug@@SMARTCOLS_2.25+0x137d8>  // b.pmore
   26acc:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26ad0:	add	x8, x8, #0xe56
   26ad4:	ldr	x23, [x8]
   26ad8:	mov	w24, #0x6574                	// #25972
   26adc:	mov	x21, x0
   26ae0:	movk	w24, #0x6d, lsl #16
   26ae4:	add	x25, x20, x21
   26ae8:	mov	x1, sp
   26aec:	mov	w2, #0xfff                 	// #4095
   26af0:	mov	x0, x20
   26af4:	str	x23, [x25]
   26af8:	stur	w24, [x25, #7]
   26afc:	bl	71c0 <readlink@plt>
   26b00:	mov	x22, x0
   26b04:	mov	w1, #0x2f                  	// #47
   26b08:	mov	x0, x20
   26b0c:	strb	wzr, [x25]
   26b10:	bl	76c0 <strrchr@plt>
   26b14:	cbz	x0, 26b20 <scols_init_debug@@SMARTCOLS_2.25+0x1379c>
   26b18:	sub	x21, x0, x20
   26b1c:	strb	wzr, [x0]
   26b20:	cmp	x22, #0x0
   26b24:	b.gt	26b30 <scols_init_debug@@SMARTCOLS_2.25+0x137ac>
   26b28:	cbnz	x0, 26ae4 <scols_init_debug@@SMARTCOLS_2.25+0x13760>
   26b2c:	b	26b5c <scols_init_debug@@SMARTCOLS_2.25+0x137d8>
   26b30:	mov	x8, sp
   26b34:	mov	x0, sp
   26b38:	strb	wzr, [x8, x22]
   26b3c:	bl	75f0 <__xpg_basename@plt>
   26b40:	cbz	x0, 26b5c <scols_init_debug@@SMARTCOLS_2.25+0x137d8>
   26b44:	bl	7650 <strdup@plt>
   26b48:	cmp	x0, #0x0
   26b4c:	mov	w8, #0xfffffff4            	// #-12
   26b50:	str	x0, [x19]
   26b54:	csel	w0, w8, wzr, eq  // eq = none
   26b58:	b	26b60 <scols_init_debug@@SMARTCOLS_2.25+0x137dc>
   26b5c:	mov	w0, #0x1                   	// #1
   26b60:	add	sp, sp, #0x1, lsl #12
   26b64:	ldp	x20, x19, [sp, #64]
   26b68:	ldp	x22, x21, [sp, #48]
   26b6c:	ldp	x24, x23, [sp, #32]
   26b70:	ldp	x28, x25, [sp, #16]
   26b74:	ldp	x29, x30, [sp], #80
   26b78:	ret
   26b7c:	stp	x29, x30, [sp, #-80]!
   26b80:	stp	x28, x25, [sp, #16]
   26b84:	stp	x24, x23, [sp, #32]
   26b88:	stp	x22, x21, [sp, #48]
   26b8c:	stp	x20, x19, [sp, #64]
   26b90:	mov	x29, sp
   26b94:	sub	sp, sp, #0x1, lsl #12
   26b98:	sub	sp, sp, #0x10
   26b9c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26ba0:	add	x2, x2, #0xd56
   26ba4:	add	x1, sp, #0x4
   26ba8:	mov	x19, x0
   26bac:	str	wzr, [sp, #4]
   26bb0:	bl	24958 <scols_init_debug@@SMARTCOLS_2.25+0x115d4>
   26bb4:	cbnz	w0, 26bcc <scols_init_debug@@SMARTCOLS_2.25+0x13848>
   26bb8:	ldr	w8, [sp, #4]
   26bbc:	cmp	w8, #0x1
   26bc0:	b.ne	26bcc <scols_init_debug@@SMARTCOLS_2.25+0x13848>  // b.any
   26bc4:	mov	w0, #0x1                   	// #1
   26bc8:	b	26d24 <scols_init_debug@@SMARTCOLS_2.25+0x139a0>
   26bcc:	add	x1, sp, #0x10
   26bd0:	mov	w2, #0x1000                	// #4096
   26bd4:	mov	x0, x19
   26bd8:	mov	x3, xzr
   26bdc:	bl	23b3c <scols_init_debug@@SMARTCOLS_2.25+0x107b8>
   26be0:	cmp	x0, #0x1
   26be4:	b.lt	26d20 <scols_init_debug@@SMARTCOLS_2.25+0x1399c>  // b.tstop
   26be8:	add	x8, x0, #0x10
   26bec:	cmp	x8, #0x1, lsl #12
   26bf0:	b.hi	26d20 <scols_init_debug@@SMARTCOLS_2.25+0x1399c>  // b.pmore
   26bf4:	add	x23, sp, #0x10
   26bf8:	add	x20, x0, #0x1
   26bfc:	strb	wzr, [x23, x0]
   26c00:	mov	x0, x19
   26c04:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   26c08:	cbz	x0, 26c40 <scols_init_debug@@SMARTCOLS_2.25+0x138bc>
   26c0c:	mov	x19, x0
   26c10:	bl	7030 <strlen@plt>
   26c14:	add	x23, x23, x0
   26c18:	mov	x21, x0
   26c1c:	add	x0, x23, #0xf
   26c20:	add	x1, sp, #0x10
   26c24:	mov	x2, x20
   26c28:	bl	6fb0 <memmove@plt>
   26c2c:	add	x0, sp, #0x10
   26c30:	mov	x1, x19
   26c34:	mov	x2, x21
   26c38:	bl	6f90 <memcpy@plt>
   26c3c:	b	26c50 <scols_init_debug@@SMARTCOLS_2.25+0x138cc>
   26c40:	add	x0, x23, #0xf
   26c44:	add	x1, sp, #0x10
   26c48:	mov	x2, x20
   26c4c:	bl	6fb0 <memmove@plt>
   26c50:	adrp	x8, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c54:	add	x8, x8, #0xd46
   26c58:	ldur	x9, [x8, #7]
   26c5c:	ldr	x8, [x8]
   26c60:	adrp	x19, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c64:	adrp	x20, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c68:	adrp	x21, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c6c:	adrp	x22, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c70:	stur	x9, [x23, #7]
   26c74:	str	x8, [x23]
   26c78:	adrp	x23, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26c7c:	add	x19, x19, #0xe61
   26c80:	add	x20, x20, #0xe65
   26c84:	add	x21, x21, #0xe6e
   26c88:	add	x22, x22, #0xe75
   26c8c:	add	x23, x23, #0xe79
   26c90:	add	x1, sp, #0x10
   26c94:	add	x2, sp, #0x8
   26c98:	bl	26a7c <scols_init_debug@@SMARTCOLS_2.25+0x136f8>
   26c9c:	cbnz	w0, 26d20 <scols_init_debug@@SMARTCOLS_2.25+0x1399c>
   26ca0:	ldr	x24, [sp, #8]
   26ca4:	mov	x1, x19
   26ca8:	mov	x0, x24
   26cac:	bl	77b0 <strcmp@plt>
   26cb0:	cbz	w0, 26d10 <scols_init_debug@@SMARTCOLS_2.25+0x1398c>
   26cb4:	mov	x0, x24
   26cb8:	mov	x1, x20
   26cbc:	bl	77b0 <strcmp@plt>
   26cc0:	cbz	w0, 26d10 <scols_init_debug@@SMARTCOLS_2.25+0x1398c>
   26cc4:	mov	x0, x24
   26cc8:	mov	x1, x21
   26ccc:	bl	77b0 <strcmp@plt>
   26cd0:	cbz	w0, 26d10 <scols_init_debug@@SMARTCOLS_2.25+0x1398c>
   26cd4:	mov	x0, x24
   26cd8:	mov	x1, x22
   26cdc:	bl	77b0 <strcmp@plt>
   26ce0:	cbz	w0, 26d10 <scols_init_debug@@SMARTCOLS_2.25+0x1398c>
   26ce4:	mov	x0, x24
   26ce8:	mov	x1, x23
   26cec:	bl	77b0 <strcmp@plt>
   26cf0:	cmp	w0, #0x0
   26cf4:	mov	w25, w0
   26cf8:	cset	w8, eq  // eq = none
   26cfc:	mov	x0, x24
   26d00:	str	w8, [sp, #4]
   26d04:	bl	7840 <free@plt>
   26d08:	cbnz	w25, 26c90 <scols_init_debug@@SMARTCOLS_2.25+0x1390c>
   26d0c:	b	26d20 <scols_init_debug@@SMARTCOLS_2.25+0x1399c>
   26d10:	mov	w8, #0x1                   	// #1
   26d14:	mov	x0, x24
   26d18:	str	w8, [sp, #4]
   26d1c:	bl	7840 <free@plt>
   26d20:	ldr	w0, [sp, #4]
   26d24:	add	sp, sp, #0x1, lsl #12
   26d28:	add	sp, sp, #0x10
   26d2c:	ldp	x20, x19, [sp, #64]
   26d30:	ldp	x22, x21, [sp, #48]
   26d34:	ldp	x24, x23, [sp, #32]
   26d38:	ldp	x28, x25, [sp, #16]
   26d3c:	ldp	x29, x30, [sp], #80
   26d40:	ret
   26d44:	stp	x29, x30, [sp, #-80]!
   26d48:	str	x28, [sp, #16]
   26d4c:	stp	x24, x23, [sp, #32]
   26d50:	stp	x22, x21, [sp, #48]
   26d54:	stp	x20, x19, [sp, #64]
   26d58:	mov	x29, sp
   26d5c:	sub	sp, sp, #0x1, lsl #12
   26d60:	cbz	x0, 26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x13b2c>
   26d64:	mov	x22, x2
   26d68:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26d6c:	mov	x21, x1
   26d70:	add	x2, x2, #0xd1b
   26d74:	mov	w1, wzr
   26d78:	mov	x19, x3
   26d7c:	mov	x20, x0
   26d80:	bl	22ea8 <scols_init_debug@@SMARTCOLS_2.25+0xfb24>
   26d84:	cbz	w0, 26e14 <scols_init_debug@@SMARTCOLS_2.25+0x13a90>
   26d88:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26d8c:	add	x2, x2, #0xd60
   26d90:	mov	x1, sp
   26d94:	mov	x0, x20
   26d98:	str	xzr, [sp]
   26d9c:	bl	24074 <scols_init_debug@@SMARTCOLS_2.25+0x10cf0>
   26da0:	ldr	x8, [sp]
   26da4:	str	x8, [x29, #24]
   26da8:	cbz	x8, 26dd4 <scols_init_debug@@SMARTCOLS_2.25+0x13a50>
   26dac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   26db0:	add	x1, x1, #0x8f8
   26db4:	add	x0, x29, #0x18
   26db8:	bl	7790 <strsep@plt>
   26dbc:	cbz	x0, 26dd4 <scols_init_debug@@SMARTCOLS_2.25+0x13a50>
   26dc0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   26dc4:	add	x1, x1, #0x34c
   26dc8:	mov	w2, #0x4                   	// #4
   26dcc:	bl	7890 <strncasecmp@plt>
   26dd0:	cbz	w0, 26eb8 <scols_init_debug@@SMARTCOLS_2.25+0x13b34>
   26dd4:	ldr	x0, [sp]
   26dd8:	bl	7840 <free@plt>
   26ddc:	cbz	x21, 26df4 <scols_init_debug@@SMARTCOLS_2.25+0x13a70>
   26de0:	mov	x0, x20
   26de4:	mov	x1, x21
   26de8:	mov	x2, x22
   26dec:	bl	2647c <scols_init_debug@@SMARTCOLS_2.25+0x130f8>
   26df0:	cbz	x0, 26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x13b2c>
   26df4:	cbz	x19, 26f28 <scols_init_debug@@SMARTCOLS_2.25+0x13ba4>
   26df8:	mov	x0, x20
   26dfc:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   26e00:	mov	x8, x0
   26e04:	ldr	x8, [x8]
   26e08:	mov	w0, wzr
   26e0c:	str	x8, [x19]
   26e10:	b	26f2c <scols_init_debug@@SMARTCOLS_2.25+0x13ba8>
   26e14:	mov	x1, sp
   26e18:	mov	w2, #0xfff                 	// #4095
   26e1c:	mov	x0, x20
   26e20:	mov	x3, xzr
   26e24:	mov	x23, sp
   26e28:	bl	23b3c <scols_init_debug@@SMARTCOLS_2.25+0x107b8>
   26e2c:	tbnz	x0, #63, 26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x13b2c>
   26e30:	strb	wzr, [x23, x0]
   26e34:	mov	x0, sp
   26e38:	bl	14f10 <scols_init_debug@@SMARTCOLS_2.25+0x1b8c>
   26e3c:	mov	x0, sp
   26e40:	bl	14f10 <scols_init_debug@@SMARTCOLS_2.25+0x1b8c>
   26e44:	cbz	x0, 26eb0 <scols_init_debug@@SMARTCOLS_2.25+0x13b2c>
   26e48:	mov	w1, #0x21                  	// #33
   26e4c:	mov	x23, x0
   26e50:	bl	7940 <strchr@plt>
   26e54:	cbz	x0, 26e70 <scols_init_debug@@SMARTCOLS_2.25+0x13aec>
   26e58:	mov	w24, #0x2f                  	// #47
   26e5c:	strb	w24, [x0]
   26e60:	mov	w1, #0x21                  	// #33
   26e64:	mov	x0, x23
   26e68:	bl	7940 <strchr@plt>
   26e6c:	cbnz	x0, 26e5c <scols_init_debug@@SMARTCOLS_2.25+0x13ad8>
   26e70:	cbz	x21, 26e90 <scols_init_debug@@SMARTCOLS_2.25+0x13b0c>
   26e74:	cbz	x22, 26e90 <scols_init_debug@@SMARTCOLS_2.25+0x13b0c>
   26e78:	sub	x22, x22, #0x1
   26e7c:	mov	x0, x21
   26e80:	mov	x1, x23
   26e84:	mov	x2, x22
   26e88:	bl	7bd0 <strncpy@plt>
   26e8c:	strb	wzr, [x21, x22]
   26e90:	cbz	x19, 26f28 <scols_init_debug@@SMARTCOLS_2.25+0x13ba4>
   26e94:	mov	x0, x20
   26e98:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   26e9c:	mov	x1, x23
   26ea0:	mov	x2, xzr
   26ea4:	bl	26f60 <scols_init_debug@@SMARTCOLS_2.25+0x13bdc>
   26ea8:	str	x0, [x19]
   26eac:	cbnz	x0, 26f28 <scols_init_debug@@SMARTCOLS_2.25+0x13ba4>
   26eb0:	mov	w0, #0xffffffff            	// #-1
   26eb4:	b	26f2c <scols_init_debug@@SMARTCOLS_2.25+0x13ba8>
   26eb8:	ldr	x0, [sp]
   26ebc:	bl	7840 <free@plt>
   26ec0:	mov	x0, x20
   26ec4:	bl	268ec <scols_init_debug@@SMARTCOLS_2.25+0x13568>
   26ec8:	cbz	x0, 26ddc <scols_init_debug@@SMARTCOLS_2.25+0x13a58>
   26ecc:	mov	x23, x0
   26ed0:	cbz	x21, 26ef0 <scols_init_debug@@SMARTCOLS_2.25+0x13b6c>
   26ed4:	cbz	x22, 26ef0 <scols_init_debug@@SMARTCOLS_2.25+0x13b6c>
   26ed8:	sub	x24, x22, #0x1
   26edc:	mov	x0, x21
   26ee0:	mov	x1, x23
   26ee4:	mov	x2, x24
   26ee8:	bl	7bd0 <strncpy@plt>
   26eec:	strb	wzr, [x21, x24]
   26ef0:	cbz	x19, 26f20 <scols_init_debug@@SMARTCOLS_2.25+0x13b9c>
   26ef4:	mov	x0, x20
   26ef8:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   26efc:	mov	x1, x23
   26f00:	mov	x2, xzr
   26f04:	bl	26f60 <scols_init_debug@@SMARTCOLS_2.25+0x13bdc>
   26f08:	mov	x24, x0
   26f0c:	str	x0, [x19]
   26f10:	mov	x0, x23
   26f14:	bl	7840 <free@plt>
   26f18:	cbnz	x24, 26f28 <scols_init_debug@@SMARTCOLS_2.25+0x13ba4>
   26f1c:	b	26ddc <scols_init_debug@@SMARTCOLS_2.25+0x13a58>
   26f20:	mov	x0, x23
   26f24:	bl	7840 <free@plt>
   26f28:	mov	w0, wzr
   26f2c:	add	sp, sp, #0x1, lsl #12
   26f30:	ldp	x20, x19, [sp, #64]
   26f34:	ldp	x22, x21, [sp, #48]
   26f38:	ldp	x24, x23, [sp, #32]
   26f3c:	ldr	x28, [sp, #16]
   26f40:	ldp	x29, x30, [sp], #80
   26f44:	ret
   26f48:	stp	x29, x30, [sp, #-16]!
   26f4c:	mov	x29, sp
   26f50:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   26f54:	ldr	x0, [x0]
   26f58:	ldp	x29, x30, [sp], #16
   26f5c:	ret
   26f60:	stp	x29, x30, [sp, #-64]!
   26f64:	stp	x28, x23, [sp, #16]
   26f68:	stp	x22, x21, [sp, #32]
   26f6c:	stp	x20, x19, [sp, #48]
   26f70:	mov	x29, sp
   26f74:	sub	sp, sp, #0x1, lsl #12
   26f78:	sub	sp, sp, #0x10
   26f7c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26f80:	add	x8, x8, #0xa8d
   26f84:	cmp	x0, #0x0
   26f88:	csel	x20, x8, x0, eq  // eq = none
   26f8c:	cbz	x1, 271ec <scols_init_debug@@SMARTCOLS_2.25+0x13e68>
   26f90:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   26f94:	mov	x21, x2
   26f98:	add	x0, x0, #0xf5f
   26f9c:	mov	w2, #0x5                   	// #5
   26fa0:	mov	x22, x1
   26fa4:	bl	74d0 <strncmp@plt>
   26fa8:	cbnz	w0, 26fc0 <scols_init_debug@@SMARTCOLS_2.25+0x13c3c>
   26fac:	add	x2, sp, #0x8
   26fb0:	mov	x1, x22
   26fb4:	bl	7cd0 <__xstat@plt>
   26fb8:	cbz	w0, 2710c <scols_init_debug@@SMARTCOLS_2.25+0x13d88>
   26fbc:	add	x22, x22, #0x5
   26fc0:	mov	x0, x22
   26fc4:	bl	7650 <strdup@plt>
   26fc8:	mov	x19, x0
   26fcc:	cbz	x0, 271b0 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>
   26fd0:	mov	w1, #0x2f                  	// #47
   26fd4:	mov	x0, x19
   26fd8:	bl	7940 <strchr@plt>
   26fdc:	cbz	x0, 26ff8 <scols_init_debug@@SMARTCOLS_2.25+0x13c74>
   26fe0:	mov	w23, #0x21                  	// #33
   26fe4:	strb	w23, [x0]
   26fe8:	mov	w1, #0x2f                  	// #47
   26fec:	mov	x0, x19
   26ff0:	bl	7940 <strchr@plt>
   26ff4:	cbnz	x0, 26fe4 <scols_init_debug@@SMARTCOLS_2.25+0x13c60>
   26ff8:	cbz	x21, 27084 <scols_init_debug@@SMARTCOLS_2.25+0x13d00>
   26ffc:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   27000:	add	x0, x0, #0x1db
   27004:	mov	w2, #0x3                   	// #3
   27008:	mov	x1, x22
   2700c:	bl	74d0 <strncmp@plt>
   27010:	cbz	w0, 27084 <scols_init_debug@@SMARTCOLS_2.25+0x13d00>
   27014:	mov	x0, x21
   27018:	bl	7650 <strdup@plt>
   2701c:	mov	x21, x0
   27020:	cbz	x0, 271b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e30>
   27024:	mov	w1, #0x2f                  	// #47
   27028:	mov	x0, x21
   2702c:	bl	7940 <strchr@plt>
   27030:	cbz	x0, 2704c <scols_init_debug@@SMARTCOLS_2.25+0x13cc8>
   27034:	mov	w22, #0x21                  	// #33
   27038:	strb	w22, [x0]
   2703c:	mov	w1, #0x2f                  	// #47
   27040:	mov	x0, x21
   27044:	bl	7940 <strchr@plt>
   27048:	cbnz	x0, 27038 <scols_init_debug@@SMARTCOLS_2.25+0x13cb4>
   2704c:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27050:	add	x2, x2, #0xdea
   27054:	add	x0, sp, #0x8
   27058:	mov	w1, #0x1000                	// #4096
   2705c:	mov	x3, x20
   27060:	mov	x4, x21
   27064:	mov	x5, x19
   27068:	bl	7300 <snprintf@plt>
   2706c:	mov	w20, w0
   27070:	mov	x0, x21
   27074:	bl	7840 <free@plt>
   27078:	cmp	w20, #0xfff
   2707c:	b.hi	271b0 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>  // b.pmore
   27080:	b	2714c <scols_init_debug@@SMARTCOLS_2.25+0x13dc8>
   27084:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27088:	add	x2, x2, #0xe01
   2708c:	add	x0, sp, #0x8
   27090:	mov	w1, #0x1000                	// #4096
   27094:	mov	x3, x20
   27098:	mov	x4, x19
   2709c:	bl	7300 <snprintf@plt>
   270a0:	cmp	w0, #0xfff
   270a4:	b.hi	271b0 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>  // b.pmore
   270a8:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   270ac:	add	x1, x1, #0x1ac
   270b0:	add	x0, sp, #0x8
   270b4:	stur	xzr, [x29, #-8]
   270b8:	bl	73c0 <fopen@plt>
   270bc:	cbz	x0, 27128 <scols_init_debug@@SMARTCOLS_2.25+0x13da4>
   270c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   270c4:	add	x1, x1, #0xcd5
   270c8:	sub	x2, x29, #0x4
   270cc:	sub	x3, x29, #0x8
   270d0:	mov	x22, x0
   270d4:	bl	7490 <__isoc99_fscanf@plt>
   270d8:	cmp	w0, #0x2
   270dc:	b.ne	27118 <scols_init_debug@@SMARTCOLS_2.25+0x13d94>  // b.any
   270e0:	ldp	w9, w8, [x29, #-8]
   270e4:	lsl	w10, w8, #8
   270e8:	and	w8, w8, #0xfffff000
   270ec:	and	x21, x10, #0xfff00
   270f0:	lsr	x8, x8, #12
   270f4:	and	x11, x9, #0xffffff00
   270f8:	bfi	x21, x8, #44, #20
   270fc:	bfxil	x21, x9, #0, #8
   27100:	lsr	x8, x11, #8
   27104:	bfi	x21, x8, #20, #24
   27108:	b	2711c <scols_init_debug@@SMARTCOLS_2.25+0x13d98>
   2710c:	ldr	x21, [sp, #40]
   27110:	mov	x19, xzr
   27114:	b	271b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e30>
   27118:	mov	x21, xzr
   2711c:	mov	x0, x22
   27120:	bl	7370 <fclose@plt>
   27124:	cbnz	x21, 271b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e30>
   27128:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2712c:	add	x2, x2, #0xe15
   27130:	add	x0, sp, #0x8
   27134:	mov	w1, #0x1000                	// #4096
   27138:	mov	x3, x20
   2713c:	mov	x4, x19
   27140:	bl	7300 <snprintf@plt>
   27144:	cmp	w0, #0xfff
   27148:	b.hi	271b0 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>  // b.pmore
   2714c:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   27150:	add	x1, x1, #0x1ac
   27154:	add	x0, sp, #0x8
   27158:	stur	xzr, [x29, #-8]
   2715c:	bl	73c0 <fopen@plt>
   27160:	cbz	x0, 271b0 <scols_init_debug@@SMARTCOLS_2.25+0x13e2c>
   27164:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27168:	add	x1, x1, #0xcd5
   2716c:	sub	x2, x29, #0x4
   27170:	sub	x3, x29, #0x8
   27174:	mov	x20, x0
   27178:	bl	7490 <__isoc99_fscanf@plt>
   2717c:	cmp	w0, #0x2
   27180:	b.ne	271dc <scols_init_debug@@SMARTCOLS_2.25+0x13e58>  // b.any
   27184:	ldp	w9, w8, [x29, #-8]
   27188:	lsl	w10, w8, #8
   2718c:	and	w8, w8, #0xfffff000
   27190:	and	x21, x10, #0xfff00
   27194:	lsr	x8, x8, #12
   27198:	and	x11, x9, #0xffffff00
   2719c:	bfi	x21, x8, #44, #20
   271a0:	bfxil	x21, x9, #0, #8
   271a4:	lsr	x8, x11, #8
   271a8:	bfi	x21, x8, #20, #24
   271ac:	b	271e0 <scols_init_debug@@SMARTCOLS_2.25+0x13e5c>
   271b0:	mov	x21, xzr
   271b4:	mov	x0, x19
   271b8:	bl	7840 <free@plt>
   271bc:	mov	x0, x21
   271c0:	add	sp, sp, #0x1, lsl #12
   271c4:	add	sp, sp, #0x10
   271c8:	ldp	x20, x19, [sp, #48]
   271cc:	ldp	x22, x21, [sp, #32]
   271d0:	ldp	x28, x23, [sp, #16]
   271d4:	ldp	x29, x30, [sp], #64
   271d8:	ret
   271dc:	mov	x21, xzr
   271e0:	mov	x0, x20
   271e4:	bl	7370 <fclose@plt>
   271e8:	b	271b4 <scols_init_debug@@SMARTCOLS_2.25+0x13e30>
   271ec:	adrp	x0, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   271f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   271f4:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   271f8:	add	x0, x0, #0x1c3
   271fc:	add	x1, x1, #0xd95
   27200:	add	x3, x3, #0xda1
   27204:	mov	w2, #0x354                 	// #852
   27208:	bl	7c80 <__assert_fail@plt>
   2720c:	stp	x29, x30, [sp, #-48]!
   27210:	stp	x22, x21, [sp, #16]
   27214:	stp	x20, x19, [sp, #32]
   27218:	mov	x29, sp
   2721c:	cbz	x0, 27264 <scols_init_debug@@SMARTCOLS_2.25+0x13ee0>
   27220:	mov	x20, x2
   27224:	mov	x21, x1
   27228:	mov	x1, xzr
   2722c:	mov	x2, xzr
   27230:	mov	x19, x3
   27234:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   27238:	cbz	x0, 2726c <scols_init_debug@@SMARTCOLS_2.25+0x13ee8>
   2723c:	mov	x1, x21
   27240:	mov	x2, x20
   27244:	mov	x3, x19
   27248:	mov	x22, x0
   2724c:	bl	26d44 <scols_init_debug@@SMARTCOLS_2.25+0x139c0>
   27250:	mov	w19, w0
   27254:	mov	x0, x22
   27258:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   2725c:	mov	w0, w19
   27260:	b	27270 <scols_init_debug@@SMARTCOLS_2.25+0x13eec>
   27264:	mov	w0, #0xffffffea            	// #-22
   27268:	b	27270 <scols_init_debug@@SMARTCOLS_2.25+0x13eec>
   2726c:	mov	w0, #0xfffffff4            	// #-12
   27270:	ldp	x20, x19, [sp, #32]
   27274:	ldp	x22, x21, [sp, #16]
   27278:	ldp	x29, x30, [sp], #48
   2727c:	ret
   27280:	sub	sp, sp, #0x40
   27284:	stp	x20, x19, [sp, #48]
   27288:	mov	x19, x1
   2728c:	mov	x1, xzr
   27290:	mov	x2, xzr
   27294:	stp	x29, x30, [sp, #16]
   27298:	stp	x22, x21, [sp, #32]
   2729c:	add	x29, sp, #0x10
   272a0:	str	xzr, [sp, #8]
   272a4:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   272a8:	mov	x20, x0
   272ac:	cbz	x0, 27330 <scols_init_debug@@SMARTCOLS_2.25+0x13fac>
   272b0:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   272b4:	add	x2, x2, #0xd60
   272b8:	add	x1, sp, #0x8
   272bc:	mov	x0, x20
   272c0:	bl	24074 <scols_init_debug@@SMARTCOLS_2.25+0x10cf0>
   272c4:	cmp	w0, #0x1
   272c8:	mov	w21, wzr
   272cc:	b.lt	27334 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>  // b.tstop
   272d0:	ldr	x22, [sp, #8]
   272d4:	cbz	x22, 27334 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>
   272d8:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   272dc:	add	x1, x1, #0xd68
   272e0:	mov	w2, #0x4                   	// #4
   272e4:	mov	x0, x22
   272e8:	bl	74d0 <strncmp@plt>
   272ec:	cbz	w0, 27310 <scols_init_debug@@SMARTCOLS_2.25+0x13f8c>
   272f0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   272f4:	add	x1, x1, #0xd6d
   272f8:	mov	w2, #0x11                  	// #17
   272fc:	mov	x0, x22
   27300:	bl	74d0 <strncmp@plt>
   27304:	cmp	w0, #0x0
   27308:	cset	w21, eq  // eq = none
   2730c:	b	27334 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>
   27310:	add	x0, x22, #0x4
   27314:	mov	w1, #0x2d                  	// #45
   27318:	bl	76c0 <strrchr@plt>
   2731c:	cbz	x0, 27330 <scols_init_debug@@SMARTCOLS_2.25+0x13fac>
   27320:	ldrb	w8, [x0, #1]
   27324:	cmp	w8, #0x0
   27328:	cset	w21, ne  // ne = any
   2732c:	b	27334 <scols_init_debug@@SMARTCOLS_2.25+0x13fb0>
   27330:	mov	w21, wzr
   27334:	mov	x0, x20
   27338:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   2733c:	ldr	x0, [sp, #8]
   27340:	cbz	x19, 2734c <scols_init_debug@@SMARTCOLS_2.25+0x13fc8>
   27344:	str	x0, [x19]
   27348:	b	27350 <scols_init_debug@@SMARTCOLS_2.25+0x13fcc>
   2734c:	bl	7840 <free@plt>
   27350:	mov	w0, w21
   27354:	ldp	x20, x19, [sp, #48]
   27358:	ldp	x22, x21, [sp, #32]
   2735c:	ldp	x29, x30, [sp, #16]
   27360:	add	sp, sp, #0x40
   27364:	ret
   27368:	stp	x29, x30, [sp, #-48]!
   2736c:	str	x21, [sp, #16]
   27370:	stp	x20, x19, [sp, #32]
   27374:	mov	x29, sp
   27378:	cbz	x0, 273c8 <scols_init_debug@@SMARTCOLS_2.25+0x14044>
   2737c:	mov	x1, xzr
   27380:	mov	x2, xzr
   27384:	mov	x19, x0
   27388:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   2738c:	cbz	x0, 273c8 <scols_init_debug@@SMARTCOLS_2.25+0x14044>
   27390:	add	x3, x29, #0x18
   27394:	mov	x1, xzr
   27398:	mov	x2, xzr
   2739c:	mov	x20, x0
   273a0:	bl	26d44 <scols_init_debug@@SMARTCOLS_2.25+0x139c0>
   273a4:	mov	w21, w0
   273a8:	mov	x0, x20
   273ac:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   273b0:	ldr	x8, [x29, #24]
   273b4:	cmp	x8, x19
   273b8:	cset	w8, eq  // eq = none
   273bc:	cmp	w21, #0x0
   273c0:	csinv	w0, w8, wzr, eq  // eq = none
   273c4:	b	273cc <scols_init_debug@@SMARTCOLS_2.25+0x14048>
   273c8:	mov	w0, #0xffffffff            	// #-1
   273cc:	ldp	x20, x19, [sp, #32]
   273d0:	ldr	x21, [sp, #16]
   273d4:	ldp	x29, x30, [sp], #48
   273d8:	ret
   273dc:	stp	x29, x30, [sp, #-80]!
   273e0:	stp	x28, x25, [sp, #16]
   273e4:	stp	x24, x23, [sp, #32]
   273e8:	stp	x22, x21, [sp, #48]
   273ec:	stp	x20, x19, [sp, #64]
   273f0:	mov	x29, sp
   273f4:	sub	sp, sp, #0x1, lsl #12
   273f8:	mov	x19, x4
   273fc:	mov	x21, x3
   27400:	mov	x22, x2
   27404:	mov	x23, x1
   27408:	mov	x24, x0
   2740c:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   27410:	cbz	x0, 274d8 <scols_init_debug@@SMARTCOLS_2.25+0x14154>
   27414:	ldrb	w8, [x0, #32]
   27418:	mov	x20, x0
   2741c:	tbnz	w8, #1, 274d8 <scols_init_debug@@SMARTCOLS_2.25+0x14154>
   27420:	tbnz	w8, #0, 27494 <scols_init_debug@@SMARTCOLS_2.25+0x14110>
   27424:	adrp	x3, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27428:	orr	w8, w8, #0x2
   2742c:	add	x3, x3, #0x7b6
   27430:	mov	x1, sp
   27434:	mov	w2, #0xfff                 	// #4095
   27438:	mov	x0, x24
   2743c:	strb	w8, [x20, #32]
   27440:	mov	x25, sp
   27444:	bl	23b3c <scols_init_debug@@SMARTCOLS_2.25+0x107b8>
   27448:	tbnz	x0, #63, 274dc <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   2744c:	strb	wzr, [x25, x0]
   27450:	mov	x0, sp
   27454:	mov	w1, #0x2f                  	// #47
   27458:	bl	76c0 <strrchr@plt>
   2745c:	cbz	x0, 274f8 <scols_init_debug@@SMARTCOLS_2.25+0x14174>
   27460:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27464:	add	x0, x0, #0x1
   27468:	add	x2, x20, #0x10
   2746c:	add	x3, x20, #0x14
   27470:	add	x4, x20, #0x18
   27474:	add	x5, x20, #0x1c
   27478:	add	x1, x1, #0xd7f
   2747c:	bl	7b60 <__isoc99_sscanf@plt>
   27480:	cmp	w0, #0x4
   27484:	b.ne	274f8 <scols_init_debug@@SMARTCOLS_2.25+0x14174>  // b.any
   27488:	ldrb	w8, [x20, #32]
   2748c:	orr	w8, w8, #0x1
   27490:	strb	w8, [x20, #32]
   27494:	cbz	x23, 274a0 <scols_init_debug@@SMARTCOLS_2.25+0x1411c>
   27498:	ldr	w8, [x20, #16]
   2749c:	str	w8, [x23]
   274a0:	cbz	x22, 274ac <scols_init_debug@@SMARTCOLS_2.25+0x14128>
   274a4:	ldr	w8, [x20, #20]
   274a8:	str	w8, [x22]
   274ac:	cbz	x21, 274b8 <scols_init_debug@@SMARTCOLS_2.25+0x14134>
   274b0:	ldr	w8, [x20, #24]
   274b4:	str	w8, [x21]
   274b8:	cbz	x19, 274c4 <scols_init_debug@@SMARTCOLS_2.25+0x14140>
   274bc:	ldr	w8, [x20, #28]
   274c0:	str	w8, [x19]
   274c4:	ldrb	w8, [x20, #32]
   274c8:	mov	w0, wzr
   274cc:	and	w8, w8, #0xfffffffd
   274d0:	strb	w8, [x20, #32]
   274d4:	b	274dc <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   274d8:	mov	w0, #0xffffffea            	// #-22
   274dc:	add	sp, sp, #0x1, lsl #12
   274e0:	ldp	x20, x19, [sp, #64]
   274e4:	ldp	x22, x21, [sp, #48]
   274e8:	ldp	x24, x23, [sp, #32]
   274ec:	ldp	x28, x25, [sp, #16]
   274f0:	ldp	x29, x30, [sp], #80
   274f4:	ret
   274f8:	mov	w0, #0xffffffff            	// #-1
   274fc:	b	274dc <scols_init_debug@@SMARTCOLS_2.25+0x14158>
   27500:	stp	x29, x30, [sp, #-48]!
   27504:	stp	x28, x21, [sp, #16]
   27508:	stp	x20, x19, [sp, #32]
   2750c:	mov	x29, sp
   27510:	sub	sp, sp, #0x410
   27514:	mov	x21, x0
   27518:	mov	x0, xzr
   2751c:	cbz	x1, 2754c <scols_init_debug@@SMARTCOLS_2.25+0x141c8>
   27520:	mov	x19, x2
   27524:	cbz	x2, 2754c <scols_init_debug@@SMARTCOLS_2.25+0x141c8>
   27528:	mov	x20, x1
   2752c:	sub	x1, x29, #0x4
   27530:	mov	x0, x21
   27534:	mov	x2, xzr
   27538:	mov	x3, xzr
   2753c:	mov	x4, xzr
   27540:	bl	273dc <scols_init_debug@@SMARTCOLS_2.25+0x14058>
   27544:	cbz	w0, 27560 <scols_init_debug@@SMARTCOLS_2.25+0x141dc>
   27548:	mov	x0, xzr
   2754c:	add	sp, sp, #0x410
   27550:	ldp	x20, x19, [sp, #32]
   27554:	ldp	x28, x21, [sp, #16]
   27558:	ldp	x29, x30, [sp], #48
   2755c:	ret
   27560:	mov	x0, x21
   27564:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   27568:	ldur	w6, [x29, #-4]
   2756c:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   27570:	add	x8, x8, #0xa8d
   27574:	cmp	x0, #0x0
   27578:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2757c:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27580:	csel	x3, x8, x0, eq  // eq = none
   27584:	add	x2, x2, #0xe7d
   27588:	add	x4, x4, #0xe94
   2758c:	add	x0, sp, #0xc
   27590:	mov	w1, #0x400                 	// #1024
   27594:	mov	x5, x20
   27598:	mov	x7, x19
   2759c:	bl	7300 <snprintf@plt>
   275a0:	tbnz	w0, #31, 27548 <scols_init_debug@@SMARTCOLS_2.25+0x141c4>
   275a4:	cmp	w0, #0x3ff
   275a8:	b.hi	27548 <scols_init_debug@@SMARTCOLS_2.25+0x141c4>  // b.pmore
   275ac:	adrp	x1, 28000 <scols_init_debug@@SMARTCOLS_2.25+0x14c7c>
   275b0:	add	x1, x1, #0x1ac
   275b4:	add	x0, sp, #0xc
   275b8:	bl	73c0 <fopen@plt>
   275bc:	cbz	x0, 2754c <scols_init_debug@@SMARTCOLS_2.25+0x141c8>
   275c0:	adrp	x1, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   275c4:	add	x1, x1, #0xd8b
   275c8:	add	x2, sp, #0xc
   275cc:	mov	x19, x0
   275d0:	bl	7490 <__isoc99_fscanf@plt>
   275d4:	mov	w20, w0
   275d8:	mov	x0, x19
   275dc:	bl	7370 <fclose@plt>
   275e0:	cmp	w20, #0x1
   275e4:	b.ne	27548 <scols_init_debug@@SMARTCOLS_2.25+0x141c4>  // b.any
   275e8:	add	x0, sp, #0xc
   275ec:	bl	7650 <strdup@plt>
   275f0:	b	2754c <scols_init_debug@@SMARTCOLS_2.25+0x141c8>
   275f4:	stp	x29, x30, [sp, #-48]!
   275f8:	str	x28, [sp, #16]
   275fc:	stp	x20, x19, [sp, #32]
   27600:	mov	x29, sp
   27604:	sub	sp, sp, #0x1, lsl #12
   27608:	sub	sp, sp, #0x80
   2760c:	cbz	x1, 27630 <scols_init_debug@@SMARTCOLS_2.25+0x142ac>
   27610:	mov	x19, x1
   27614:	mov	x1, sp
   27618:	mov	x2, xzr
   2761c:	mov	x3, xzr
   27620:	mov	x4, xzr
   27624:	mov	x20, x0
   27628:	bl	273dc <scols_init_debug@@SMARTCOLS_2.25+0x14058>
   2762c:	cbz	w0, 2764c <scols_init_debug@@SMARTCOLS_2.25+0x142c8>
   27630:	mov	w0, wzr
   27634:	add	sp, sp, #0x1, lsl #12
   27638:	add	sp, sp, #0x80
   2763c:	ldp	x20, x19, [sp, #32]
   27640:	ldr	x28, [sp, #16]
   27644:	ldp	x29, x30, [sp], #48
   27648:	ret
   2764c:	mov	x0, x20
   27650:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   27654:	ldr	w6, [sp]
   27658:	adrp	x8, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   2765c:	add	x8, x8, #0xa8d
   27660:	cmp	x0, #0x0
   27664:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27668:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2766c:	csel	x3, x8, x0, eq  // eq = none
   27670:	add	x2, x2, #0xe9f
   27674:	add	x4, x4, #0xe94
   27678:	add	x0, sp, #0x80
   2767c:	mov	w1, #0x1000                	// #4096
   27680:	mov	x5, x19
   27684:	bl	7300 <snprintf@plt>
   27688:	tbnz	w0, #31, 27630 <scols_init_debug@@SMARTCOLS_2.25+0x142ac>
   2768c:	cmp	w0, #0xfff
   27690:	b.hi	27630 <scols_init_debug@@SMARTCOLS_2.25+0x142ac>  // b.pmore
   27694:	add	x1, sp, #0x80
   27698:	mov	x2, sp
   2769c:	mov	w0, wzr
   276a0:	bl	7cd0 <__xstat@plt>
   276a4:	ldr	w8, [sp, #16]
   276a8:	cmp	w0, #0x0
   276ac:	cset	w9, eq  // eq = none
   276b0:	and	w8, w8, #0xf000
   276b4:	cmp	w8, #0x4, lsl #12
   276b8:	cset	w8, eq  // eq = none
   276bc:	and	w0, w9, w8
   276c0:	b	27634 <scols_init_debug@@SMARTCOLS_2.25+0x142b0>
   276c4:	stp	x29, x30, [sp, #-32]!
   276c8:	str	x28, [sp, #16]
   276cc:	mov	x29, sp
   276d0:	sub	sp, sp, #0x1, lsl #12
   276d4:	sub	sp, sp, #0x80
   276d8:	mov	x2, x1
   276dc:	add	x1, sp, #0x80
   276e0:	bl	27714 <scols_init_debug@@SMARTCOLS_2.25+0x14390>
   276e4:	cbz	x0, 27700 <scols_init_debug@@SMARTCOLS_2.25+0x1437c>
   276e8:	add	x1, sp, #0x80
   276ec:	mov	x2, sp
   276f0:	mov	w0, wzr
   276f4:	bl	7cd0 <__xstat@plt>
   276f8:	cmp	w0, #0x0
   276fc:	cset	w0, eq  // eq = none
   27700:	add	sp, sp, #0x1, lsl #12
   27704:	add	sp, sp, #0x80
   27708:	ldr	x28, [sp, #16]
   2770c:	ldp	x29, x30, [sp], #32
   27710:	ret
   27714:	sub	sp, sp, #0x50
   27718:	stp	x29, x30, [sp, #32]
   2771c:	add	x29, sp, #0x20
   27720:	stp	x20, x19, [sp, #64]
   27724:	mov	x20, x2
   27728:	mov	x19, x1
   2772c:	add	x1, x29, #0x1c
   27730:	add	x2, x29, #0x18
   27734:	sub	x3, x29, #0x4
   27738:	sub	x4, x29, #0x8
   2773c:	str	x21, [sp, #48]
   27740:	mov	x21, x0
   27744:	bl	273dc <scols_init_debug@@SMARTCOLS_2.25+0x14058>
   27748:	cbz	w0, 27754 <scols_init_debug@@SMARTCOLS_2.25+0x143d0>
   2774c:	mov	x0, xzr
   27750:	b	277b0 <scols_init_debug@@SMARTCOLS_2.25+0x1442c>
   27754:	mov	x0, x21
   27758:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   2775c:	ldp	w6, w5, [x29, #24]
   27760:	ldp	w8, w7, [x29, #-8]
   27764:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   27768:	add	x9, x9, #0xa8d
   2776c:	cmp	x0, #0x0
   27770:	csel	x3, x9, x0, eq  // eq = none
   27774:	cbz	x20, 27788 <scols_init_debug@@SMARTCOLS_2.25+0x14404>
   27778:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2777c:	str	x20, [sp, #8]
   27780:	add	x2, x2, #0xeb3
   27784:	b	27790 <scols_init_debug@@SMARTCOLS_2.25+0x1440c>
   27788:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   2778c:	add	x2, x2, #0xedd
   27790:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27794:	add	x4, x4, #0xecf
   27798:	mov	w1, #0x1000                	// #4096
   2779c:	mov	x0, x19
   277a0:	str	w8, [sp]
   277a4:	bl	7300 <snprintf@plt>
   277a8:	cmp	w0, #0xfff
   277ac:	csel	x0, xzr, x19, hi  // hi = pmore
   277b0:	ldp	x20, x19, [sp, #64]
   277b4:	ldr	x21, [sp, #48]
   277b8:	ldp	x29, x30, [sp, #32]
   277bc:	add	sp, sp, #0x50
   277c0:	ret
   277c4:	stp	x29, x30, [sp, #-48]!
   277c8:	str	x28, [sp, #16]
   277cc:	stp	x20, x19, [sp, #32]
   277d0:	mov	x29, sp
   277d4:	sub	sp, sp, #0x2, lsl #12
   277d8:	sub	sp, sp, #0x90
   277dc:	mov	x19, x1
   277e0:	add	x1, sp, #0x90
   277e4:	add	x2, sp, #0x10
   277e8:	add	x3, x29, #0x1c
   277ec:	add	x4, x29, #0x18
   277f0:	mov	x20, x0
   277f4:	bl	273dc <scols_init_debug@@SMARTCOLS_2.25+0x14058>
   277f8:	cbnz	w0, 2784c <scols_init_debug@@SMARTCOLS_2.25+0x144c8>
   277fc:	mov	x0, x20
   27800:	bl	229e8 <scols_init_debug@@SMARTCOLS_2.25+0xf664>
   27804:	ldr	w5, [sp, #144]
   27808:	ldr	w6, [sp, #16]
   2780c:	ldp	w8, w7, [x29, #24]
   27810:	adrp	x9, 29000 <scols_init_debug@@SMARTCOLS_2.25+0x15c7c>
   27814:	add	x9, x9, #0xa8d
   27818:	cmp	x0, #0x0
   2781c:	csel	x3, x9, x0, eq  // eq = none
   27820:	adrp	x2, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27824:	adrp	x4, 2a000 <scols_init_debug@@SMARTCOLS_2.25+0x16c7c>
   27828:	add	x0, sp, #0x1, lsl #12
   2782c:	add	x2, x2, #0xedd
   27830:	add	x4, x4, #0xecf
   27834:	add	x0, x0, #0x90
   27838:	mov	w1, #0x1000                	// #4096
   2783c:	str	w8, [sp]
   27840:	bl	7300 <snprintf@plt>
   27844:	cmp	w0, #0xfff
   27848:	b.ls	27868 <scols_init_debug@@SMARTCOLS_2.25+0x144e4>  // b.plast
   2784c:	mov	w0, wzr
   27850:	add	sp, sp, #0x2, lsl #12
   27854:	add	sp, sp, #0x90
   27858:	ldp	x20, x19, [sp, #32]
   2785c:	ldr	x28, [sp, #16]
   27860:	ldp	x29, x30, [sp], #48
   27864:	ret
   27868:	add	x1, sp, #0x1, lsl #12
   2786c:	add	x1, x1, #0x90
   27870:	add	x2, sp, #0x10
   27874:	mov	w0, wzr
   27878:	bl	7cd0 <__xstat@plt>
   2787c:	mov	w8, w0
   27880:	mov	w0, wzr
   27884:	cbnz	w8, 27850 <scols_init_debug@@SMARTCOLS_2.25+0x144cc>
   27888:	add	x0, sp, #0x1, lsl #12
   2788c:	add	x0, x0, #0x90
   27890:	add	x1, sp, #0x90
   27894:	mov	w2, #0xfff                 	// #4095
   27898:	add	x20, sp, #0x90
   2789c:	bl	71c0 <readlink@plt>
   278a0:	tbnz	x0, #63, 2784c <scols_init_debug@@SMARTCOLS_2.25+0x144c8>
   278a4:	strb	wzr, [x20, x0]
   278a8:	add	x0, sp, #0x90
   278ac:	mov	x1, x19
   278b0:	bl	7af0 <strstr@plt>
   278b4:	cmp	x0, #0x0
   278b8:	cset	w0, ne  // ne = any
   278bc:	b	27850 <scols_init_debug@@SMARTCOLS_2.25+0x144cc>
   278c0:	mov	x1, x0
   278c4:	mov	x0, xzr
   278c8:	mov	x2, xzr
   278cc:	b	26f60 <scols_init_debug@@SMARTCOLS_2.25+0x13bdc>
   278d0:	sub	sp, sp, #0xb0
   278d4:	stp	x29, x30, [sp, #128]
   278d8:	stp	x22, x21, [sp, #144]
   278dc:	stp	x20, x19, [sp, #160]
   278e0:	add	x29, sp, #0x80
   278e4:	mov	x21, x2
   278e8:	mov	x19, x1
   278ec:	mov	x20, x0
   278f0:	bl	2647c <scols_init_debug@@SMARTCOLS_2.25+0x130f8>
   278f4:	cbz	x0, 27978 <scols_init_debug@@SMARTCOLS_2.25+0x145f4>
   278f8:	mov	x22, x0
   278fc:	bl	7030 <strlen@plt>
   27900:	add	x8, x0, #0x6
   27904:	cmp	x8, x21
   27908:	b.hi	27974 <scols_init_debug@@SMARTCOLS_2.25+0x145f0>  // b.pmore
   2790c:	add	x8, x19, #0x5
   27910:	add	x2, x0, #0x1
   27914:	mov	x0, x8
   27918:	mov	x1, x22
   2791c:	bl	6fb0 <memmove@plt>
   27920:	mov	w8, #0x642f                	// #25647
   27924:	movk	w8, #0x7665, lsl #16
   27928:	mov	w9, #0x2f                  	// #47
   2792c:	mov	x2, sp
   27930:	mov	w0, wzr
   27934:	mov	x1, x19
   27938:	str	w8, [x19]
   2793c:	strb	w9, [x19, #4]
   27940:	bl	7cd0 <__xstat@plt>
   27944:	cbnz	w0, 27974 <scols_init_debug@@SMARTCOLS_2.25+0x145f0>
   27948:	ldr	w8, [sp, #16]
   2794c:	and	w8, w8, #0xf000
   27950:	cmp	w8, #0x6, lsl #12
   27954:	b.ne	27974 <scols_init_debug@@SMARTCOLS_2.25+0x145f0>  // b.any
   27958:	ldr	x21, [sp, #32]
   2795c:	mov	x0, x20
   27960:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   27964:	ldr	x8, [x0]
   27968:	cmp	x21, x8
   2796c:	csel	x0, x19, xzr, eq  // eq = none
   27970:	b	27978 <scols_init_debug@@SMARTCOLS_2.25+0x145f4>
   27974:	mov	x0, xzr
   27978:	ldp	x20, x19, [sp, #160]
   2797c:	ldp	x22, x21, [sp, #144]
   27980:	ldp	x29, x30, [sp, #128]
   27984:	add	sp, sp, #0xb0
   27988:	ret
   2798c:	sub	sp, sp, #0xb0
   27990:	stp	x22, x21, [sp, #144]
   27994:	stp	x20, x19, [sp, #160]
   27998:	mov	x21, x2
   2799c:	mov	x20, x1
   279a0:	mov	x1, xzr
   279a4:	mov	x2, xzr
   279a8:	stp	x29, x30, [sp, #128]
   279ac:	add	x29, sp, #0x80
   279b0:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   279b4:	cbz	x0, 27a58 <scols_init_debug@@SMARTCOLS_2.25+0x146d4>
   279b8:	mov	x1, x20
   279bc:	mov	x2, x21
   279c0:	mov	x19, x0
   279c4:	bl	2647c <scols_init_debug@@SMARTCOLS_2.25+0x130f8>
   279c8:	cbz	x0, 27a48 <scols_init_debug@@SMARTCOLS_2.25+0x146c4>
   279cc:	mov	x22, x0
   279d0:	bl	7030 <strlen@plt>
   279d4:	add	x8, x0, #0x6
   279d8:	cmp	x8, x21
   279dc:	b.hi	27a48 <scols_init_debug@@SMARTCOLS_2.25+0x146c4>  // b.pmore
   279e0:	add	x8, x20, #0x5
   279e4:	add	x2, x0, #0x1
   279e8:	mov	x0, x8
   279ec:	mov	x1, x22
   279f0:	bl	6fb0 <memmove@plt>
   279f4:	mov	w8, #0x642f                	// #25647
   279f8:	movk	w8, #0x7665, lsl #16
   279fc:	mov	w9, #0x2f                  	// #47
   27a00:	mov	x2, sp
   27a04:	mov	w0, wzr
   27a08:	mov	x1, x20
   27a0c:	str	w8, [x20]
   27a10:	strb	w9, [x20, #4]
   27a14:	bl	7cd0 <__xstat@plt>
   27a18:	cbnz	w0, 27a48 <scols_init_debug@@SMARTCOLS_2.25+0x146c4>
   27a1c:	ldr	w8, [sp, #16]
   27a20:	and	w8, w8, #0xf000
   27a24:	cmp	w8, #0x6, lsl #12
   27a28:	b.ne	27a48 <scols_init_debug@@SMARTCOLS_2.25+0x146c4>  // b.any
   27a2c:	ldr	x21, [sp, #32]
   27a30:	mov	x0, x19
   27a34:	bl	22b3c <scols_init_debug@@SMARTCOLS_2.25+0xf7b8>
   27a38:	ldr	x8, [x0]
   27a3c:	cmp	x21, x8
   27a40:	csel	x20, x20, xzr, eq  // eq = none
   27a44:	b	27a4c <scols_init_debug@@SMARTCOLS_2.25+0x146c8>
   27a48:	mov	x20, xzr
   27a4c:	mov	x0, x19
   27a50:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   27a54:	b	27a5c <scols_init_debug@@SMARTCOLS_2.25+0x146d8>
   27a58:	mov	x20, xzr
   27a5c:	mov	x0, x20
   27a60:	ldp	x20, x19, [sp, #160]
   27a64:	ldp	x22, x21, [sp, #144]
   27a68:	ldp	x29, x30, [sp, #128]
   27a6c:	add	sp, sp, #0xb0
   27a70:	ret
   27a74:	stp	x29, x30, [sp, #-48]!
   27a78:	stp	x20, x19, [sp, #32]
   27a7c:	mov	x19, x2
   27a80:	mov	x20, x1
   27a84:	mov	x1, xzr
   27a88:	mov	x2, xzr
   27a8c:	str	x21, [sp, #16]
   27a90:	mov	x29, sp
   27a94:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   27a98:	cbz	x0, 27abc <scols_init_debug@@SMARTCOLS_2.25+0x14738>
   27a9c:	mov	x1, x20
   27aa0:	mov	x2, x19
   27aa4:	mov	x21, x0
   27aa8:	bl	2647c <scols_init_debug@@SMARTCOLS_2.25+0x130f8>
   27aac:	mov	x19, x0
   27ab0:	mov	x0, x21
   27ab4:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   27ab8:	mov	x0, x19
   27abc:	ldp	x20, x19, [sp, #32]
   27ac0:	ldr	x21, [sp, #16]
   27ac4:	ldp	x29, x30, [sp], #48
   27ac8:	ret
   27acc:	stp	x29, x30, [sp, #-48]!
   27ad0:	str	x28, [sp, #16]
   27ad4:	stp	x20, x19, [sp, #32]
   27ad8:	mov	x29, sp
   27adc:	sub	sp, sp, #0x1, lsl #12
   27ae0:	sub	sp, sp, #0x10
   27ae4:	mov	x1, xzr
   27ae8:	mov	x2, xzr
   27aec:	bl	25f28 <scols_init_debug@@SMARTCOLS_2.25+0x12ba4>
   27af0:	cbz	x0, 27b20 <scols_init_debug@@SMARTCOLS_2.25+0x1479c>
   27af4:	add	x1, sp, #0xc
   27af8:	mov	w2, #0x1001                	// #4097
   27afc:	mov	x19, x0
   27b00:	bl	2647c <scols_init_debug@@SMARTCOLS_2.25+0x130f8>
   27b04:	mov	x1, x0
   27b08:	mov	x0, x19
   27b0c:	bl	26668 <scols_init_debug@@SMARTCOLS_2.25+0x132e4>
   27b10:	mov	w20, w0
   27b14:	mov	x0, x19
   27b18:	bl	22720 <scols_init_debug@@SMARTCOLS_2.25+0xf39c>
   27b1c:	b	27b24 <scols_init_debug@@SMARTCOLS_2.25+0x147a0>
   27b20:	mov	w20, wzr
   27b24:	mov	w0, w20
   27b28:	add	sp, sp, #0x1, lsl #12
   27b2c:	add	sp, sp, #0x10
   27b30:	ldp	x20, x19, [sp, #32]
   27b34:	ldr	x28, [sp, #16]
   27b38:	ldp	x29, x30, [sp], #48
   27b3c:	ret
   27b40:	adrp	x2, 3c000 <scols_init_debug@@SMARTCOLS_2.25+0x28c7c>
   27b44:	mov	x1, #0x0                   	// #0
   27b48:	ldr	x2, [x2, #1904]
   27b4c:	b	7240 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000027b50 <.fini>:
   27b50:	stp	x29, x30, [sp, #-16]!
   27b54:	mov	x29, sp
   27b58:	ldp	x29, x30, [sp], #16
   27b5c:	ret
