{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445935760595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445935760595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 16:49:19 2015 " "Processing started: Tue Oct 27 16:49:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445935760595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445935760595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445935760595 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445935760782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445935761157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445935761298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445935761298 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445935761860 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762095 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762095 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445935762095 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1445935762095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445935762110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_105\|UART2REG:comb_7\|ready UART:comb_105\|UART2REG:comb_7\|ready " "create_clock -period 1.000 -name UART:comb_105\|UART2REG:comb_7\|ready UART:comb_105\|UART2REG:comb_7\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_105\|UART_RXD:comb_5\|rdy UART:comb_105\|UART_RXD:comb_5\|rdy " "create_clock -period 1.000 -name UART:comb_105\|UART_RXD:comb_5\|rdy UART:comb_105\|UART_RXD:comb_5\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div_c:comb_642\|clk_div Div_c:comb_642\|clk_div " "create_clock -period 1.000 -name Div_c:comb_642\|clk_div Div_c:comb_642\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_644\|r_clk FPGA2AR9331:comb_644\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_644\|r_clk FPGA2AR9331:comb_644\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_6\|clk_div Div:comb_6\|clk_div " "create_clock -period 1.000 -name Div:comb_6\|clk_div Div:comb_6\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_en_u adc_en_u " "create_clock -period 1.000 -name adc_en_u adc_en_u" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762110 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445935762329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762329 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445935762345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445935762360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445935762532 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445935762532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.348 " "Worst-case setup slack is -7.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.348      -313.023 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -7.348      -313.023 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.679      -420.545 Div_c:comb_642\|clk_div  " "   -4.679      -420.545 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535      -165.913 FPGA2AR9331:comb_644\|r_clk  " "   -4.535      -165.913 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395      -131.697 Div:comb_6\|clk_div  " "   -4.395      -131.697 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.538      -335.642 UART:comb_105\|UART2REG:comb_7\|ready  " "   -3.538      -335.642 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.024       -58.894 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -3.024       -58.894 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008       -60.682 Div:comb_4\|clk_div  " "   -3.008       -60.682 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213       -33.173 UART:comb_105\|UART_RXD:comb_5\|rdy  " "   -1.213       -33.173 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585       -11.874 SYS_CLK  " "   -0.585       -11.874 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935762548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.706 " "Worst-case hold slack is -0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706        -1.304 Div_c:comb_642\|clk_div  " "   -0.706        -1.304 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625        -0.625 Div:comb_4\|clk_div  " "   -0.625        -0.625 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447        -0.447 UART:comb_105\|UART2REG:comb_7\|ready  " "   -0.447        -0.447 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149        -0.288 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.149        -0.288 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.100 SYS_CLK  " "   -0.091        -0.100 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy  " "    0.445         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 FPGA2AR9331:comb_644\|r_clk  " "    0.453         0.000 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.454         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 Div:comb_6\|clk_div  " "    0.465         0.000 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935762579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.494 " "Worst-case recovery slack is -1.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494       -18.076 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.494       -18.076 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.582         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935762595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -258.488 Div_c:comb_642\|clk_div  " "   -3.201      -258.488 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_644\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -168.031 UART:comb_105\|UART2REG:comb_7\|ready  " "   -1.487      -168.031 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 Div:comb_6\|clk_div  " "   -1.487       -71.376 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_105\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 adc_en_u  " "    0.451         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.193         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.193         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 SYS_CLK  " "   19.736         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935762610 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935763546 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935763546 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445935763582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445935763642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445935764973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445935765442 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445935765442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.604 " "Worst-case setup slack is -6.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.604      -270.184 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -6.604      -270.184 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.357      -384.540 Div_c:comb_642\|clk_div  " "   -4.357      -384.540 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253      -154.253 FPGA2AR9331:comb_644\|r_clk  " "   -4.253      -154.253 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792      -113.580 Div:comb_6\|clk_div  " "   -3.792      -113.580 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.198      -309.011 UART:comb_105\|UART2REG:comb_7\|ready  " "   -3.198      -309.011 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755       -53.993 Div:comb_4\|clk_div  " "   -2.755       -53.993 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741       -53.812 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.741       -53.812 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042       -28.412 UART:comb_105\|UART_RXD:comb_5\|rdy  " "   -1.042       -28.412 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485        -7.745 SYS_CLK  " "   -0.485        -7.745 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935765488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.617 " "Worst-case hold slack is -0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617        -1.142 Div_c:comb_642\|clk_div  " "   -0.617        -1.142 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569        -0.569 Div:comb_4\|clk_div  " "   -0.569        -0.569 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -0.332 UART:comb_105\|UART2REG:comb_7\|ready  " "   -0.332        -0.332 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -0.533 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.271        -0.533 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.032 SYS_CLK  " "   -0.032        -0.032 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy  " "    0.390         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 FPGA2AR9331:comb_644\|r_clk  " "    0.401         0.000 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 Div:comb_6\|clk_div  " "    0.417         0.000 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935765535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.153 " "Worst-case recovery slack is -1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153       -13.407 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.153       -13.407 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935765582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.409         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935765613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -258.488 Div_c:comb_642\|clk_div  " "   -3.201      -258.488 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_644\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -168.031 UART:comb_105\|UART2REG:comb_7\|ready  " "   -1.487      -168.031 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -71.376 Div:comb_6\|clk_div  " "   -1.487       -71.376 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -43.123 UART:comb_105\|UART_RXD:comb_5\|rdy  " "   -1.487       -43.123 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 adc_en_u  " "    0.494         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.163         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.163         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749         0.000 SYS_CLK  " "   19.749         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935765645 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767321 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767321 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445935767384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445935767931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445935767931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.865 " "Worst-case setup slack is -2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865      -125.486 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -2.865      -125.486 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431       -46.545 FPGA2AR9331:comb_644\|r_clk  " "   -1.431       -46.545 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424      -104.578 Div_c:comb_642\|clk_div  " "   -1.424      -104.578 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -31.918 Div:comb_6\|clk_div  " "   -1.423       -31.918 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119       -87.485 UART:comb_105\|UART2REG:comb_7\|ready  " "   -1.119       -87.485 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892       -10.289 Div:comb_4\|clk_div  " "   -0.892       -10.289 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779       -11.356 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.779       -11.356 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy  " "    0.093         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 SYS_CLK  " "    0.156         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935767962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.595 " "Worst-case hold slack is -0.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595        -1.160 Div_c:comb_642\|clk_div  " "   -0.595        -1.160 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387        -0.387 Div:comb_4\|clk_div  " "   -0.387        -0.387 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -0.278 UART:comb_105\|UART2REG:comb_7\|ready  " "   -0.278        -0.278 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.354 SYS_CLK  " "   -0.150        -0.354 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.065         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy  " "    0.089         0.000 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 FPGA2AR9331:comb_644\|r_clk  " "    0.186         0.000 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 Div:comb_6\|clk_div  " "    0.193         0.000 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935768009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.681 " "Worst-case recovery slack is -0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681        -7.947 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.681        -7.947 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935768056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.393 " "Worst-case removal slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.393         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935768087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -160.000 Div_c:comb_642\|clk_div  " "   -1.000      -160.000 Div_c:comb_642\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -113.000 UART:comb_105\|UART2REG:comb_7\|ready  " "   -1.000      -113.000 UART:comb_105\|UART2REG:comb_7\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_644\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_644\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -48.000 Div:comb_6\|clk_div  " "   -1.000       -48.000 Div:comb_6\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 Div:comb_4\|clk_div  " "   -1.000       -33.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 UART:comb_105\|UART_RXD:comb_5\|rdy  " "   -1.000       -29.000 UART:comb_105\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 adc_en_u  " "    0.435         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.272         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.272         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.243         0.000 SYS_CLK  " "   19.243         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445935768134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935770181 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445935770181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445935771221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445935771221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445935771799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 16:49:31 2015 " "Processing ended: Tue Oct 27 16:49:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445935771799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445935771799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445935771799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445935771799 ""}
