set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {tx_controller.vo tx_controller_v.sdo}}
	{{"Fast Model"} {tx_controller_fast.vo tx_controller_v_fast.sdo}}
}
