### Description
同步 $HDLC$ 协议以 $01111110$ 作为分界符

当数据传送 $11111$ 时，下一位无论是 $1$ 或 $0$， 必须以 $0$ 作为分界符

当出现 $1111111$ 时，信号传输错误

### Code

``` verilog
module top_module(
    input clk,
    input reset,    // Synchronous reset
    input in,
    output disc,
    output flag,
    output err);

    parameter NONE = 0, ONE = 1, TWO = 2, THREE = 3, FOUR = 4, FIVE = 5, SIX = 6, ERROR = 7, DISC = 8, FLAG = 9;
    
    reg[4:1] state, next_state;
    
    always @(posedge clk) begin
        if (reset) state <= NONE;
        else state <= next_state;
    end
    
    always @(*) begin
        case (state) 
            NONE: next_state = in? ONE: NONE;
            ONE: next_state = in? TWO: NONE;
            TWO: next_state = in? THREE: NONE;
            THREE: next_state = in? FOUR: NONE;
            FOUR: next_state = in? FIVE: NONE;
            FIVE: next_state = in? SIX: DISC;
            SIX: next_state = in? ERROR: FLAG;
            ERROR: next_state = in? ERROR: NONE;
            DISC: next_state = in? ONE: NONE;
            FLAG: next_state = in? ONE: NONE;
        endcase
    end
    
    assign err = (state == ERROR);
    assign disc = (state == DISC);
    assign flag = (state == FLAG);
endmodule
```
