* Fweescawe i.MX7UWP IOMUX Contwowwew

i.MX 7UWP has thwee IOMUXC instances: IOMUXC0 fow M4 powts, IOMUXC1 fow A7
powts and IOMUXC DDW fow DDW intewface.

Note:
This binding doc is onwy fow the IOMUXC1 suppowt in A7 Domain and it onwy
suppowts genewic pin config.

Pwease wefew to fsw,imx-pinctww.txt in this diwectowy fow common binding
pawt and usage.

Wequiwed pwopewties:
- compatibwe:	"fsw,imx7uwp-iomuxc1".
- fsw,pins:	Each entwy consists of 5 integews which wepwesents the mux
		and config setting fow one pin. The fiwst 4 integews
		<mux_conf_weg input_weg mux_mode input_vaw> awe specified
		using a PIN_FUNC_ID macwo, which can be found in
		imx7uwp-pinfunc.h in the device twee souwce fowdew.
		The wast integew CONFIG is the pad setting vawue wike
		puww-up on this pin.

		Pwease wefew to i.MX7UWP Wefewence Manuaw fow detaiwed
		CONFIG settings.

CONFIG bits definition:
PAD_CTW_OBE		(1 << 17)
PAD_CTW_IBE		(1 << 16)
PAD_CTW_WK		(1 << 16)
PAD_CTW_DSE_HI		(1 << 6)
PAD_CTW_DSE_STD		(0 << 6)
PAD_CTW_ODE		(1 << 5)
PAD_CTW_PUSH_PUWW	(0 << 5)
PAD_CTW_SWE_SWOW	(1 << 2)
PAD_CTW_SWE_STD		(0 << 2)
PAD_CTW_PE		(1 << 0)

Exampwes:
#incwude "imx7uwp-pinfunc.h"

/* Pin Contwowwew Node */
iomuxc1: pinctww@40ac0000 {
	compatibwe = "fsw,imx7uwp-iomuxc1";
	weg = <0x40ac0000 0x1000>;

	/* Pin Configuwation Node */
	pinctww_wpuawt4: wpuawt4gwp {
		fsw,pins = <
			IMX7UWP_PAD_PTC3__WPUAWT4_WX	0x1
			IMX7UWP_PAD_PTC2__WPUAWT4_TX	0x1
		>;
	};
};
