statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      18.4422
gpu_ipc_2 =     111.7005
gpu_ipc_3 =     172.3827
gpu_tot_sim_cycle_stream_1 = 175022
gpu_tot_sim_cycle_stream_2 = 175022
gpu_tot_sim_cycle_stream_3 = 175021
gpu_sim_insn_1 = 3227799
gpu_sim_insn_2 = 19550048
gpu_sim_insn_3 = 30170592
gpu_sim_cycle = 175023
gpu_sim_insn = 52948439
gpu_ipc =     302.5228
gpu_tot_sim_cycle = 175023
gpu_tot_sim_insn = 52948439
gpu_tot_ipc =     302.5228
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 828423
gpu_stall_icnt2sh    = 1404841
gpu_total_sim_rate=178879

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 965103
	L1I_total_cache_misses = 4677
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14191
L1D_cache:
	L1D_cache_core[0]: Access = 8106, Miss = 4960, Miss_rate = 0.612, Pending_hits = 699, Reservation_fails = 99556
	L1D_cache_core[1]: Access = 7260, Miss = 4562, Miss_rate = 0.628, Pending_hits = 669, Reservation_fails = 90060
	L1D_cache_core[2]: Access = 7335, Miss = 4558, Miss_rate = 0.621, Pending_hits = 747, Reservation_fails = 84413
	L1D_cache_core[3]: Access = 7176, Miss = 4394, Miss_rate = 0.612, Pending_hits = 676, Reservation_fails = 84450
	L1D_cache_core[4]: Access = 6962, Miss = 4407, Miss_rate = 0.633, Pending_hits = 729, Reservation_fails = 86571
	L1D_cache_core[5]: Access = 8027, Miss = 4994, Miss_rate = 0.622, Pending_hits = 761, Reservation_fails = 90986
	L1D_cache_core[6]: Access = 7985, Miss = 4875, Miss_rate = 0.611, Pending_hits = 697, Reservation_fails = 94963
	L1D_cache_core[7]: Access = 7904, Miss = 4933, Miss_rate = 0.624, Pending_hits = 708, Reservation_fails = 92847
	L1D_cache_core[8]: Access = 7255, Miss = 4745, Miss_rate = 0.654, Pending_hits = 778, Reservation_fails = 108659
	L1D_cache_core[9]: Access = 6700, Miss = 4244, Miss_rate = 0.633, Pending_hits = 662, Reservation_fails = 85527
	L1D_cache_core[10]: Access = 1891, Miss = 1891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5239
	L1D_cache_core[11]: Access = 2382, Miss = 2382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2805
	L1D_cache_core[12]: Access = 2278, Miss = 2278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4284
	L1D_cache_core[13]: Access = 1869, Miss = 1869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3637
	L1D_cache_core[14]: Access = 2721, Miss = 2721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1418
	L1D_cache_core[15]: Access = 2828, Miss = 2828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1688, Miss = 1688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5284
	L1D_cache_core[17]: Access = 1726, Miss = 1726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5311
	L1D_cache_core[18]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3136
	L1D_cache_core[19]: Access = 1620, Miss = 1620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5723
	L1D_cache_core[20]: Access = 2840, Miss = 2840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 828
	L1D_cache_core[21]: Access = 2440, Miss = 2440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2315
	L1D_cache_core[22]: Access = 1544, Miss = 1544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7155
	L1D_cache_core[23]: Access = 2570, Miss = 2570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2889
	L1D_cache_core[24]: Access = 2420, Miss = 2420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2095
	L1D_cache_core[25]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4002
	L1D_cache_core[26]: Access = 2174, Miss = 2174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2437
	L1D_cache_core[27]: Access = 2674, Miss = 2674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[28]: Access = 2113, Miss = 2113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4059
	L1D_cache_core[29]: Access = 2990, Miss = 2990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[30]: Access = 2879, Miss = 2879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[31]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2057
	L1D_cache_core[32]: Access = 2072, Miss = 2072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2380
	L1D_cache_core[33]: Access = 2519, Miss = 2519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1917
	L1D_cache_core[34]: Access = 2393, Miss = 2393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1853
	L1D_cache_core[35]: Access = 2074, Miss = 2074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4069
	L1D_cache_core[36]: Access = 2415, Miss = 2415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3133
	L1D_cache_core[37]: Access = 2733, Miss = 2733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 2120, Miss = 2120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5436
	L1D_cache_core[39]: Access = 2498, Miss = 2498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1748
	L1D_cache_core[40]: Access = 2274, Miss = 2274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1765
	L1D_cache_core[41]: Access = 1866, Miss = 1866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3187
	L1D_cache_core[42]: Access = 2660, Miss = 2660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2357, Miss = 2357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1463
	L1D_cache_core[44]: Access = 2077, Miss = 2077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4954
	L1D_cache_core[45]: Access = 2237, Miss = 2237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2226
	L1D_cache_core[46]: Access = 2391, Miss = 2391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2719
	L1D_cache_core[47]: Access = 2049, Miss = 2049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2739
	L1D_cache_core[48]: Access = 2761, Miss = 2761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 471
	L1D_cache_core[49]: Access = 2238, Miss = 2238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984
	L1D_cache_core[50]: Access = 1575, Miss = 1575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[51]: Access = 2878, Miss = 2878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[52]: Access = 2503, Miss = 2503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1667
	L1D_cache_core[53]: Access = 2192, Miss = 2192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2700
	L1D_cache_core[54]: Access = 2340, Miss = 2340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2465
	L1D_cache_core[55]: Access = 2653, Miss = 2653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[56]: Access = 2403, Miss = 2403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3059
	L1D_cache_core[57]: Access = 2774, Miss = 2774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2267, Miss = 2267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1619
	L1D_cache_core[59]: Access = 2323, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2394
	L1D_total_cache_accesses = 190959
	L1D_total_cache_misses = 162921
	L1D_total_cache_miss_rate = 0.8532
	L1D_total_cache_pending_hits = 7126
	L1D_total_cache_reservation_fails = 1047238
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 101726
	L1C_total_cache_misses = 3377
	L1C_total_cache_miss_rate = 0.0332
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 34255
L1T_cache:
	L1T_total_cache_accesses = 382501
	L1T_total_cache_misses = 139280
	L1T_total_cache_miss_rate = 0.3641
	L1T_total_cache_pending_hits = 243221
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 634898
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 98349
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3377
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 34255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 243221
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 139280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 412340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 960426
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4677
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14191
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1751, 478, 647, 512, 926, 868, 1028, 894, 969, 371, 546, 801, 603, 627, 484, 759, 439, 682, 1826, 252, 843, 663, 408, 667, 844, 642, 356, 666, 384, 221, 330, 653, 719, 612, 295, 208, 743, 221, 246, 221, 660, 234, 238, 653, 225, 221, 235, 1098, 
gpgpu_n_tot_thrd_icount = 58650432
gpgpu_n_tot_w_icount = 1832826
gpgpu_n_stall_shd_mem = 2902499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 132235
gpgpu_n_mem_write_global = 31710
gpgpu_n_mem_texture = 139280
gpgpu_n_mem_const = 1888
gpgpu_n_load_insn  = 3778160
gpgpu_n_store_insn = 133671
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1706976
gpgpu_n_const_mem_insn = 1814240
gpgpu_n_param_mem_insn = 961115
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 34255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 34255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1074163
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3514150	W0_Idle:1049559	W0_Scoreboard:14605777	W1:99461	W2:21477	W3:14342	W4:11777	W5:9826	W6:5034	W7:3221	W8:1005	W9:386	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1666745
Warp Occupancy Distribution:
Stall:2292173	W0_Idle:747209	W0_Scoreboard:3407800	W1:99461	W2:21477	W3:14342	W4:11777	W5:9826	W6:5034	W7:3221	W8:1005	W9:386	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:387209
Warp Occupancy Distribution:
Stall:649926	W0_Idle:126969	W0_Scoreboard:5574719	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:649306
warp_utilization0: 0.087287
warp_utilization1: 0.079095
warp_utilization2: 0.092746
traffic_breakdown_coretomem[CONST_ACC_R] = 15104 {8:1888,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1057880 {8:132235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610352 {40:27538,72:915,136:3257,}
traffic_breakdown_coretomem[INST_ACC_R] = 4160 {8:520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1114240 {8:139280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 135864 {72:1887,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17929152 {136:131832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252424 {8:31553,}
traffic_breakdown_memtocore[INST_ACC_R] = 70720 {136:520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 18934328 {136:139223,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 591 
averagemflatency_1 = 672 
averagemflatency_2= 552 
averagemflatency_3 = 548 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 175022 
mrq_lat_table:72758 	3064 	3717 	7716 	20740 	22830 	20046 	12578 	3933 	297 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1496 	4662 	9131 	22218 	101114 	137208 	27872 	764 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48981 	11831 	15964 	31090 	50892 	73115 	64614 	8705 	298 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16244 	231978 	24452 	266 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	12659 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	67 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         6         9        12        19        12        19        20        19        11        11        10        14        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        12        11        12        11        15        14        15        15 
dram[3]:         7         8        13        26        19        20        19        20        11        13        19         9        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        12        17        10        15        12        19 
dram[5]:         6         8        13        10        22        23        17        19        15        11        11        12        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.249543  1.294175  1.369828  1.360101  1.493581  1.517792  1.402082  1.423554  1.500000  1.528986  1.476401  1.442685  1.285714  1.288851  1.244120  1.238174 
dram[1]:  1.281930  1.287488  1.374359  1.365620  1.449509  1.477003  1.409405  1.410614  1.459356  1.492138  1.424585  1.453030  1.266010  1.276490  1.226307  1.234375 
dram[2]:  1.328502  1.241063  1.373057  1.346121  1.497509  1.452962  1.430055  1.424916  1.475285  1.504545  1.440422  1.425564  1.280169  1.291631  1.262489  1.241491 
dram[3]:  1.288235  1.268293  1.343145  1.374789  1.487609  1.475921  1.407303  1.427963  1.474643  1.516602  1.423512  1.423547  1.245915  1.256389  1.233224  1.267472 
dram[4]:  1.282051  1.284269  1.341443  1.355932  1.498577  1.500000  1.442962  1.469178  1.505239  1.481537  1.440120  1.482599  1.243548  1.252922  1.262857  1.240709 
dram[5]:  1.275796  1.265116  1.329402  1.374681  1.458244  1.463903  1.364138  1.426195  1.475997  1.489954  1.441155  1.419331  1.255408  1.251467  1.241094  1.252508 
average row locality = 167680/121569 = 1.379299
average row locality_1 = 61390/38962 = 1.575638
average row locality_2 = 54850/42840 = 1.280345
average row locality_3 = 51440/39767 = 1.293535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1326      1288      1380      1397      1662      1640      1888      1823      1673      1589      1676      1624      1513      1490      1534      1492 
dram[1]:      1313      1302      1377      1358      1624      1578      1762      1761      1584      1580      1598      1623      1504      1511      1501      1501 
dram[2]:      1331      1305      1371      1373      1653      1654      1812      1860      1640      1676      1620      1617      1487      1499      1491      1532 
dram[3]:      1270      1355      1381      1402      1612      1641      1748      1743      1548      1618      1566      1567      1497      1503      1507      1469 
dram[4]:      1355      1345      1398      1381      1660      1703      1897      1874      1705      1647      1625      1612      1515      1481      1547      1469 
dram[5]:      1278      1309      1371      1399      1613      1619      1726      1773      1530      1599      1637      1623      1478      1474      1498      1498 
total reads: 148459
bank skew: 1897/1270 = 1.49
chip skew: 25214/24425 = 1.03
number of total write accesses:
dram[0]:        41        45       209       212       432       450       267       244       323       310       326       289        35        36         0         0 
dram[1]:        42        46       231       207       443       413       276       259       319       318       291       295        38        31         0         0 
dram[2]:        44        49       219       206       451       431       253       256       300       310       290       279        30        29         0         0 
dram[3]:        44        49       216       223       429       443       256       269       313       346       323       295        28        21         0         0 
dram[4]:        45        51       201       219       447       439       268       271       306       319       299       305        27        20         0         0 
dram[5]:        45        51       207       219       430       429       252       285       284       329       310       286        31        19         0         0 
total reads: 19224
min_bank_accesses = 0!
chip skew: 3255/3147 = 1.03
average mf latency per bank:
dram[0]:        904       711       699       637       960       866      1246      1024      1307      1172      1464      1324      1449      1373      1118      1006
dram[1]:        637       650       572       658       764       868       942      1085      1056      1285      1288      1393      1172      1337       778       901
dram[2]:        783       991       667       823       914      1131      1093      1437      1164      1517      1443      1687      1348      2589       984      1283
dram[3]:        646       626       628       628       857       801       920       939      1167      1121      1339      1426      1357      1308       904       783
dram[4]:        940       727       786       658      1083       920      1234      1125      1453      1221      1705      1422      1690      1408      1195      1007
dram[5]:        561       662       583       642       781       838       867      1027      1111      1182      1331      1389      1330      1411       810       850
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      2432      3440      4195      4562      2409      2530      6004      4000      3710      3999      3022      4168
dram[1]:       2891      3658      3211      4536      2833      4850      1975      2648      2548      3386      3451      4642      3483      3574      3892      3059
dram[2]:       2148      2488      4097      5037      3886      2812      2495      3235      3617      3915      3432      5073      2946      4708      3815      2191
dram[3]:       2643      3994      3658      3864      3163      3352      3946      2396      2988      2846      4258      2868      2184      4775      2245      3114
dram[4]:       2472      2509      5116      3322      4522      4485      2564      3625      3176      2033      4988      3628      3270      2923      2779      2913
dram[5]:       3257      2305      4055      4422      3691      3157      3452      2882      2186      3108      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=135775 n_act=20314 n_pre=20299 n_req=27152 n_req_1=5122 n_req_2=8840 n_req_3=13190 n_rd=49984 n_write=4658 bw_util=0.4546 bw_util_1=0.07608 bw_util_2=0.1521 bw_util_3=0.2265 blp=5.968464 blp_1= 2.097506 blp_2= 2.345804 blp_3= 2.940594
 n_activity=212861 dram_eff=0.4934 dram_eff_1=0.08257 dram_eff_2=0.1651 dram_eff_3=0.2458
bk0: 2652a 177276i bk1: 2576a 181915i bk2: 2760a 164516i bk3: 2794a 161780i bk4: 3324a 127906i bk5: 3280a 129821i bk6: 3776a 134991i bk7: 3646a 138070i bk8: 3344a 146905i bk9: 3178a 148484i bk10: 3352a 144123i bk11: 3248a 148410i bk12: 3026a 168946i bk13: 2978a 169997i bk14: 3068a 168347i bk15: 2982a 168638i 
bw_dist = 0.076	0.152	0.226	0.467	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28269
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137159 n_act=20160 n_pre=20145 n_req=26638 n_req_1=4562 n_req_2=8813 n_req_3=13263 n_rd=48951 n_write=4615 bw_util=0.4456 bw_util_1=0.06633 bw_util_2=0.1516 bw_util_3=0.2276 blp=5.657784 blp_1= 1.996440 blp_2= 2.293638 blp_3= 2.884854
 n_activity=215363 dram_eff=0.478 dram_eff_1=0.07115 dram_eff_2=0.1627 dram_eff_3=0.2442
bk0: 2626a 180294i bk1: 2604a 180801i bk2: 2754a 165500i bk3: 2716a 165091i bk4: 3248a 135565i bk5: 3156a 137995i bk6: 3522a 140746i bk7: 3522a 140541i bk8: 3167a 150925i bk9: 3160a 151014i bk10: 3196a 152697i bk11: 3246a 149687i bk12: 3008a 171766i bk13: 3022a 169514i bk14: 3002a 171124i bk15: 3002a 170302i 
bw_dist = 0.066	0.152	0.228	0.487	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.07213
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=136045 n_act=20298 n_pre=20285 n_req=27021 n_req_1=4960 n_req_2=8781 n_req_3=13280 n_rd=49836 n_write=4566 bw_util=0.4528 bw_util_1=0.07386 bw_util_2=0.1511 bw_util_3=0.2278 blp=5.910761 blp_1= 2.040516 blp_2= 2.327643 blp_3= 2.928371
 n_activity=213582 dram_eff=0.4898 dram_eff_1=0.07989 dram_eff_2=0.1635 dram_eff_3=0.2465
bk0: 2662a 180322i bk1: 2610a 177272i bk2: 2742a 163460i bk3: 2746a 163005i bk4: 3306a 130452i bk5: 3308a 126881i bk6: 3624a 141730i bk7: 3720a 136020i bk8: 3278a 150235i bk9: 3352a 145670i bk10: 3240a 148082i bk11: 3234a 145321i bk12: 2972a 172668i bk13: 2998a 170102i bk14: 2982a 171979i bk15: 3062a 167462i 
bw_dist = 0.074	0.151	0.228	0.472	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.49139
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137248 n_act=20126 n_pre=20110 n_req=26611 n_req_1=4627 n_req_2=8727 n_req_3=13257 n_rd=48852 n_write=4694 bw_util=0.445 bw_util_1=0.06723 bw_util_2=0.1503 bw_util_3=0.2275 blp=5.683192 blp_1= 1.955070 blp_2= 2.276950 blp_3= 2.902833
 n_activity=215034 dram_eff=0.4781 dram_eff_1=0.07223 dram_eff_2=0.1615 dram_eff_3=0.2444
bk0: 2540a 181417i bk1: 2710a 178149i bk2: 2762a 163427i bk3: 2804a 163760i bk4: 3224a 138348i bk5: 3282a 133655i bk6: 3496a 143032i bk7: 3486a 141647i bk8: 3094a 152265i bk9: 3236a 149300i bk10: 3132a 148658i bk11: 3134a 151652i bk12: 2994a 171010i bk13: 3006a 171310i bk14: 3014a 170850i bk15: 2938a 173099i 
bw_dist = 0.067	0.150	0.227	0.486	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0143
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=135036 n_act=20483 n_pre=20467 n_req=27416 n_req_1=5408 n_req_2=8789 n_req_3=13219 n_rd=50425 n_write=4619 bw_util=0.4589 bw_util_1=0.0807 bw_util_2=0.1512 bw_util_3=0.227 blp=6.080742 blp_1= 2.100275 blp_2= 2.350229 blp_3= 2.967969
 n_activity=212545 dram_eff=0.4988 dram_eff_1=0.08772 dram_eff_2=0.1644 dram_eff_3=0.2467
bk0: 2710a 175636i bk1: 2690a 177279i bk2: 2796a 161897i bk3: 2762a 161656i bk4: 3320a 125748i bk5: 3406a 128528i bk6: 3791a 134284i bk7: 3748a 137280i bk8: 3410a 144895i bk9: 3294a 146919i bk10: 3250a 145740i bk11: 3224a 147381i bk12: 3030a 167298i bk13: 2962a 170868i bk14: 3094a 167118i bk15: 2938a 169690i 
bw_dist = 0.081	0.151	0.227	0.461	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.76043
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137219 n_act=20185 n_pre=20170 n_req=26564 n_req_1=4518 n_req_2=8788 n_req_3=13258 n_rd=48848 n_write=4608 bw_util=0.4448 bw_util_1=0.06581 bw_util_2=0.1514 bw_util_3=0.2276 blp=5.614546 blp_1= 1.935655 blp_2= 2.295921 blp_3= 2.848577
 n_activity=215623 dram_eff=0.4766 dram_eff_1=0.07051 dram_eff_2=0.1622 dram_eff_3=0.2439
bk0: 2556a 181230i bk1: 2618a 179141i bk2: 2740a 164138i bk3: 2798a 162395i bk4: 3226a 136613i bk5: 3238a 134351i bk6: 3452a 144966i bk7: 3546a 141772i bk8: 3060a 156137i bk9: 3198a 152689i bk10: 3274a 149463i bk11: 3246a 149781i bk12: 2956a 172222i bk13: 2948a 171958i bk14: 2996a 172311i bk15: 2996a 170447i 
bw_dist = 0.066	0.151	0.228	0.489	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26050, Miss = 12657, Miss_rate = 0.486, Pending_hits = 395, Reservation_fails = 9339
L2_cache_bank[1]: Access = 25171, Miss = 12355, Miss_rate = 0.491, Pending_hits = 335, Reservation_fails = 6320
L2_cache_bank[2]: Access = 24731, Miss = 12268, Miss_rate = 0.496, Pending_hits = 354, Reservation_fails = 2326
L2_cache_bank[3]: Access = 25159, Miss = 12223, Miss_rate = 0.486, Pending_hits = 310, Reservation_fails = 3402
L2_cache_bank[4]: Access = 25318, Miss = 12411, Miss_rate = 0.490, Pending_hits = 333, Reservation_fails = 9237
L2_cache_bank[5]: Access = 27300, Miss = 12531, Miss_rate = 0.459, Pending_hits = 355, Reservation_fails = 13034
L2_cache_bank[6]: Access = 24822, Miss = 12136, Miss_rate = 0.489, Pending_hits = 352, Reservation_fails = 1890
L2_cache_bank[7]: Access = 25031, Miss = 12306, Miss_rate = 0.492, Pending_hits = 362, Reservation_fails = 2752
L2_cache_bank[8]: Access = 26151, Miss = 12708, Miss_rate = 0.486, Pending_hits = 327, Reservation_fails = 13614
L2_cache_bank[9]: Access = 25696, Miss = 12520, Miss_rate = 0.487, Pending_hits = 377, Reservation_fails = 7886
L2_cache_bank[10]: Access = 24466, Miss = 12137, Miss_rate = 0.496, Pending_hits = 340, Reservation_fails = 2209
L2_cache_bank[11]: Access = 25315, Miss = 12304, Miss_rate = 0.486, Pending_hits = 376, Reservation_fails = 1886
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26050, Miss = 12657 (0.486), PendingHit = 395 (0.0152)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25171, Miss = 12355 (0.491), PendingHit = 335 (0.0133)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24731, Miss = 12268 (0.496), PendingHit = 354 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25159, Miss = 12223 (0.486), PendingHit = 310 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25318, Miss = 12411 (0.49), PendingHit = 333 (0.0132)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27300, Miss = 12531 (0.459), PendingHit = 355 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24822, Miss = 12136 (0.489), PendingHit = 352 (0.0142)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25031, Miss = 12306 (0.492), PendingHit = 362 (0.0145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26151, Miss = 12708 (0.486), PendingHit = 327 (0.0125)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25696, Miss = 12520 (0.487), PendingHit = 377 (0.0147)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24466, Miss = 12137 (0.496), PendingHit = 340 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25315, Miss = 12304 (0.486), PendingHit = 376 (0.0149)
L2 Cache Total Miss Rate = 0.487
Stream 1: L2 Cache Miss Rate = 0.440
Stream 2: L2 Cache Miss Rate = 0.519
Stream 3: L2 Cache Miss Rate = 0.471
Stream 1: Accesses  = 102884
Stream 1: Misses  = 45251
Stream 2: Accesses  = 101636
Stream 2: Misses  = 52703
Stream 3: Accesses  = 203574
Stream 3: Misses  = 95853
Stream 1+2: Accesses  = 204520
Stream 1+2: Misses  = 97954
Stream 1+2+3: Accesses  = 408094
Stream 1+2+3: Misses  = 193807
Total Accesses  = 305210
MPKI-CORES
CORE_L2MPKI_0	7.082
CORE_L2MPKI_1	6.539
CORE_L2MPKI_2	5.703
CORE_L2MPKI_3	6.334
CORE_L2MPKI_4	5.448
CORE_L2MPKI_5	6.442
CORE_L2MPKI_6	6.816
CORE_L2MPKI_7	7.109
CORE_L2MPKI_8	6.347
CORE_L2MPKI_9	5.966
CORE_L2MPKI_10	2.803
CORE_L2MPKI_11	2.531
CORE_L2MPKI_12	2.513
CORE_L2MPKI_13	2.829
CORE_L2MPKI_14	2.590
CORE_L2MPKI_15	2.563
CORE_L2MPKI_16	2.981
CORE_L2MPKI_17	2.787
CORE_L2MPKI_18	2.467
CORE_L2MPKI_19	3.178
CORE_L2MPKI_20	2.684
CORE_L2MPKI_21	2.495
CORE_L2MPKI_22	3.312
CORE_L2MPKI_23	2.521
CORE_L2MPKI_24	2.436
CORE_L2MPKI_25	2.515
CORE_L2MPKI_26	2.515
CORE_L2MPKI_27	2.501
CORE_L2MPKI_28	2.503
CORE_L2MPKI_29	2.550
CORE_L2MPKI_30	2.584
CORE_L2MPKI_31	2.496
CORE_L2MPKI_32	2.502
CORE_L2MPKI_33	2.593
CORE_L2MPKI_34	2.711
CORE_L2MPKI_35	2.548
CORE_L2MPKI_36	2.507
CORE_L2MPKI_37	2.456
CORE_L2MPKI_38	2.523
CORE_L2MPKI_39	2.528
CORE_L2MPKI_40	2.544
CORE_L2MPKI_41	2.785
CORE_L2MPKI_42	2.488
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.466
CORE_L2MPKI_45	2.494
CORE_L2MPKI_46	2.458
CORE_L2MPKI_47	2.450
CORE_L2MPKI_48	2.437
CORE_L2MPKI_49	2.455
CORE_L2MPKI_50	3.062
CORE_L2MPKI_51	2.505
CORE_L2MPKI_52	2.469
CORE_L2MPKI_53	2.492
CORE_L2MPKI_54	2.467
CORE_L2MPKI_55	2.491
CORE_L2MPKI_56	2.473
CORE_L2MPKI_57	2.510
CORE_L2MPKI_58	2.775
CORE_L2MPKI_59	2.530
Avg_MPKI_Stream1= 4.551
Avg_MPKI_Stream2= 2.574
Avg_MPKI_Stream3= 2.549
MISSES-CORES
CORE_MISSES_0	2223
CORE_MISSES_1	1980
CORE_MISSES_2	1993
CORE_MISSES_3	2006
CORE_MISSES_4	1919
CORE_MISSES_5	2239
CORE_MISSES_6	2084
CORE_MISSES_7	2117
CORE_MISSES_8	2039
CORE_MISSES_9	1911
CORE_MISSES_10	2293
CORE_MISSES_11	2599
CORE_MISSES_12	2471
CORE_MISSES_13	2293
CORE_MISSES_14	3039
CORE_MISSES_15	3123
CORE_MISSES_16	2195
CORE_MISSES_17	2044
CORE_MISSES_18	2453
CORE_MISSES_19	2230
CORE_MISSES_20	3264
CORE_MISSES_21	2625
CORE_MISSES_22	2199
CORE_MISSES_23	2792
CORE_MISSES_24	2538
CORE_MISSES_25	2482
CORE_MISSES_26	2362
CORE_MISSES_27	2882
CORE_MISSES_28	2280
CORE_MISSES_29	3271
CORE_MISSES_30	3155
CORE_MISSES_31	2495
CORE_MISSES_32	2214
CORE_MISSES_33	2759
CORE_MISSES_34	2764
CORE_MISSES_35	2266
CORE_MISSES_36	2546
CORE_MISSES_37	2836
CORE_MISSES_38	2289
CORE_MISSES_39	2684
CORE_MISSES_40	2477
CORE_MISSES_41	2203
CORE_MISSES_42	2838
CORE_MISSES_43	2638
CORE_MISSES_44	2193
CORE_MISSES_45	2384
CORE_MISSES_46	2490
CORE_MISSES_47	2125
CORE_MISSES_48	2856
CORE_MISSES_49	2342
CORE_MISSES_50	2023
CORE_MISSES_51	3076
CORE_MISSES_52	2645
CORE_MISSES_53	2330
CORE_MISSES_54	2453
CORE_MISSES_55	2811
CORE_MISSES_56	2547
CORE_MISSES_57	2966
CORE_MISSES_58	2696
CORE_MISSES_59	2509
L2_MISSES = 148556
L2_total_cache_accesses = 305210
L2_total_cache_misses = 148556
L2_total_cache_miss_rate = 0.4867
L2_total_cache_pending_hits = 4216
L2_total_cache_reservation_fails = 73895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 122405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56801
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 101
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 689
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 122281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2505
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 14480
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 8637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6842
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 462
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 926
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1395089
icnt_total_pkts_simt_to_mem=348029
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      18.4422
gpu_ipc_2 =     111.7005
gpu_ipc_3 =     172.3827
gpu_tot_sim_cycle_stream_1 = 175022
gpu_tot_sim_cycle_stream_2 = 175022
gpu_tot_sim_cycle_stream_3 = 175021
gpu_sim_insn_1 = 3227799
gpu_sim_insn_2 = 19550048
gpu_sim_insn_3 = 30170592
gpu_sim_cycle = 175023
gpu_sim_insn = 52948439
gpu_ipc =     302.5228
gpu_tot_sim_cycle = 175023
gpu_tot_sim_insn = 52948439
gpu_tot_ipc =     302.5228
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 828423
gpu_stall_icnt2sh    = 1404841
gpu_total_sim_rate=178879

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 965103
	L1I_total_cache_misses = 4677
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14191
L1D_cache:
	L1D_cache_core[0]: Access = 8106, Miss = 4960, Miss_rate = 0.612, Pending_hits = 699, Reservation_fails = 99556
	L1D_cache_core[1]: Access = 7260, Miss = 4562, Miss_rate = 0.628, Pending_hits = 669, Reservation_fails = 90060
	L1D_cache_core[2]: Access = 7335, Miss = 4558, Miss_rate = 0.621, Pending_hits = 747, Reservation_fails = 84413
	L1D_cache_core[3]: Access = 7176, Miss = 4394, Miss_rate = 0.612, Pending_hits = 676, Reservation_fails = 84450
	L1D_cache_core[4]: Access = 6962, Miss = 4407, Miss_rate = 0.633, Pending_hits = 729, Reservation_fails = 86571
	L1D_cache_core[5]: Access = 8027, Miss = 4994, Miss_rate = 0.622, Pending_hits = 761, Reservation_fails = 90986
	L1D_cache_core[6]: Access = 7985, Miss = 4875, Miss_rate = 0.611, Pending_hits = 697, Reservation_fails = 94963
	L1D_cache_core[7]: Access = 7904, Miss = 4933, Miss_rate = 0.624, Pending_hits = 708, Reservation_fails = 92847
	L1D_cache_core[8]: Access = 7255, Miss = 4745, Miss_rate = 0.654, Pending_hits = 778, Reservation_fails = 108659
	L1D_cache_core[9]: Access = 6700, Miss = 4244, Miss_rate = 0.633, Pending_hits = 662, Reservation_fails = 85527
	L1D_cache_core[10]: Access = 1891, Miss = 1891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5239
	L1D_cache_core[11]: Access = 2382, Miss = 2382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2805
	L1D_cache_core[12]: Access = 2278, Miss = 2278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4284
	L1D_cache_core[13]: Access = 1869, Miss = 1869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3637
	L1D_cache_core[14]: Access = 2721, Miss = 2721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1418
	L1D_cache_core[15]: Access = 2828, Miss = 2828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1688, Miss = 1688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5284
	L1D_cache_core[17]: Access = 1726, Miss = 1726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5311
	L1D_cache_core[18]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3136
	L1D_cache_core[19]: Access = 1620, Miss = 1620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5723
	L1D_cache_core[20]: Access = 2840, Miss = 2840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 828
	L1D_cache_core[21]: Access = 2440, Miss = 2440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2315
	L1D_cache_core[22]: Access = 1544, Miss = 1544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7155
	L1D_cache_core[23]: Access = 2570, Miss = 2570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2889
	L1D_cache_core[24]: Access = 2420, Miss = 2420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2095
	L1D_cache_core[25]: Access = 2288, Miss = 2288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4002
	L1D_cache_core[26]: Access = 2174, Miss = 2174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2437
	L1D_cache_core[27]: Access = 2674, Miss = 2674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[28]: Access = 2113, Miss = 2113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4059
	L1D_cache_core[29]: Access = 2990, Miss = 2990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[30]: Access = 2879, Miss = 2879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[31]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2057
	L1D_cache_core[32]: Access = 2072, Miss = 2072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2380
	L1D_cache_core[33]: Access = 2519, Miss = 2519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1917
	L1D_cache_core[34]: Access = 2393, Miss = 2393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1853
	L1D_cache_core[35]: Access = 2074, Miss = 2074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4069
	L1D_cache_core[36]: Access = 2415, Miss = 2415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3133
	L1D_cache_core[37]: Access = 2733, Miss = 2733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 2120, Miss = 2120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5436
	L1D_cache_core[39]: Access = 2498, Miss = 2498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1748
	L1D_cache_core[40]: Access = 2274, Miss = 2274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1765
	L1D_cache_core[41]: Access = 1866, Miss = 1866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3187
	L1D_cache_core[42]: Access = 2660, Miss = 2660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2357, Miss = 2357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1463
	L1D_cache_core[44]: Access = 2077, Miss = 2077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4954
	L1D_cache_core[45]: Access = 2237, Miss = 2237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2226
	L1D_cache_core[46]: Access = 2391, Miss = 2391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2719
	L1D_cache_core[47]: Access = 2049, Miss = 2049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2739
	L1D_cache_core[48]: Access = 2761, Miss = 2761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 471
	L1D_cache_core[49]: Access = 2238, Miss = 2238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984
	L1D_cache_core[50]: Access = 1575, Miss = 1575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[51]: Access = 2878, Miss = 2878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[52]: Access = 2503, Miss = 2503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1667
	L1D_cache_core[53]: Access = 2192, Miss = 2192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2700
	L1D_cache_core[54]: Access = 2340, Miss = 2340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2465
	L1D_cache_core[55]: Access = 2653, Miss = 2653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[56]: Access = 2403, Miss = 2403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3059
	L1D_cache_core[57]: Access = 2774, Miss = 2774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2267, Miss = 2267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1619
	L1D_cache_core[59]: Access = 2323, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2394
	L1D_total_cache_accesses = 190959
	L1D_total_cache_misses = 162921
	L1D_total_cache_miss_rate = 0.8532
	L1D_total_cache_pending_hits = 7126
	L1D_total_cache_reservation_fails = 1047238
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 101726
	L1C_total_cache_misses = 3377
	L1C_total_cache_miss_rate = 0.0332
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 34255
L1T_cache:
	L1T_total_cache_accesses = 382501
	L1T_total_cache_misses = 139280
	L1T_total_cache_miss_rate = 0.3641
	L1T_total_cache_pending_hits = 243221
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 634898
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 98349
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3377
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 34255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 243221
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 139280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 412340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 960426
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4677
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14191
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1751, 478, 647, 512, 926, 868, 1028, 894, 969, 371, 546, 801, 603, 627, 484, 759, 439, 682, 1826, 252, 843, 663, 408, 667, 844, 642, 356, 666, 384, 221, 330, 653, 719, 612, 295, 208, 743, 221, 246, 221, 660, 234, 238, 653, 225, 221, 235, 1098, 
gpgpu_n_tot_thrd_icount = 58650432
gpgpu_n_tot_w_icount = 1832826
gpgpu_n_stall_shd_mem = 2902499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 132235
gpgpu_n_mem_write_global = 31710
gpgpu_n_mem_texture = 139280
gpgpu_n_mem_const = 1888
gpgpu_n_load_insn  = 3778160
gpgpu_n_store_insn = 133671
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1706976
gpgpu_n_const_mem_insn = 1814240
gpgpu_n_param_mem_insn = 961115
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 34255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 34255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1074163
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3514150	W0_Idle:1049559	W0_Scoreboard:14605777	W1:99461	W2:21477	W3:14342	W4:11777	W5:9826	W6:5034	W7:3221	W8:1005	W9:386	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1666745
Warp Occupancy Distribution:
Stall:2292173	W0_Idle:747209	W0_Scoreboard:3407800	W1:99461	W2:21477	W3:14342	W4:11777	W5:9826	W6:5034	W7:3221	W8:1005	W9:386	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:387209
Warp Occupancy Distribution:
Stall:649926	W0_Idle:126969	W0_Scoreboard:5574719	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:649306
warp_utilization0: 0.087287
warp_utilization1: 0.079095
warp_utilization2: 0.092746
traffic_breakdown_coretomem[CONST_ACC_R] = 15104 {8:1888,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1057880 {8:132235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610352 {40:27538,72:915,136:3257,}
traffic_breakdown_coretomem[INST_ACC_R] = 4160 {8:520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1114240 {8:139280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 135864 {72:1887,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17929152 {136:131832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252424 {8:31553,}
traffic_breakdown_memtocore[INST_ACC_R] = 70720 {136:520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 18934328 {136:139223,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 591 
averagemflatency_1 = 672 
averagemflatency_2= 552 
averagemflatency_3 = 548 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 175022 
mrq_lat_table:72758 	3064 	3717 	7716 	20740 	22830 	20046 	12578 	3933 	297 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1496 	4662 	9131 	22218 	101114 	137208 	27872 	764 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48981 	11831 	15964 	31090 	50892 	73115 	64614 	8705 	298 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16244 	231978 	24452 	266 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	12659 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	67 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         6         9        12        19        12        19        20        19        11        11        10        14        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        12        11        12        11        15        14        15        15 
dram[3]:         7         8        13        26        19        20        19        20        11        13        19         9        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        12        17        10        15        12        19 
dram[5]:         6         8        13        10        22        23        17        19        15        11        11        12        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.249543  1.294175  1.369828  1.360101  1.493581  1.517792  1.402082  1.423554  1.500000  1.528986  1.476401  1.442685  1.285714  1.288851  1.244120  1.238174 
dram[1]:  1.281930  1.287488  1.374359  1.365620  1.449509  1.477003  1.409405  1.410614  1.459356  1.492138  1.424585  1.453030  1.266010  1.276490  1.226307  1.234375 
dram[2]:  1.328502  1.241063  1.373057  1.346121  1.497509  1.452962  1.430055  1.424916  1.475285  1.504545  1.440422  1.425564  1.280169  1.291631  1.262489  1.241491 
dram[3]:  1.288235  1.268293  1.343145  1.374789  1.487609  1.475921  1.407303  1.427963  1.474643  1.516602  1.423512  1.423547  1.245915  1.256389  1.233224  1.267472 
dram[4]:  1.282051  1.284269  1.341443  1.355932  1.498577  1.500000  1.442962  1.469178  1.505239  1.481537  1.440120  1.482599  1.243548  1.252922  1.262857  1.240709 
dram[5]:  1.275796  1.265116  1.329402  1.374681  1.458244  1.463903  1.364138  1.426195  1.475997  1.489954  1.441155  1.419331  1.255408  1.251467  1.241094  1.252508 
average row locality = 167680/121569 = 1.379299
average row locality_1 = 61390/38962 = 1.575638
average row locality_2 = 54850/42840 = 1.280345
average row locality_3 = 51440/39767 = 1.293535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1326      1288      1380      1397      1662      1640      1888      1823      1673      1589      1676      1624      1513      1490      1534      1492 
dram[1]:      1313      1302      1377      1358      1624      1578      1762      1761      1584      1580      1598      1623      1504      1511      1501      1501 
dram[2]:      1331      1305      1371      1373      1653      1654      1812      1860      1640      1676      1620      1617      1487      1499      1491      1532 
dram[3]:      1270      1355      1381      1402      1612      1641      1748      1743      1548      1618      1566      1567      1497      1503      1507      1469 
dram[4]:      1355      1345      1398      1381      1660      1703      1897      1874      1705      1647      1625      1612      1515      1481      1547      1469 
dram[5]:      1278      1309      1371      1399      1613      1619      1726      1773      1530      1599      1637      1623      1478      1474      1498      1498 
total reads: 148459
bank skew: 1897/1270 = 1.49
chip skew: 25214/24425 = 1.03
number of total write accesses:
dram[0]:        41        45       209       212       432       450       267       244       323       310       326       289        35        36         0         0 
dram[1]:        42        46       231       207       443       413       276       259       319       318       291       295        38        31         0         0 
dram[2]:        44        49       219       206       451       431       253       256       300       310       290       279        30        29         0         0 
dram[3]:        44        49       216       223       429       443       256       269       313       346       323       295        28        21         0         0 
dram[4]:        45        51       201       219       447       439       268       271       306       319       299       305        27        20         0         0 
dram[5]:        45        51       207       219       430       429       252       285       284       329       310       286        31        19         0         0 
total reads: 19224
min_bank_accesses = 0!
chip skew: 3255/3147 = 1.03
average mf latency per bank:
dram[0]:        904       711       699       637       960       866      1246      1024      1307      1172      1464      1324      1449      1373      1118      1006
dram[1]:        637       650       572       658       764       868       942      1085      1056      1285      1288      1393      1172      1337       778       901
dram[2]:        783       991       667       823       914      1131      1093      1437      1164      1517      1443      1687      1348      2589       984      1283
dram[3]:        646       626       628       628       857       801       920       939      1167      1121      1339      1426      1357      1308       904       783
dram[4]:        940       727       786       658      1083       920      1234      1125      1453      1221      1705      1422      1690      1408      1195      1007
dram[5]:        561       662       583       642       781       838       867      1027      1111      1182      1331      1389      1330      1411       810       850
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      2432      3440      4195      4562      2409      2530      6004      4000      3710      3999      3022      4168
dram[1]:       2891      3658      3211      4536      2833      4850      1975      2648      2548      3386      3451      4642      3483      3574      3892      3059
dram[2]:       2148      2488      4097      5037      3886      2812      2495      3235      3617      3915      3432      5073      2946      4708      3815      2191
dram[3]:       2643      3994      3658      3864      3163      3352      3946      2396      2988      2846      4258      2868      2184      4775      2245      3114
dram[4]:       2472      2509      5116      3322      4522      4485      2564      3625      3176      2033      4988      3628      3270      2923      2779      2913
dram[5]:       3257      2305      4055      4422      3691      3157      3452      2882      2186      3108      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=135775 n_act=20314 n_pre=20299 n_req=27152 n_req_1=5122 n_req_2=8840 n_req_3=13190 n_rd=49984 n_write=4658 bw_util=0.4546 bw_util_1=0.07608 bw_util_2=0.1521 bw_util_3=0.2265 blp=5.968464 blp_1= 2.097506 blp_2= 2.345804 blp_3= 2.940594
 n_activity=212861 dram_eff=0.4934 dram_eff_1=0.08257 dram_eff_2=0.1651 dram_eff_3=0.2458
bk0: 2652a 177276i bk1: 2576a 181915i bk2: 2760a 164516i bk3: 2794a 161780i bk4: 3324a 127906i bk5: 3280a 129821i bk6: 3776a 134991i bk7: 3646a 138070i bk8: 3344a 146905i bk9: 3178a 148484i bk10: 3352a 144123i bk11: 3248a 148410i bk12: 3026a 168946i bk13: 2978a 169997i bk14: 3068a 168347i bk15: 2982a 168638i 
bw_dist = 0.076	0.152	0.226	0.467	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28269
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137159 n_act=20160 n_pre=20145 n_req=26638 n_req_1=4562 n_req_2=8813 n_req_3=13263 n_rd=48951 n_write=4615 bw_util=0.4456 bw_util_1=0.06633 bw_util_2=0.1516 bw_util_3=0.2276 blp=5.657784 blp_1= 1.996440 blp_2= 2.293638 blp_3= 2.884854
 n_activity=215363 dram_eff=0.478 dram_eff_1=0.07115 dram_eff_2=0.1627 dram_eff_3=0.2442
bk0: 2626a 180294i bk1: 2604a 180801i bk2: 2754a 165500i bk3: 2716a 165091i bk4: 3248a 135565i bk5: 3156a 137995i bk6: 3522a 140746i bk7: 3522a 140541i bk8: 3167a 150925i bk9: 3160a 151014i bk10: 3196a 152697i bk11: 3246a 149687i bk12: 3008a 171766i bk13: 3022a 169514i bk14: 3002a 171124i bk15: 3002a 170302i 
bw_dist = 0.066	0.152	0.228	0.487	0.068
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.07213
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=136045 n_act=20298 n_pre=20285 n_req=27021 n_req_1=4960 n_req_2=8781 n_req_3=13280 n_rd=49836 n_write=4566 bw_util=0.4528 bw_util_1=0.07386 bw_util_2=0.1511 bw_util_3=0.2278 blp=5.910761 blp_1= 2.040516 blp_2= 2.327643 blp_3= 2.928371
 n_activity=213582 dram_eff=0.4898 dram_eff_1=0.07989 dram_eff_2=0.1635 dram_eff_3=0.2465
bk0: 2662a 180322i bk1: 2610a 177272i bk2: 2742a 163460i bk3: 2746a 163005i bk4: 3306a 130452i bk5: 3308a 126881i bk6: 3624a 141730i bk7: 3720a 136020i bk8: 3278a 150235i bk9: 3352a 145670i bk10: 3240a 148082i bk11: 3234a 145321i bk12: 2972a 172668i bk13: 2998a 170102i bk14: 2982a 171979i bk15: 3062a 167462i 
bw_dist = 0.074	0.151	0.228	0.472	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.49139
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137248 n_act=20126 n_pre=20110 n_req=26611 n_req_1=4627 n_req_2=8727 n_req_3=13257 n_rd=48852 n_write=4694 bw_util=0.445 bw_util_1=0.06723 bw_util_2=0.1503 bw_util_3=0.2275 blp=5.683192 blp_1= 1.955070 blp_2= 2.276950 blp_3= 2.902833
 n_activity=215034 dram_eff=0.4781 dram_eff_1=0.07223 dram_eff_2=0.1615 dram_eff_3=0.2444
bk0: 2540a 181417i bk1: 2710a 178149i bk2: 2762a 163427i bk3: 2804a 163760i bk4: 3224a 138348i bk5: 3282a 133655i bk6: 3496a 143032i bk7: 3486a 141647i bk8: 3094a 152265i bk9: 3236a 149300i bk10: 3132a 148658i bk11: 3134a 151652i bk12: 2994a 171010i bk13: 3006a 171310i bk14: 3014a 170850i bk15: 2938a 173099i 
bw_dist = 0.067	0.150	0.227	0.486	0.069
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0143
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=135036 n_act=20483 n_pre=20467 n_req=27416 n_req_1=5408 n_req_2=8789 n_req_3=13219 n_rd=50425 n_write=4619 bw_util=0.4589 bw_util_1=0.0807 bw_util_2=0.1512 bw_util_3=0.227 blp=6.080742 blp_1= 2.100275 blp_2= 2.350229 blp_3= 2.967969
 n_activity=212545 dram_eff=0.4988 dram_eff_1=0.08772 dram_eff_2=0.1644 dram_eff_3=0.2467
bk0: 2710a 175636i bk1: 2690a 177279i bk2: 2796a 161897i bk3: 2762a 161656i bk4: 3320a 125748i bk5: 3406a 128528i bk6: 3791a 134284i bk7: 3748a 137280i bk8: 3410a 144895i bk9: 3294a 146919i bk10: 3250a 145740i bk11: 3224a 147381i bk12: 3030a 167298i bk13: 2962a 170868i bk14: 3094a 167118i bk15: 2938a 169690i 
bw_dist = 0.081	0.151	0.227	0.461	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.76043
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231030 n_nop=137219 n_act=20185 n_pre=20170 n_req=26564 n_req_1=4518 n_req_2=8788 n_req_3=13258 n_rd=48848 n_write=4608 bw_util=0.4448 bw_util_1=0.06581 bw_util_2=0.1514 bw_util_3=0.2276 blp=5.614546 blp_1= 1.935655 blp_2= 2.295921 blp_3= 2.848577
 n_activity=215623 dram_eff=0.4766 dram_eff_1=0.07051 dram_eff_2=0.1622 dram_eff_3=0.2439
bk0: 2556a 181230i bk1: 2618a 179141i bk2: 2740a 164138i bk3: 2798a 162395i bk4: 3226a 136613i bk5: 3238a 134351i bk6: 3452a 144966i bk7: 3546a 141772i bk8: 3060a 156137i bk9: 3198a 152689i bk10: 3274a 149463i bk11: 3246a 149781i bk12: 2956a 172222i bk13: 2948a 171958i bk14: 2996a 172311i bk15: 2996a 170447i 
bw_dist = 0.066	0.151	0.228	0.489	0.067
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.89425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26050, Miss = 12657, Miss_rate = 0.486, Pending_hits = 395, Reservation_fails = 9339
L2_cache_bank[1]: Access = 25171, Miss = 12355, Miss_rate = 0.491, Pending_hits = 335, Reservation_fails = 6320
L2_cache_bank[2]: Access = 24731, Miss = 12268, Miss_rate = 0.496, Pending_hits = 354, Reservation_fails = 2326
L2_cache_bank[3]: Access = 25159, Miss = 12223, Miss_rate = 0.486, Pending_hits = 310, Reservation_fails = 3402
L2_cache_bank[4]: Access = 25318, Miss = 12411, Miss_rate = 0.490, Pending_hits = 333, Reservation_fails = 9237
L2_cache_bank[5]: Access = 27300, Miss = 12531, Miss_rate = 0.459, Pending_hits = 355, Reservation_fails = 13034
L2_cache_bank[6]: Access = 24822, Miss = 12136, Miss_rate = 0.489, Pending_hits = 352, Reservation_fails = 1890
L2_cache_bank[7]: Access = 25031, Miss = 12306, Miss_rate = 0.492, Pending_hits = 362, Reservation_fails = 2752
L2_cache_bank[8]: Access = 26151, Miss = 12708, Miss_rate = 0.486, Pending_hits = 327, Reservation_fails = 13614
L2_cache_bank[9]: Access = 25696, Miss = 12520, Miss_rate = 0.487, Pending_hits = 377, Reservation_fails = 7886
L2_cache_bank[10]: Access = 24466, Miss = 12137, Miss_rate = 0.496, Pending_hits = 340, Reservation_fails = 2209
L2_cache_bank[11]: Access = 25315, Miss = 12304, Miss_rate = 0.486, Pending_hits = 376, Reservation_fails = 1886
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26050, Miss = 12657 (0.486), PendingHit = 395 (0.0152)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25171, Miss = 12355 (0.491), PendingHit = 335 (0.0133)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24731, Miss = 12268 (0.496), PendingHit = 354 (0.0143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25159, Miss = 12223 (0.486), PendingHit = 310 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25318, Miss = 12411 (0.49), PendingHit = 333 (0.0132)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27300, Miss = 12531 (0.459), PendingHit = 355 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24822, Miss = 12136 (0.489), PendingHit = 352 (0.0142)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25031, Miss = 12306 (0.492), PendingHit = 362 (0.0145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26151, Miss = 12708 (0.486), PendingHit = 327 (0.0125)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25696, Miss = 12520 (0.487), PendingHit = 377 (0.0147)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24466, Miss = 12137 (0.496), PendingHit = 340 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25315, Miss = 12304 (0.486), PendingHit = 376 (0.0149)
L2 Cache Total Miss Rate = 0.487
Stream 1: L2 Cache Miss Rate = 0.440
Stream 2: L2 Cache Miss Rate = 0.519
Stream 3: L2 Cache Miss Rate = 0.471
Stream 1: Accesses  = 102884
Stream 1: Misses  = 45251
Stream 2: Accesses  = 101636
Stream 2: Misses  = 52703
Stream 3: Accesses  = 203574
Stream 3: Misses  = 95853
Stream 1+2: Accesses  = 204520
Stream 1+2: Misses  = 97954
Stream 1+2+3: Accesses  = 408094
Stream 1+2+3: Misses  = 193807
Total Accesses  = 305210
MPKI-CORES
CORE_L2MPKI_0	7.082
CORE_L2MPKI_1	6.539
CORE_L2MPKI_2	5.703
CORE_L2MPKI_3	6.334
CORE_L2MPKI_4	5.448
CORE_L2MPKI_5	6.442
CORE_L2MPKI_6	6.816
CORE_L2MPKI_7	7.109
CORE_L2MPKI_8	6.347
CORE_L2MPKI_9	5.966
CORE_L2MPKI_10	2.803
CORE_L2MPKI_11	2.531
CORE_L2MPKI_12	2.513
CORE_L2MPKI_13	2.829
CORE_L2MPKI_14	2.590
CORE_L2MPKI_15	2.563
CORE_L2MPKI_16	2.981
CORE_L2MPKI_17	2.787
CORE_L2MPKI_18	2.467
CORE_L2MPKI_19	3.178
CORE_L2MPKI_20	2.684
CORE_L2MPKI_21	2.495
CORE_L2MPKI_22	3.312
CORE_L2MPKI_23	2.521
CORE_L2MPKI_24	2.436
CORE_L2MPKI_25	2.515
CORE_L2MPKI_26	2.515
CORE_L2MPKI_27	2.501
CORE_L2MPKI_28	2.503
CORE_L2MPKI_29	2.550
CORE_L2MPKI_30	2.584
CORE_L2MPKI_31	2.496
CORE_L2MPKI_32	2.502
CORE_L2MPKI_33	2.593
CORE_L2MPKI_34	2.711
CORE_L2MPKI_35	2.548
CORE_L2MPKI_36	2.507
CORE_L2MPKI_37	2.456
CORE_L2MPKI_38	2.523
CORE_L2MPKI_39	2.528
CORE_L2MPKI_40	2.544
CORE_L2MPKI_41	2.785
CORE_L2MPKI_42	2.488
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.466
CORE_L2MPKI_45	2.494
CORE_L2MPKI_46	2.458
CORE_L2MPKI_47	2.450
CORE_L2MPKI_48	2.437
CORE_L2MPKI_49	2.455
CORE_L2MPKI_50	3.062
CORE_L2MPKI_51	2.505
CORE_L2MPKI_52	2.469
CORE_L2MPKI_53	2.492
CORE_L2MPKI_54	2.467
CORE_L2MPKI_55	2.491
CORE_L2MPKI_56	2.473
CORE_L2MPKI_57	2.510
CORE_L2MPKI_58	2.775
CORE_L2MPKI_59	2.530
Avg_MPKI_Stream1= 4.551
Avg_MPKI_Stream2= 2.574
Avg_MPKI_Stream3= 2.549
MISSES-CORES
CORE_MISSES_0	2223
CORE_MISSES_1	1980
CORE_MISSES_2	1993
CORE_MISSES_3	2006
CORE_MISSES_4	1919
CORE_MISSES_5	2239
CORE_MISSES_6	2084
CORE_MISSES_7	2117
CORE_MISSES_8	2039
CORE_MISSES_9	1911
CORE_MISSES_10	2293
CORE_MISSES_11	2599
CORE_MISSES_12	2471
CORE_MISSES_13	2293
CORE_MISSES_14	3039
CORE_MISSES_15	3123
CORE_MISSES_16	2195
CORE_MISSES_17	2044
CORE_MISSES_18	2453
CORE_MISSES_19	2230
CORE_MISSES_20	3264
CORE_MISSES_21	2625
CORE_MISSES_22	2199
CORE_MISSES_23	2792
CORE_MISSES_24	2538
CORE_MISSES_25	2482
CORE_MISSES_26	2362
CORE_MISSES_27	2882
CORE_MISSES_28	2280
CORE_MISSES_29	3271
CORE_MISSES_30	3155
CORE_MISSES_31	2495
CORE_MISSES_32	2214
CORE_MISSES_33	2759
CORE_MISSES_34	2764
CORE_MISSES_35	2266
CORE_MISSES_36	2546
CORE_MISSES_37	2836
CORE_MISSES_38	2289
CORE_MISSES_39	2684
CORE_MISSES_40	2477
CORE_MISSES_41	2203
CORE_MISSES_42	2838
CORE_MISSES_43	2638
CORE_MISSES_44	2193
CORE_MISSES_45	2384
CORE_MISSES_46	2490
CORE_MISSES_47	2125
CORE_MISSES_48	2856
CORE_MISSES_49	2342
CORE_MISSES_50	2023
CORE_MISSES_51	3076
CORE_MISSES_52	2645
CORE_MISSES_53	2330
CORE_MISSES_54	2453
CORE_MISSES_55	2811
CORE_MISSES_56	2547
CORE_MISSES_57	2966
CORE_MISSES_58	2696
CORE_MISSES_59	2509
L2_MISSES = 148556
L2_total_cache_accesses = 305210
L2_total_cache_misses = 148556
L2_total_cache_miss_rate = 0.4867
L2_total_cache_pending_hits = 4216
L2_total_cache_reservation_fails = 73895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 122405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56801
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 101
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 689
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 122281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2505
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 14480
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 8637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6842
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 462
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 926
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1395089
icnt_total_pkts_simt_to_mem=348029
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      10.5475
gpu_ipc_2 =     110.2553
gpu_ipc_3 =     168.1712
gpu_tot_sim_cycle_stream_1 = 358811
gpu_tot_sim_cycle_stream_2 = 358811
gpu_tot_sim_cycle_stream_3 = 358808
gpu_sim_insn_1 = 3784564
gpu_sim_insn_2 = 39560800
gpu_sim_insn_3 = 60341184
gpu_sim_cycle = 358812
gpu_sim_insn = 103686548
gpu_ipc =     288.9718
gpu_tot_sim_cycle = 358812
gpu_tot_sim_insn = 103686548
gpu_tot_ipc =     288.9718
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1808343
gpu_stall_icnt2sh    = 2998381
gpu_total_sim_rate=165105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1872647
	L1I_total_cache_misses = 6695
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17456
L1D_cache:
	L1D_cache_core[0]: Access = 18070, Miss = 12760, Miss_rate = 0.706, Pending_hits = 1311, Reservation_fails = 271988
	L1D_cache_core[1]: Access = 17333, Miss = 12408, Miss_rate = 0.716, Pending_hits = 1376, Reservation_fails = 261191
	L1D_cache_core[2]: Access = 17239, Miss = 12109, Miss_rate = 0.702, Pending_hits = 1403, Reservation_fails = 254333
	L1D_cache_core[3]: Access = 17628, Miss = 12383, Miss_rate = 0.702, Pending_hits = 1349, Reservation_fails = 255751
	L1D_cache_core[4]: Access = 16911, Miss = 12241, Miss_rate = 0.724, Pending_hits = 1366, Reservation_fails = 257202
	L1D_cache_core[5]: Access = 18140, Miss = 13018, Miss_rate = 0.718, Pending_hits = 1431, Reservation_fails = 263405
	L1D_cache_core[6]: Access = 17703, Miss = 12442, Miss_rate = 0.703, Pending_hits = 1348, Reservation_fails = 267262
	L1D_cache_core[7]: Access = 17779, Miss = 12584, Miss_rate = 0.708, Pending_hits = 1361, Reservation_fails = 265346
	L1D_cache_core[8]: Access = 16915, Miss = 12336, Miss_rate = 0.729, Pending_hits = 1451, Reservation_fails = 281194
	L1D_cache_core[9]: Access = 16137, Miss = 11566, Miss_rate = 0.717, Pending_hits = 1259, Reservation_fails = 257831
	L1D_cache_core[10]: Access = 3959, Miss = 3959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7590
	L1D_cache_core[11]: Access = 4618, Miss = 4618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6223
	L1D_cache_core[12]: Access = 4911, Miss = 4911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[13]: Access = 4057, Miss = 4057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7410
	L1D_cache_core[14]: Access = 5278, Miss = 5278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3255
	L1D_cache_core[15]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2029
	L1D_cache_core[16]: Access = 3750, Miss = 3750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9260
	L1D_cache_core[17]: Access = 4256, Miss = 4256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7044
	L1D_cache_core[18]: Access = 5201, Miss = 5201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[19]: Access = 3791, Miss = 3791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9783
	L1D_cache_core[20]: Access = 5152, Miss = 5152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5431
	L1D_cache_core[21]: Access = 4879, Miss = 4879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5088
	L1D_cache_core[22]: Access = 3744, Miss = 3744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9543
	L1D_cache_core[23]: Access = 4943, Miss = 4943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5011
	L1D_cache_core[24]: Access = 4640, Miss = 4640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5358
	L1D_cache_core[25]: Access = 4409, Miss = 4409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7983
	L1D_cache_core[26]: Access = 4895, Miss = 4895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 5314, Miss = 5314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1099
	L1D_cache_core[28]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6161
	L1D_cache_core[29]: Access = 5253, Miss = 5253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2091
	L1D_cache_core[30]: Access = 4729, Miss = 4729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5423
	L1D_cache_core[31]: Access = 4875, Miss = 4875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3456
	L1D_cache_core[32]: Access = 4567, Miss = 4567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5764
	L1D_cache_core[33]: Access = 4756, Miss = 4756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5229
	L1D_cache_core[34]: Access = 5142, Miss = 5142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1927
	L1D_cache_core[35]: Access = 4890, Miss = 4890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4410
	L1D_cache_core[36]: Access = 4491, Miss = 4491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 4968, Miss = 4968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[38]: Access = 4484, Miss = 4484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6891
	L1D_cache_core[39]: Access = 4141, Miss = 4141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7784
	L1D_cache_core[40]: Access = 4786, Miss = 4786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[41]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6007
	L1D_cache_core[42]: Access = 4738, Miss = 4738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3653
	L1D_cache_core[43]: Access = 5158, Miss = 5158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3424
	L1D_cache_core[44]: Access = 4577, Miss = 4577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6837
	L1D_cache_core[45]: Access = 4337, Miss = 4337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6004
	L1D_cache_core[46]: Access = 4627, Miss = 4627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430
	L1D_cache_core[47]: Access = 4715, Miss = 4715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[48]: Access = 4428, Miss = 4428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4864
	L1D_cache_core[49]: Access = 4534, Miss = 4534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6429
	L1D_cache_core[50]: Access = 4058, Miss = 4058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8116
	L1D_cache_core[51]: Access = 5137, Miss = 5137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2003
	L1D_cache_core[52]: Access = 5069, Miss = 5069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2110
	L1D_cache_core[53]: Access = 4946, Miss = 4946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3024
	L1D_cache_core[54]: Access = 4602, Miss = 4602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266
	L1D_cache_core[55]: Access = 5156, Miss = 5156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[56]: Access = 5063, Miss = 5063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 5118, Miss = 5118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2956
	L1D_cache_core[58]: Access = 4694, Miss = 4694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5912
	L1D_cache_core[59]: Access = 4892, Miss = 4892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3076
	L1D_total_cache_accesses = 408092
	L1D_total_cache_misses = 358084
	L1D_total_cache_miss_rate = 0.8775
	L1D_total_cache_pending_hits = 13655
	L1D_total_cache_reservation_fails = 2886108
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 187888
	L1C_total_cache_misses = 5500
	L1C_total_cache_miss_rate = 0.0293
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44397
L1T_cache:
	L1T_total_cache_accesses = 753813
	L1T_total_cache_misses = 278378
	L1T_total_cache_miss_rate = 0.3693
	L1T_total_cache_pending_hits = 475435
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 284617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1904085
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 182388
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5500
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44397
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 475435
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 278378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 982023
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1865952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6695
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2243, 723, 979, 742, 1341, 1144, 1412, 1138, 1376, 674, 955, 1167, 906, 631, 883, 1154, 664, 1033, 2051, 666, 1057, 1096, 679, 1111, 1150, 1011, 614, 998, 705, 523, 608, 923, 1055, 866, 677, 208, 1135, 421, 679, 439, 1085, 384, 692, 756, 679, 328, 692, 1183, 
gpgpu_n_tot_thrd_icount = 114216544
gpgpu_n_tot_w_icount = 3569267
gpgpu_n_stall_shd_mem = 6399616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 284595
gpgpu_n_mem_write_global = 74778
gpgpu_n_mem_texture = 278378
gpgpu_n_mem_const = 3375
gpgpu_n_load_insn  = 7413285
gpgpu_n_store_insn = 279080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3419264
gpgpu_n_const_mem_insn = 3637056
gpgpu_n_param_mem_insn = 1554862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44397
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44397
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976493
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8065377	W0_Idle:1565136	W0_Scoreboard:29857157	W1:119343	W2:55159	W3:45067	W4:39558	W5:30074	W6:14836	W7:7773	W8:2409	W9:954	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3254597
Warp Occupancy Distribution:
Stall:5764804	W0_Idle:851374	W0_Scoreboard:6714588	W1:119343	W2:55159	W3:45067	W4:39558	W5:30074	W6:14836	W7:7773	W8:2409	W9:954	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:706541
Warp Occupancy Distribution:
Stall:1263122	W0_Idle:312099	W0_Scoreboard:11503110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1274149
warp_utilization0: 0.082907
warp_utilization1: 0.071187
warp_utilization2: 0.088776
traffic_breakdown_coretomem[CONST_ACC_R] = 27000 {8:3375,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2276760 {8:284595,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3731280 {40:65730,72:2007,136:7041,}
traffic_breakdown_coretomem[INST_ACC_R] = 7040 {8:880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2227024 {8:278378,}
traffic_breakdown_memtocore[CONST_ACC_R] = 242928 {72:3374,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38649296 {136:284186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 596936 {8:74617,}
traffic_breakdown_memtocore[INST_ACC_R] = 119680 {136:880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 37854376 {136:278341,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 608 
averagemflatency_1 = 696 
averagemflatency_2= 559 
averagemflatency_3 = 557 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 358811 
mrq_lat_table:152793 	6186 	7657 	16399 	44679 	50126 	46701 	28154 	7432 	540 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2414 	7903 	17290 	45056 	200903 	301864 	63743 	1297 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86032 	23459 	33012 	65162 	111018 	166414 	140161 	16047 	531 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27906 	486895 	50584 	514 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	23655 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	88 	626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        14        16        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        14        13        14        11        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        13        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        15        17        10        15        12        19 
dram[5]:         7         8        13        10        22        23        17        19        15        11        13        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.242194  1.264304  1.304079  1.295997  1.466978  1.465852  1.391473  1.421649  1.486629  1.520384  1.530259  1.510464  1.283113  1.269295  1.243332  1.252636 
dram[1]:  1.271952  1.262232  1.307047  1.303324  1.454514  1.447055  1.420640  1.413270  1.487057  1.495633  1.490826  1.494488  1.262667  1.264961  1.238968  1.252525 
dram[2]:  1.279575  1.255575  1.320185  1.283564  1.461812  1.440872  1.428431  1.427892  1.505028  1.501573  1.498354  1.491447  1.274133  1.275950  1.250748  1.246541 
dram[3]:  1.258348  1.248020  1.284091  1.311203  1.457521  1.460091  1.398258  1.409585  1.510184  1.521794  1.483045  1.502004  1.258354  1.247941  1.245252  1.263248 
dram[4]:  1.256571  1.261855  1.289166  1.305719  1.494533  1.468320  1.432752  1.437460  1.506793  1.486219  1.487995  1.533378  1.264814  1.252108  1.256835  1.245299 
dram[5]:  1.258065  1.249478  1.278589  1.299633  1.440780  1.436122  1.376740  1.418176  1.474760  1.500938  1.495030  1.500332  1.260234  1.246775  1.239484  1.243117 
average row locality = 360668/261365 = 1.379940
average row locality_1 = 145082/92959 = 1.560710
average row locality_2 = 109697/86101 = 1.274050
average row locality_3 = 105889/82305 = 1.286544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2817      2830      2872      2904      3197      3162      4046      3922      3890      3704      3868      3745      3002      2930      3030      2970 
dram[1]:      2856      2811      2809      2815      3216      3133      3900      3870      3747      3880      3666      3727      3019      2990      2976      2976 
dram[2]:      2881      2792      2833      2869      3211      3162      3801      3911      3753      3889      3707      3676      2961      2939      2928      2973 
dram[3]:      2735      2859      2867      2855      3251      3277      3874      3807      3699      3926      3584      3626      3004      2984      3016      2956 
dram[4]:      2888      2870      2912      2797      3263      3343      4013      3884      3915      3915      3729      3675      3008      2918      3034      2914 
dram[5]:      2761      2851      2859      2892      3180      3229      3864      3853      3768      3882      3757      3642      2930      2947      2976      2935 
total reads: 315290
bank skew: 4046/2735 = 1.48
chip skew: 53078/52286 = 1.02
number of total write accesses:
dram[0]:       127       131       293       301       890       916       621       596       891       883       916       876        98        96         0         0 
dram[1]:       128       130       308       283       957       871       629       603       906       915       884       882        96        75         0         0 
dram[2]:       126       136       313       286       904       871       570       594       887       883       848       858        88        48         0         0 
dram[3]:       129       135       297       305       935       912       620       605       898       927       877       871        85        46         0         0 
dram[4]:       124       137       289       308       974       921       589       598       854       884       860       873        87        52         0         0 
dram[5]:       125       139       294       296       883       874       587       610       848       918       906       871        87        49         0         0 
total reads: 45393
min_bank_accesses = 0!
chip skew: 7667/7412 = 1.03
average mf latency per bank:
dram[0]:        852       734       734       679      1131      1049      1372      1179      1347      1216      1331      1240      1461      1382      1078       979
dram[1]:        641       685       595       661       896      1027      1054      1176      1089      1243      1159      1234      1167      1334       763       889
dram[2]:        754       835       667       746      1077      1145      1211      1324      1199      1327      1277      1332      1343      1994       957      1110
dram[3]:        676       647       652       631      1026       967      1112      1061      1177      1140      1216      1223      1322      1284       890       794
dram[4]:        855       755       749       678      1134      1078      1304      1265      1350      1254      1396      1275      1534      1395      1095       988
dram[5]:        600       689       595       663       954      1053      1004      1153      1092      1212      1153      1259      1257      1369       793       842
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      3078      4707      4195      4562      3693      2530      6004      4000      4056      4644      3022      4168
dram[1]:       3464      3658      3368      4536      3833      4850      3413      3062      3275      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3443      2652      4097      5037      3886      2812      2934      3235      3617      3915      3755      5073      2946      4708      3815      2691
dram[3]:       2643      4477      3658      3864      4318      3352      3946      2521      3244      3618      4258      4080      2444      4775      2739      3114
dram[4]:       3113      2942      5116      3322      4522      4485      2564      3743      4202      3729      4988      3628      4647      2923      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3739      4715      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=269400 n_act=43734 n_pre=43718 n_req=57915 n_req_1=12958 n_req_2=17936 n_req_3=27021 n_rd=105760 n_write=11019 bw_util=0.4711 bw_util_1=0.09447 bw_util_2=0.1503 bw_util_3=0.2263 blp=6.034764 blp_1= 2.138922 blp_2= 2.283563 blp_3= 2.877401
 n_activity=449002 dram_eff=0.4969 dram_eff_1=0.09966 dram_eff_2=0.1585 dram_eff_3=0.2387
bk0: 5634a 356522i bk1: 5660a 359704i bk2: 5744a 342676i bk3: 5808a 340168i bk4: 6394a 275563i bk5: 6322a 279165i bk6: 8092a 265152i bk7: 7844a 273766i bk8: 7780a 265737i bk9: 7408a 271287i bk10: 7726a 261097i bk11: 7484a 269432i bk12: 6004a 345081i bk13: 5860a 347609i bk14: 6060a 350092i bk15: 5940a 351914i 
bw_dist = 0.094	0.150	0.226	0.477	0.052
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.64054
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270662 n_act=43566 n_pre=43550 n_req=57440 n_req_1=12437 n_req_2=17933 n_req_3=27070 n_rd=104780 n_write=11073 bw_util=0.4671 bw_util_1=0.09015 bw_util_2=0.1503 bw_util_3=0.2266 blp=5.842526 blp_1= 2.053732 blp_2= 2.243081 blp_3= 2.838876
 n_activity=452289 dram_eff=0.4891 dram_eff_1=0.0944 dram_eff_2=0.1574 dram_eff_3=0.2373
bk0: 5712a 359116i bk1: 5622a 359244i bk2: 5616a 347390i bk3: 5630a 344978i bk4: 6432a 279815i bk5: 6266a 284053i bk6: 7800a 278420i bk7: 7740a 274981i bk8: 7494a 275409i bk9: 7760a 265767i bk10: 7332a 277970i bk11: 7454a 268626i bk12: 6038a 349248i bk13: 5980a 348485i bk14: 5952a 355317i bk15: 5952a 353715i 
bw_dist = 0.090	0.150	0.227	0.488	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76309
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=272058 n_act=43150 n_pre=43135 n_req=57164 n_req_1=12237 n_req_2=17820 n_req_3=27107 n_rd=104562 n_write=10726 bw_util=0.4654 bw_util_1=0.0891 bw_util_2=0.1494 bw_util_3=0.2269 blp=5.893521 blp_1= 2.039475 blp_2= 2.262351 blp_3= 2.868552
 n_activity=449283 dram_eff=0.4906 dram_eff_1=0.09393 dram_eff_2=0.1575 dram_eff_3=0.2392
bk0: 5762a 358502i bk1: 5584a 357447i bk2: 5664a 344275i bk3: 5738a 342387i bk4: 6422a 280030i bk5: 6324a 277873i bk6: 7602a 288488i bk7: 7822a 277255i bk8: 7506a 273668i bk9: 7776a 268779i bk10: 7408a 272451i bk11: 7352a 268086i bk12: 5922a 350135i bk13: 5878a 352615i bk14: 5856a 356119i bk15: 5946a 352752i 
bw_dist = 0.089	0.149	0.227	0.483	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2808
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270940 n_act=43514 n_pre=43498 n_req=57353 n_req_1=12409 n_req_2=17906 n_req_3=27038 n_rd=104632 n_write=11047 bw_util=0.4664 bw_util_1=0.08996 bw_util_2=0.1501 bw_util_3=0.2264 blp=5.837885 blp_1= 2.046351 blp_2= 2.220518 blp_3= 2.849945
 n_activity=452911 dram_eff=0.4878 dram_eff_1=0.09407 dram_eff_2=0.157 dram_eff_3=0.2367
bk0: 5470a 361999i bk1: 5718a 356696i bk2: 5734a 343357i bk3: 5708a 344908i bk4: 6502a 282171i bk5: 6554a 279255i bk6: 7746a 277105i bk7: 7614a 278599i bk8: 7398a 275288i bk9: 7852a 266719i bk10: 7168a 272835i bk11: 7252a 274469i bk12: 6004a 347650i bk13: 5968a 351414i bk14: 6032a 353559i bk15: 5912a 356392i 
bw_dist = 0.090	0.150	0.226	0.490	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80401
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=269166 n_act=43725 n_pre=43709 n_req=58106 n_req_1=13162 n_req_2=17923 n_req_3=27021 n_rd=106150 n_write=10881 bw_util=0.4729 bw_util_1=0.09626 bw_util_2=0.1503 bw_util_3=0.2264 blp=6.056616 blp_1= 2.092288 blp_2= 2.278087 blp_3= 2.894420
 n_activity=447943 dram_eff=0.5 dram_eff_1=0.1018 dram_eff_2=0.1589 dram_eff_3=0.2394
bk0: 5776a 352843i bk1: 5740a 354799i bk2: 5824a 338373i bk3: 5594a 342143i bk4: 6526a 269837i bk5: 6686a 271965i bk6: 8026a 272392i bk7: 7768a 275952i bk8: 7830a 267572i bk9: 7830a 266451i bk10: 7454a 269368i bk11: 7350a 271625i bk12: 6016a 345050i bk13: 5836a 352216i bk14: 6068a 350086i bk15: 5826a 354237i 
bw_dist = 0.096	0.150	0.226	0.473	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78564
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270823 n_act=43676 n_pre=43661 n_req=57268 n_req_1=12252 n_req_2=17983 n_req_3=27033 n_rd=104648 n_write=10823 bw_util=0.4661 bw_util_1=0.0889 bw_util_2=0.1509 bw_util_3=0.2263 blp=5.776437 blp_1= 2.031949 blp_2= 2.222163 blp_3= 2.826166
 n_activity=453492 dram_eff=0.4868 dram_eff_1=0.09285 dram_eff_2=0.1576 dram_eff_3=0.2364
bk0: 5522a 363075i bk1: 5702a 356677i bk2: 5718a 344325i bk3: 5784a 341233i bk4: 6360a 288106i bk5: 6458a 280986i bk6: 7728a 281138i bk7: 7704a 277772i bk8: 7536a 278289i bk9: 7764a 268989i bk10: 7512a 272326i bk11: 7284a 273424i bk12: 5860a 352447i bk13: 5894a 352811i bk14: 5952a 355743i bk15: 5870a 355032i 
bw_dist = 0.089	0.151	0.226	0.491	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.5793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54493, Miss = 26729, Miss_rate = 0.491, Pending_hits = 802, Reservation_fails = 19301
L2_cache_bank[1]: Access = 53274, Miss = 26178, Miss_rate = 0.491, Pending_hits = 689, Reservation_fails = 12938
L2_cache_bank[2]: Access = 52593, Miss = 26194, Miss_rate = 0.498, Pending_hits = 775, Reservation_fails = 6724
L2_cache_bank[3]: Access = 53122, Miss = 26224, Miss_rate = 0.494, Pending_hits = 682, Reservation_fails = 9403
L2_cache_bank[4]: Access = 53629, Miss = 26084, Miss_rate = 0.486, Pending_hits = 711, Reservation_fails = 11735
L2_cache_bank[5]: Access = 55198, Miss = 26216, Miss_rate = 0.475, Pending_hits = 707, Reservation_fails = 16183
L2_cache_bank[6]: Access = 52586, Miss = 26043, Miss_rate = 0.495, Pending_hits = 713, Reservation_fails = 9490
L2_cache_bank[7]: Access = 52899, Miss = 26294, Miss_rate = 0.497, Pending_hits = 725, Reservation_fails = 10716
L2_cache_bank[8]: Access = 54306, Miss = 26770, Miss_rate = 0.493, Pending_hits = 638, Reservation_fails = 19288
L2_cache_bank[9]: Access = 53814, Miss = 26323, Miss_rate = 0.489, Pending_hits = 746, Reservation_fails = 14654
L2_cache_bank[10]: Access = 52260, Miss = 26109, Miss_rate = 0.500, Pending_hits = 678, Reservation_fails = 5560
L2_cache_bank[11]: Access = 53464, Miss = 26242, Miss_rate = 0.491, Pending_hits = 757, Reservation_fails = 6221
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54493, Miss = 26729 (0.491), PendingHit = 802 (0.0147)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53274, Miss = 26178 (0.491), PendingHit = 689 (0.0129)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52593, Miss = 26194 (0.498), PendingHit = 775 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53122, Miss = 26224 (0.494), PendingHit = 682 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53629, Miss = 26084 (0.486), PendingHit = 711 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55198, Miss = 26216 (0.475), PendingHit = 707 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52586, Miss = 26043 (0.495), PendingHit = 713 (0.0136)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52899, Miss = 26294 (0.497), PendingHit = 725 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54306, Miss = 26770 (0.493), PendingHit = 638 (0.0117)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53814, Miss = 26323 (0.489), PendingHit = 746 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52260, Miss = 26109 (0.5), PendingHit = 678 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53464, Miss = 26242 (0.491), PendingHit = 757 (0.0142)
L2 Cache Total Miss Rate = 0.492
Stream 1: L2 Cache Miss Rate = 0.452
Stream 2: L2 Cache Miss Rate = 0.512
Stream 3: L2 Cache Miss Rate = 0.482
Stream 1: Accesses  = 234687
Stream 1: Misses  = 106028
Stream 2: Accesses  = 205998
Stream 2: Misses  = 105390
Stream 3: Accesses  = 435640
Stream 3: Misses  = 210016
Stream 1+2: Accesses  = 440685
Stream 1+2: Misses  = 211418
Stream 1+2+3: Accesses  = 876325
Stream 1+2+3: Misses  = 421434
Total Accesses  = 641638
MPKI-CORES
CORE_L2MPKI_0	15.672
CORE_L2MPKI_1	15.119
CORE_L2MPKI_2	12.881
CORE_L2MPKI_3	14.750
CORE_L2MPKI_4	12.866
CORE_L2MPKI_5	14.496
CORE_L2MPKI_6	15.043
CORE_L2MPKI_7	15.654
CORE_L2MPKI_8	14.376
CORE_L2MPKI_9	13.737
CORE_L2MPKI_10	2.767
CORE_L2MPKI_11	2.644
CORE_L2MPKI_12	2.587
CORE_L2MPKI_13	2.762
CORE_L2MPKI_14	2.578
CORE_L2MPKI_15	2.647
CORE_L2MPKI_16	2.832
CORE_L2MPKI_17	2.686
CORE_L2MPKI_18	2.547
CORE_L2MPKI_19	2.851
CORE_L2MPKI_20	2.677
CORE_L2MPKI_21	2.529
CORE_L2MPKI_22	2.917
CORE_L2MPKI_23	2.569
CORE_L2MPKI_24	2.528
CORE_L2MPKI_25	2.591
CORE_L2MPKI_26	2.548
CORE_L2MPKI_27	2.527
CORE_L2MPKI_28	2.548
CORE_L2MPKI_29	2.602
CORE_L2MPKI_30	2.742
CORE_L2MPKI_31	2.525
CORE_L2MPKI_32	2.558
CORE_L2MPKI_33	2.627
CORE_L2MPKI_34	2.621
CORE_L2MPKI_35	2.561
CORE_L2MPKI_36	2.565
CORE_L2MPKI_37	2.538
CORE_L2MPKI_38	2.689
CORE_L2MPKI_39	2.889
CORE_L2MPKI_40	2.632
CORE_L2MPKI_41	2.638
CORE_L2MPKI_42	2.573
CORE_L2MPKI_43	2.594
CORE_L2MPKI_44	2.502
CORE_L2MPKI_45	2.518
CORE_L2MPKI_46	2.542
CORE_L2MPKI_47	2.490
CORE_L2MPKI_48	2.870
CORE_L2MPKI_49	2.699
CORE_L2MPKI_50	2.741
CORE_L2MPKI_51	2.508
CORE_L2MPKI_52	2.490
CORE_L2MPKI_53	2.529
CORE_L2MPKI_54	2.502
CORE_L2MPKI_55	2.500
CORE_L2MPKI_56	2.521
CORE_L2MPKI_57	2.521
CORE_L2MPKI_58	2.668
CORE_L2MPKI_59	2.606
Avg_MPKI_Stream1= 8.575
Avg_MPKI_Stream2= 2.617
Avg_MPKI_Stream3= 2.582
MISSES-CORES
CORE_MISSES_0	5785
CORE_MISSES_1	5426
CORE_MISSES_2	5270
CORE_MISSES_3	5517
CORE_MISSES_4	5256
CORE_MISSES_5	5853
CORE_MISSES_6	5408
CORE_MISSES_7	5511
CORE_MISSES_8	5399
CORE_MISSES_9	5137
CORE_MISSES_10	4722
CORE_MISSES_11	5245
CORE_MISSES_12	5424
CORE_MISSES_13	4788
CORE_MISSES_14	5815
CORE_MISSES_15	5747
CORE_MISSES_16	4580
CORE_MISSES_17	4870
CORE_MISSES_18	5665
CORE_MISSES_19	4610
CORE_MISSES_20	5833
CORE_MISSES_21	5289
CORE_MISSES_22	4648
CORE_MISSES_23	5442
CORE_MISSES_24	5042
CORE_MISSES_25	4880
CORE_MISSES_26	5343
CORE_MISSES_27	5761
CORE_MISSES_28	4728
CORE_MISSES_29	5848
CORE_MISSES_30	5482
CORE_MISSES_31	5223
CORE_MISSES_32	4986
CORE_MISSES_33	5314
CORE_MISSES_34	5755
CORE_MISSES_35	5322
CORE_MISSES_36	4886
CORE_MISSES_37	5362
CORE_MISSES_38	5133
CORE_MISSES_39	5113
CORE_MISSES_40	5341
CORE_MISSES_41	4615
CORE_MISSES_42	5222
CORE_MISSES_43	5658
CORE_MISSES_44	4905
CORE_MISSES_45	4662
CORE_MISSES_46	5011
CORE_MISSES_47	5000
CORE_MISSES_48	5407
CORE_MISSES_49	5184
CORE_MISSES_50	4714
CORE_MISSES_51	5506
CORE_MISSES_52	5403
CORE_MISSES_53	5319
CORE_MISSES_54	4902
CORE_MISSES_55	5499
CORE_MISSES_56	5443
CORE_MISSES_57	5485
CORE_MISSES_58	5309
CORE_MISSES_59	5403
L2_MISSES = 315406
L2_total_cache_accesses = 641638
L2_total_cache_misses = 315406
L2_total_cache_miss_rate = 0.4916
L2_total_cache_pending_hits = 8623
L2_total_cache_reservation_fails = 142213
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107180
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2908
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 214
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 240492
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5420
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 32456
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 18662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13346
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1641
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2901774
icnt_total_pkts_simt_to_mem=739914
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =      10.5475
gpu_ipc_2 =     110.2553
gpu_ipc_3 =     168.1712
gpu_tot_sim_cycle_stream_1 = 358811
gpu_tot_sim_cycle_stream_2 = 358811
gpu_tot_sim_cycle_stream_3 = 358808
gpu_sim_insn_1 = 3784564
gpu_sim_insn_2 = 39560800
gpu_sim_insn_3 = 60341184
gpu_sim_cycle = 358812
gpu_sim_insn = 103686548
gpu_ipc =     288.9718
gpu_tot_sim_cycle = 358812
gpu_tot_sim_insn = 103686548
gpu_tot_ipc =     288.9718
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1808343
gpu_stall_icnt2sh    = 2998381
gpu_total_sim_rate=165105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1872647
	L1I_total_cache_misses = 6695
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17456
L1D_cache:
	L1D_cache_core[0]: Access = 18070, Miss = 12760, Miss_rate = 0.706, Pending_hits = 1311, Reservation_fails = 271988
	L1D_cache_core[1]: Access = 17333, Miss = 12408, Miss_rate = 0.716, Pending_hits = 1376, Reservation_fails = 261191
	L1D_cache_core[2]: Access = 17239, Miss = 12109, Miss_rate = 0.702, Pending_hits = 1403, Reservation_fails = 254333
	L1D_cache_core[3]: Access = 17628, Miss = 12383, Miss_rate = 0.702, Pending_hits = 1349, Reservation_fails = 255751
	L1D_cache_core[4]: Access = 16911, Miss = 12241, Miss_rate = 0.724, Pending_hits = 1366, Reservation_fails = 257202
	L1D_cache_core[5]: Access = 18140, Miss = 13018, Miss_rate = 0.718, Pending_hits = 1431, Reservation_fails = 263405
	L1D_cache_core[6]: Access = 17703, Miss = 12442, Miss_rate = 0.703, Pending_hits = 1348, Reservation_fails = 267262
	L1D_cache_core[7]: Access = 17779, Miss = 12584, Miss_rate = 0.708, Pending_hits = 1361, Reservation_fails = 265346
	L1D_cache_core[8]: Access = 16915, Miss = 12336, Miss_rate = 0.729, Pending_hits = 1451, Reservation_fails = 281194
	L1D_cache_core[9]: Access = 16137, Miss = 11566, Miss_rate = 0.717, Pending_hits = 1259, Reservation_fails = 257831
	L1D_cache_core[10]: Access = 3959, Miss = 3959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7590
	L1D_cache_core[11]: Access = 4618, Miss = 4618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6223
	L1D_cache_core[12]: Access = 4911, Miss = 4911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[13]: Access = 4057, Miss = 4057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7410
	L1D_cache_core[14]: Access = 5278, Miss = 5278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3255
	L1D_cache_core[15]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2029
	L1D_cache_core[16]: Access = 3750, Miss = 3750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9260
	L1D_cache_core[17]: Access = 4256, Miss = 4256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7044
	L1D_cache_core[18]: Access = 5201, Miss = 5201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[19]: Access = 3791, Miss = 3791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9783
	L1D_cache_core[20]: Access = 5152, Miss = 5152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5431
	L1D_cache_core[21]: Access = 4879, Miss = 4879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5088
	L1D_cache_core[22]: Access = 3744, Miss = 3744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9543
	L1D_cache_core[23]: Access = 4943, Miss = 4943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5011
	L1D_cache_core[24]: Access = 4640, Miss = 4640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5358
	L1D_cache_core[25]: Access = 4409, Miss = 4409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7983
	L1D_cache_core[26]: Access = 4895, Miss = 4895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 5314, Miss = 5314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1099
	L1D_cache_core[28]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6161
	L1D_cache_core[29]: Access = 5253, Miss = 5253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2091
	L1D_cache_core[30]: Access = 4729, Miss = 4729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5423
	L1D_cache_core[31]: Access = 4875, Miss = 4875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3456
	L1D_cache_core[32]: Access = 4567, Miss = 4567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5764
	L1D_cache_core[33]: Access = 4756, Miss = 4756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5229
	L1D_cache_core[34]: Access = 5142, Miss = 5142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1927
	L1D_cache_core[35]: Access = 4890, Miss = 4890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4410
	L1D_cache_core[36]: Access = 4491, Miss = 4491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 4968, Miss = 4968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[38]: Access = 4484, Miss = 4484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6891
	L1D_cache_core[39]: Access = 4141, Miss = 4141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7784
	L1D_cache_core[40]: Access = 4786, Miss = 4786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[41]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6007
	L1D_cache_core[42]: Access = 4738, Miss = 4738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3653
	L1D_cache_core[43]: Access = 5158, Miss = 5158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3424
	L1D_cache_core[44]: Access = 4577, Miss = 4577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6837
	L1D_cache_core[45]: Access = 4337, Miss = 4337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6004
	L1D_cache_core[46]: Access = 4627, Miss = 4627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430
	L1D_cache_core[47]: Access = 4715, Miss = 4715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[48]: Access = 4428, Miss = 4428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4864
	L1D_cache_core[49]: Access = 4534, Miss = 4534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6429
	L1D_cache_core[50]: Access = 4058, Miss = 4058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8116
	L1D_cache_core[51]: Access = 5137, Miss = 5137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2003
	L1D_cache_core[52]: Access = 5069, Miss = 5069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2110
	L1D_cache_core[53]: Access = 4946, Miss = 4946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3024
	L1D_cache_core[54]: Access = 4602, Miss = 4602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266
	L1D_cache_core[55]: Access = 5156, Miss = 5156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[56]: Access = 5063, Miss = 5063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 5118, Miss = 5118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2956
	L1D_cache_core[58]: Access = 4694, Miss = 4694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5912
	L1D_cache_core[59]: Access = 4892, Miss = 4892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3076
	L1D_total_cache_accesses = 408092
	L1D_total_cache_misses = 358084
	L1D_total_cache_miss_rate = 0.8775
	L1D_total_cache_pending_hits = 13655
	L1D_total_cache_reservation_fails = 2886108
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 187888
	L1C_total_cache_misses = 5500
	L1C_total_cache_miss_rate = 0.0293
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44397
L1T_cache:
	L1T_total_cache_accesses = 753813
	L1T_total_cache_misses = 278378
	L1T_total_cache_miss_rate = 0.3693
	L1T_total_cache_pending_hits = 475435
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 284617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1904085
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 182388
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5500
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44397
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 475435
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 278378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 982023
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1865952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6695
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2243, 723, 979, 742, 1341, 1144, 1412, 1138, 1376, 674, 955, 1167, 906, 631, 883, 1154, 664, 1033, 2051, 666, 1057, 1096, 679, 1111, 1150, 1011, 614, 998, 705, 523, 608, 923, 1055, 866, 677, 208, 1135, 421, 679, 439, 1085, 384, 692, 756, 679, 328, 692, 1183, 
gpgpu_n_tot_thrd_icount = 114216544
gpgpu_n_tot_w_icount = 3569267
gpgpu_n_stall_shd_mem = 6399616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 284595
gpgpu_n_mem_write_global = 74778
gpgpu_n_mem_texture = 278378
gpgpu_n_mem_const = 3375
gpgpu_n_load_insn  = 7413285
gpgpu_n_store_insn = 279080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3419264
gpgpu_n_const_mem_insn = 3637056
gpgpu_n_param_mem_insn = 1554862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44397
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44397
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976493
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8065377	W0_Idle:1565136	W0_Scoreboard:29857157	W1:119343	W2:55159	W3:45067	W4:39558	W5:30074	W6:14836	W7:7773	W8:2409	W9:954	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3254597
Warp Occupancy Distribution:
Stall:5764804	W0_Idle:851374	W0_Scoreboard:6714588	W1:119343	W2:55159	W3:45067	W4:39558	W5:30074	W6:14836	W7:7773	W8:2409	W9:954	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:706541
Warp Occupancy Distribution:
Stall:1263122	W0_Idle:312099	W0_Scoreboard:11503110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1274149
warp_utilization0: 0.082907
warp_utilization1: 0.071187
warp_utilization2: 0.088776
traffic_breakdown_coretomem[CONST_ACC_R] = 27000 {8:3375,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2276760 {8:284595,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3731280 {40:65730,72:2007,136:7041,}
traffic_breakdown_coretomem[INST_ACC_R] = 7040 {8:880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2227024 {8:278378,}
traffic_breakdown_memtocore[CONST_ACC_R] = 242928 {72:3374,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38649296 {136:284186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 596936 {8:74617,}
traffic_breakdown_memtocore[INST_ACC_R] = 119680 {136:880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 37854376 {136:278341,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 608 
averagemflatency_1 = 696 
averagemflatency_2= 559 
averagemflatency_3 = 557 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 358811 
mrq_lat_table:152793 	6186 	7657 	16399 	44679 	50126 	46701 	28154 	7432 	540 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	2414 	7903 	17290 	45056 	200903 	301864 	63743 	1297 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86032 	23459 	33012 	65162 	111018 	166414 	140161 	16047 	531 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27906 	486895 	50584 	514 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	23655 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	88 	626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        14        16        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        14        13        14        11        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        13        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        15        17        10        15        12        19 
dram[5]:         7         8        13        10        22        23        17        19        15        11        13        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.242194  1.264304  1.304079  1.295997  1.466978  1.465852  1.391473  1.421649  1.486629  1.520384  1.530259  1.510464  1.283113  1.269295  1.243332  1.252636 
dram[1]:  1.271952  1.262232  1.307047  1.303324  1.454514  1.447055  1.420640  1.413270  1.487057  1.495633  1.490826  1.494488  1.262667  1.264961  1.238968  1.252525 
dram[2]:  1.279575  1.255575  1.320185  1.283564  1.461812  1.440872  1.428431  1.427892  1.505028  1.501573  1.498354  1.491447  1.274133  1.275950  1.250748  1.246541 
dram[3]:  1.258348  1.248020  1.284091  1.311203  1.457521  1.460091  1.398258  1.409585  1.510184  1.521794  1.483045  1.502004  1.258354  1.247941  1.245252  1.263248 
dram[4]:  1.256571  1.261855  1.289166  1.305719  1.494533  1.468320  1.432752  1.437460  1.506793  1.486219  1.487995  1.533378  1.264814  1.252108  1.256835  1.245299 
dram[5]:  1.258065  1.249478  1.278589  1.299633  1.440780  1.436122  1.376740  1.418176  1.474760  1.500938  1.495030  1.500332  1.260234  1.246775  1.239484  1.243117 
average row locality = 360668/261365 = 1.379940
average row locality_1 = 145082/92959 = 1.560710
average row locality_2 = 109697/86101 = 1.274050
average row locality_3 = 105889/82305 = 1.286544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2817      2830      2872      2904      3197      3162      4046      3922      3890      3704      3868      3745      3002      2930      3030      2970 
dram[1]:      2856      2811      2809      2815      3216      3133      3900      3870      3747      3880      3666      3727      3019      2990      2976      2976 
dram[2]:      2881      2792      2833      2869      3211      3162      3801      3911      3753      3889      3707      3676      2961      2939      2928      2973 
dram[3]:      2735      2859      2867      2855      3251      3277      3874      3807      3699      3926      3584      3626      3004      2984      3016      2956 
dram[4]:      2888      2870      2912      2797      3263      3343      4013      3884      3915      3915      3729      3675      3008      2918      3034      2914 
dram[5]:      2761      2851      2859      2892      3180      3229      3864      3853      3768      3882      3757      3642      2930      2947      2976      2935 
total reads: 315290
bank skew: 4046/2735 = 1.48
chip skew: 53078/52286 = 1.02
number of total write accesses:
dram[0]:       127       131       293       301       890       916       621       596       891       883       916       876        98        96         0         0 
dram[1]:       128       130       308       283       957       871       629       603       906       915       884       882        96        75         0         0 
dram[2]:       126       136       313       286       904       871       570       594       887       883       848       858        88        48         0         0 
dram[3]:       129       135       297       305       935       912       620       605       898       927       877       871        85        46         0         0 
dram[4]:       124       137       289       308       974       921       589       598       854       884       860       873        87        52         0         0 
dram[5]:       125       139       294       296       883       874       587       610       848       918       906       871        87        49         0         0 
total reads: 45393
min_bank_accesses = 0!
chip skew: 7667/7412 = 1.03
average mf latency per bank:
dram[0]:        852       734       734       679      1131      1049      1372      1179      1347      1216      1331      1240      1461      1382      1078       979
dram[1]:        641       685       595       661       896      1027      1054      1176      1089      1243      1159      1234      1167      1334       763       889
dram[2]:        754       835       667       746      1077      1145      1211      1324      1199      1327      1277      1332      1343      1994       957      1110
dram[3]:        676       647       652       631      1026       967      1112      1061      1177      1140      1216      1223      1322      1284       890       794
dram[4]:        855       755       749       678      1134      1078      1304      1265      1350      1254      1396      1275      1534      1395      1095       988
dram[5]:        600       689       595       663       954      1053      1004      1153      1092      1212      1153      1259      1257      1369       793       842
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      3078      4707      4195      4562      3693      2530      6004      4000      4056      4644      3022      4168
dram[1]:       3464      3658      3368      4536      3833      4850      3413      3062      3275      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3443      2652      4097      5037      3886      2812      2934      3235      3617      3915      3755      5073      2946      4708      3815      2691
dram[3]:       2643      4477      3658      3864      4318      3352      3946      2521      3244      3618      4258      4080      2444      4775      2739      3114
dram[4]:       3113      2942      5116      3322      4522      4485      2564      3743      4202      3729      4988      3628      4647      2923      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3739      4715      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=269400 n_act=43734 n_pre=43718 n_req=57915 n_req_1=12958 n_req_2=17936 n_req_3=27021 n_rd=105760 n_write=11019 bw_util=0.4711 bw_util_1=0.09447 bw_util_2=0.1503 bw_util_3=0.2263 blp=6.034764 blp_1= 2.138922 blp_2= 2.283563 blp_3= 2.877401
 n_activity=449002 dram_eff=0.4969 dram_eff_1=0.09966 dram_eff_2=0.1585 dram_eff_3=0.2387
bk0: 5634a 356522i bk1: 5660a 359704i bk2: 5744a 342676i bk3: 5808a 340168i bk4: 6394a 275563i bk5: 6322a 279165i bk6: 8092a 265152i bk7: 7844a 273766i bk8: 7780a 265737i bk9: 7408a 271287i bk10: 7726a 261097i bk11: 7484a 269432i bk12: 6004a 345081i bk13: 5860a 347609i bk14: 6060a 350092i bk15: 5940a 351914i 
bw_dist = 0.094	0.150	0.226	0.477	0.052
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.64054
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270662 n_act=43566 n_pre=43550 n_req=57440 n_req_1=12437 n_req_2=17933 n_req_3=27070 n_rd=104780 n_write=11073 bw_util=0.4671 bw_util_1=0.09015 bw_util_2=0.1503 bw_util_3=0.2266 blp=5.842526 blp_1= 2.053732 blp_2= 2.243081 blp_3= 2.838876
 n_activity=452289 dram_eff=0.4891 dram_eff_1=0.0944 dram_eff_2=0.1574 dram_eff_3=0.2373
bk0: 5712a 359116i bk1: 5622a 359244i bk2: 5616a 347390i bk3: 5630a 344978i bk4: 6432a 279815i bk5: 6266a 284053i bk6: 7800a 278420i bk7: 7740a 274981i bk8: 7494a 275409i bk9: 7760a 265767i bk10: 7332a 277970i bk11: 7454a 268626i bk12: 6038a 349248i bk13: 5980a 348485i bk14: 5952a 355317i bk15: 5952a 353715i 
bw_dist = 0.090	0.150	0.227	0.488	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76309
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=272058 n_act=43150 n_pre=43135 n_req=57164 n_req_1=12237 n_req_2=17820 n_req_3=27107 n_rd=104562 n_write=10726 bw_util=0.4654 bw_util_1=0.0891 bw_util_2=0.1494 bw_util_3=0.2269 blp=5.893521 blp_1= 2.039475 blp_2= 2.262351 blp_3= 2.868552
 n_activity=449283 dram_eff=0.4906 dram_eff_1=0.09393 dram_eff_2=0.1575 dram_eff_3=0.2392
bk0: 5762a 358502i bk1: 5584a 357447i bk2: 5664a 344275i bk3: 5738a 342387i bk4: 6422a 280030i bk5: 6324a 277873i bk6: 7602a 288488i bk7: 7822a 277255i bk8: 7506a 273668i bk9: 7776a 268779i bk10: 7408a 272451i bk11: 7352a 268086i bk12: 5922a 350135i bk13: 5878a 352615i bk14: 5856a 356119i bk15: 5946a 352752i 
bw_dist = 0.089	0.149	0.227	0.483	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2808
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270940 n_act=43514 n_pre=43498 n_req=57353 n_req_1=12409 n_req_2=17906 n_req_3=27038 n_rd=104632 n_write=11047 bw_util=0.4664 bw_util_1=0.08996 bw_util_2=0.1501 bw_util_3=0.2264 blp=5.837885 blp_1= 2.046351 blp_2= 2.220518 blp_3= 2.849945
 n_activity=452911 dram_eff=0.4878 dram_eff_1=0.09407 dram_eff_2=0.157 dram_eff_3=0.2367
bk0: 5470a 361999i bk1: 5718a 356696i bk2: 5734a 343357i bk3: 5708a 344908i bk4: 6502a 282171i bk5: 6554a 279255i bk6: 7746a 277105i bk7: 7614a 278599i bk8: 7398a 275288i bk9: 7852a 266719i bk10: 7168a 272835i bk11: 7252a 274469i bk12: 6004a 347650i bk13: 5968a 351414i bk14: 6032a 353559i bk15: 5912a 356392i 
bw_dist = 0.090	0.150	0.226	0.490	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80401
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=269166 n_act=43725 n_pre=43709 n_req=58106 n_req_1=13162 n_req_2=17923 n_req_3=27021 n_rd=106150 n_write=10881 bw_util=0.4729 bw_util_1=0.09626 bw_util_2=0.1503 bw_util_3=0.2264 blp=6.056616 blp_1= 2.092288 blp_2= 2.278087 blp_3= 2.894420
 n_activity=447943 dram_eff=0.5 dram_eff_1=0.1018 dram_eff_2=0.1589 dram_eff_3=0.2394
bk0: 5776a 352843i bk1: 5740a 354799i bk2: 5824a 338373i bk3: 5594a 342143i bk4: 6526a 269837i bk5: 6686a 271965i bk6: 8026a 272392i bk7: 7768a 275952i bk8: 7830a 267572i bk9: 7830a 266451i bk10: 7454a 269368i bk11: 7350a 271625i bk12: 6016a 345050i bk13: 5836a 352216i bk14: 6068a 350086i bk15: 5826a 354237i 
bw_dist = 0.096	0.150	0.226	0.473	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78564
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=473631 n_nop=270823 n_act=43676 n_pre=43661 n_req=57268 n_req_1=12252 n_req_2=17983 n_req_3=27033 n_rd=104648 n_write=10823 bw_util=0.4661 bw_util_1=0.0889 bw_util_2=0.1509 bw_util_3=0.2263 blp=5.776437 blp_1= 2.031949 blp_2= 2.222163 blp_3= 2.826166
 n_activity=453492 dram_eff=0.4868 dram_eff_1=0.09285 dram_eff_2=0.1576 dram_eff_3=0.2364
bk0: 5522a 363075i bk1: 5702a 356677i bk2: 5718a 344325i bk3: 5784a 341233i bk4: 6360a 288106i bk5: 6458a 280986i bk6: 7728a 281138i bk7: 7704a 277772i bk8: 7536a 278289i bk9: 7764a 268989i bk10: 7512a 272326i bk11: 7284a 273424i bk12: 5860a 352447i bk13: 5894a 352811i bk14: 5952a 355743i bk15: 5870a 355032i 
bw_dist = 0.089	0.151	0.226	0.491	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.5793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54493, Miss = 26729, Miss_rate = 0.491, Pending_hits = 802, Reservation_fails = 19301
L2_cache_bank[1]: Access = 53274, Miss = 26178, Miss_rate = 0.491, Pending_hits = 689, Reservation_fails = 12938
L2_cache_bank[2]: Access = 52593, Miss = 26194, Miss_rate = 0.498, Pending_hits = 775, Reservation_fails = 6724
L2_cache_bank[3]: Access = 53122, Miss = 26224, Miss_rate = 0.494, Pending_hits = 682, Reservation_fails = 9403
L2_cache_bank[4]: Access = 53629, Miss = 26084, Miss_rate = 0.486, Pending_hits = 711, Reservation_fails = 11735
L2_cache_bank[5]: Access = 55198, Miss = 26216, Miss_rate = 0.475, Pending_hits = 707, Reservation_fails = 16183
L2_cache_bank[6]: Access = 52586, Miss = 26043, Miss_rate = 0.495, Pending_hits = 713, Reservation_fails = 9490
L2_cache_bank[7]: Access = 52899, Miss = 26294, Miss_rate = 0.497, Pending_hits = 725, Reservation_fails = 10716
L2_cache_bank[8]: Access = 54306, Miss = 26770, Miss_rate = 0.493, Pending_hits = 638, Reservation_fails = 19288
L2_cache_bank[9]: Access = 53814, Miss = 26323, Miss_rate = 0.489, Pending_hits = 746, Reservation_fails = 14654
L2_cache_bank[10]: Access = 52260, Miss = 26109, Miss_rate = 0.500, Pending_hits = 678, Reservation_fails = 5560
L2_cache_bank[11]: Access = 53464, Miss = 26242, Miss_rate = 0.491, Pending_hits = 757, Reservation_fails = 6221
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54493, Miss = 26729 (0.491), PendingHit = 802 (0.0147)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53274, Miss = 26178 (0.491), PendingHit = 689 (0.0129)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52593, Miss = 26194 (0.498), PendingHit = 775 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53122, Miss = 26224 (0.494), PendingHit = 682 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53629, Miss = 26084 (0.486), PendingHit = 711 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55198, Miss = 26216 (0.475), PendingHit = 707 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52586, Miss = 26043 (0.495), PendingHit = 713 (0.0136)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52899, Miss = 26294 (0.497), PendingHit = 725 (0.0137)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54306, Miss = 26770 (0.493), PendingHit = 638 (0.0117)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53814, Miss = 26323 (0.489), PendingHit = 746 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52260, Miss = 26109 (0.5), PendingHit = 678 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53464, Miss = 26242 (0.491), PendingHit = 757 (0.0142)
L2 Cache Total Miss Rate = 0.492
Stream 1: L2 Cache Miss Rate = 0.452
Stream 2: L2 Cache Miss Rate = 0.512
Stream 3: L2 Cache Miss Rate = 0.482
Stream 1: Accesses  = 234687
Stream 1: Misses  = 106028
Stream 2: Accesses  = 205998
Stream 2: Misses  = 105390
Stream 3: Accesses  = 435640
Stream 3: Misses  = 210016
Stream 1+2: Accesses  = 440685
Stream 1+2: Misses  = 211418
Stream 1+2+3: Accesses  = 876325
Stream 1+2+3: Misses  = 421434
Total Accesses  = 641638
MPKI-CORES
CORE_L2MPKI_0	15.672
CORE_L2MPKI_1	15.119
CORE_L2MPKI_2	12.881
CORE_L2MPKI_3	14.750
CORE_L2MPKI_4	12.866
CORE_L2MPKI_5	14.496
CORE_L2MPKI_6	15.043
CORE_L2MPKI_7	15.654
CORE_L2MPKI_8	14.376
CORE_L2MPKI_9	13.737
CORE_L2MPKI_10	2.767
CORE_L2MPKI_11	2.644
CORE_L2MPKI_12	2.587
CORE_L2MPKI_13	2.762
CORE_L2MPKI_14	2.578
CORE_L2MPKI_15	2.647
CORE_L2MPKI_16	2.832
CORE_L2MPKI_17	2.686
CORE_L2MPKI_18	2.547
CORE_L2MPKI_19	2.851
CORE_L2MPKI_20	2.677
CORE_L2MPKI_21	2.529
CORE_L2MPKI_22	2.917
CORE_L2MPKI_23	2.569
CORE_L2MPKI_24	2.528
CORE_L2MPKI_25	2.591
CORE_L2MPKI_26	2.548
CORE_L2MPKI_27	2.527
CORE_L2MPKI_28	2.548
CORE_L2MPKI_29	2.602
CORE_L2MPKI_30	2.742
CORE_L2MPKI_31	2.525
CORE_L2MPKI_32	2.558
CORE_L2MPKI_33	2.627
CORE_L2MPKI_34	2.621
CORE_L2MPKI_35	2.561
CORE_L2MPKI_36	2.565
CORE_L2MPKI_37	2.538
CORE_L2MPKI_38	2.689
CORE_L2MPKI_39	2.889
CORE_L2MPKI_40	2.632
CORE_L2MPKI_41	2.638
CORE_L2MPKI_42	2.573
CORE_L2MPKI_43	2.594
CORE_L2MPKI_44	2.502
CORE_L2MPKI_45	2.518
CORE_L2MPKI_46	2.542
CORE_L2MPKI_47	2.490
CORE_L2MPKI_48	2.870
CORE_L2MPKI_49	2.699
CORE_L2MPKI_50	2.741
CORE_L2MPKI_51	2.508
CORE_L2MPKI_52	2.490
CORE_L2MPKI_53	2.529
CORE_L2MPKI_54	2.502
CORE_L2MPKI_55	2.500
CORE_L2MPKI_56	2.521
CORE_L2MPKI_57	2.521
CORE_L2MPKI_58	2.668
CORE_L2MPKI_59	2.606
Avg_MPKI_Stream1= 8.575
Avg_MPKI_Stream2= 2.617
Avg_MPKI_Stream3= 2.582
MISSES-CORES
CORE_MISSES_0	5785
CORE_MISSES_1	5426
CORE_MISSES_2	5270
CORE_MISSES_3	5517
CORE_MISSES_4	5256
CORE_MISSES_5	5853
CORE_MISSES_6	5408
CORE_MISSES_7	5511
CORE_MISSES_8	5399
CORE_MISSES_9	5137
CORE_MISSES_10	4722
CORE_MISSES_11	5245
CORE_MISSES_12	5424
CORE_MISSES_13	4788
CORE_MISSES_14	5815
CORE_MISSES_15	5747
CORE_MISSES_16	4580
CORE_MISSES_17	4870
CORE_MISSES_18	5665
CORE_MISSES_19	4610
CORE_MISSES_20	5833
CORE_MISSES_21	5289
CORE_MISSES_22	4648
CORE_MISSES_23	5442
CORE_MISSES_24	5042
CORE_MISSES_25	4880
CORE_MISSES_26	5343
CORE_MISSES_27	5761
CORE_MISSES_28	4728
CORE_MISSES_29	5848
CORE_MISSES_30	5482
CORE_MISSES_31	5223
CORE_MISSES_32	4986
CORE_MISSES_33	5314
CORE_MISSES_34	5755
CORE_MISSES_35	5322
CORE_MISSES_36	4886
CORE_MISSES_37	5362
CORE_MISSES_38	5133
CORE_MISSES_39	5113
CORE_MISSES_40	5341
CORE_MISSES_41	4615
CORE_MISSES_42	5222
CORE_MISSES_43	5658
CORE_MISSES_44	4905
CORE_MISSES_45	4662
CORE_MISSES_46	5011
CORE_MISSES_47	5000
CORE_MISSES_48	5407
CORE_MISSES_49	5184
CORE_MISSES_50	4714
CORE_MISSES_51	5506
CORE_MISSES_52	5403
CORE_MISSES_53	5319
CORE_MISSES_54	4902
CORE_MISSES_55	5499
CORE_MISSES_56	5443
CORE_MISSES_57	5485
CORE_MISSES_58	5309
CORE_MISSES_59	5403
L2_MISSES = 315406
L2_total_cache_accesses = 641638
L2_total_cache_misses = 315406
L2_total_cache_miss_rate = 0.4916
L2_total_cache_pending_hits = 8623
L2_total_cache_reservation_fails = 142213
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107180
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2908
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 214
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 240492
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5420
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 32456
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 18662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13346
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1641
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2901774
icnt_total_pkts_simt_to_mem=739914
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.2479
gpu_ipc_2 =     115.1362
gpu_ipc_3 =     168.0258
gpu_tot_sim_cycle_stream_1 = 540009
gpu_tot_sim_cycle_stream_2 = 540009
gpu_tot_sim_cycle_stream_3 = 538678
gpu_sim_insn_1 = 4453954
gpu_sim_insn_2 = 62174560
gpu_sim_insn_3 = 90511776
gpu_sim_cycle = 540010
gpu_sim_insn = 157140290
gpu_ipc =     290.9951
gpu_tot_sim_cycle = 540010
gpu_tot_sim_insn = 157140290
gpu_tot_ipc =     290.9951
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2721594
gpu_stall_icnt2sh    = 4484945
gpu_total_sim_rate=169697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2834274
	L1I_total_cache_misses = 8545
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 28984, Miss = 21201, Miss_rate = 0.731, Pending_hits = 2055, Reservation_fails = 440340
	L1D_cache_core[1]: Access = 28021, Miss = 20401, Miss_rate = 0.728, Pending_hits = 2066, Reservation_fails = 428954
	L1D_cache_core[2]: Access = 27988, Miss = 20452, Miss_rate = 0.731, Pending_hits = 2108, Reservation_fails = 422808
	L1D_cache_core[3]: Access = 28421, Miss = 20585, Miss_rate = 0.724, Pending_hits = 2103, Reservation_fails = 424288
	L1D_cache_core[4]: Access = 27353, Miss = 20220, Miss_rate = 0.739, Pending_hits = 2051, Reservation_fails = 426434
	L1D_cache_core[5]: Access = 28819, Miss = 21393, Miss_rate = 0.742, Pending_hits = 2104, Reservation_fails = 432533
	L1D_cache_core[6]: Access = 28918, Miss = 21088, Miss_rate = 0.729, Pending_hits = 2074, Reservation_fails = 435471
	L1D_cache_core[7]: Access = 28760, Miss = 21008, Miss_rate = 0.730, Pending_hits = 2098, Reservation_fails = 433343
	L1D_cache_core[8]: Access = 26838, Miss = 20021, Miss_rate = 0.746, Pending_hits = 2058, Reservation_fails = 451084
	L1D_cache_core[9]: Access = 26749, Miss = 19877, Miss_rate = 0.743, Pending_hits = 1989, Reservation_fails = 426483
	L1D_cache_core[10]: Access = 6466, Miss = 6466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10615
	L1D_cache_core[11]: Access = 7373, Miss = 7373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6725
	L1D_cache_core[12]: Access = 7691, Miss = 7691, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5436
	L1D_cache_core[13]: Access = 6921, Miss = 6921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[14]: Access = 7697, Miss = 7697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[15]: Access = 7874, Miss = 7874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[16]: Access = 5969, Miss = 5969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11406
	L1D_cache_core[17]: Access = 6673, Miss = 6673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9051
	L1D_cache_core[18]: Access = 7922, Miss = 7922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7577
	L1D_cache_core[19]: Access = 6603, Miss = 6603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9895
	L1D_cache_core[20]: Access = 7931, Miss = 7931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5641
	L1D_cache_core[21]: Access = 7200, Miss = 7200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7807
	L1D_cache_core[22]: Access = 6549, Miss = 6549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10045
	L1D_cache_core[23]: Access = 7745, Miss = 7745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5191
	L1D_cache_core[24]: Access = 7404, Miss = 7404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540
	L1D_cache_core[25]: Access = 6725, Miss = 6725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10796
	L1D_cache_core[26]: Access = 7689, Miss = 7689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 8123, Miss = 8123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1309
	L1D_cache_core[28]: Access = 7177, Miss = 7177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7187
	L1D_cache_core[29]: Access = 8075, Miss = 8075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2287
	L1D_cache_core[30]: Access = 7001, Miss = 7001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9022
	L1D_cache_core[31]: Access = 6951, Miss = 6951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580
	L1D_cache_core[32]: Access = 7301, Miss = 7301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[33]: Access = 7253, Miss = 7253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7740
	L1D_cache_core[34]: Access = 7323, Miss = 7323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6382
	L1D_cache_core[35]: Access = 7324, Miss = 7324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6320
	L1D_cache_core[36]: Access = 7212, Miss = 7212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 6908, Miss = 6908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7115
	L1D_cache_core[38]: Access = 7360, Miss = 7360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7528
	L1D_cache_core[39]: Access = 6355, Miss = 6355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10977
	L1D_cache_core[40]: Access = 6746, Miss = 6746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6063
	L1D_cache_core[41]: Access = 6604, Miss = 6604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7056
	L1D_cache_core[42]: Access = 7375, Miss = 7375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4065
	L1D_cache_core[43]: Access = 7092, Miss = 7092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7349
	L1D_cache_core[44]: Access = 6726, Miss = 6726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[45]: Access = 7153, Miss = 7153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6265
	L1D_cache_core[46]: Access = 6703, Miss = 6703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8823
	L1D_cache_core[47]: Access = 7210, Miss = 7210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5261
	L1D_cache_core[48]: Access = 6664, Miss = 6664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[49]: Access = 6443, Miss = 6443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029
	L1D_cache_core[50]: Access = 6726, Miss = 6726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8600
	L1D_cache_core[51]: Access = 7253, Miss = 7253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3543
	L1D_cache_core[52]: Access = 7369, Miss = 7369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6386
	L1D_cache_core[53]: Access = 7032, Miss = 7032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4966
	L1D_cache_core[54]: Access = 7105, Miss = 7105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7535
	L1D_cache_core[55]: Access = 7455, Miss = 7455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6506
	L1D_cache_core[56]: Access = 7905, Miss = 7905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 7457, Miss = 7457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4063
	L1D_cache_core[58]: Access = 7103, Miss = 7103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8539
	L1D_cache_core[59]: Access = 7558, Miss = 7558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931
	L1D_total_cache_accesses = 639325
	L1D_total_cache_misses = 564720
	L1D_total_cache_miss_rate = 0.8833
	L1D_total_cache_pending_hits = 20706
	L1D_total_cache_reservation_fails = 4660097
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 280500
	L1C_total_cache_misses = 6938
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 46674
L1T_cache:
	L1T_total_cache_accesses = 1100083
	L1T_total_cache_misses = 402538
	L1T_total_cache_miss_rate = 0.3659
	L1T_total_cache_pending_hits = 697545
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 445627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3156967
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 273562
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6938
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 46674
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 697545
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 402538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1503130
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2825729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2329, 1165, 1178, 1178, 1558, 1571, 1532, 1580, 1582, 1113, 1150, 1621, 1150, 1074, 1165, 1597, 1137, 1446, 2524, 1039, 1515, 1443, 1152, 1406, 1623, 1391, 629, 1389, 1107, 847, 1055, 1314, 1528, 1244, 1076, 363, 1560, 797, 694, 772, 1458, 769, 1055, 1177, 1052, 735, 1123, 1586, 
gpgpu_n_tot_thrd_icount = 173099520
gpgpu_n_tot_w_icount = 5409360
gpgpu_n_stall_shd_mem = 9490127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 445583
gpgpu_n_mem_write_global = 120796
gpgpu_n_mem_texture = 402509
gpgpu_n_mem_const = 4404
gpgpu_n_load_insn  = 11235648
gpgpu_n_store_insn = 436950
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5214688
gpgpu_n_const_mem_insn = 5553248
gpgpu_n_param_mem_insn = 2216133
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 46674
gpgpu_stall_shd_mem[c_mem][bk_conf] = 46674
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4817434
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12212668	W0_Idle:2034082	W0_Scoreboard:45144647	W1:142822	W2:93042	W3:87400	W4:68405	W5:49790	W6:22831	W7:13089	W8:3378	W9:1018	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4928028
Warp Occupancy Distribution:
Stall:9025892	W0_Idle:891448	W0_Scoreboard:10138476	W1:142822	W2:93042	W3:87400	W4:68405	W5:49790	W6:22831	W7:13089	W8:3378	W9:1018	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1062809
Warp Occupancy Distribution:
Stall:1635405	W0_Idle:492687	W0_Scoreboard:17512362	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1959946
warp_utilization0: 0.083483
warp_utilization1: 0.071507
warp_utilization2: 0.090737
traffic_breakdown_coretomem[CONST_ACC_R] = 35232 {8:4404,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3564664 {8:445583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6006848 {40:106403,72:3230,136:11163,}
traffic_breakdown_coretomem[INST_ACC_R] = 9760 {8:1220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3220072 {8:402509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 317016 {72:4403,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60553864 {136:445249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965192 {8:120649,}
traffic_breakdown_memtocore[INST_ACC_R] = 165920 {136:1220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54705864 {136:402249,}
maxmrqlatency = 1239 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 606 
averagemflatency_1 = 689 
averagemflatency_2= 551 
averagemflatency_3 = 558 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 540009 
mrq_lat_table:232864 	9400 	12036 	25489 	68719 	78855 	74196 	46328 	13438 	1012 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3534 	12131 	27208 	67794 	304351 	461548 	94243 	1678 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132640 	37324 	52117 	101446 	172324 	252991 	202305 	22217 	716 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43039 	733546 	74637 	677 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	4228 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	111 	966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        14        14        19        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7         9        13        10        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      3087      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.243896  1.259656  1.298774  1.311192  1.452890  1.465654  1.398729  1.429431  1.506226  1.553509  1.537716  1.515532  1.267287  1.260095  1.228986  1.240596 
dram[1]:  1.263321  1.265393  1.292635  1.310100  1.462637  1.435308  1.416616  1.409495  1.514005  1.527614  1.504981  1.511753  1.260050  1.261694  1.235139  1.241533 
dram[2]:  1.264747  1.261626  1.311740  1.286545  1.471905  1.444046  1.419058  1.434301  1.523630  1.528432  1.515088  1.503779  1.273513  1.254160  1.243165  1.235834 
dram[3]:  1.254014  1.243266  1.294266  1.308414  1.475168  1.448012  1.410138  1.424538  1.535729  1.537033  1.511907  1.504377  1.254313  1.245818  1.227985  1.251681 
dram[4]:  1.251864  1.256410  1.293605  1.303332  1.483015  1.469914  1.423334  1.432901  1.524324  1.512442  1.499161  1.527772  1.266221  1.239860  1.245677  1.237895 
dram[5]:  1.255971  1.248330  1.287754  1.307264  1.447778  1.439642  1.388289  1.418253  1.512536  1.519783  1.513722  1.514502  1.258486  1.245547  1.231250  1.224015 
average row locality = 562340/406627 = 1.382938
average row locality_1 = 232918/148947 = 1.563764
average row locality_2 = 168767/132737 = 1.271439
average row locality_3 = 160655/124943 = 1.285826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4234      4263      4229      4239      4985      4994      6049      5915      5899      5599      5874      5790      4889      4879      4823      4747 
dram[1]:      4284      4229      4169      4173      5036      4937      5941      5990      5871      5972      5875      5961      4932      4858      4673      4727 
dram[2]:      4324      4206      4184      4217      5003      5030      5834      5888      5760      5864      5816      5642      4859      4903      4727      4709 
dram[3]:      4172      4266      4174      4152      5066      5197      6021      5867      5844      6077      5797      5853      4947      4847      4781      4653 
dram[4]:      4333      4289      4322      4127      5069      5208      6042      5870      5869      5973      5777      5768      4976      4868      4825      4700 
dram[5]:      4268      4271      4244      4255      4990      5028      5970      5882      5882      6030      6038      5844      4852      4815      4726      4624 
total reads: 489451
bank skew: 6077/4127 = 1.47
chip skew: 82016/80966 = 1.01
number of total write accesses:
dram[0]:       198       205       431       459      1399      1471       995       972      1480      1485      1424      1333       151       145         2         2 
dram[1]:       197       210       447       432      1521      1364       999       987      1535      1524      1376      1371       146       132         2         2 
dram[2]:       200       216       453       430      1441      1409       942       978      1494      1474      1364      1322       151        71         2         2 
dram[3]:       202       211       431       451      1528      1432      1017       995      1506      1539      1377      1365       143        69         2         2 
dram[4]:       202       219       432       449      1523      1461       985       985      1463      1503      1368      1356       137        84         2         4 
dram[5]:       202       213       446       442      1428      1400       977       971      1478      1537      1408      1362       153        80         2         4 
total reads: 72892
bank skew: 1539/2 = 769.50
chip skew: 12270/11949 = 1.03
average mf latency per bank:
dram[0]:        755       701       682       659      1096      1109      1266      1169      1227      1166      1220      1187      1262      1234       941       910
dram[1]:        655       657       617       640      1019      1086      1125      1151      1116      1165      1143      1153      1107      1164       749       817
dram[2]:        707       753       655       698      1131      1133      1191      1250      1176      1229      1194      1233      1202      1575       893       978
dram[3]:        669       657       646       633      1095      1062      1142      1104      1159      1138      1180      1180      1183      1170       829       788
dram[4]:        787       732       717       678      1168      1147      1239      1260      1262      1240      1277      1256      1335      1284       979       940
dram[5]:        647       659       622       641      1106      1082      1086      1135      1115      1149      1140      1164      1165      1197       800       776
maximum mf latency per bank:
dram[0]:       3748      3715      6529      4844      3078      4707      4195      4562      3693      3086      6004      4000      4056      4644      3238      4168
dram[1]:       3682      3658      4843      4536      3833      4850      3413      3231      3459      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3923      3911      4097      5037      3886      2934      3862      3338      3782      3915      4671      5073      2946      4708      3815      2691
dram[3]:       3008      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4233      5116      4184      4522      4485      4003      3743      4202      4855      4988      3628      4647      4310      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3812      4715      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=397287 n_act=67564 n_pre=67548 n_req=89343 n_req_1=20319 n_req_2=28123 n_req_3=40901 n_rd=162816 n_write=17597 bw_util=0.4825 bw_util_1=0.09841 bw_util_2=0.1565 bw_util_3=0.2276 blp=6.229287 blp_1= 2.152576 blp_2= 2.307189 blp_3= 2.904761
 n_activity=680675 dram_eff=0.5053 dram_eff_1=0.1031 dram_eff_2=0.1639 dram_eff_3=0.2384
bk0: 8468a 535702i bk1: 8526a 536394i bk2: 8458a 519141i bk3: 8478a 515919i bk4: 9970a 400079i bk5: 9988a 399385i bk6: 12098a 393971i bk7: 11830a 397065i bk8: 11798a 385613i bk9: 11198a 392979i bk10: 11748a 387563i bk11: 11580a 393192i bk12: 9778a 503334i bk13: 9758a 500510i bk14: 9646a 511917i bk15: 9494a 512458i 
bw_dist = 0.098	0.156	0.228	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.98553
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=396026 n_act=67909 n_pre=67893 n_req=89623 n_req_1=20422 n_req_2=28194 n_req_3=41007 n_rd=163250 n_write=17734 bw_util=0.484 bw_util_1=0.09897 bw_util_2=0.1569 bw_util_3=0.2281 blp=6.115838 blp_1= 2.112540 blp_2= 2.273343 blp_3= 2.877214
 n_activity=685898 dram_eff=0.5029 dram_eff_1=0.1029 dram_eff_2=0.163 dram_eff_3=0.2371
bk0: 8568a 535814i bk1: 8458a 537214i bk2: 8338a 522150i bk3: 8346a 521579i bk4: 10070a 402998i bk5: 9874a 409647i bk6: 11882a 404195i bk7: 11980a 395404i bk8: 11738a 387417i bk9: 11944a 382237i bk10: 11750a 395848i bk11: 11922a 385496i bk12: 9864a 503843i bk13: 9716a 505583i bk14: 9346a 519711i bk15: 9454a 516953i 
bw_dist = 0.099	0.157	0.228	0.478	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55142
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=399433 n_act=67077 n_pre=67061 n_req=88789 n_req_1=19668 n_req_2=28046 n_req_3=41075 n_rd=161932 n_write=17309 bw_util=0.4798 bw_util_1=0.09518 bw_util_2=0.1561 bw_util_3=0.2285 blp=6.134915 blp_1= 2.096993 blp_2= 2.294060 blp_3= 2.900133
 n_activity=682770 dram_eff=0.5009 dram_eff_1=0.09937 dram_eff_2=0.163 dram_eff_3=0.2385
bk0: 8648a 533473i bk1: 8412a 536756i bk2: 8368a 518408i bk3: 8434a 519713i bk4: 10006a 402883i bk5: 10060a 398276i bk6: 11668a 411012i bk7: 11776a 402329i bk8: 11520a 390075i bk9: 11728a 390016i bk10: 11632a 394577i bk11: 11284a 396819i bk12: 9718a 505977i bk13: 9806a 508509i bk14: 9454a 517113i bk15: 9418a 515552i 
bw_dist = 0.095	0.156	0.228	0.478	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80498
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395795 n_act=67924 n_pre=67908 n_req=89757 n_req_1=20617 n_req_2=28149 n_req_3=40991 n_rd=163428 n_write=17757 bw_util=0.4846 bw_util_1=0.09991 bw_util_2=0.1567 bw_util_3=0.228 blp=6.167265 blp_1= 2.125530 blp_2= 2.277076 blp_3= 2.888288
 n_activity=686640 dram_eff=0.5031 dram_eff_1=0.1037 dram_eff_2=0.1627 dram_eff_3=0.2367
bk0: 8344a 538122i bk1: 8532a 533454i bk2: 8348a 520225i bk3: 8304a 521178i bk4: 10132a 401020i bk5: 10394a 394882i bk6: 12042a 395531i bk7: 11734a 399761i bk8: 11688a 387385i bk9: 12154a 376441i bk10: 11594a 389989i bk11: 11706a 386272i bk12: 9894a 499536i bk13: 9694a 510002i bk14: 9562a 514544i bk15: 9306a 521240i 
bw_dist = 0.100	0.157	0.228	0.479	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.71306
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395227 n_act=67985 n_pre=67971 n_req=90026 n_req_1=20903 n_req_2=28179 n_req_3=40944 n_rd=164023 n_write=17606 bw_util=0.4863 bw_util_1=0.1015 bw_util_2=0.1568 bw_util_3=0.2279 blp=6.280964 blp_1= 2.146371 blp_2= 2.307480 blp_3= 2.924426
 n_activity=680836 dram_eff=0.5091 dram_eff_1=0.1063 dram_eff_2=0.1642 dram_eff_3=0.2386
bk0: 8660a 528101i bk1: 8578a 530315i bk2: 8644a 511582i bk3: 8254a 516534i bk4: 10138a 394412i bk5: 10416a 389489i bk6: 12084a 396630i bk7: 11740a 398131i bk8: 11736a 389704i bk9: 11946a 380120i bk10: 11553a 391407i bk11: 11536a 391744i bk12: 9952a 500090i bk13: 9736a 504876i bk14: 9650a 511787i bk15: 9400a 514314i 
bw_dist = 0.102	0.157	0.228	0.469	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24249
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395473 n_act=68170 n_pre=68154 n_req=89618 n_req_1=20438 n_req_2=28215 n_req_3=40965 n_rd=163438 n_write=17577 bw_util=0.4843 bw_util_1=0.09923 bw_util_2=0.1571 bw_util_3=0.228 blp=6.146319 blp_1= 2.118710 blp_2= 2.274939 blp_3= 2.885741
 n_activity=686910 dram_eff=0.5026 dram_eff_1=0.103 dram_eff_2=0.163 dram_eff_3=0.2366
bk0: 8536a 535244i bk1: 8542a 534122i bk2: 8488a 515643i bk3: 8510a 515543i bk4: 9980a 406521i bk5: 10056a 402794i bk6: 11940a 397939i bk7: 11764a 400000i bk8: 11764a 391176i bk9: 12060a 376397i bk10: 12076a 385315i bk11: 11688a 387781i bk12: 9704a 504245i bk13: 9630a 510289i bk14: 9452a 517049i bk15: 9248a 517552i 
bw_dist = 0.099	0.157	0.228	0.479	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.57364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81801, Miss = 40984, Miss_rate = 0.501, Pending_hits = 1276, Reservation_fails = 24986
L2_cache_bank[1]: Access = 80972, Miss = 40431, Miss_rate = 0.499, Pending_hits = 1165, Reservation_fails = 23067
L2_cache_bank[2]: Access = 80538, Miss = 40785, Miss_rate = 0.506, Pending_hits = 1247, Reservation_fails = 17285
L2_cache_bank[3]: Access = 80477, Miss = 40847, Miss_rate = 0.508, Pending_hits = 1194, Reservation_fails = 20536
L2_cache_bank[4]: Access = 81553, Miss = 40515, Miss_rate = 0.497, Pending_hits = 1205, Reservation_fails = 21088
L2_cache_bank[5]: Access = 82687, Miss = 40463, Miss_rate = 0.489, Pending_hits = 1235, Reservation_fails = 24828
L2_cache_bank[6]: Access = 80413, Miss = 40810, Miss_rate = 0.508, Pending_hits = 1222, Reservation_fails = 20289
L2_cache_bank[7]: Access = 80576, Miss = 40913, Miss_rate = 0.508, Pending_hits = 1288, Reservation_fails = 23654
L2_cache_bank[8]: Access = 82078, Miss = 41219, Miss_rate = 0.502, Pending_hits = 1152, Reservation_fails = 32553
L2_cache_bank[9]: Access = 81763, Miss = 40807, Miss_rate = 0.499, Pending_hits = 1234, Reservation_fails = 27442
L2_cache_bank[10]: Access = 80320, Miss = 40971, Miss_rate = 0.510, Pending_hits = 1210, Reservation_fails = 22821
L2_cache_bank[11]: Access = 80776, Miss = 40749, Miss_rate = 0.504, Pending_hits = 1289, Reservation_fails = 19101
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81801, Miss = 40984 (0.501), PendingHit = 1276 (0.0156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80972, Miss = 40431 (0.499), PendingHit = 1165 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80538, Miss = 40785 (0.506), PendingHit = 1247 (0.0155)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80477, Miss = 40847 (0.508), PendingHit = 1194 (0.0148)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81553, Miss = 40515 (0.497), PendingHit = 1205 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82687, Miss = 40463 (0.489), PendingHit = 1235 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80413, Miss = 40810 (0.508), PendingHit = 1222 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80576, Miss = 40913 (0.508), PendingHit = 1288 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82078, Miss = 41219 (0.502), PendingHit = 1152 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81763, Miss = 40807 (0.499), PendingHit = 1234 (0.0151)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80320, Miss = 40971 (0.51), PendingHit = 1210 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80776, Miss = 40749 (0.504), PendingHit = 1289 (0.016)
L2 Cache Total Miss Rate = 0.503
Stream 1: L2 Cache Miss Rate = 0.461
Stream 2: L2 Cache Miss Rate = 0.533
Stream 3: L2 Cache Miss Rate = 0.489
Stream 1: Accesses  = 368426
Stream 1: Misses  = 169794
Stream 2: Accesses  = 304307
Stream 2: Misses  = 162140
Stream 3: Accesses  = 669647
Stream 3: Misses  = 327354
Stream 1+2: Accesses  = 672733
Stream 1+2: Misses  = 331934
Stream 1+2+3: Accesses  = 1342380
Stream 1+2+3: Misses  = 659288
Total Accesses  = 973954
MPKI-CORES
CORE_L2MPKI_0	21.481
CORE_L2MPKI_1	20.224
CORE_L2MPKI_2	18.692
CORE_L2MPKI_3	20.141
CORE_L2MPKI_4	18.182
CORE_L2MPKI_5	20.201
CORE_L2MPKI_6	20.812
CORE_L2MPKI_7	21.360
CORE_L2MPKI_8	19.524
CORE_L2MPKI_9	19.696
CORE_L2MPKI_10	2.703
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.585
CORE_L2MPKI_13	2.707
CORE_L2MPKI_14	2.611
CORE_L2MPKI_15	2.640
CORE_L2MPKI_16	2.783
CORE_L2MPKI_17	2.705
CORE_L2MPKI_18	2.575
CORE_L2MPKI_19	2.753
CORE_L2MPKI_20	2.636
CORE_L2MPKI_21	2.551
CORE_L2MPKI_22	2.770
CORE_L2MPKI_23	2.561
CORE_L2MPKI_24	2.539
CORE_L2MPKI_25	2.608
CORE_L2MPKI_26	2.564
CORE_L2MPKI_27	2.536
CORE_L2MPKI_28	2.574
CORE_L2MPKI_29	2.566
CORE_L2MPKI_30	2.679
CORE_L2MPKI_31	2.575
CORE_L2MPKI_32	2.602
CORE_L2MPKI_33	2.627
CORE_L2MPKI_34	2.690
CORE_L2MPKI_35	2.590
CORE_L2MPKI_36	2.567
CORE_L2MPKI_37	2.618
CORE_L2MPKI_38	2.659
CORE_L2MPKI_39	2.808
CORE_L2MPKI_40	2.667
CORE_L2MPKI_41	2.617
CORE_L2MPKI_42	2.577
CORE_L2MPKI_43	2.649
CORE_L2MPKI_44	2.595
CORE_L2MPKI_45	2.561
CORE_L2MPKI_46	2.580
CORE_L2MPKI_47	2.510
CORE_L2MPKI_48	2.790
CORE_L2MPKI_49	2.785
CORE_L2MPKI_50	2.692
CORE_L2MPKI_51	2.721
CORE_L2MPKI_52	2.533
CORE_L2MPKI_53	2.647
CORE_L2MPKI_54	2.486
CORE_L2MPKI_55	2.540
CORE_L2MPKI_56	2.541
CORE_L2MPKI_57	2.550
CORE_L2MPKI_58	2.645
CORE_L2MPKI_59	2.609
Avg_MPKI_Stream1= 11.350
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.615
MISSES-CORES
CORE_MISSES_0	9386
CORE_MISSES_1	8690
CORE_MISSES_2	8903
CORE_MISSES_3	8976
CORE_MISSES_4	8570
CORE_MISSES_5	9490
CORE_MISSES_6	8902
CORE_MISSES_7	8966
CORE_MISSES_8	8547
CORE_MISSES_9	8646
CORE_MISSES_10	7492
CORE_MISSES_11	8248
CORE_MISSES_12	8491
CORE_MISSES_13	7955
CORE_MISSES_14	8507
CORE_MISSES_15	8844
CORE_MISSES_16	7094
CORE_MISSES_17	7676
CORE_MISSES_18	8679
CORE_MISSES_19	7732
CORE_MISSES_20	8880
CORE_MISSES_21	7875
CORE_MISSES_22	7714
CORE_MISSES_23	8476
CORE_MISSES_24	8057
CORE_MISSES_25	7470
CORE_MISSES_26	8429
CORE_MISSES_27	8811
CORE_MISSES_28	7870
CORE_MISSES_29	8859
CORE_MISSES_30	7944
CORE_MISSES_31	7617
CORE_MISSES_32	8105
CORE_MISSES_33	8128
CORE_MISSES_34	8334
CORE_MISSES_35	8073
CORE_MISSES_36	7876
CORE_MISSES_37	7697
CORE_MISSES_38	8289
CORE_MISSES_39	7636
CORE_MISSES_40	7633
CORE_MISSES_41	7370
CORE_MISSES_42	8139
CORE_MISSES_43	7965
CORE_MISSES_44	7410
CORE_MISSES_45	7796
CORE_MISSES_46	7380
CORE_MISSES_47	7729
CORE_MISSES_48	7930
CORE_MISSES_49	7618
CORE_MISSES_50	7699
CORE_MISSES_51	8445
CORE_MISSES_52	7985
CORE_MISSES_53	7871
CORE_MISSES_54	7533
CORE_MISSES_55	8089
CORE_MISSES_56	8567
CORE_MISSES_57	8068
CORE_MISSES_58	7955
CORE_MISSES_59	8378
L2_MISSES = 489494
L2_total_cache_accesses = 973954
L2_total_cache_misses = 489494
L2_total_cache_miss_rate = 0.5026
L2_total_cache_pending_hits = 14717
L2_total_cache_reservation_fails = 277650
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 208998
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3712
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 330
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1961
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 341202
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9692
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 51398
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 39185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25058
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1057
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2448
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4377448
icnt_total_pkts_simt_to_mem=1132027
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.2479
gpu_ipc_2 =     115.1362
gpu_ipc_3 =     168.0258
gpu_tot_sim_cycle_stream_1 = 540009
gpu_tot_sim_cycle_stream_2 = 540009
gpu_tot_sim_cycle_stream_3 = 538678
gpu_sim_insn_1 = 4453954
gpu_sim_insn_2 = 62174560
gpu_sim_insn_3 = 90511776
gpu_sim_cycle = 540010
gpu_sim_insn = 157140290
gpu_ipc =     290.9951
gpu_tot_sim_cycle = 540010
gpu_tot_sim_insn = 157140290
gpu_tot_ipc =     290.9951
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2721594
gpu_stall_icnt2sh    = 4484945
gpu_total_sim_rate=169697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2834274
	L1I_total_cache_misses = 8545
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 28984, Miss = 21201, Miss_rate = 0.731, Pending_hits = 2055, Reservation_fails = 440340
	L1D_cache_core[1]: Access = 28021, Miss = 20401, Miss_rate = 0.728, Pending_hits = 2066, Reservation_fails = 428954
	L1D_cache_core[2]: Access = 27988, Miss = 20452, Miss_rate = 0.731, Pending_hits = 2108, Reservation_fails = 422808
	L1D_cache_core[3]: Access = 28421, Miss = 20585, Miss_rate = 0.724, Pending_hits = 2103, Reservation_fails = 424288
	L1D_cache_core[4]: Access = 27353, Miss = 20220, Miss_rate = 0.739, Pending_hits = 2051, Reservation_fails = 426434
	L1D_cache_core[5]: Access = 28819, Miss = 21393, Miss_rate = 0.742, Pending_hits = 2104, Reservation_fails = 432533
	L1D_cache_core[6]: Access = 28918, Miss = 21088, Miss_rate = 0.729, Pending_hits = 2074, Reservation_fails = 435471
	L1D_cache_core[7]: Access = 28760, Miss = 21008, Miss_rate = 0.730, Pending_hits = 2098, Reservation_fails = 433343
	L1D_cache_core[8]: Access = 26838, Miss = 20021, Miss_rate = 0.746, Pending_hits = 2058, Reservation_fails = 451084
	L1D_cache_core[9]: Access = 26749, Miss = 19877, Miss_rate = 0.743, Pending_hits = 1989, Reservation_fails = 426483
	L1D_cache_core[10]: Access = 6466, Miss = 6466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10615
	L1D_cache_core[11]: Access = 7373, Miss = 7373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6725
	L1D_cache_core[12]: Access = 7691, Miss = 7691, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5436
	L1D_cache_core[13]: Access = 6921, Miss = 6921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[14]: Access = 7697, Miss = 7697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[15]: Access = 7874, Miss = 7874, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[16]: Access = 5969, Miss = 5969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11406
	L1D_cache_core[17]: Access = 6673, Miss = 6673, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9051
	L1D_cache_core[18]: Access = 7922, Miss = 7922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7577
	L1D_cache_core[19]: Access = 6603, Miss = 6603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9895
	L1D_cache_core[20]: Access = 7931, Miss = 7931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5641
	L1D_cache_core[21]: Access = 7200, Miss = 7200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7807
	L1D_cache_core[22]: Access = 6549, Miss = 6549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10045
	L1D_cache_core[23]: Access = 7745, Miss = 7745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5191
	L1D_cache_core[24]: Access = 7404, Miss = 7404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540
	L1D_cache_core[25]: Access = 6725, Miss = 6725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10796
	L1D_cache_core[26]: Access = 7689, Miss = 7689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 8123, Miss = 8123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1309
	L1D_cache_core[28]: Access = 7177, Miss = 7177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7187
	L1D_cache_core[29]: Access = 8075, Miss = 8075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2287
	L1D_cache_core[30]: Access = 7001, Miss = 7001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9022
	L1D_cache_core[31]: Access = 6951, Miss = 6951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580
	L1D_cache_core[32]: Access = 7301, Miss = 7301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[33]: Access = 7253, Miss = 7253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7740
	L1D_cache_core[34]: Access = 7323, Miss = 7323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6382
	L1D_cache_core[35]: Access = 7324, Miss = 7324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6320
	L1D_cache_core[36]: Access = 7212, Miss = 7212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 6908, Miss = 6908, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7115
	L1D_cache_core[38]: Access = 7360, Miss = 7360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7528
	L1D_cache_core[39]: Access = 6355, Miss = 6355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10977
	L1D_cache_core[40]: Access = 6746, Miss = 6746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6063
	L1D_cache_core[41]: Access = 6604, Miss = 6604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7056
	L1D_cache_core[42]: Access = 7375, Miss = 7375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4065
	L1D_cache_core[43]: Access = 7092, Miss = 7092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7349
	L1D_cache_core[44]: Access = 6726, Miss = 6726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[45]: Access = 7153, Miss = 7153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6265
	L1D_cache_core[46]: Access = 6703, Miss = 6703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8823
	L1D_cache_core[47]: Access = 7210, Miss = 7210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5261
	L1D_cache_core[48]: Access = 6664, Miss = 6664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[49]: Access = 6443, Miss = 6443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029
	L1D_cache_core[50]: Access = 6726, Miss = 6726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8600
	L1D_cache_core[51]: Access = 7253, Miss = 7253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3543
	L1D_cache_core[52]: Access = 7369, Miss = 7369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6386
	L1D_cache_core[53]: Access = 7032, Miss = 7032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4966
	L1D_cache_core[54]: Access = 7105, Miss = 7105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7535
	L1D_cache_core[55]: Access = 7455, Miss = 7455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6506
	L1D_cache_core[56]: Access = 7905, Miss = 7905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 7457, Miss = 7457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4063
	L1D_cache_core[58]: Access = 7103, Miss = 7103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8539
	L1D_cache_core[59]: Access = 7558, Miss = 7558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931
	L1D_total_cache_accesses = 639325
	L1D_total_cache_misses = 564720
	L1D_total_cache_miss_rate = 0.8833
	L1D_total_cache_pending_hits = 20706
	L1D_total_cache_reservation_fails = 4660097
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 280500
	L1C_total_cache_misses = 6938
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 46674
L1T_cache:
	L1T_total_cache_accesses = 1100083
	L1T_total_cache_misses = 402538
	L1T_total_cache_miss_rate = 0.3659
	L1T_total_cache_pending_hits = 697545
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 445627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3156967
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 273562
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6938
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 46674
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 697545
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 402538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1503130
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2825729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2329, 1165, 1178, 1178, 1558, 1571, 1532, 1580, 1582, 1113, 1150, 1621, 1150, 1074, 1165, 1597, 1137, 1446, 2524, 1039, 1515, 1443, 1152, 1406, 1623, 1391, 629, 1389, 1107, 847, 1055, 1314, 1528, 1244, 1076, 363, 1560, 797, 694, 772, 1458, 769, 1055, 1177, 1052, 735, 1123, 1586, 
gpgpu_n_tot_thrd_icount = 173099520
gpgpu_n_tot_w_icount = 5409360
gpgpu_n_stall_shd_mem = 9490127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 445583
gpgpu_n_mem_write_global = 120796
gpgpu_n_mem_texture = 402509
gpgpu_n_mem_const = 4404
gpgpu_n_load_insn  = 11235648
gpgpu_n_store_insn = 436950
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5214688
gpgpu_n_const_mem_insn = 5553248
gpgpu_n_param_mem_insn = 2216133
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 46674
gpgpu_stall_shd_mem[c_mem][bk_conf] = 46674
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4817434
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12212668	W0_Idle:2034082	W0_Scoreboard:45144647	W1:142822	W2:93042	W3:87400	W4:68405	W5:49790	W6:22831	W7:13089	W8:3378	W9:1018	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4928028
Warp Occupancy Distribution:
Stall:9025892	W0_Idle:891448	W0_Scoreboard:10138476	W1:142822	W2:93042	W3:87400	W4:68405	W5:49790	W6:22831	W7:13089	W8:3378	W9:1018	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1062809
Warp Occupancy Distribution:
Stall:1635405	W0_Idle:492687	W0_Scoreboard:17512362	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1959946
warp_utilization0: 0.083483
warp_utilization1: 0.071507
warp_utilization2: 0.090737
traffic_breakdown_coretomem[CONST_ACC_R] = 35232 {8:4404,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3564664 {8:445583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6006848 {40:106403,72:3230,136:11163,}
traffic_breakdown_coretomem[INST_ACC_R] = 9760 {8:1220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3220072 {8:402509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 317016 {72:4403,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60553864 {136:445249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965192 {8:120649,}
traffic_breakdown_memtocore[INST_ACC_R] = 165920 {136:1220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54705864 {136:402249,}
maxmrqlatency = 1239 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 606 
averagemflatency_1 = 689 
averagemflatency_2= 551 
averagemflatency_3 = 558 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 540009 
mrq_lat_table:232864 	9400 	12036 	25489 	68719 	78855 	74196 	46328 	13438 	1012 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3534 	12131 	27208 	67794 	304351 	461548 	94243 	1678 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132640 	37324 	52117 	101446 	172324 	252991 	202305 	22217 	716 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43039 	733546 	74637 	677 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	4228 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	111 	966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        14        14        19        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7         9        13        10        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      3087      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.243896  1.259656  1.298774  1.311192  1.452890  1.465654  1.398729  1.429431  1.506226  1.553509  1.537716  1.515532  1.267287  1.260095  1.228986  1.240596 
dram[1]:  1.263321  1.265393  1.292635  1.310100  1.462637  1.435308  1.416616  1.409495  1.514005  1.527614  1.504981  1.511753  1.260050  1.261694  1.235139  1.241533 
dram[2]:  1.264747  1.261626  1.311740  1.286545  1.471905  1.444046  1.419058  1.434301  1.523630  1.528432  1.515088  1.503779  1.273513  1.254160  1.243165  1.235834 
dram[3]:  1.254014  1.243266  1.294266  1.308414  1.475168  1.448012  1.410138  1.424538  1.535729  1.537033  1.511907  1.504377  1.254313  1.245818  1.227985  1.251681 
dram[4]:  1.251864  1.256410  1.293605  1.303332  1.483015  1.469914  1.423334  1.432901  1.524324  1.512442  1.499161  1.527772  1.266221  1.239860  1.245677  1.237895 
dram[5]:  1.255971  1.248330  1.287754  1.307264  1.447778  1.439642  1.388289  1.418253  1.512536  1.519783  1.513722  1.514502  1.258486  1.245547  1.231250  1.224015 
average row locality = 562340/406627 = 1.382938
average row locality_1 = 232918/148947 = 1.563764
average row locality_2 = 168767/132737 = 1.271439
average row locality_3 = 160655/124943 = 1.285826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4234      4263      4229      4239      4985      4994      6049      5915      5899      5599      5874      5790      4889      4879      4823      4747 
dram[1]:      4284      4229      4169      4173      5036      4937      5941      5990      5871      5972      5875      5961      4932      4858      4673      4727 
dram[2]:      4324      4206      4184      4217      5003      5030      5834      5888      5760      5864      5816      5642      4859      4903      4727      4709 
dram[3]:      4172      4266      4174      4152      5066      5197      6021      5867      5844      6077      5797      5853      4947      4847      4781      4653 
dram[4]:      4333      4289      4322      4127      5069      5208      6042      5870      5869      5973      5777      5768      4976      4868      4825      4700 
dram[5]:      4268      4271      4244      4255      4990      5028      5970      5882      5882      6030      6038      5844      4852      4815      4726      4624 
total reads: 489451
bank skew: 6077/4127 = 1.47
chip skew: 82016/80966 = 1.01
number of total write accesses:
dram[0]:       198       205       431       459      1399      1471       995       972      1480      1485      1424      1333       151       145         2         2 
dram[1]:       197       210       447       432      1521      1364       999       987      1535      1524      1376      1371       146       132         2         2 
dram[2]:       200       216       453       430      1441      1409       942       978      1494      1474      1364      1322       151        71         2         2 
dram[3]:       202       211       431       451      1528      1432      1017       995      1506      1539      1377      1365       143        69         2         2 
dram[4]:       202       219       432       449      1523      1461       985       985      1463      1503      1368      1356       137        84         2         4 
dram[5]:       202       213       446       442      1428      1400       977       971      1478      1537      1408      1362       153        80         2         4 
total reads: 72892
bank skew: 1539/2 = 769.50
chip skew: 12270/11949 = 1.03
average mf latency per bank:
dram[0]:        755       701       682       659      1096      1109      1266      1169      1227      1166      1220      1187      1262      1234       941       910
dram[1]:        655       657       617       640      1019      1086      1125      1151      1116      1165      1143      1153      1107      1164       749       817
dram[2]:        707       753       655       698      1131      1133      1191      1250      1176      1229      1194      1233      1202      1575       893       978
dram[3]:        669       657       646       633      1095      1062      1142      1104      1159      1138      1180      1180      1183      1170       829       788
dram[4]:        787       732       717       678      1168      1147      1239      1260      1262      1240      1277      1256      1335      1284       979       940
dram[5]:        647       659       622       641      1106      1082      1086      1135      1115      1149      1140      1164      1165      1197       800       776
maximum mf latency per bank:
dram[0]:       3748      3715      6529      4844      3078      4707      4195      4562      3693      3086      6004      4000      4056      4644      3238      4168
dram[1]:       3682      3658      4843      4536      3833      4850      3413      3231      3459      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3923      3911      4097      5037      3886      2934      3862      3338      3782      3915      4671      5073      2946      4708      3815      2691
dram[3]:       3008      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4233      5116      4184      4522      4485      4003      3743      4202      4855      4988      3628      4647      4310      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3812      4715      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=397287 n_act=67564 n_pre=67548 n_req=89343 n_req_1=20319 n_req_2=28123 n_req_3=40901 n_rd=162816 n_write=17597 bw_util=0.4825 bw_util_1=0.09841 bw_util_2=0.1565 bw_util_3=0.2276 blp=6.229287 blp_1= 2.152576 blp_2= 2.307189 blp_3= 2.904761
 n_activity=680675 dram_eff=0.5053 dram_eff_1=0.1031 dram_eff_2=0.1639 dram_eff_3=0.2384
bk0: 8468a 535702i bk1: 8526a 536394i bk2: 8458a 519141i bk3: 8478a 515919i bk4: 9970a 400079i bk5: 9988a 399385i bk6: 12098a 393971i bk7: 11830a 397065i bk8: 11798a 385613i bk9: 11198a 392979i bk10: 11748a 387563i bk11: 11580a 393192i bk12: 9778a 503334i bk13: 9758a 500510i bk14: 9646a 511917i bk15: 9494a 512458i 
bw_dist = 0.098	0.156	0.228	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.98553
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=396026 n_act=67909 n_pre=67893 n_req=89623 n_req_1=20422 n_req_2=28194 n_req_3=41007 n_rd=163250 n_write=17734 bw_util=0.484 bw_util_1=0.09897 bw_util_2=0.1569 bw_util_3=0.2281 blp=6.115838 blp_1= 2.112540 blp_2= 2.273343 blp_3= 2.877214
 n_activity=685898 dram_eff=0.5029 dram_eff_1=0.1029 dram_eff_2=0.163 dram_eff_3=0.2371
bk0: 8568a 535814i bk1: 8458a 537214i bk2: 8338a 522150i bk3: 8346a 521579i bk4: 10070a 402998i bk5: 9874a 409647i bk6: 11882a 404195i bk7: 11980a 395404i bk8: 11738a 387417i bk9: 11944a 382237i bk10: 11750a 395848i bk11: 11922a 385496i bk12: 9864a 503843i bk13: 9716a 505583i bk14: 9346a 519711i bk15: 9454a 516953i 
bw_dist = 0.099	0.157	0.228	0.478	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55142
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=399433 n_act=67077 n_pre=67061 n_req=88789 n_req_1=19668 n_req_2=28046 n_req_3=41075 n_rd=161932 n_write=17309 bw_util=0.4798 bw_util_1=0.09518 bw_util_2=0.1561 bw_util_3=0.2285 blp=6.134915 blp_1= 2.096993 blp_2= 2.294060 blp_3= 2.900133
 n_activity=682770 dram_eff=0.5009 dram_eff_1=0.09937 dram_eff_2=0.163 dram_eff_3=0.2385
bk0: 8648a 533473i bk1: 8412a 536756i bk2: 8368a 518408i bk3: 8434a 519713i bk4: 10006a 402883i bk5: 10060a 398276i bk6: 11668a 411012i bk7: 11776a 402329i bk8: 11520a 390075i bk9: 11728a 390016i bk10: 11632a 394577i bk11: 11284a 396819i bk12: 9718a 505977i bk13: 9806a 508509i bk14: 9454a 517113i bk15: 9418a 515552i 
bw_dist = 0.095	0.156	0.228	0.478	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80498
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395795 n_act=67924 n_pre=67908 n_req=89757 n_req_1=20617 n_req_2=28149 n_req_3=40991 n_rd=163428 n_write=17757 bw_util=0.4846 bw_util_1=0.09991 bw_util_2=0.1567 bw_util_3=0.228 blp=6.167265 blp_1= 2.125530 blp_2= 2.277076 blp_3= 2.888288
 n_activity=686640 dram_eff=0.5031 dram_eff_1=0.1037 dram_eff_2=0.1627 dram_eff_3=0.2367
bk0: 8344a 538122i bk1: 8532a 533454i bk2: 8348a 520225i bk3: 8304a 521178i bk4: 10132a 401020i bk5: 10394a 394882i bk6: 12042a 395531i bk7: 11734a 399761i bk8: 11688a 387385i bk9: 12154a 376441i bk10: 11594a 389989i bk11: 11706a 386272i bk12: 9894a 499536i bk13: 9694a 510002i bk14: 9562a 514544i bk15: 9306a 521240i 
bw_dist = 0.100	0.157	0.228	0.479	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.71306
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395227 n_act=67985 n_pre=67971 n_req=90026 n_req_1=20903 n_req_2=28179 n_req_3=40944 n_rd=164023 n_write=17606 bw_util=0.4863 bw_util_1=0.1015 bw_util_2=0.1568 bw_util_3=0.2279 blp=6.280964 blp_1= 2.146371 blp_2= 2.307480 blp_3= 2.924426
 n_activity=680836 dram_eff=0.5091 dram_eff_1=0.1063 dram_eff_2=0.1642 dram_eff_3=0.2386
bk0: 8660a 528101i bk1: 8578a 530315i bk2: 8644a 511582i bk3: 8254a 516534i bk4: 10138a 394412i bk5: 10416a 389489i bk6: 12084a 396630i bk7: 11740a 398131i bk8: 11736a 389704i bk9: 11946a 380120i bk10: 11553a 391407i bk11: 11536a 391744i bk12: 9952a 500090i bk13: 9736a 504876i bk14: 9650a 511787i bk15: 9400a 514314i 
bw_dist = 0.102	0.157	0.228	0.469	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24249
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712812 n_nop=395473 n_act=68170 n_pre=68154 n_req=89618 n_req_1=20438 n_req_2=28215 n_req_3=40965 n_rd=163438 n_write=17577 bw_util=0.4843 bw_util_1=0.09923 bw_util_2=0.1571 bw_util_3=0.228 blp=6.146319 blp_1= 2.118710 blp_2= 2.274939 blp_3= 2.885741
 n_activity=686910 dram_eff=0.5026 dram_eff_1=0.103 dram_eff_2=0.163 dram_eff_3=0.2366
bk0: 8536a 535244i bk1: 8542a 534122i bk2: 8488a 515643i bk3: 8510a 515543i bk4: 9980a 406521i bk5: 10056a 402794i bk6: 11940a 397939i bk7: 11764a 400000i bk8: 11764a 391176i bk9: 12060a 376397i bk10: 12076a 385315i bk11: 11688a 387781i bk12: 9704a 504245i bk13: 9630a 510289i bk14: 9452a 517049i bk15: 9248a 517552i 
bw_dist = 0.099	0.157	0.228	0.479	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.57364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81801, Miss = 40984, Miss_rate = 0.501, Pending_hits = 1276, Reservation_fails = 24986
L2_cache_bank[1]: Access = 80972, Miss = 40431, Miss_rate = 0.499, Pending_hits = 1165, Reservation_fails = 23067
L2_cache_bank[2]: Access = 80538, Miss = 40785, Miss_rate = 0.506, Pending_hits = 1247, Reservation_fails = 17285
L2_cache_bank[3]: Access = 80477, Miss = 40847, Miss_rate = 0.508, Pending_hits = 1194, Reservation_fails = 20536
L2_cache_bank[4]: Access = 81553, Miss = 40515, Miss_rate = 0.497, Pending_hits = 1205, Reservation_fails = 21088
L2_cache_bank[5]: Access = 82687, Miss = 40463, Miss_rate = 0.489, Pending_hits = 1235, Reservation_fails = 24828
L2_cache_bank[6]: Access = 80413, Miss = 40810, Miss_rate = 0.508, Pending_hits = 1222, Reservation_fails = 20289
L2_cache_bank[7]: Access = 80576, Miss = 40913, Miss_rate = 0.508, Pending_hits = 1288, Reservation_fails = 23654
L2_cache_bank[8]: Access = 82078, Miss = 41219, Miss_rate = 0.502, Pending_hits = 1152, Reservation_fails = 32553
L2_cache_bank[9]: Access = 81763, Miss = 40807, Miss_rate = 0.499, Pending_hits = 1234, Reservation_fails = 27442
L2_cache_bank[10]: Access = 80320, Miss = 40971, Miss_rate = 0.510, Pending_hits = 1210, Reservation_fails = 22821
L2_cache_bank[11]: Access = 80776, Miss = 40749, Miss_rate = 0.504, Pending_hits = 1289, Reservation_fails = 19101
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81801, Miss = 40984 (0.501), PendingHit = 1276 (0.0156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80972, Miss = 40431 (0.499), PendingHit = 1165 (0.0144)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80538, Miss = 40785 (0.506), PendingHit = 1247 (0.0155)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80477, Miss = 40847 (0.508), PendingHit = 1194 (0.0148)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81553, Miss = 40515 (0.497), PendingHit = 1205 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82687, Miss = 40463 (0.489), PendingHit = 1235 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80413, Miss = 40810 (0.508), PendingHit = 1222 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80576, Miss = 40913 (0.508), PendingHit = 1288 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82078, Miss = 41219 (0.502), PendingHit = 1152 (0.014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81763, Miss = 40807 (0.499), PendingHit = 1234 (0.0151)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80320, Miss = 40971 (0.51), PendingHit = 1210 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80776, Miss = 40749 (0.504), PendingHit = 1289 (0.016)
L2 Cache Total Miss Rate = 0.503
Stream 1: L2 Cache Miss Rate = 0.461
Stream 2: L2 Cache Miss Rate = 0.533
Stream 3: L2 Cache Miss Rate = 0.489
Stream 1: Accesses  = 368426
Stream 1: Misses  = 169794
Stream 2: Accesses  = 304307
Stream 2: Misses  = 162140
Stream 3: Accesses  = 669647
Stream 3: Misses  = 327354
Stream 1+2: Accesses  = 672733
Stream 1+2: Misses  = 331934
Stream 1+2+3: Accesses  = 1342380
Stream 1+2+3: Misses  = 659288
Total Accesses  = 973954
MPKI-CORES
CORE_L2MPKI_0	21.481
CORE_L2MPKI_1	20.224
CORE_L2MPKI_2	18.692
CORE_L2MPKI_3	20.141
CORE_L2MPKI_4	18.182
CORE_L2MPKI_5	20.201
CORE_L2MPKI_6	20.812
CORE_L2MPKI_7	21.360
CORE_L2MPKI_8	19.524
CORE_L2MPKI_9	19.696
CORE_L2MPKI_10	2.703
CORE_L2MPKI_11	2.621
CORE_L2MPKI_12	2.585
CORE_L2MPKI_13	2.707
CORE_L2MPKI_14	2.611
CORE_L2MPKI_15	2.640
CORE_L2MPKI_16	2.783
CORE_L2MPKI_17	2.705
CORE_L2MPKI_18	2.575
CORE_L2MPKI_19	2.753
CORE_L2MPKI_20	2.636
CORE_L2MPKI_21	2.551
CORE_L2MPKI_22	2.770
CORE_L2MPKI_23	2.561
CORE_L2MPKI_24	2.539
CORE_L2MPKI_25	2.608
CORE_L2MPKI_26	2.564
CORE_L2MPKI_27	2.536
CORE_L2MPKI_28	2.574
CORE_L2MPKI_29	2.566
CORE_L2MPKI_30	2.679
CORE_L2MPKI_31	2.575
CORE_L2MPKI_32	2.602
CORE_L2MPKI_33	2.627
CORE_L2MPKI_34	2.690
CORE_L2MPKI_35	2.590
CORE_L2MPKI_36	2.567
CORE_L2MPKI_37	2.618
CORE_L2MPKI_38	2.659
CORE_L2MPKI_39	2.808
CORE_L2MPKI_40	2.667
CORE_L2MPKI_41	2.617
CORE_L2MPKI_42	2.577
CORE_L2MPKI_43	2.649
CORE_L2MPKI_44	2.595
CORE_L2MPKI_45	2.561
CORE_L2MPKI_46	2.580
CORE_L2MPKI_47	2.510
CORE_L2MPKI_48	2.790
CORE_L2MPKI_49	2.785
CORE_L2MPKI_50	2.692
CORE_L2MPKI_51	2.721
CORE_L2MPKI_52	2.533
CORE_L2MPKI_53	2.647
CORE_L2MPKI_54	2.486
CORE_L2MPKI_55	2.540
CORE_L2MPKI_56	2.541
CORE_L2MPKI_57	2.550
CORE_L2MPKI_58	2.645
CORE_L2MPKI_59	2.609
Avg_MPKI_Stream1= 11.350
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.615
MISSES-CORES
CORE_MISSES_0	9386
CORE_MISSES_1	8690
CORE_MISSES_2	8903
CORE_MISSES_3	8976
CORE_MISSES_4	8570
CORE_MISSES_5	9490
CORE_MISSES_6	8902
CORE_MISSES_7	8966
CORE_MISSES_8	8547
CORE_MISSES_9	8646
CORE_MISSES_10	7492
CORE_MISSES_11	8248
CORE_MISSES_12	8491
CORE_MISSES_13	7955
CORE_MISSES_14	8507
CORE_MISSES_15	8844
CORE_MISSES_16	7094
CORE_MISSES_17	7676
CORE_MISSES_18	8679
CORE_MISSES_19	7732
CORE_MISSES_20	8880
CORE_MISSES_21	7875
CORE_MISSES_22	7714
CORE_MISSES_23	8476
CORE_MISSES_24	8057
CORE_MISSES_25	7470
CORE_MISSES_26	8429
CORE_MISSES_27	8811
CORE_MISSES_28	7870
CORE_MISSES_29	8859
CORE_MISSES_30	7944
CORE_MISSES_31	7617
CORE_MISSES_32	8105
CORE_MISSES_33	8128
CORE_MISSES_34	8334
CORE_MISSES_35	8073
CORE_MISSES_36	7876
CORE_MISSES_37	7697
CORE_MISSES_38	8289
CORE_MISSES_39	7636
CORE_MISSES_40	7633
CORE_MISSES_41	7370
CORE_MISSES_42	8139
CORE_MISSES_43	7965
CORE_MISSES_44	7410
CORE_MISSES_45	7796
CORE_MISSES_46	7380
CORE_MISSES_47	7729
CORE_MISSES_48	7930
CORE_MISSES_49	7618
CORE_MISSES_50	7699
CORE_MISSES_51	8445
CORE_MISSES_52	7985
CORE_MISSES_53	7871
CORE_MISSES_54	7533
CORE_MISSES_55	8089
CORE_MISSES_56	8567
CORE_MISSES_57	8068
CORE_MISSES_58	7955
CORE_MISSES_59	8378
L2_MISSES = 489494
L2_total_cache_accesses = 973954
L2_total_cache_misses = 489494
L2_total_cache_miss_rate = 0.5026
L2_total_cache_pending_hits = 14717
L2_total_cache_reservation_fails = 277650
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 208998
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3712
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 330
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1961
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 341202
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9692
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 51398
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 39185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25058
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1057
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2448
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4377448
icnt_total_pkts_simt_to_mem=1132027
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.1416
gpu_ipc_2 =     115.4947
gpu_ipc_3 =     167.8583
gpu_tot_sim_cycle_stream_1 = 720287
gpu_tot_sim_cycle_stream_2 = 720287
gpu_tot_sim_cycle_stream_3 = 718954
gpu_sim_insn_1 = 5864317
gpu_sim_insn_2 = 83189344
gpu_sim_insn_3 = 120682368
gpu_sim_cycle = 720288
gpu_sim_insn = 209736029
gpu_ipc =     291.1836
gpu_tot_sim_cycle = 720288
gpu_tot_sim_insn = 209736029
gpu_tot_ipc =     291.1836
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3674442
gpu_stall_icnt2sh    = 6042021
gpu_total_sim_rate=171073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3740563
	L1I_total_cache_misses = 9720
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 35476, Miss = 26099, Miss_rate = 0.736, Pending_hits = 2425, Reservation_fails = 555985
	L1D_cache_core[1]: Access = 35321, Miss = 25798, Miss_rate = 0.730, Pending_hits = 2523, Reservation_fails = 549387
	L1D_cache_core[2]: Access = 36776, Miss = 26868, Miss_rate = 0.731, Pending_hits = 2567, Reservation_fails = 565513
	L1D_cache_core[3]: Access = 37509, Miss = 27206, Miss_rate = 0.725, Pending_hits = 2614, Reservation_fails = 562709
	L1D_cache_core[4]: Access = 34834, Miss = 25703, Miss_rate = 0.738, Pending_hits = 2504, Reservation_fails = 549594
	L1D_cache_core[5]: Access = 38325, Miss = 28511, Miss_rate = 0.744, Pending_hits = 2652, Reservation_fails = 577478
	L1D_cache_core[6]: Access = 36592, Miss = 26773, Miss_rate = 0.732, Pending_hits = 2493, Reservation_fails = 559197
	L1D_cache_core[7]: Access = 35426, Miss = 26037, Miss_rate = 0.735, Pending_hits = 2504, Reservation_fails = 546466
	L1D_cache_core[8]: Access = 36699, Miss = 27540, Miss_rate = 0.750, Pending_hits = 2629, Reservation_fails = 598648
	L1D_cache_core[9]: Access = 34823, Miss = 25916, Miss_rate = 0.744, Pending_hits = 2440, Reservation_fails = 564804
	L1D_cache_core[10]: Access = 8645, Miss = 8645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13462
	L1D_cache_core[11]: Access = 9397, Miss = 9397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11588
	L1D_cache_core[12]: Access = 10628, Miss = 10628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6047
	L1D_cache_core[13]: Access = 9066, Miss = 9066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13221
	L1D_cache_core[14]: Access = 10477, Miss = 10477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6414
	L1D_cache_core[15]: Access = 10282, Miss = 10282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5168
	L1D_cache_core[16]: Access = 8074, Miss = 8074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14967
	L1D_cache_core[17]: Access = 9423, Miss = 9423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10781
	L1D_cache_core[18]: Access = 10905, Miss = 10905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7759
	L1D_cache_core[19]: Access = 8810, Miss = 8810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12374
	L1D_cache_core[20]: Access = 10563, Miss = 10563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7978
	L1D_cache_core[21]: Access = 9832, Miss = 9832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234
	L1D_cache_core[22]: Access = 8420, Miss = 8420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15458
	L1D_cache_core[23]: Access = 10252, Miss = 10252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8403
	L1D_cache_core[24]: Access = 9872, Miss = 9872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8160
	L1D_cache_core[25]: Access = 9079, Miss = 9079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14385
	L1D_cache_core[26]: Access = 10476, Miss = 10476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107
	L1D_cache_core[27]: Access = 11019, Miss = 11019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1309
	L1D_cache_core[28]: Access = 9144, Miss = 9144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872
	L1D_cache_core[29]: Access = 10476, Miss = 10476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6258
	L1D_cache_core[30]: Access = 9240, Miss = 9240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11409
	L1D_cache_core[31]: Access = 9656, Miss = 9656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8025
	L1D_cache_core[32]: Access = 9536, Miss = 9536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 9667, Miss = 9667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11387
	L1D_cache_core[34]: Access = 9198, Miss = 9198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10265
	L1D_cache_core[35]: Access = 9989, Miss = 9989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6648
	L1D_cache_core[36]: Access = 9287, Miss = 9287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9208
	L1D_cache_core[37]: Access = 9169, Miss = 9169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10968
	L1D_cache_core[38]: Access = 9580, Miss = 9580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12237
	L1D_cache_core[39]: Access = 9107, Miss = 9107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11308
	L1D_cache_core[40]: Access = 9052, Miss = 9052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9126
	L1D_cache_core[41]: Access = 9106, Miss = 9106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9392
	L1D_cache_core[42]: Access = 9685, Miss = 9685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7029
	L1D_cache_core[43]: Access = 9325, Miss = 9325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9553
	L1D_cache_core[44]: Access = 9149, Miss = 9149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12101
	L1D_cache_core[45]: Access = 9448, Miss = 9448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7142
	L1D_cache_core[46]: Access = 9134, Miss = 9134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13337
	L1D_cache_core[47]: Access = 10146, Miss = 10146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6186
	L1D_cache_core[48]: Access = 8926, Miss = 8926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9713
	L1D_cache_core[49]: Access = 8940, Miss = 8940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11284
	L1D_cache_core[50]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10853
	L1D_cache_core[51]: Access = 9535, Miss = 9535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5448
	L1D_cache_core[52]: Access = 9646, Miss = 9646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9738
	L1D_cache_core[53]: Access = 9296, Miss = 9296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8914
	L1D_cache_core[54]: Access = 9360, Miss = 9360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11368
	L1D_cache_core[55]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7236
	L1D_cache_core[56]: Access = 9801, Miss = 9801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613
	L1D_cache_core[57]: Access = 9958, Miss = 9958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693
	L1D_cache_core[58]: Access = 9302, Miss = 9302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10505
	L1D_cache_core[59]: Access = 10048, Miss = 10048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6644
	L1D_total_cache_accesses = 840177
	L1D_total_cache_misses = 744847
	L1D_total_cache_miss_rate = 0.8865
	L1D_total_cache_pending_hits = 25351
	L1D_total_cache_reservation_fails = 6098221
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 368089
	L1C_total_cache_misses = 7967
	L1C_total_cache_miss_rate = 0.0216
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1476398
	L1T_total_cache_misses = 539944
	L1T_total_cache_miss_rate = 0.3657
	L1T_total_cache_pending_hits = 936454
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 595763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4178234
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360122
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7967
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 936454
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 539944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1919987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3730843
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2561, 1343, 1421, 1336, 1786, 1719, 1766, 1708, 1809, 1199, 1341, 1706, 1345, 1149, 1330, 1694, 1301, 1523, 2662, 1216, 1654, 1650, 1265, 1661, 1728, 1640, 710, 1668, 1193, 1152, 1132, 1655, 1603, 1562, 1195, 752, 1679, 1197, 765, 1197, 1629, 1184, 1237, 1629, 1197, 1223, 1214, 2075, 
gpgpu_n_tot_thrd_icount = 228748320
gpgpu_n_tot_w_icount = 7148385
gpgpu_n_stall_shd_mem = 12789725
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 595762
gpgpu_n_mem_write_global = 151406
gpgpu_n_mem_texture = 539944
gpgpu_n_mem_const = 5117
gpgpu_n_load_insn  = 14989951
gpgpu_n_store_insn = 661766
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6972384
gpgpu_n_const_mem_insn = 7413024
gpgpu_n_param_mem_insn = 2940020
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6311414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16136868	W0_Idle:3213982	W0_Scoreboard:59934939	W1:155266	W2:110339	W3:106235	W4:81516	W5:58431	W6:27040	W7:14616	W8:4157	W9:1270	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:243	W18:357	W19:1280	W20:1321	W21:2579	W22:3512	W23:3078	W24:3360	W25:2978	W26:2406	W27:1587	W28:762	W29:208	W30:110	W31:0	W32:6566094
Warp Occupancy Distribution:
Stall:11634172	W0_Idle:1773532	W0_Scoreboard:13404352	W1:155266	W2:110339	W3:106235	W4:81516	W5:58431	W6:27040	W7:14616	W8:4157	W9:1270	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:243	W18:357	W19:1280	W20:1321	W21:2579	W22:3512	W23:3078	W24:3360	W25:2978	W26:2406	W27:1587	W28:762	W29:208	W30:110	W31:0	W32:1416787
Warp Occupancy Distribution:
Stall:2397445	W0_Idle:570843	W0_Scoreboard:23236485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2606747
warp_utilization0: 0.082707
warp_utilization1: 0.069398
warp_utilization2: 0.090476
traffic_breakdown_coretomem[CONST_ACC_R] = 40936 {8:5117,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4766096 {8:595762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7596400 {40:132588,72:4162,136:14656,}
traffic_breakdown_coretomem[INST_ACC_R] = 11360 {8:1420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4319552 {8:539944,}
traffic_breakdown_memtocore[CONST_ACC_R] = 368280 {72:5115,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80960664 {136:595299,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1210880 {8:151360,}
traffic_breakdown_memtocore[INST_ACC_R] = 193120 {136:1420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 73429256 {136:539921,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 607 
averagemflatency_1 = 688 
averagemflatency_2= 556 
averagemflatency_3 = 560 
averagemrqlatency_1 = 58 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 720287 
mrq_lat_table:308595 	12225 	15752 	33527 	91162 	103167 	95732 	59663 	17716 	1357 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4794 	16337 	36762 	90322 	404521 	608730 	127799 	2339 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	183647 	50137 	69585 	134545 	226696 	325317 	269585 	33073 	976 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	55434 	982252 	101678 	969 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	34939 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	206 	1231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         7        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.264139  1.287169  1.322635  1.320818  1.470478  1.477529  1.391723  1.425545  1.502629  1.533694  1.497812  1.483797  1.263369  1.253535  1.235544  1.248223 
dram[1]:  1.277194  1.286873  1.309818  1.326487  1.480766  1.459473  1.414507  1.406133  1.501599  1.510214  1.473101  1.479917  1.254288  1.262576  1.240784  1.251030 
dram[2]:  1.282040  1.283636  1.329943  1.308155  1.480462  1.462418  1.408997  1.433941  1.505616  1.517057  1.486500  1.473867  1.268189  1.251729  1.247222  1.243786 
dram[3]:  1.268723  1.262391  1.309897  1.332128  1.480293  1.469838  1.409098  1.419406  1.517405  1.526199  1.472701  1.474928  1.245669  1.246341  1.236357  1.259103 
dram[4]:  1.270524  1.280321  1.309582  1.317895  1.489982  1.484838  1.419551  1.429511  1.512662  1.504530  1.466850  1.488250  1.256642  1.240414  1.251275  1.247721 
dram[5]:  1.282875  1.275241  1.300532  1.320232  1.468160  1.461049  1.386168  1.425280  1.493827  1.509553  1.481476  1.479852  1.253103  1.251583  1.239945  1.242430 
average row locality = 738902/534849 = 1.381515
average row locality_1 = 301360/193100 = 1.560642
average row locality_2 = 223986/176381 = 1.269899
average row locality_3 = 213556/165368 = 1.291399
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5696      5721      5682      5698      6800      6837      7896      7750      7607      7292      7575      7490      6430      6387      6381      6290 
dram[1]:      5750      5682      5629      5640      6835      6751      7734      7775      7549      7617      7564      7665      6554      6468      6297      6342 
dram[2]:      5747      5647      5649      5694      6821      6857      7694      7769      7423      7546      7487      7345      6378      6424      6253      6222 
dram[3]:      5633      5712      5640      5617      6871      7068      7844      7655      7478      7765      7524      7564      6592      6475      6402      6225 
dram[4]:      5744      5714      5778      5619      6865      7076      7895      7698      7560      7656      7460      7459      6499      6376      6349      6260 
dram[5]:      5728      5730      5723      5737      6799      6871      7775      7680      7533      7706      7738      7569      6481      6429      6290      6199 
total reads: 646401
bank skew: 7896/5617 = 1.41
chip skew: 108065/106956 = 1.01
number of total write accesses:
dram[0]:       339       348       623       634      1845      1941      1220      1201      1828      1789      1668      1578       185       174        29        31 
dram[1]:       332       347       628       625      1980      1838      1217      1213      1839      1846      1609      1620       174       158        31        32 
dram[2]:       335       354       627       610      1893      1840      1170      1196      1826      1793      1597      1566       176        90        33        33 
dram[3]:       330       350       620       648      2030      1923      1263      1239      1807      1847      1620      1613       167        82        32        34 
dram[4]:       338       356       618       641      1985      1934      1210      1215      1759      1809      1611      1597       170        94        30        36 
dram[5]:       340       358       634       645      1916      1850      1224      1228      1784      1854      1659      1612       183        93        30        38 
total reads: 92517
bank skew: 2030/29 = 70.00
chip skew: 15605/15139 = 1.03
average mf latency per bank:
dram[0]:        723       703       663       664      1099      1133      1278      1245      1267      1250      1229      1215      1203      1212       899       895
dram[1]:        670       666       627       640      1029      1092      1182      1215      1203      1250      1205      1199      1100      1116       762       795
dram[2]:        719       743       677       703      1169      1176      1277      1313      1291      1302      1267      1266      1219      1662       914       941
dram[3]:        659       655       626       627      1063      1064      1174      1166      1224      1210      1202      1208      1126      1117       796       773
dram[4]:        740       721       687       679      1127      1149      1248      1320      1287      1300      1266      1284      1269      1251       919       922
dram[5]:        647       654       620       626      1108      1074      1161      1183      1194      1193      1173      1172      1122      1126       775       759
maximum mf latency per bank:
dram[0]:       3748      4919      6529      4844      3078      4707      4195      4562      4035      3086      6004      4000      4056      4644      3238      4168
dram[1]:       5488      5099      4843      4536      3833      4850      3413      3231      4758      4624      3742      4642      3483      4838      3892      3592
dram[2]:       4788      3911      4097      5037      4267      3694      3862      3338      5496      4024      4671      5073      2946      4708      3815      2691
dram[3]:       4624      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4676      5116      4184      4522      4605      4003      3743      4449      4855      4988      3628      4647      4310      2779      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      2882      3812      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=535612 n_act=88894 n_pre=88879 n_req=117657 n_req_1=25930 n_req_2=37399 n_req_3=54328 n_rd=215036 n_write=22358 bw_util=0.4771 bw_util_1=0.09434 bw_util_2=0.1561 bw_util_3=0.2266 blp=6.092545 blp_1= 2.094343 blp_2= 2.307158 blp_3= 2.892922
 n_activity=906269 dram_eff=0.5005 dram_eff_1=0.09898 dram_eff_2=0.1637 dram_eff_3=0.2378
bk0: 11392a 710189i bk1: 11442a 708873i bk2: 11364a 688662i bk3: 11396a 683144i bk4: 13596a 537762i bk5: 13674a 529185i bk6: 15784a 542818i bk7: 15500a 543926i bk8: 15208a 541000i bk9: 14584a 551125i bk10: 15146a 545864i bk11: 14976a 549089i bk12: 12860a 679850i bk13: 12774a 677053i bk14: 12760a 686373i bk15: 12580a 685275i 
bw_dist = 0.094	0.156	0.227	0.476	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.82064
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=533980 n_act=89331 n_pre=89316 n_req=118012 n_req_1=26069 n_req_2=37490 n_req_3=54453 n_rd=215700 n_write=22452 bw_util=0.4785 bw_util_1=0.09501 bw_util_2=0.1565 bw_util_3=0.2271 blp=6.016126 blp_1= 2.055650 blp_2= 2.286333 blp_3= 2.880261
 n_activity=910884 dram_eff=0.4995 dram_eff_1=0.09917 dram_eff_2=0.1633 dram_eff_3=0.237
bk0: 11500a 709632i bk1: 11364a 710967i bk2: 11258a 688327i bk3: 11280a 688135i bk4: 13670a 542277i bk5: 13500a 543021i bk6: 15468a 554195i bk7: 15550a 545279i bk8: 15098a 546208i bk9: 15234a 541310i bk10: 15128a 553615i bk11: 15330a 541204i bk12: 13108a 676414i bk13: 12936a 680751i bk14: 12594a 689548i bk15: 12682a 688235i 
bw_dist = 0.095	0.156	0.227	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.42061
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=538423 n_act=88231 n_pre=88215 n_req=116877 n_req_1=25051 n_req_2=37339 n_req_3=54487 n_rd=213912 n_write=21998 bw_util=0.4743 bw_util_1=0.09121 bw_util_2=0.1559 bw_util_3=0.2272 blp=6.050795 blp_1= 2.049663 blp_2= 2.309128 blp_3= 2.908323
 n_activity=905145 dram_eff=0.4982 dram_eff_1=0.0958 dram_eff_2=0.1637 dram_eff_3=0.2387
bk0: 11494a 708341i bk1: 11294a 711817i bk2: 11298a 686885i bk3: 11388a 687276i bk4: 13642a 532955i bk5: 13714a 532104i bk6: 15388a 557761i bk7: 15538a 548339i bk8: 14846a 546734i bk9: 15092a 545775i bk10: 14974a 554050i bk11: 14690a 554398i bk12: 12756a 682620i bk13: 12848a 684976i bk14: 12506a 690884i bk15: 12444a 689945i 
bw_dist = 0.091	0.156	0.227	0.478	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75191
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=532922 n_act=89554 n_pre=89538 n_req=118321 n_req_1=26368 n_req_2=37509 n_req_3=54444 n_rd=216130 n_write=22635 bw_util=0.4797 bw_util_1=0.09605 bw_util_2=0.1566 bw_util_3=0.2271 blp=6.061059 blp_1= 2.062495 blp_2= 2.280979 blp_3= 2.893859
 n_activity=911240 dram_eff=0.5006 dram_eff_1=0.1002 dram_eff_2=0.1634 dram_eff_3=0.237
bk0: 11266a 712544i bk1: 11424a 707206i bk2: 11280a 686212i bk3: 11234a 686877i bk4: 13742a 534369i bk5: 14136a 526784i bk6: 15688a 546210i bk7: 15310a 549555i bk8: 14956a 546410i bk9: 15530a 535396i bk10: 15048a 545337i bk11: 15128a 541705i bk12: 13184a 671935i bk13: 12950a 683375i bk14: 12804a 685904i bk15: 12450a 692814i 
bw_dist = 0.096	0.157	0.227	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48335
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=534060 n_act=89202 n_pre=89189 n_req=118164 n_req_1=26367 n_req_2=37504 n_req_3=54293 n_rd=215999 n_write=22329 bw_util=0.4793 bw_util_1=0.09617 bw_util_2=0.1565 bw_util_3=0.2265 blp=6.138756 blp_1= 2.086444 blp_2= 2.312946 blp_3= 2.923495
 n_activity=905707 dram_eff=0.5031 dram_eff_1=0.101 dram_eff_2=0.1643 dram_eff_3=0.2378
bk0: 11488a 704179i bk1: 11426a 703851i bk2: 11556a 680071i bk3: 11238a 677969i bk4: 13726a 528149i bk5: 14152a 520951i bk6: 15788a 546463i bk7: 15396a 548031i bk8: 15116a 548996i bk9: 15310a 536913i bk10: 14920a 550934i bk11: 14918a 549115i bk12: 12997a 676182i bk13: 12752a 683414i bk14: 12696a 688260i bk15: 12520a 686328i 
bw_dist = 0.096	0.157	0.227	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96671
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=533087 n_act=89636 n_pre=89620 n_req=118086 n_req_1=26164 n_req_2=37539 n_req_3=54383 n_rd=215975 n_write=22461 bw_util=0.4791 bw_util_1=0.09543 bw_util_2=0.1567 bw_util_3=0.2269 blp=6.024486 blp_1= 2.073004 blp_2= 2.277859 blp_3= 2.880454
 n_activity=912954 dram_eff=0.4989 dram_eff_1=0.09938 dram_eff_2=0.1632 dram_eff_3=0.2363
bk0: 11456a 710181i bk1: 11460a 709070i bk2: 11446a 683119i bk3: 11474a 680043i bk4: 13598a 542482i bk5: 13742a 538383i bk6: 15550a 546896i bk7: 15359a 548689i bk8: 15066a 551103i bk9: 15412a 533641i bk10: 15476a 543057i bk11: 15138a 544118i bk12: 12962a 677021i bk13: 12858a 686567i bk14: 12580a 691088i bk15: 12398a 691071i 
bw_dist = 0.095	0.157	0.227	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108256, Miss = 54071, Miss_rate = 0.499, Pending_hits = 1658, Reservation_fails = 35834
L2_cache_bank[1]: Access = 107811, Miss = 53470, Miss_rate = 0.496, Pending_hits = 1512, Reservation_fails = 33424
L2_cache_bank[2]: Access = 106977, Miss = 53918, Miss_rate = 0.504, Pending_hits = 1629, Reservation_fails = 25268
L2_cache_bank[3]: Access = 107014, Miss = 53944, Miss_rate = 0.504, Pending_hits = 1617, Reservation_fails = 27859
L2_cache_bank[4]: Access = 108430, Miss = 53460, Miss_rate = 0.493, Pending_hits = 1546, Reservation_fails = 35785
L2_cache_bank[5]: Access = 110133, Miss = 53511, Miss_rate = 0.486, Pending_hits = 1598, Reservation_fails = 38944
L2_cache_bank[6]: Access = 106616, Miss = 53987, Miss_rate = 0.506, Pending_hits = 1581, Reservation_fails = 23360
L2_cache_bank[7]: Access = 107088, Miss = 54090, Miss_rate = 0.505, Pending_hits = 1666, Reservation_fails = 26826
L2_cache_bank[8]: Access = 108317, Miss = 54155, Miss_rate = 0.500, Pending_hits = 1490, Reservation_fails = 40196
L2_cache_bank[9]: Access = 108580, Miss = 53868, Miss_rate = 0.496, Pending_hits = 1596, Reservation_fails = 37551
L2_cache_bank[10]: Access = 107043, Miss = 54076, Miss_rate = 0.505, Pending_hits = 1556, Reservation_fails = 26307
L2_cache_bank[11]: Access = 107075, Miss = 53929, Miss_rate = 0.504, Pending_hits = 1677, Reservation_fails = 24662
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108256, Miss = 54071 (0.499), PendingHit = 1658 (0.0153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107811, Miss = 53470 (0.496), PendingHit = 1512 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106977, Miss = 53918 (0.504), PendingHit = 1629 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107014, Miss = 53944 (0.504), PendingHit = 1617 (0.0151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108430, Miss = 53460 (0.493), PendingHit = 1546 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110133, Miss = 53511 (0.486), PendingHit = 1598 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106616, Miss = 53987 (0.506), PendingHit = 1581 (0.0148)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107088, Miss = 54090 (0.505), PendingHit = 1666 (0.0156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108317, Miss = 54155 (0.5), PendingHit = 1490 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108580, Miss = 53868 (0.496), PendingHit = 1596 (0.0147)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107043, Miss = 54076 (0.505), PendingHit = 1556 (0.0145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107075, Miss = 53929 (0.504), PendingHit = 1677 (0.0157)
L2 Cache Total Miss Rate = 0.500
Stream 1: L2 Cache Miss Rate = 0.460
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.488
Stream 1: Accesses  = 482004
Stream 1: Misses  = 221870
Stream 2: Accesses  = 409018
Stream 2: Misses  = 215364
Stream 3: Accesses  = 884322
Stream 3: Misses  = 431115
Stream 1+2: Accesses  = 891022
Stream 1+2: Misses  = 437234
Stream 1+2+3: Accesses  = 1775344
Stream 1+2+3: Misses  = 868349
Total Accesses  = 1293340
MPKI-CORES
CORE_L2MPKI_0	20.159
CORE_L2MPKI_1	19.249
CORE_L2MPKI_2	19.190
CORE_L2MPKI_3	19.846
CORE_L2MPKI_4	17.746
CORE_L2MPKI_5	20.011
CORE_L2MPKI_6	19.865
CORE_L2MPKI_7	19.480
CORE_L2MPKI_8	19.724
CORE_L2MPKI_9	19.537
CORE_L2MPKI_10	2.652
CORE_L2MPKI_11	2.631
CORE_L2MPKI_12	2.586
CORE_L2MPKI_13	2.676
CORE_L2MPKI_14	2.601
CORE_L2MPKI_15	2.616
CORE_L2MPKI_16	2.722
CORE_L2MPKI_17	2.660
CORE_L2MPKI_18	2.562
CORE_L2MPKI_19	2.703
CORE_L2MPKI_20	2.621
CORE_L2MPKI_21	2.555
CORE_L2MPKI_22	2.795
CORE_L2MPKI_23	2.555
CORE_L2MPKI_24	2.544
CORE_L2MPKI_25	2.596
CORE_L2MPKI_26	2.583
CORE_L2MPKI_27	2.531
CORE_L2MPKI_28	2.605
CORE_L2MPKI_29	2.568
CORE_L2MPKI_30	2.643
CORE_L2MPKI_31	2.582
CORE_L2MPKI_32	2.592
CORE_L2MPKI_33	2.641
CORE_L2MPKI_34	2.713
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.579
CORE_L2MPKI_37	2.600
CORE_L2MPKI_38	2.641
CORE_L2MPKI_39	2.725
CORE_L2MPKI_40	2.623
CORE_L2MPKI_41	2.573
CORE_L2MPKI_42	2.574
CORE_L2MPKI_43	2.685
CORE_L2MPKI_44	2.600
CORE_L2MPKI_45	2.590
CORE_L2MPKI_46	2.571
CORE_L2MPKI_47	2.548
CORE_L2MPKI_48	2.723
CORE_L2MPKI_49	2.712
CORE_L2MPKI_50	2.629
CORE_L2MPKI_51	2.732
CORE_L2MPKI_52	2.535
CORE_L2MPKI_53	2.601
CORE_L2MPKI_54	2.490
CORE_L2MPKI_55	2.529
CORE_L2MPKI_56	2.590
CORE_L2MPKI_57	2.523
CORE_L2MPKI_58	2.603
CORE_L2MPKI_59	2.587
Avg_MPKI_Stream1= 11.061
Avg_MPKI_Stream2= 2.612
Avg_MPKI_Stream3= 2.601
MISSES-CORES
CORE_MISSES_0	11437
CORE_MISSES_1	10837
CORE_MISSES_2	11651
CORE_MISSES_3	11791
CORE_MISSES_4	10757
CORE_MISSES_5	12551
CORE_MISSES_6	11194
CORE_MISSES_7	10969
CORE_MISSES_8	11776
CORE_MISSES_9	11247
CORE_MISSES_10	9829
CORE_MISSES_11	10562
CORE_MISSES_12	11743
CORE_MISSES_13	10341
CORE_MISSES_14	11580
CORE_MISSES_15	11466
CORE_MISSES_16	9409
CORE_MISSES_17	10688
CORE_MISSES_18	11916
CORE_MISSES_19	10126
CORE_MISSES_20	11779
CORE_MISSES_21	10744
CORE_MISSES_22	10035
CORE_MISSES_23	11203
CORE_MISSES_24	10764
CORE_MISSES_25	10052
CORE_MISSES_26	11592
CORE_MISSES_27	11933
CORE_MISSES_28	10135
CORE_MISSES_29	11512
CORE_MISSES_30	10370
CORE_MISSES_31	10621
CORE_MISSES_32	10558
CORE_MISSES_33	10885
CORE_MISSES_34	10528
CORE_MISSES_35	10958
CORE_MISSES_36	10208
CORE_MISSES_37	10151
CORE_MISSES_38	10728
CORE_MISSES_39	10608
CORE_MISSES_40	10088
CORE_MISSES_41	10002
CORE_MISSES_42	10664
CORE_MISSES_43	10644
CORE_MISSES_44	10080
CORE_MISSES_45	10437
CORE_MISSES_46	9975
CORE_MISSES_47	10972
CORE_MISSES_48	10373
CORE_MISSES_49	10301
CORE_MISSES_50	10040
CORE_MISSES_51	11115
CORE_MISSES_52	10461
CORE_MISSES_53	10255
CORE_MISSES_54	9945
CORE_MISSES_55	11099
CORE_MISSES_56	10811
CORE_MISSES_57	10687
CORE_MISSES_58	10256
CORE_MISSES_59	11040
L2_MISSES = 646479
L2_total_cache_accesses = 1293340
L2_total_cache_misses = 646479
L2_total_cache_miss_rate = 0.4999
L2_total_cache_pending_hits = 19126
L2_total_cache_reservation_fails = 376016
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285237
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4254
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 429
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2273
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 461260
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 12578
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 66100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 54562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31226
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1230
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 86
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2718
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5849905
icnt_total_pkts_simt_to_mem=1493185
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       8.1416
gpu_ipc_2 =     115.4947
gpu_ipc_3 =     167.8583
gpu_tot_sim_cycle_stream_1 = 720287
gpu_tot_sim_cycle_stream_2 = 720287
gpu_tot_sim_cycle_stream_3 = 718954
gpu_sim_insn_1 = 5864317
gpu_sim_insn_2 = 83189344
gpu_sim_insn_3 = 120682368
gpu_sim_cycle = 720288
gpu_sim_insn = 209736029
gpu_ipc =     291.1836
gpu_tot_sim_cycle = 720288
gpu_tot_sim_insn = 209736029
gpu_tot_ipc =     291.1836
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3674442
gpu_stall_icnt2sh    = 6042021
gpu_total_sim_rate=171073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3740563
	L1I_total_cache_misses = 9720
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 35476, Miss = 26099, Miss_rate = 0.736, Pending_hits = 2425, Reservation_fails = 555985
	L1D_cache_core[1]: Access = 35321, Miss = 25798, Miss_rate = 0.730, Pending_hits = 2523, Reservation_fails = 549387
	L1D_cache_core[2]: Access = 36776, Miss = 26868, Miss_rate = 0.731, Pending_hits = 2567, Reservation_fails = 565513
	L1D_cache_core[3]: Access = 37509, Miss = 27206, Miss_rate = 0.725, Pending_hits = 2614, Reservation_fails = 562709
	L1D_cache_core[4]: Access = 34834, Miss = 25703, Miss_rate = 0.738, Pending_hits = 2504, Reservation_fails = 549594
	L1D_cache_core[5]: Access = 38325, Miss = 28511, Miss_rate = 0.744, Pending_hits = 2652, Reservation_fails = 577478
	L1D_cache_core[6]: Access = 36592, Miss = 26773, Miss_rate = 0.732, Pending_hits = 2493, Reservation_fails = 559197
	L1D_cache_core[7]: Access = 35426, Miss = 26037, Miss_rate = 0.735, Pending_hits = 2504, Reservation_fails = 546466
	L1D_cache_core[8]: Access = 36699, Miss = 27540, Miss_rate = 0.750, Pending_hits = 2629, Reservation_fails = 598648
	L1D_cache_core[9]: Access = 34823, Miss = 25916, Miss_rate = 0.744, Pending_hits = 2440, Reservation_fails = 564804
	L1D_cache_core[10]: Access = 8645, Miss = 8645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13462
	L1D_cache_core[11]: Access = 9397, Miss = 9397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11588
	L1D_cache_core[12]: Access = 10628, Miss = 10628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6047
	L1D_cache_core[13]: Access = 9066, Miss = 9066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13221
	L1D_cache_core[14]: Access = 10477, Miss = 10477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6414
	L1D_cache_core[15]: Access = 10282, Miss = 10282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5168
	L1D_cache_core[16]: Access = 8074, Miss = 8074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14967
	L1D_cache_core[17]: Access = 9423, Miss = 9423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10781
	L1D_cache_core[18]: Access = 10905, Miss = 10905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7759
	L1D_cache_core[19]: Access = 8810, Miss = 8810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12374
	L1D_cache_core[20]: Access = 10563, Miss = 10563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7978
	L1D_cache_core[21]: Access = 9832, Miss = 9832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234
	L1D_cache_core[22]: Access = 8420, Miss = 8420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15458
	L1D_cache_core[23]: Access = 10252, Miss = 10252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8403
	L1D_cache_core[24]: Access = 9872, Miss = 9872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8160
	L1D_cache_core[25]: Access = 9079, Miss = 9079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14385
	L1D_cache_core[26]: Access = 10476, Miss = 10476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107
	L1D_cache_core[27]: Access = 11019, Miss = 11019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1309
	L1D_cache_core[28]: Access = 9144, Miss = 9144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872
	L1D_cache_core[29]: Access = 10476, Miss = 10476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6258
	L1D_cache_core[30]: Access = 9240, Miss = 9240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11409
	L1D_cache_core[31]: Access = 9656, Miss = 9656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8025
	L1D_cache_core[32]: Access = 9536, Miss = 9536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 9667, Miss = 9667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11387
	L1D_cache_core[34]: Access = 9198, Miss = 9198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10265
	L1D_cache_core[35]: Access = 9989, Miss = 9989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6648
	L1D_cache_core[36]: Access = 9287, Miss = 9287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9208
	L1D_cache_core[37]: Access = 9169, Miss = 9169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10968
	L1D_cache_core[38]: Access = 9580, Miss = 9580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12237
	L1D_cache_core[39]: Access = 9107, Miss = 9107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11308
	L1D_cache_core[40]: Access = 9052, Miss = 9052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9126
	L1D_cache_core[41]: Access = 9106, Miss = 9106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9392
	L1D_cache_core[42]: Access = 9685, Miss = 9685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7029
	L1D_cache_core[43]: Access = 9325, Miss = 9325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9553
	L1D_cache_core[44]: Access = 9149, Miss = 9149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12101
	L1D_cache_core[45]: Access = 9448, Miss = 9448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7142
	L1D_cache_core[46]: Access = 9134, Miss = 9134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13337
	L1D_cache_core[47]: Access = 10146, Miss = 10146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6186
	L1D_cache_core[48]: Access = 8926, Miss = 8926, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9713
	L1D_cache_core[49]: Access = 8940, Miss = 8940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11284
	L1D_cache_core[50]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10853
	L1D_cache_core[51]: Access = 9535, Miss = 9535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5448
	L1D_cache_core[52]: Access = 9646, Miss = 9646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9738
	L1D_cache_core[53]: Access = 9296, Miss = 9296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8914
	L1D_cache_core[54]: Access = 9360, Miss = 9360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11368
	L1D_cache_core[55]: Access = 10307, Miss = 10307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7236
	L1D_cache_core[56]: Access = 9801, Miss = 9801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613
	L1D_cache_core[57]: Access = 9958, Miss = 9958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693
	L1D_cache_core[58]: Access = 9302, Miss = 9302, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10505
	L1D_cache_core[59]: Access = 10048, Miss = 10048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6644
	L1D_total_cache_accesses = 840177
	L1D_total_cache_misses = 744847
	L1D_total_cache_miss_rate = 0.8865
	L1D_total_cache_pending_hits = 25351
	L1D_total_cache_reservation_fails = 6098221
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 368089
	L1C_total_cache_misses = 7967
	L1C_total_cache_miss_rate = 0.0216
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1476398
	L1T_total_cache_misses = 539944
	L1T_total_cache_miss_rate = 0.3657
	L1T_total_cache_pending_hits = 936454
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 595763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4178234
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360122
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7967
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 936454
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 539944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1919987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3730843
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2561, 1343, 1421, 1336, 1786, 1719, 1766, 1708, 1809, 1199, 1341, 1706, 1345, 1149, 1330, 1694, 1301, 1523, 2662, 1216, 1654, 1650, 1265, 1661, 1728, 1640, 710, 1668, 1193, 1152, 1132, 1655, 1603, 1562, 1195, 752, 1679, 1197, 765, 1197, 1629, 1184, 1237, 1629, 1197, 1223, 1214, 2075, 
gpgpu_n_tot_thrd_icount = 228748320
gpgpu_n_tot_w_icount = 7148385
gpgpu_n_stall_shd_mem = 12789725
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 595762
gpgpu_n_mem_write_global = 151406
gpgpu_n_mem_texture = 539944
gpgpu_n_mem_const = 5117
gpgpu_n_load_insn  = 14989951
gpgpu_n_store_insn = 661766
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6972384
gpgpu_n_const_mem_insn = 7413024
gpgpu_n_param_mem_insn = 2940020
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6311414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16136868	W0_Idle:3213982	W0_Scoreboard:59934939	W1:155266	W2:110339	W3:106235	W4:81516	W5:58431	W6:27040	W7:14616	W8:4157	W9:1270	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:243	W18:357	W19:1280	W20:1321	W21:2579	W22:3512	W23:3078	W24:3360	W25:2978	W26:2406	W27:1587	W28:762	W29:208	W30:110	W31:0	W32:6566094
Warp Occupancy Distribution:
Stall:11634172	W0_Idle:1773532	W0_Scoreboard:13404352	W1:155266	W2:110339	W3:106235	W4:81516	W5:58431	W6:27040	W7:14616	W8:4157	W9:1270	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:243	W18:357	W19:1280	W20:1321	W21:2579	W22:3512	W23:3078	W24:3360	W25:2978	W26:2406	W27:1587	W28:762	W29:208	W30:110	W31:0	W32:1416787
Warp Occupancy Distribution:
Stall:2397445	W0_Idle:570843	W0_Scoreboard:23236485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2606747
warp_utilization0: 0.082707
warp_utilization1: 0.069398
warp_utilization2: 0.090476
traffic_breakdown_coretomem[CONST_ACC_R] = 40936 {8:5117,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4766096 {8:595762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7596400 {40:132588,72:4162,136:14656,}
traffic_breakdown_coretomem[INST_ACC_R] = 11360 {8:1420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4319552 {8:539944,}
traffic_breakdown_memtocore[CONST_ACC_R] = 368280 {72:5115,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80960664 {136:595299,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1210880 {8:151360,}
traffic_breakdown_memtocore[INST_ACC_R] = 193120 {136:1420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 73429256 {136:539921,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 607 
averagemflatency_1 = 688 
averagemflatency_2= 556 
averagemflatency_3 = 560 
averagemrqlatency_1 = 58 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 720287 
mrq_lat_table:308595 	12225 	15752 	33527 	91162 	103167 	95732 	59663 	17716 	1357 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4794 	16337 	36762 	90322 	404521 	608730 	127799 	2339 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	183647 	50137 	69585 	134545 	226696 	325317 	269585 	33073 	976 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	55434 	982252 	101678 	969 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	34939 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	206 	1231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         7        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.264139  1.287169  1.322635  1.320818  1.470478  1.477529  1.391723  1.425545  1.502629  1.533694  1.497812  1.483797  1.263369  1.253535  1.235544  1.248223 
dram[1]:  1.277194  1.286873  1.309818  1.326487  1.480766  1.459473  1.414507  1.406133  1.501599  1.510214  1.473101  1.479917  1.254288  1.262576  1.240784  1.251030 
dram[2]:  1.282040  1.283636  1.329943  1.308155  1.480462  1.462418  1.408997  1.433941  1.505616  1.517057  1.486500  1.473867  1.268189  1.251729  1.247222  1.243786 
dram[3]:  1.268723  1.262391  1.309897  1.332128  1.480293  1.469838  1.409098  1.419406  1.517405  1.526199  1.472701  1.474928  1.245669  1.246341  1.236357  1.259103 
dram[4]:  1.270524  1.280321  1.309582  1.317895  1.489982  1.484838  1.419551  1.429511  1.512662  1.504530  1.466850  1.488250  1.256642  1.240414  1.251275  1.247721 
dram[5]:  1.282875  1.275241  1.300532  1.320232  1.468160  1.461049  1.386168  1.425280  1.493827  1.509553  1.481476  1.479852  1.253103  1.251583  1.239945  1.242430 
average row locality = 738902/534849 = 1.381515
average row locality_1 = 301360/193100 = 1.560642
average row locality_2 = 223986/176381 = 1.269899
average row locality_3 = 213556/165368 = 1.291399
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5696      5721      5682      5698      6800      6837      7896      7750      7607      7292      7575      7490      6430      6387      6381      6290 
dram[1]:      5750      5682      5629      5640      6835      6751      7734      7775      7549      7617      7564      7665      6554      6468      6297      6342 
dram[2]:      5747      5647      5649      5694      6821      6857      7694      7769      7423      7546      7487      7345      6378      6424      6253      6222 
dram[3]:      5633      5712      5640      5617      6871      7068      7844      7655      7478      7765      7524      7564      6592      6475      6402      6225 
dram[4]:      5744      5714      5778      5619      6865      7076      7895      7698      7560      7656      7460      7459      6499      6376      6349      6260 
dram[5]:      5728      5730      5723      5737      6799      6871      7775      7680      7533      7706      7738      7569      6481      6429      6290      6199 
total reads: 646401
bank skew: 7896/5617 = 1.41
chip skew: 108065/106956 = 1.01
number of total write accesses:
dram[0]:       339       348       623       634      1845      1941      1220      1201      1828      1789      1668      1578       185       174        29        31 
dram[1]:       332       347       628       625      1980      1838      1217      1213      1839      1846      1609      1620       174       158        31        32 
dram[2]:       335       354       627       610      1893      1840      1170      1196      1826      1793      1597      1566       176        90        33        33 
dram[3]:       330       350       620       648      2030      1923      1263      1239      1807      1847      1620      1613       167        82        32        34 
dram[4]:       338       356       618       641      1985      1934      1210      1215      1759      1809      1611      1597       170        94        30        36 
dram[5]:       340       358       634       645      1916      1850      1224      1228      1784      1854      1659      1612       183        93        30        38 
total reads: 92517
bank skew: 2030/29 = 70.00
chip skew: 15605/15139 = 1.03
average mf latency per bank:
dram[0]:        723       703       663       664      1099      1133      1278      1245      1267      1250      1229      1215      1203      1212       899       895
dram[1]:        670       666       627       640      1029      1092      1182      1215      1203      1250      1205      1199      1100      1116       762       795
dram[2]:        719       743       677       703      1169      1176      1277      1313      1291      1302      1267      1266      1219      1662       914       941
dram[3]:        659       655       626       627      1063      1064      1174      1166      1224      1210      1202      1208      1126      1117       796       773
dram[4]:        740       721       687       679      1127      1149      1248      1320      1287      1300      1266      1284      1269      1251       919       922
dram[5]:        647       654       620       626      1108      1074      1161      1183      1194      1193      1173      1172      1122      1126       775       759
maximum mf latency per bank:
dram[0]:       3748      4919      6529      4844      3078      4707      4195      4562      4035      3086      6004      4000      4056      4644      3238      4168
dram[1]:       5488      5099      4843      4536      3833      4850      3413      3231      4758      4624      3742      4642      3483      4838      3892      3592
dram[2]:       4788      3911      4097      5037      4267      3694      3862      3338      5496      4024      4671      5073      2946      4708      3815      2691
dram[3]:       4624      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4676      5116      4184      4522      4605      4003      3743      4449      4855      4988      3628      4647      4310      2779      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      2882      3812      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=535612 n_act=88894 n_pre=88879 n_req=117657 n_req_1=25930 n_req_2=37399 n_req_3=54328 n_rd=215036 n_write=22358 bw_util=0.4771 bw_util_1=0.09434 bw_util_2=0.1561 bw_util_3=0.2266 blp=6.092545 blp_1= 2.094343 blp_2= 2.307158 blp_3= 2.892922
 n_activity=906269 dram_eff=0.5005 dram_eff_1=0.09898 dram_eff_2=0.1637 dram_eff_3=0.2378
bk0: 11392a 710189i bk1: 11442a 708873i bk2: 11364a 688662i bk3: 11396a 683144i bk4: 13596a 537762i bk5: 13674a 529185i bk6: 15784a 542818i bk7: 15500a 543926i bk8: 15208a 541000i bk9: 14584a 551125i bk10: 15146a 545864i bk11: 14976a 549089i bk12: 12860a 679850i bk13: 12774a 677053i bk14: 12760a 686373i bk15: 12580a 685275i 
bw_dist = 0.094	0.156	0.227	0.476	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.82064
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=533980 n_act=89331 n_pre=89316 n_req=118012 n_req_1=26069 n_req_2=37490 n_req_3=54453 n_rd=215700 n_write=22452 bw_util=0.4785 bw_util_1=0.09501 bw_util_2=0.1565 bw_util_3=0.2271 blp=6.016126 blp_1= 2.055650 blp_2= 2.286333 blp_3= 2.880261
 n_activity=910884 dram_eff=0.4995 dram_eff_1=0.09917 dram_eff_2=0.1633 dram_eff_3=0.237
bk0: 11500a 709632i bk1: 11364a 710967i bk2: 11258a 688327i bk3: 11280a 688135i bk4: 13670a 542277i bk5: 13500a 543021i bk6: 15468a 554195i bk7: 15550a 545279i bk8: 15098a 546208i bk9: 15234a 541310i bk10: 15128a 553615i bk11: 15330a 541204i bk12: 13108a 676414i bk13: 12936a 680751i bk14: 12594a 689548i bk15: 12682a 688235i 
bw_dist = 0.095	0.156	0.227	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.42061
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=538423 n_act=88231 n_pre=88215 n_req=116877 n_req_1=25051 n_req_2=37339 n_req_3=54487 n_rd=213912 n_write=21998 bw_util=0.4743 bw_util_1=0.09121 bw_util_2=0.1559 bw_util_3=0.2272 blp=6.050795 blp_1= 2.049663 blp_2= 2.309128 blp_3= 2.908323
 n_activity=905145 dram_eff=0.4982 dram_eff_1=0.0958 dram_eff_2=0.1637 dram_eff_3=0.2387
bk0: 11494a 708341i bk1: 11294a 711817i bk2: 11298a 686885i bk3: 11388a 687276i bk4: 13642a 532955i bk5: 13714a 532104i bk6: 15388a 557761i bk7: 15538a 548339i bk8: 14846a 546734i bk9: 15092a 545775i bk10: 14974a 554050i bk11: 14690a 554398i bk12: 12756a 682620i bk13: 12848a 684976i bk14: 12506a 690884i bk15: 12444a 689945i 
bw_dist = 0.091	0.156	0.227	0.478	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75191
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=532922 n_act=89554 n_pre=89538 n_req=118321 n_req_1=26368 n_req_2=37509 n_req_3=54444 n_rd=216130 n_write=22635 bw_util=0.4797 bw_util_1=0.09605 bw_util_2=0.1566 bw_util_3=0.2271 blp=6.061059 blp_1= 2.062495 blp_2= 2.280979 blp_3= 2.893859
 n_activity=911240 dram_eff=0.5006 dram_eff_1=0.1002 dram_eff_2=0.1634 dram_eff_3=0.237
bk0: 11266a 712544i bk1: 11424a 707206i bk2: 11280a 686212i bk3: 11234a 686877i bk4: 13742a 534369i bk5: 14136a 526784i bk6: 15688a 546210i bk7: 15310a 549555i bk8: 14956a 546410i bk9: 15530a 535396i bk10: 15048a 545337i bk11: 15128a 541705i bk12: 13184a 671935i bk13: 12950a 683375i bk14: 12804a 685904i bk15: 12450a 692814i 
bw_dist = 0.096	0.157	0.227	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48335
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=534060 n_act=89202 n_pre=89189 n_req=118164 n_req_1=26367 n_req_2=37504 n_req_3=54293 n_rd=215999 n_write=22329 bw_util=0.4793 bw_util_1=0.09617 bw_util_2=0.1565 bw_util_3=0.2265 blp=6.138756 blp_1= 2.086444 blp_2= 2.312946 blp_3= 2.923495
 n_activity=905707 dram_eff=0.5031 dram_eff_1=0.101 dram_eff_2=0.1643 dram_eff_3=0.2378
bk0: 11488a 704179i bk1: 11426a 703851i bk2: 11556a 680071i bk3: 11238a 677969i bk4: 13726a 528149i bk5: 14152a 520951i bk6: 15788a 546463i bk7: 15396a 548031i bk8: 15116a 548996i bk9: 15310a 536913i bk10: 14920a 550934i bk11: 14918a 549115i bk12: 12997a 676182i bk13: 12752a 683414i bk14: 12696a 688260i bk15: 12520a 686328i 
bw_dist = 0.096	0.157	0.227	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96671
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=950779 n_nop=533087 n_act=89636 n_pre=89620 n_req=118086 n_req_1=26164 n_req_2=37539 n_req_3=54383 n_rd=215975 n_write=22461 bw_util=0.4791 bw_util_1=0.09543 bw_util_2=0.1567 bw_util_3=0.2269 blp=6.024486 blp_1= 2.073004 blp_2= 2.277859 blp_3= 2.880454
 n_activity=912954 dram_eff=0.4989 dram_eff_1=0.09938 dram_eff_2=0.1632 dram_eff_3=0.2363
bk0: 11456a 710181i bk1: 11460a 709070i bk2: 11446a 683119i bk3: 11474a 680043i bk4: 13598a 542482i bk5: 13742a 538383i bk6: 15550a 546896i bk7: 15359a 548689i bk8: 15066a 551103i bk9: 15412a 533641i bk10: 15476a 543057i bk11: 15138a 544118i bk12: 12962a 677021i bk13: 12858a 686567i bk14: 12580a 691088i bk15: 12398a 691071i 
bw_dist = 0.095	0.157	0.227	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.2993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108256, Miss = 54071, Miss_rate = 0.499, Pending_hits = 1658, Reservation_fails = 35834
L2_cache_bank[1]: Access = 107811, Miss = 53470, Miss_rate = 0.496, Pending_hits = 1512, Reservation_fails = 33424
L2_cache_bank[2]: Access = 106977, Miss = 53918, Miss_rate = 0.504, Pending_hits = 1629, Reservation_fails = 25268
L2_cache_bank[3]: Access = 107014, Miss = 53944, Miss_rate = 0.504, Pending_hits = 1617, Reservation_fails = 27859
L2_cache_bank[4]: Access = 108430, Miss = 53460, Miss_rate = 0.493, Pending_hits = 1546, Reservation_fails = 35785
L2_cache_bank[5]: Access = 110133, Miss = 53511, Miss_rate = 0.486, Pending_hits = 1598, Reservation_fails = 38944
L2_cache_bank[6]: Access = 106616, Miss = 53987, Miss_rate = 0.506, Pending_hits = 1581, Reservation_fails = 23360
L2_cache_bank[7]: Access = 107088, Miss = 54090, Miss_rate = 0.505, Pending_hits = 1666, Reservation_fails = 26826
L2_cache_bank[8]: Access = 108317, Miss = 54155, Miss_rate = 0.500, Pending_hits = 1490, Reservation_fails = 40196
L2_cache_bank[9]: Access = 108580, Miss = 53868, Miss_rate = 0.496, Pending_hits = 1596, Reservation_fails = 37551
L2_cache_bank[10]: Access = 107043, Miss = 54076, Miss_rate = 0.505, Pending_hits = 1556, Reservation_fails = 26307
L2_cache_bank[11]: Access = 107075, Miss = 53929, Miss_rate = 0.504, Pending_hits = 1677, Reservation_fails = 24662
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108256, Miss = 54071 (0.499), PendingHit = 1658 (0.0153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107811, Miss = 53470 (0.496), PendingHit = 1512 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106977, Miss = 53918 (0.504), PendingHit = 1629 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107014, Miss = 53944 (0.504), PendingHit = 1617 (0.0151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108430, Miss = 53460 (0.493), PendingHit = 1546 (0.0143)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110133, Miss = 53511 (0.486), PendingHit = 1598 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106616, Miss = 53987 (0.506), PendingHit = 1581 (0.0148)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107088, Miss = 54090 (0.505), PendingHit = 1666 (0.0156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108317, Miss = 54155 (0.5), PendingHit = 1490 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108580, Miss = 53868 (0.496), PendingHit = 1596 (0.0147)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107043, Miss = 54076 (0.505), PendingHit = 1556 (0.0145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107075, Miss = 53929 (0.504), PendingHit = 1677 (0.0157)
L2 Cache Total Miss Rate = 0.500
Stream 1: L2 Cache Miss Rate = 0.460
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.488
Stream 1: Accesses  = 482004
Stream 1: Misses  = 221870
Stream 2: Accesses  = 409018
Stream 2: Misses  = 215364
Stream 3: Accesses  = 884322
Stream 3: Misses  = 431115
Stream 1+2: Accesses  = 891022
Stream 1+2: Misses  = 437234
Stream 1+2+3: Accesses  = 1775344
Stream 1+2+3: Misses  = 868349
Total Accesses  = 1293340
MPKI-CORES
CORE_L2MPKI_0	20.159
CORE_L2MPKI_1	19.249
CORE_L2MPKI_2	19.190
CORE_L2MPKI_3	19.846
CORE_L2MPKI_4	17.746
CORE_L2MPKI_5	20.011
CORE_L2MPKI_6	19.865
CORE_L2MPKI_7	19.480
CORE_L2MPKI_8	19.724
CORE_L2MPKI_9	19.537
CORE_L2MPKI_10	2.652
CORE_L2MPKI_11	2.631
CORE_L2MPKI_12	2.586
CORE_L2MPKI_13	2.676
CORE_L2MPKI_14	2.601
CORE_L2MPKI_15	2.616
CORE_L2MPKI_16	2.722
CORE_L2MPKI_17	2.660
CORE_L2MPKI_18	2.562
CORE_L2MPKI_19	2.703
CORE_L2MPKI_20	2.621
CORE_L2MPKI_21	2.555
CORE_L2MPKI_22	2.795
CORE_L2MPKI_23	2.555
CORE_L2MPKI_24	2.544
CORE_L2MPKI_25	2.596
CORE_L2MPKI_26	2.583
CORE_L2MPKI_27	2.531
CORE_L2MPKI_28	2.605
CORE_L2MPKI_29	2.568
CORE_L2MPKI_30	2.643
CORE_L2MPKI_31	2.582
CORE_L2MPKI_32	2.592
CORE_L2MPKI_33	2.641
CORE_L2MPKI_34	2.713
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.579
CORE_L2MPKI_37	2.600
CORE_L2MPKI_38	2.641
CORE_L2MPKI_39	2.725
CORE_L2MPKI_40	2.623
CORE_L2MPKI_41	2.573
CORE_L2MPKI_42	2.574
CORE_L2MPKI_43	2.685
CORE_L2MPKI_44	2.600
CORE_L2MPKI_45	2.590
CORE_L2MPKI_46	2.571
CORE_L2MPKI_47	2.548
CORE_L2MPKI_48	2.723
CORE_L2MPKI_49	2.712
CORE_L2MPKI_50	2.629
CORE_L2MPKI_51	2.732
CORE_L2MPKI_52	2.535
CORE_L2MPKI_53	2.601
CORE_L2MPKI_54	2.490
CORE_L2MPKI_55	2.529
CORE_L2MPKI_56	2.590
CORE_L2MPKI_57	2.523
CORE_L2MPKI_58	2.603
CORE_L2MPKI_59	2.587
Avg_MPKI_Stream1= 11.061
Avg_MPKI_Stream2= 2.612
Avg_MPKI_Stream3= 2.601
MISSES-CORES
CORE_MISSES_0	11437
CORE_MISSES_1	10837
CORE_MISSES_2	11651
CORE_MISSES_3	11791
CORE_MISSES_4	10757
CORE_MISSES_5	12551
CORE_MISSES_6	11194
CORE_MISSES_7	10969
CORE_MISSES_8	11776
CORE_MISSES_9	11247
CORE_MISSES_10	9829
CORE_MISSES_11	10562
CORE_MISSES_12	11743
CORE_MISSES_13	10341
CORE_MISSES_14	11580
CORE_MISSES_15	11466
CORE_MISSES_16	9409
CORE_MISSES_17	10688
CORE_MISSES_18	11916
CORE_MISSES_19	10126
CORE_MISSES_20	11779
CORE_MISSES_21	10744
CORE_MISSES_22	10035
CORE_MISSES_23	11203
CORE_MISSES_24	10764
CORE_MISSES_25	10052
CORE_MISSES_26	11592
CORE_MISSES_27	11933
CORE_MISSES_28	10135
CORE_MISSES_29	11512
CORE_MISSES_30	10370
CORE_MISSES_31	10621
CORE_MISSES_32	10558
CORE_MISSES_33	10885
CORE_MISSES_34	10528
CORE_MISSES_35	10958
CORE_MISSES_36	10208
CORE_MISSES_37	10151
CORE_MISSES_38	10728
CORE_MISSES_39	10608
CORE_MISSES_40	10088
CORE_MISSES_41	10002
CORE_MISSES_42	10664
CORE_MISSES_43	10644
CORE_MISSES_44	10080
CORE_MISSES_45	10437
CORE_MISSES_46	9975
CORE_MISSES_47	10972
CORE_MISSES_48	10373
CORE_MISSES_49	10301
CORE_MISSES_50	10040
CORE_MISSES_51	11115
CORE_MISSES_52	10461
CORE_MISSES_53	10255
CORE_MISSES_54	9945
CORE_MISSES_55	11099
CORE_MISSES_56	10811
CORE_MISSES_57	10687
CORE_MISSES_58	10256
CORE_MISSES_59	11040
L2_MISSES = 646479
L2_total_cache_accesses = 1293340
L2_total_cache_misses = 646479
L2_total_cache_miss_rate = 0.4999
L2_total_cache_pending_hits = 19126
L2_total_cache_reservation_fails = 376016
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285237
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4254
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 429
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2273
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 461260
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 12578
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 66100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 54562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31226
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1230
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 86
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2718
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5849905
icnt_total_pkts_simt_to_mem=1493185
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       7.0756
gpu_ipc_2 =     112.3011
gpu_ipc_3 =     165.9342
gpu_tot_sim_cycle_stream_1 = 910448
gpu_tot_sim_cycle_stream_2 = 910448
gpu_tot_sim_cycle_stream_3 = 909113
gpu_sim_insn_1 = 6441952
gpu_sim_insn_2 = 102244320
gpu_sim_insn_3 = 150852960
gpu_sim_cycle = 910449
gpu_sim_insn = 259539232
gpu_ipc =     285.0673
gpu_tot_sim_cycle = 910449
gpu_tot_sim_insn = 259539232
gpu_tot_ipc =     285.0673
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4774314
gpu_stall_icnt2sh    = 7774568
gpu_total_sim_rate=167121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4578272
	L1I_total_cache_misses = 11763
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22063
L1D_cache:
	L1D_cache_core[0]: Access = 44783, Miss = 33910, Miss_rate = 0.757, Pending_hits = 2915, Reservation_fails = 736432
	L1D_cache_core[1]: Access = 44549, Miss = 33503, Miss_rate = 0.752, Pending_hits = 3056, Reservation_fails = 729907
	L1D_cache_core[2]: Access = 45990, Miss = 34552, Miss_rate = 0.751, Pending_hits = 3061, Reservation_fails = 746054
	L1D_cache_core[3]: Access = 46597, Miss = 34808, Miss_rate = 0.747, Pending_hits = 3142, Reservation_fails = 743361
	L1D_cache_core[4]: Access = 43849, Miss = 33251, Miss_rate = 0.758, Pending_hits = 2995, Reservation_fails = 730345
	L1D_cache_core[5]: Access = 47478, Miss = 36185, Miss_rate = 0.762, Pending_hits = 3172, Reservation_fails = 758092
	L1D_cache_core[6]: Access = 45622, Miss = 34331, Miss_rate = 0.753, Pending_hits = 3028, Reservation_fails = 739925
	L1D_cache_core[7]: Access = 44730, Miss = 33803, Miss_rate = 0.756, Pending_hits = 3033, Reservation_fails = 726932
	L1D_cache_core[8]: Access = 45875, Miss = 35208, Miss_rate = 0.767, Pending_hits = 3146, Reservation_fails = 779216
	L1D_cache_core[9]: Access = 43787, Miss = 33458, Miss_rate = 0.764, Pending_hits = 2961, Reservation_fails = 745612
	L1D_cache_core[10]: Access = 10533, Miss = 10533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16873
	L1D_cache_core[11]: Access = 11576, Miss = 11576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[12]: Access = 13243, Miss = 13243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7859
	L1D_cache_core[13]: Access = 10952, Miss = 10952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15780
	L1D_cache_core[14]: Access = 12826, Miss = 12826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9954
	L1D_cache_core[15]: Access = 12332, Miss = 12332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8477
	L1D_cache_core[16]: Access = 10014, Miss = 10014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[17]: Access = 11889, Miss = 11889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12851
	L1D_cache_core[18]: Access = 13617, Miss = 13617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7954
	L1D_cache_core[19]: Access = 10830, Miss = 10830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17120
	L1D_cache_core[20]: Access = 12770, Miss = 12770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10630
	L1D_cache_core[21]: Access = 12372, Miss = 12372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12784
	L1D_cache_core[22]: Access = 10470, Miss = 10470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[23]: Access = 12523, Miss = 12523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123
	L1D_cache_core[24]: Access = 12129, Miss = 12129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11185
	L1D_cache_core[25]: Access = 10904, Miss = 10904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17848
	L1D_cache_core[26]: Access = 13249, Miss = 13249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665
	L1D_cache_core[27]: Access = 13758, Miss = 13758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[28]: Access = 11354, Miss = 11354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14891
	L1D_cache_core[29]: Access = 12312, Miss = 12312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11583
	L1D_cache_core[30]: Access = 11720, Miss = 11720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13012
	L1D_cache_core[31]: Access = 11485, Miss = 11485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12338
	L1D_cache_core[32]: Access = 12270, Miss = 12270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 12072, Miss = 12072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14148
	L1D_cache_core[34]: Access = 11435, Miss = 11435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12081
	L1D_cache_core[35]: Access = 12367, Miss = 12367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 12013, Miss = 12013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502
	L1D_cache_core[37]: Access = 11233, Miss = 11233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13562
	L1D_cache_core[38]: Access = 12349, Miss = 12349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[39]: Access = 11344, Miss = 11344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13417
	L1D_cache_core[40]: Access = 10964, Miss = 10964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13373
	L1D_cache_core[41]: Access = 11606, Miss = 11606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10442
	L1D_cache_core[42]: Access = 11751, Miss = 11751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10643
	L1D_cache_core[43]: Access = 11277, Miss = 11277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12367
	L1D_cache_core[44]: Access = 11380, Miss = 11380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14286
	L1D_cache_core[45]: Access = 12291, Miss = 12291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8770
	L1D_cache_core[46]: Access = 11214, Miss = 11214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17991
	L1D_cache_core[47]: Access = 12575, Miss = 12575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9127
	L1D_cache_core[48]: Access = 11183, Miss = 11183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[49]: Access = 10758, Miss = 10758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17021
	L1D_cache_core[50]: Access = 11648, Miss = 11648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[51]: Access = 11714, Miss = 11714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8337
	L1D_cache_core[52]: Access = 12026, Miss = 12026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951
	L1D_cache_core[53]: Access = 11859, Miss = 11859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10051
	L1D_cache_core[54]: Access = 11827, Miss = 11827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13354
	L1D_cache_core[55]: Access = 12637, Miss = 12637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9871
	L1D_cache_core[56]: Access = 12605, Miss = 12605, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 12594, Miss = 12594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7610
	L1D_cache_core[58]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11864
	L1D_cache_core[59]: Access = 12632, Miss = 12632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7021
	L1D_total_cache_accesses = 1047358
	L1D_total_cache_misses = 937107
	L1D_total_cache_miss_rate = 0.8947
	L1D_total_cache_pending_hits = 30509
	L1D_total_cache_reservation_fails = 8027072
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 444365
	L1C_total_cache_misses = 8559
	L1C_total_cache_miss_rate = 0.0193
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1854464
	L1T_total_cache_misses = 680206
	L1T_total_cache_miss_rate = 0.3668
	L1T_total_cache_pending_hits = 1174258
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5963149
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 435806
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8559
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1174258
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 680206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2063923
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4566509
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11763
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22063
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1614, 1692, 1587, 2072, 1901, 2046, 1780, 2096, 1239, 1664, 1736, 1679, 1163, 1694, 1698, 1606, 1523, 2969, 1216, 1882, 1650, 1451, 1661, 1892, 1640, 846, 1668, 1298, 1152, 1214, 1655, 1667, 1562, 1241, 752, 1713, 1197, 771, 1197, 1635, 1184, 1250, 1629, 1203, 1223, 1216, 2075, 
gpgpu_n_tot_thrd_icount = 280114016
gpgpu_n_tot_w_icount = 8753563
gpgpu_n_stall_shd_mem = 16574858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768034
gpgpu_n_mem_write_global = 171410
gpgpu_n_mem_texture = 680197
gpgpu_n_mem_const = 5521
gpgpu_n_load_insn  = 18567822
gpgpu_n_store_insn = 780726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8654848
gpgpu_n_const_mem_insn = 9202304
gpgpu_n_param_mem_insn = 3482732
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8322248
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21525647	W0_Idle:3696709	W0_Scoreboard:75277593	W1:158932	W2:116157	W3:113077	W4:86983	W5:61820	W6:29044	W7:15506	W8:4795	W9:1454	W10:203	W11:99	W12:150	W13:88	W14:155	W15:88	W16:246	W17:506	W18:711	W19:2726	W20:2564	W21:4910	W22:6798	W23:5874	W24:6063	W25:5208	W26:3995	W27:2877	W28:1390	W29:364	W30:245	W31:0	W32:8120903
Warp Occupancy Distribution:
Stall:15822376	W0_Idle:1821698	W0_Scoreboard:16427264	W1:158932	W2:116157	W3:113077	W4:86983	W5:61820	W6:29044	W7:15506	W8:4795	W9:1454	W10:203	W11:99	W12:150	W13:88	W14:155	W15:88	W16:246	W17:506	W18:711	W19:2726	W20:2564	W21:4910	W22:6798	W23:5874	W24:6063	W25:5208	W26:3995	W27:2877	W28:1390	W29:364	W30:245	W31:0	W32:1713594
Warp Occupancy Distribution:
Stall:3056435	W0_Idle:770067	W0_Scoreboard:29358467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3232991
warp_utilization0: 0.080125
warp_utilization1: 0.064436
warp_utilization2: 0.088775
traffic_breakdown_coretomem[CONST_ACC_R] = 44168 {8:5521,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144272 {8:768034,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8781392 {40:147850,72:5262,136:18298,}
traffic_breakdown_coretomem[INST_ACC_R] = 14240 {8:1780,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5441576 {8:680197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 397512 {72:5521,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104391696 {136:767586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1370736 {8:171342,}
traffic_breakdown_memtocore[INST_ACC_R] = 242080 {136:1780,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 92476872 {136:679977,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 617 
averagemflatency_1 = 701 
averagemflatency_2= 564 
averagemflatency_3 = 567 
averagemrqlatency_1 = 56 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 910448 
mrq_lat_table:388857 	15425 	19584 	42029 	117307 	130939 	119194 	71310 	19886 	1502 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5502 	18951 	43903 	110484 	495624 	775307 	171471 	3072 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	217827 	60119 	85640 	166469 	285405 	414551 	351715 	43695 	1240 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	64731 	1256976 	130196 	1179 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	54921 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	215 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         8        24        12        13        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         8        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.286179  1.295843  1.334854  1.319491  1.495896  1.498540  1.396284  1.425940  1.483475  1.505077  1.480161  1.462553  1.281265  1.266499  1.265274  1.265186 
dram[1]:  1.291018  1.298622  1.318580  1.328159  1.501737  1.470746  1.414086  1.406997  1.484590  1.483634  1.459038  1.458786  1.273637  1.281063  1.265066  1.276203 
dram[2]:  1.300619  1.300148  1.331921  1.314029  1.500805  1.494310  1.417319  1.431956  1.494266  1.496049  1.469656  1.464804  1.289126  1.267047  1.253772  1.264823 
dram[3]:  1.284736  1.272962  1.318733  1.340859  1.489833  1.488378  1.399676  1.422058  1.496584  1.504904  1.464725  1.464357  1.258576  1.262514  1.263059  1.280182 
dram[4]:  1.282469  1.282687  1.312685  1.330742  1.512657  1.500654  1.421144  1.424166  1.492790  1.486819  1.458510  1.472703  1.277449  1.254989  1.269979  1.267322 
dram[5]:  1.298174  1.285946  1.314309  1.322778  1.493567  1.476032  1.393070  1.415548  1.487069  1.493714  1.470305  1.461834  1.269482  1.268489  1.262731  1.263822 
average row locality = 926041/667964 = 1.386364
average row locality_1 = 381350/243231 = 1.567851
average row locality_2 = 278169/218739 = 1.271694
average row locality_3 = 266522/205994 = 1.293834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7484      7516      7192      7160      8799      8868      9993      9866      9711      9454      9219      9201      7941      7858      7958      7872 
dram[1]:      7535      7482      7117      7163      8795      8695      9693      9741      9523      9621      9251      9338      8069      7961      7854      7906 
dram[2]:      7557      7443      7152      7202      8824      8882      9807      9937      9572      9659      9167      9042      7895      7884      7794      7805 
dram[3]:      7449      7445      7127      7101      8844      9030      9763      9670      9470      9785      9228      9227      8066      7951      7975      7787 
dram[4]:      7529      7423      7271      7147      8903      9086     10064      9821      9729      9748      9191      9124      7996      7823      7925      7875 
dram[5]:      7533      7494      7216      7252      8747      8814      9727      9630      9611      9698      9424      9235      7946      7926      7832      7791 
total reads: 815907
bank skew: 10064/7101 = 1.42
chip skew: 136655/135622 = 1.01
number of total write accesses:
dram[0]:       427       434       710       720      2317      2425      1431      1436      2139      2109      1823      1774       205       202        99       105 
dram[1]:       428       437       718       709      2444      2265      1450      1439      2134      2119      1791      1794       202       184       102       106 
dram[2]:       434       445       709       694      2366      2279      1421      1427      2159      2079      1780      1758       202       106       101       109 
dram[3]:       429       441       701       739      2513      2368      1475      1496      2139      2182      1838      1804       189        95       101       113 
dram[4]:       431       445       697       727      2452      2382      1443      1447      2076      2096      1812      1774       197       101       101       118 
dram[5]:       430       439       729       727      2398      2302      1490      1441      2119      2183      1891      1815       199       101       103       118 
total reads: 110154
bank skew: 2513/95 = 26.45
chip skew: 18623/18069 = 1.03
average mf latency per bank:
dram[0]:        737       730       688       694      1145      1182      1439      1443      1293      1284      1266      1265      1168      1208       884       896
dram[1]:        659       676       627       651      1030      1129      1282      1355      1193      1259      1187      1208      1042      1064       738       772
dram[2]:        716       757       689       720      1182      1233      1404      1482      1298      1328      1277      1287      1184      1555       885       917
dram[3]:        655       662       633       654      1065      1092      1290      1305      1220      1223      1198      1211      1071      1061       771       756
dram[4]:        751       729       713       713      1173      1201      1418      1479      1320      1307      1297      1299      1244      1219       907       895
dram[5]:        651       655       629       643      1104      1096      1282      1314      1191      1200      1177      1172      1075      1067       755       743
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      3413      3231      4758      4982      3742      4642      3597      4838      3892      3592
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      3815      3174
dram[3]:       4624      5743      3658      4582      4318      3693      3946      3007      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4605      4016      4871      4449      4855      4988      3628      4647      4310      3386      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      4553      4422      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=680543 n_act=111274 n_pre=111262 n_req=148261 n_req_1=34337 n_req_2=46089 n_req_3=67835 n_rd=272157 n_write=26556 bw_util=0.4765 bw_util_1=0.1005 bw_util_2=0.1522 bw_util_3=0.2239 blp=5.977748 blp_1= 2.096166 blp_2= 2.275537 blp_3= 2.869460
 n_activity=1144783 dram_eff=0.5003 dram_eff_1=0.1055 dram_eff_2=0.1597 dram_eff_3=0.235
bk0: 14964a 892661i bk1: 15032a 888556i bk2: 14380a 880330i bk3: 14320a 873342i bk4: 17598a 680646i bk5: 17736a 667209i bk6: 19983a 697783i bk7: 19730a 695147i bk8: 19422a 693986i bk9: 18904a 701175i bk10: 18438a 723563i bk11: 18400a 719387i bk12: 15878a 874454i bk13: 15716a 870794i bk14: 15912a 872320i bk15: 15744a 868026i 
bw_dist = 0.100	0.152	0.224	0.476	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60511
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=681226 n_act=111281 n_pre=111265 n_req=147878 n_req_1=33685 n_req_2=46221 n_req_3=67972 n_rd=271488 n_write=26532 bw_util=0.4754 bw_util_1=0.09848 bw_util_2=0.1526 bw_util_3=0.2243 blp=5.832923 blp_1= 2.027676 blp_2= 2.251278 blp_3= 2.828851
 n_activity=1151848 dram_eff=0.496 dram_eff_1=0.1028 dram_eff_2=0.1592 dram_eff_3=0.234
bk0: 15070a 894016i bk1: 14964a 893364i bk2: 14234a 882433i bk3: 14326a 878349i bk4: 17590a 694438i bk5: 17390a 692859i bk6: 19386a 716979i bk7: 19482a 706265i bk8: 19046a 708761i bk9: 19242a 701022i bk10: 18502a 731225i bk11: 18676a 717642i bk12: 16138a 872191i bk13: 15922a 877784i bk14: 15708a 878743i bk15: 15812a 876523i 
bw_dist = 0.098	0.153	0.224	0.483	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.95369
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=683290 n_act=110562 n_pre=110546 n_req=147639 n_req_1=33539 n_req_2=46084 n_req_3=68016 n_rd=271236 n_write=26158 bw_util=0.4748 bw_util_1=0.09817 bw_util_2=0.1522 bw_util_3=0.2244 blp=5.929700 blp_1= 2.054026 blp_2= 2.269969 blp_3= 2.877849
 n_activity=1144017 dram_eff=0.4988 dram_eff_1=0.1031 dram_eff_2=0.1599 dram_eff_3=0.2357
bk0: 15114a 890139i bk1: 14886a 890995i bk2: 14304a 877334i bk3: 14404a 876455i bk4: 17648a 678170i bk5: 17764a 677279i bk6: 19614a 713388i bk7: 19874a 699169i bk8: 19138a 699881i bk9: 19318a 699194i bk10: 18332a 729478i bk11: 18084a 726548i bk12: 15790a 877278i bk13: 15768a 881689i bk14: 15588a 876704i bk15: 15610a 873183i 
bw_dist = 0.098	0.152	0.224	0.477	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.49091
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=679908 n_act=111567 n_pre=111551 n_req=148277 n_req_1=34118 n_req_2=46205 n_req_3=67954 n_rd=271836 n_write=26930 bw_util=0.4764 bw_util_1=0.09953 bw_util_2=0.1526 bw_util_3=0.2242 blp=5.872776 blp_1= 2.044238 blp_2= 2.243762 blp_3= 2.853367
 n_activity=1153687 dram_eff=0.4962 dram_eff_1=0.1037 dram_eff_2=0.159 dram_eff_3=0.2336
bk0: 14898a 895417i bk1: 14890a 889841i bk2: 14254a 880927i bk3: 14202a 879126i bk4: 17688a 683117i bk5: 18060a 678146i bk6: 19526a 710411i bk7: 19340a 707342i bk8: 18940a 705677i bk9: 19570a 691936i bk10: 18456a 719663i bk11: 18454a 717752i bk12: 16132a 868233i bk13: 15902a 881028i bk14: 15950a 874198i bk15: 15574a 879114i 
bw_dist = 0.100	0.153	0.224	0.484	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02487
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=678768 n_act=111649 n_pre=111636 n_req=148860 n_req_1=34785 n_req_2=46235 n_req_3=67840 n_rd=273285 n_write=26454 bw_util=0.4785 bw_util_1=0.1019 bw_util_2=0.1526 bw_util_3=0.224 blp=6.010973 blp_1= 2.087983 blp_2= 2.280130 blp_3= 2.887539
 n_activity=1145018 dram_eff=0.5023 dram_eff_1=0.107 dram_eff_2=0.1602 dram_eff_3=0.2351
bk0: 15054a 884408i bk1: 14846a 884403i bk2: 14542a 869328i bk3: 14294a 868178i bk4: 17802a 670678i bk5: 18172a 664218i bk6: 20126a 697604i bk7: 19642a 700046i bk8: 19453a 699149i bk9: 19496a 692781i bk10: 18382a 719121i bk11: 18248a 723792i bk12: 15986a 871182i bk13: 15646a 880939i bk14: 15846a 874176i bk15: 15750a 868228i 
bw_dist = 0.102	0.153	0.224	0.474	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74475
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=680027 n_act=111627 n_pre=111612 n_req=148119 n_req_1=33991 n_req_2=46213 n_req_3=67915 n_rd=271745 n_write=26781 bw_util=0.476 bw_util_1=0.09923 bw_util_2=0.1526 bw_util_3=0.2242 blp=5.838034 blp_1= 2.055175 blp_2= 2.237501 blp_3= 2.829719
 n_activity=1155574 dram_eff=0.4951 dram_eff_1=0.1032 dram_eff_2=0.1587 dram_eff_3=0.2331
bk0: 15066a 894294i bk1: 14988a 892812i bk2: 14432a 875149i bk3: 14503a 871675i bk4: 17494a 693118i bk5: 17628a 688709i bk6: 19454a 709032i bk7: 19260a 711849i bk8: 19222a 708589i bk9: 19396a 692099i bk10: 18844a 717558i bk11: 18468a 717869i bk12: 15892a 874706i bk13: 15852a 884152i bk14: 15664a 880184i bk15: 15582a 877351i 
bw_dist = 0.099	0.153	0.224	0.486	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136259, Miss = 68304, Miss_rate = 0.501, Pending_hits = 1916, Reservation_fails = 43132
L2_cache_bank[1]: Access = 136084, Miss = 67809, Miss_rate = 0.498, Pending_hits = 1774, Reservation_fails = 42529
L2_cache_bank[2]: Access = 134106, Miss = 67839, Miss_rate = 0.506, Pending_hits = 1864, Reservation_fails = 26774
L2_cache_bank[3]: Access = 134539, Miss = 67911, Miss_rate = 0.505, Pending_hits = 1870, Reservation_fails = 30799
L2_cache_bank[4]: Access = 136467, Miss = 67774, Miss_rate = 0.497, Pending_hits = 1789, Reservation_fails = 40557
L2_cache_bank[5]: Access = 138369, Miss = 67857, Miss_rate = 0.490, Pending_hits = 1880, Reservation_fails = 45745
L2_cache_bank[6]: Access = 133674, Miss = 67925, Miss_rate = 0.508, Pending_hits = 1814, Reservation_fails = 25899
L2_cache_bank[7]: Access = 134773, Miss = 68000, Miss_rate = 0.505, Pending_hits = 1902, Reservation_fails = 29377
L2_cache_bank[8]: Access = 136467, Miss = 68619, Miss_rate = 0.503, Pending_hits = 1778, Reservation_fails = 49830
L2_cache_bank[9]: Access = 136791, Miss = 68059, Miss_rate = 0.498, Pending_hits = 1842, Reservation_fails = 44594
L2_cache_bank[10]: Access = 134295, Miss = 68036, Miss_rate = 0.507, Pending_hits = 1789, Reservation_fails = 29092
L2_cache_bank[11]: Access = 134626, Miss = 67844, Miss_rate = 0.504, Pending_hits = 1915, Reservation_fails = 26973
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136259, Miss = 68304 (0.501), PendingHit = 1916 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136084, Miss = 67809 (0.498), PendingHit = 1774 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134106, Miss = 67839 (0.506), PendingHit = 1864 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134539, Miss = 67911 (0.505), PendingHit = 1870 (0.0139)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136467, Miss = 67774 (0.497), PendingHit = 1789 (0.0131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138369, Miss = 67857 (0.49), PendingHit = 1880 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133674, Miss = 67925 (0.508), PendingHit = 1814 (0.0136)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134773, Miss = 68000 (0.505), PendingHit = 1902 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136467, Miss = 68619 (0.503), PendingHit = 1778 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136791, Miss = 68059 (0.498), PendingHit = 1842 (0.0135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134295, Miss = 68036 (0.507), PendingHit = 1789 (0.0133)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134626, Miss = 67844 (0.504), PendingHit = 1915 (0.0142)
L2 Cache Total Miss Rate = 0.502
Stream 1: L2 Cache Miss Rate = 0.469
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 612637
Stream 1: Misses  = 287560
Stream 2: Accesses  = 511673
Stream 2: Misses  = 267520
Stream 3: Accesses  = 1114777
Stream 3: Misses  = 548457
Stream 1+2: Accesses  = 1124310
Stream 1+2: Misses  = 555080
Stream 1+2+3: Accesses  = 2239087
Stream 1+2+3: Misses  = 1103537
Total Accesses  = 1626450
MPKI-CORES
CORE_L2MPKI_0	24.796
CORE_L2MPKI_1	23.880
CORE_L2MPKI_2	23.643
CORE_L2MPKI_3	24.359
CORE_L2MPKI_4	22.321
CORE_L2MPKI_5	24.202
CORE_L2MPKI_6	24.490
CORE_L2MPKI_7	24.307
CORE_L2MPKI_8	24.208
CORE_L2MPKI_9	24.199
CORE_L2MPKI_10	2.659
CORE_L2MPKI_11	2.641
CORE_L2MPKI_12	2.582
CORE_L2MPKI_13	2.693
CORE_L2MPKI_14	2.617
CORE_L2MPKI_15	2.620
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.655
CORE_L2MPKI_18	2.575
CORE_L2MPKI_19	2.712
CORE_L2MPKI_20	2.635
CORE_L2MPKI_21	2.554
CORE_L2MPKI_22	2.762
CORE_L2MPKI_23	2.568
CORE_L2MPKI_24	2.562
CORE_L2MPKI_25	2.617
CORE_L2MPKI_26	2.577
CORE_L2MPKI_27	2.539
CORE_L2MPKI_28	2.613
CORE_L2MPKI_29	2.605
CORE_L2MPKI_30	2.632
CORE_L2MPKI_31	2.616
CORE_L2MPKI_32	2.609
CORE_L2MPKI_33	2.632
CORE_L2MPKI_34	2.682
CORE_L2MPKI_35	2.588
CORE_L2MPKI_36	2.589
CORE_L2MPKI_37	2.604
CORE_L2MPKI_38	2.630
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.650
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.591
CORE_L2MPKI_43	2.662
CORE_L2MPKI_44	2.596
CORE_L2MPKI_45	2.592
CORE_L2MPKI_46	2.570
CORE_L2MPKI_47	2.550
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.696
CORE_L2MPKI_50	2.616
CORE_L2MPKI_51	2.715
CORE_L2MPKI_52	2.548
CORE_L2MPKI_53	2.598
CORE_L2MPKI_54	2.502
CORE_L2MPKI_55	2.538
CORE_L2MPKI_56	2.577
CORE_L2MPKI_57	2.526
CORE_L2MPKI_58	2.596
CORE_L2MPKI_59	2.571
Avg_MPKI_Stream1= 13.344
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.598
MISSES-CORES
CORE_MISSES_0	15548
CORE_MISSES_1	14863
CORE_MISSES_2	15730
CORE_MISSES_3	15867
CORE_MISSES_4	14776
CORE_MISSES_5	16593
CORE_MISSES_6	15205
CORE_MISSES_7	15088
CORE_MISSES_8	15845
CORE_MISSES_9	15296
CORE_MISSES_10	11987
CORE_MISSES_11	13064
CORE_MISSES_12	14590
CORE_MISSES_13	12581
CORE_MISSES_14	14248
CORE_MISSES_15	13764
CORE_MISSES_16	11633
CORE_MISSES_17	13454
CORE_MISSES_18	14965
CORE_MISSES_19	12463
CORE_MISSES_20	14324
CORE_MISSES_21	13491
CORE_MISSES_22	12339
CORE_MISSES_23	13698
CORE_MISSES_24	13270
CORE_MISSES_25	12171
CORE_MISSES_26	14624
CORE_MISSES_27	14939
CORE_MISSES_28	12631
CORE_MISSES_29	13737
CORE_MISSES_30	13112
CORE_MISSES_31	12814
CORE_MISSES_32	13655
CORE_MISSES_33	13542
CORE_MISSES_34	12971
CORE_MISSES_35	13622
CORE_MISSES_36	13260
CORE_MISSES_37	12443
CORE_MISSES_38	13797
CORE_MISSES_39	13080
CORE_MISSES_40	12361
CORE_MISSES_41	12694
CORE_MISSES_42	12976
CORE_MISSES_43	12754
CORE_MISSES_44	12541
CORE_MISSES_45	13569
CORE_MISSES_46	12247
CORE_MISSES_47	13611
CORE_MISSES_48	12909
CORE_MISSES_49	12346
CORE_MISSES_50	12997
CORE_MISSES_51	13514
CORE_MISSES_52	13107
CORE_MISSES_53	13096
CORE_MISSES_54	12596
CORE_MISSES_55	13660
CORE_MISSES_56	13836
CORE_MISSES_57	13530
CORE_MISSES_58	12786
CORE_MISSES_59	13767
L2_MISSES = 815977
L2_total_cache_accesses = 1626450
L2_total_cache_misses = 815977
L2_total_cache_miss_rate = 0.5017
L2_total_cache_pending_hits = 22133
L2_total_cache_reservation_fails = 435301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 331761
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4539
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 459
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 582939
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 14745
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 82369
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 61769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35338
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1518
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3799
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7434620
icnt_total_pkts_simt_to_mem=1858508
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       7.0756
gpu_ipc_2 =     112.3011
gpu_ipc_3 =     165.9342
gpu_tot_sim_cycle_stream_1 = 910448
gpu_tot_sim_cycle_stream_2 = 910448
gpu_tot_sim_cycle_stream_3 = 909113
gpu_sim_insn_1 = 6441952
gpu_sim_insn_2 = 102244320
gpu_sim_insn_3 = 150852960
gpu_sim_cycle = 910449
gpu_sim_insn = 259539232
gpu_ipc =     285.0673
gpu_tot_sim_cycle = 910449
gpu_tot_sim_insn = 259539232
gpu_tot_ipc =     285.0673
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4774314
gpu_stall_icnt2sh    = 7774568
gpu_total_sim_rate=167121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4578272
	L1I_total_cache_misses = 11763
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22063
L1D_cache:
	L1D_cache_core[0]: Access = 44783, Miss = 33910, Miss_rate = 0.757, Pending_hits = 2915, Reservation_fails = 736432
	L1D_cache_core[1]: Access = 44549, Miss = 33503, Miss_rate = 0.752, Pending_hits = 3056, Reservation_fails = 729907
	L1D_cache_core[2]: Access = 45990, Miss = 34552, Miss_rate = 0.751, Pending_hits = 3061, Reservation_fails = 746054
	L1D_cache_core[3]: Access = 46597, Miss = 34808, Miss_rate = 0.747, Pending_hits = 3142, Reservation_fails = 743361
	L1D_cache_core[4]: Access = 43849, Miss = 33251, Miss_rate = 0.758, Pending_hits = 2995, Reservation_fails = 730345
	L1D_cache_core[5]: Access = 47478, Miss = 36185, Miss_rate = 0.762, Pending_hits = 3172, Reservation_fails = 758092
	L1D_cache_core[6]: Access = 45622, Miss = 34331, Miss_rate = 0.753, Pending_hits = 3028, Reservation_fails = 739925
	L1D_cache_core[7]: Access = 44730, Miss = 33803, Miss_rate = 0.756, Pending_hits = 3033, Reservation_fails = 726932
	L1D_cache_core[8]: Access = 45875, Miss = 35208, Miss_rate = 0.767, Pending_hits = 3146, Reservation_fails = 779216
	L1D_cache_core[9]: Access = 43787, Miss = 33458, Miss_rate = 0.764, Pending_hits = 2961, Reservation_fails = 745612
	L1D_cache_core[10]: Access = 10533, Miss = 10533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16873
	L1D_cache_core[11]: Access = 11576, Miss = 11576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15552
	L1D_cache_core[12]: Access = 13243, Miss = 13243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7859
	L1D_cache_core[13]: Access = 10952, Miss = 10952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15780
	L1D_cache_core[14]: Access = 12826, Miss = 12826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9954
	L1D_cache_core[15]: Access = 12332, Miss = 12332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8477
	L1D_cache_core[16]: Access = 10014, Miss = 10014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[17]: Access = 11889, Miss = 11889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12851
	L1D_cache_core[18]: Access = 13617, Miss = 13617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7954
	L1D_cache_core[19]: Access = 10830, Miss = 10830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17120
	L1D_cache_core[20]: Access = 12770, Miss = 12770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10630
	L1D_cache_core[21]: Access = 12372, Miss = 12372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12784
	L1D_cache_core[22]: Access = 10470, Miss = 10470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[23]: Access = 12523, Miss = 12523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123
	L1D_cache_core[24]: Access = 12129, Miss = 12129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11185
	L1D_cache_core[25]: Access = 10904, Miss = 10904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17848
	L1D_cache_core[26]: Access = 13249, Miss = 13249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665
	L1D_cache_core[27]: Access = 13758, Miss = 13758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[28]: Access = 11354, Miss = 11354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14891
	L1D_cache_core[29]: Access = 12312, Miss = 12312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11583
	L1D_cache_core[30]: Access = 11720, Miss = 11720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13012
	L1D_cache_core[31]: Access = 11485, Miss = 11485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12338
	L1D_cache_core[32]: Access = 12270, Miss = 12270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 12072, Miss = 12072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14148
	L1D_cache_core[34]: Access = 11435, Miss = 11435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12081
	L1D_cache_core[35]: Access = 12367, Miss = 12367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 12013, Miss = 12013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502
	L1D_cache_core[37]: Access = 11233, Miss = 11233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13562
	L1D_cache_core[38]: Access = 12349, Miss = 12349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[39]: Access = 11344, Miss = 11344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13417
	L1D_cache_core[40]: Access = 10964, Miss = 10964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13373
	L1D_cache_core[41]: Access = 11606, Miss = 11606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10442
	L1D_cache_core[42]: Access = 11751, Miss = 11751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10643
	L1D_cache_core[43]: Access = 11277, Miss = 11277, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12367
	L1D_cache_core[44]: Access = 11380, Miss = 11380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14286
	L1D_cache_core[45]: Access = 12291, Miss = 12291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8770
	L1D_cache_core[46]: Access = 11214, Miss = 11214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17991
	L1D_cache_core[47]: Access = 12575, Miss = 12575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9127
	L1D_cache_core[48]: Access = 11183, Miss = 11183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[49]: Access = 10758, Miss = 10758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17021
	L1D_cache_core[50]: Access = 11648, Miss = 11648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[51]: Access = 11714, Miss = 11714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8337
	L1D_cache_core[52]: Access = 12026, Miss = 12026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951
	L1D_cache_core[53]: Access = 11859, Miss = 11859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10051
	L1D_cache_core[54]: Access = 11827, Miss = 11827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13354
	L1D_cache_core[55]: Access = 12637, Miss = 12637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9871
	L1D_cache_core[56]: Access = 12605, Miss = 12605, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 12594, Miss = 12594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7610
	L1D_cache_core[58]: Access = 11616, Miss = 11616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11864
	L1D_cache_core[59]: Access = 12632, Miss = 12632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7021
	L1D_total_cache_accesses = 1047358
	L1D_total_cache_misses = 937107
	L1D_total_cache_miss_rate = 0.8947
	L1D_total_cache_pending_hits = 30509
	L1D_total_cache_reservation_fails = 8027072
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 444365
	L1C_total_cache_misses = 8559
	L1C_total_cache_miss_rate = 0.0193
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1854464
	L1T_total_cache_misses = 680206
	L1T_total_cache_miss_rate = 0.3668
	L1T_total_cache_pending_hits = 1174258
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5963149
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 435806
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8559
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1174258
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 680206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2063923
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4566509
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11763
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22063
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1614, 1692, 1587, 2072, 1901, 2046, 1780, 2096, 1239, 1664, 1736, 1679, 1163, 1694, 1698, 1606, 1523, 2969, 1216, 1882, 1650, 1451, 1661, 1892, 1640, 846, 1668, 1298, 1152, 1214, 1655, 1667, 1562, 1241, 752, 1713, 1197, 771, 1197, 1635, 1184, 1250, 1629, 1203, 1223, 1216, 2075, 
gpgpu_n_tot_thrd_icount = 280114016
gpgpu_n_tot_w_icount = 8753563
gpgpu_n_stall_shd_mem = 16574858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768034
gpgpu_n_mem_write_global = 171410
gpgpu_n_mem_texture = 680197
gpgpu_n_mem_const = 5521
gpgpu_n_load_insn  = 18567822
gpgpu_n_store_insn = 780726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8654848
gpgpu_n_const_mem_insn = 9202304
gpgpu_n_param_mem_insn = 3482732
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8322248
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21525647	W0_Idle:3696709	W0_Scoreboard:75277593	W1:158932	W2:116157	W3:113077	W4:86983	W5:61820	W6:29044	W7:15506	W8:4795	W9:1454	W10:203	W11:99	W12:150	W13:88	W14:155	W15:88	W16:246	W17:506	W18:711	W19:2726	W20:2564	W21:4910	W22:6798	W23:5874	W24:6063	W25:5208	W26:3995	W27:2877	W28:1390	W29:364	W30:245	W31:0	W32:8120903
Warp Occupancy Distribution:
Stall:15822376	W0_Idle:1821698	W0_Scoreboard:16427264	W1:158932	W2:116157	W3:113077	W4:86983	W5:61820	W6:29044	W7:15506	W8:4795	W9:1454	W10:203	W11:99	W12:150	W13:88	W14:155	W15:88	W16:246	W17:506	W18:711	W19:2726	W20:2564	W21:4910	W22:6798	W23:5874	W24:6063	W25:5208	W26:3995	W27:2877	W28:1390	W29:364	W30:245	W31:0	W32:1713594
Warp Occupancy Distribution:
Stall:3056435	W0_Idle:770067	W0_Scoreboard:29358467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3232991
warp_utilization0: 0.080125
warp_utilization1: 0.064436
warp_utilization2: 0.088775
traffic_breakdown_coretomem[CONST_ACC_R] = 44168 {8:5521,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144272 {8:768034,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8781392 {40:147850,72:5262,136:18298,}
traffic_breakdown_coretomem[INST_ACC_R] = 14240 {8:1780,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5441576 {8:680197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 397512 {72:5521,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104391696 {136:767586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1370736 {8:171342,}
traffic_breakdown_memtocore[INST_ACC_R] = 242080 {136:1780,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 92476872 {136:679977,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 617 
averagemflatency_1 = 701 
averagemflatency_2= 564 
averagemflatency_3 = 567 
averagemrqlatency_1 = 56 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 910448 
mrq_lat_table:388857 	15425 	19584 	42029 	117307 	130939 	119194 	71310 	19886 	1502 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	5502 	18951 	43903 	110484 	495624 	775307 	171471 	3072 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	217827 	60119 	85640 	166469 	285405 	414551 	351715 	43695 	1240 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	64731 	1256976 	130196 	1179 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	54921 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	215 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         8        24        12        13        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         8        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.286179  1.295843  1.334854  1.319491  1.495896  1.498540  1.396284  1.425940  1.483475  1.505077  1.480161  1.462553  1.281265  1.266499  1.265274  1.265186 
dram[1]:  1.291018  1.298622  1.318580  1.328159  1.501737  1.470746  1.414086  1.406997  1.484590  1.483634  1.459038  1.458786  1.273637  1.281063  1.265066  1.276203 
dram[2]:  1.300619  1.300148  1.331921  1.314029  1.500805  1.494310  1.417319  1.431956  1.494266  1.496049  1.469656  1.464804  1.289126  1.267047  1.253772  1.264823 
dram[3]:  1.284736  1.272962  1.318733  1.340859  1.489833  1.488378  1.399676  1.422058  1.496584  1.504904  1.464725  1.464357  1.258576  1.262514  1.263059  1.280182 
dram[4]:  1.282469  1.282687  1.312685  1.330742  1.512657  1.500654  1.421144  1.424166  1.492790  1.486819  1.458510  1.472703  1.277449  1.254989  1.269979  1.267322 
dram[5]:  1.298174  1.285946  1.314309  1.322778  1.493567  1.476032  1.393070  1.415548  1.487069  1.493714  1.470305  1.461834  1.269482  1.268489  1.262731  1.263822 
average row locality = 926041/667964 = 1.386364
average row locality_1 = 381350/243231 = 1.567851
average row locality_2 = 278169/218739 = 1.271694
average row locality_3 = 266522/205994 = 1.293834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7484      7516      7192      7160      8799      8868      9993      9866      9711      9454      9219      9201      7941      7858      7958      7872 
dram[1]:      7535      7482      7117      7163      8795      8695      9693      9741      9523      9621      9251      9338      8069      7961      7854      7906 
dram[2]:      7557      7443      7152      7202      8824      8882      9807      9937      9572      9659      9167      9042      7895      7884      7794      7805 
dram[3]:      7449      7445      7127      7101      8844      9030      9763      9670      9470      9785      9228      9227      8066      7951      7975      7787 
dram[4]:      7529      7423      7271      7147      8903      9086     10064      9821      9729      9748      9191      9124      7996      7823      7925      7875 
dram[5]:      7533      7494      7216      7252      8747      8814      9727      9630      9611      9698      9424      9235      7946      7926      7832      7791 
total reads: 815907
bank skew: 10064/7101 = 1.42
chip skew: 136655/135622 = 1.01
number of total write accesses:
dram[0]:       427       434       710       720      2317      2425      1431      1436      2139      2109      1823      1774       205       202        99       105 
dram[1]:       428       437       718       709      2444      2265      1450      1439      2134      2119      1791      1794       202       184       102       106 
dram[2]:       434       445       709       694      2366      2279      1421      1427      2159      2079      1780      1758       202       106       101       109 
dram[3]:       429       441       701       739      2513      2368      1475      1496      2139      2182      1838      1804       189        95       101       113 
dram[4]:       431       445       697       727      2452      2382      1443      1447      2076      2096      1812      1774       197       101       101       118 
dram[5]:       430       439       729       727      2398      2302      1490      1441      2119      2183      1891      1815       199       101       103       118 
total reads: 110154
bank skew: 2513/95 = 26.45
chip skew: 18623/18069 = 1.03
average mf latency per bank:
dram[0]:        737       730       688       694      1145      1182      1439      1443      1293      1284      1266      1265      1168      1208       884       896
dram[1]:        659       676       627       651      1030      1129      1282      1355      1193      1259      1187      1208      1042      1064       738       772
dram[2]:        716       757       689       720      1182      1233      1404      1482      1298      1328      1277      1287      1184      1555       885       917
dram[3]:        655       662       633       654      1065      1092      1290      1305      1220      1223      1198      1211      1071      1061       771       756
dram[4]:        751       729       713       713      1173      1201      1418      1479      1320      1307      1297      1299      1244      1219       907       895
dram[5]:        651       655       629       643      1104      1096      1282      1314      1191      1200      1177      1172      1075      1067       755       743
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      3413      3231      4758      4982      3742      4642      3597      4838      3892      3592
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      3815      3174
dram[3]:       4624      5743      3658      4582      4318      3693      3946      3007      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4605      4016      4871      4449      4855      4988      3628      4647      4310      3386      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      4553      4422      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=680543 n_act=111274 n_pre=111262 n_req=148261 n_req_1=34337 n_req_2=46089 n_req_3=67835 n_rd=272157 n_write=26556 bw_util=0.4765 bw_util_1=0.1005 bw_util_2=0.1522 bw_util_3=0.2239 blp=5.977748 blp_1= 2.096166 blp_2= 2.275537 blp_3= 2.869460
 n_activity=1144783 dram_eff=0.5003 dram_eff_1=0.1055 dram_eff_2=0.1597 dram_eff_3=0.235
bk0: 14964a 892661i bk1: 15032a 888556i bk2: 14380a 880330i bk3: 14320a 873342i bk4: 17598a 680646i bk5: 17736a 667209i bk6: 19983a 697783i bk7: 19730a 695147i bk8: 19422a 693986i bk9: 18904a 701175i bk10: 18438a 723563i bk11: 18400a 719387i bk12: 15878a 874454i bk13: 15716a 870794i bk14: 15912a 872320i bk15: 15744a 868026i 
bw_dist = 0.100	0.152	0.224	0.476	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60511
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=681226 n_act=111281 n_pre=111265 n_req=147878 n_req_1=33685 n_req_2=46221 n_req_3=67972 n_rd=271488 n_write=26532 bw_util=0.4754 bw_util_1=0.09848 bw_util_2=0.1526 bw_util_3=0.2243 blp=5.832923 blp_1= 2.027676 blp_2= 2.251278 blp_3= 2.828851
 n_activity=1151848 dram_eff=0.496 dram_eff_1=0.1028 dram_eff_2=0.1592 dram_eff_3=0.234
bk0: 15070a 894016i bk1: 14964a 893364i bk2: 14234a 882433i bk3: 14326a 878349i bk4: 17590a 694438i bk5: 17390a 692859i bk6: 19386a 716979i bk7: 19482a 706265i bk8: 19046a 708761i bk9: 19242a 701022i bk10: 18502a 731225i bk11: 18676a 717642i bk12: 16138a 872191i bk13: 15922a 877784i bk14: 15708a 878743i bk15: 15812a 876523i 
bw_dist = 0.098	0.153	0.224	0.483	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.95369
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=683290 n_act=110562 n_pre=110546 n_req=147639 n_req_1=33539 n_req_2=46084 n_req_3=68016 n_rd=271236 n_write=26158 bw_util=0.4748 bw_util_1=0.09817 bw_util_2=0.1522 bw_util_3=0.2244 blp=5.929700 blp_1= 2.054026 blp_2= 2.269969 blp_3= 2.877849
 n_activity=1144017 dram_eff=0.4988 dram_eff_1=0.1031 dram_eff_2=0.1599 dram_eff_3=0.2357
bk0: 15114a 890139i bk1: 14886a 890995i bk2: 14304a 877334i bk3: 14404a 876455i bk4: 17648a 678170i bk5: 17764a 677279i bk6: 19614a 713388i bk7: 19874a 699169i bk8: 19138a 699881i bk9: 19318a 699194i bk10: 18332a 729478i bk11: 18084a 726548i bk12: 15790a 877278i bk13: 15768a 881689i bk14: 15588a 876704i bk15: 15610a 873183i 
bw_dist = 0.098	0.152	0.224	0.477	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.49091
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=679908 n_act=111567 n_pre=111551 n_req=148277 n_req_1=34118 n_req_2=46205 n_req_3=67954 n_rd=271836 n_write=26930 bw_util=0.4764 bw_util_1=0.09953 bw_util_2=0.1526 bw_util_3=0.2242 blp=5.872776 blp_1= 2.044238 blp_2= 2.243762 blp_3= 2.853367
 n_activity=1153687 dram_eff=0.4962 dram_eff_1=0.1037 dram_eff_2=0.159 dram_eff_3=0.2336
bk0: 14898a 895417i bk1: 14890a 889841i bk2: 14254a 880927i bk3: 14202a 879126i bk4: 17688a 683117i bk5: 18060a 678146i bk6: 19526a 710411i bk7: 19340a 707342i bk8: 18940a 705677i bk9: 19570a 691936i bk10: 18456a 719663i bk11: 18454a 717752i bk12: 16132a 868233i bk13: 15902a 881028i bk14: 15950a 874198i bk15: 15574a 879114i 
bw_dist = 0.100	0.153	0.224	0.484	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02487
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=678768 n_act=111649 n_pre=111636 n_req=148860 n_req_1=34785 n_req_2=46235 n_req_3=67840 n_rd=273285 n_write=26454 bw_util=0.4785 bw_util_1=0.1019 bw_util_2=0.1526 bw_util_3=0.224 blp=6.010973 blp_1= 2.087983 blp_2= 2.280130 blp_3= 2.887539
 n_activity=1145018 dram_eff=0.5023 dram_eff_1=0.107 dram_eff_2=0.1602 dram_eff_3=0.2351
bk0: 15054a 884408i bk1: 14846a 884403i bk2: 14542a 869328i bk3: 14294a 868178i bk4: 17802a 670678i bk5: 18172a 664218i bk6: 20126a 697604i bk7: 19642a 700046i bk8: 19453a 699149i bk9: 19496a 692781i bk10: 18382a 719121i bk11: 18248a 723792i bk12: 15986a 871182i bk13: 15646a 880939i bk14: 15846a 874176i bk15: 15750a 868228i 
bw_dist = 0.102	0.153	0.224	0.474	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74475
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1201792 n_nop=680027 n_act=111627 n_pre=111612 n_req=148119 n_req_1=33991 n_req_2=46213 n_req_3=67915 n_rd=271745 n_write=26781 bw_util=0.476 bw_util_1=0.09923 bw_util_2=0.1526 bw_util_3=0.2242 blp=5.838034 blp_1= 2.055175 blp_2= 2.237501 blp_3= 2.829719
 n_activity=1155574 dram_eff=0.4951 dram_eff_1=0.1032 dram_eff_2=0.1587 dram_eff_3=0.2331
bk0: 15066a 894294i bk1: 14988a 892812i bk2: 14432a 875149i bk3: 14503a 871675i bk4: 17494a 693118i bk5: 17628a 688709i bk6: 19454a 709032i bk7: 19260a 711849i bk8: 19222a 708589i bk9: 19396a 692099i bk10: 18844a 717558i bk11: 18468a 717869i bk12: 15892a 874706i bk13: 15852a 884152i bk14: 15664a 880184i bk15: 15582a 877351i 
bw_dist = 0.099	0.153	0.224	0.486	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136259, Miss = 68304, Miss_rate = 0.501, Pending_hits = 1916, Reservation_fails = 43132
L2_cache_bank[1]: Access = 136084, Miss = 67809, Miss_rate = 0.498, Pending_hits = 1774, Reservation_fails = 42529
L2_cache_bank[2]: Access = 134106, Miss = 67839, Miss_rate = 0.506, Pending_hits = 1864, Reservation_fails = 26774
L2_cache_bank[3]: Access = 134539, Miss = 67911, Miss_rate = 0.505, Pending_hits = 1870, Reservation_fails = 30799
L2_cache_bank[4]: Access = 136467, Miss = 67774, Miss_rate = 0.497, Pending_hits = 1789, Reservation_fails = 40557
L2_cache_bank[5]: Access = 138369, Miss = 67857, Miss_rate = 0.490, Pending_hits = 1880, Reservation_fails = 45745
L2_cache_bank[6]: Access = 133674, Miss = 67925, Miss_rate = 0.508, Pending_hits = 1814, Reservation_fails = 25899
L2_cache_bank[7]: Access = 134773, Miss = 68000, Miss_rate = 0.505, Pending_hits = 1902, Reservation_fails = 29377
L2_cache_bank[8]: Access = 136467, Miss = 68619, Miss_rate = 0.503, Pending_hits = 1778, Reservation_fails = 49830
L2_cache_bank[9]: Access = 136791, Miss = 68059, Miss_rate = 0.498, Pending_hits = 1842, Reservation_fails = 44594
L2_cache_bank[10]: Access = 134295, Miss = 68036, Miss_rate = 0.507, Pending_hits = 1789, Reservation_fails = 29092
L2_cache_bank[11]: Access = 134626, Miss = 67844, Miss_rate = 0.504, Pending_hits = 1915, Reservation_fails = 26973
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136259, Miss = 68304 (0.501), PendingHit = 1916 (0.0141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136084, Miss = 67809 (0.498), PendingHit = 1774 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134106, Miss = 67839 (0.506), PendingHit = 1864 (0.0139)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134539, Miss = 67911 (0.505), PendingHit = 1870 (0.0139)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136467, Miss = 67774 (0.497), PendingHit = 1789 (0.0131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138369, Miss = 67857 (0.49), PendingHit = 1880 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133674, Miss = 67925 (0.508), PendingHit = 1814 (0.0136)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134773, Miss = 68000 (0.505), PendingHit = 1902 (0.0141)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136467, Miss = 68619 (0.503), PendingHit = 1778 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136791, Miss = 68059 (0.498), PendingHit = 1842 (0.0135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134295, Miss = 68036 (0.507), PendingHit = 1789 (0.0133)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134626, Miss = 67844 (0.504), PendingHit = 1915 (0.0142)
L2 Cache Total Miss Rate = 0.502
Stream 1: L2 Cache Miss Rate = 0.469
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.492
Stream 1: Accesses  = 612637
Stream 1: Misses  = 287560
Stream 2: Accesses  = 511673
Stream 2: Misses  = 267520
Stream 3: Accesses  = 1114777
Stream 3: Misses  = 548457
Stream 1+2: Accesses  = 1124310
Stream 1+2: Misses  = 555080
Stream 1+2+3: Accesses  = 2239087
Stream 1+2+3: Misses  = 1103537
Total Accesses  = 1626450
MPKI-CORES
CORE_L2MPKI_0	24.796
CORE_L2MPKI_1	23.880
CORE_L2MPKI_2	23.643
CORE_L2MPKI_3	24.359
CORE_L2MPKI_4	22.321
CORE_L2MPKI_5	24.202
CORE_L2MPKI_6	24.490
CORE_L2MPKI_7	24.307
CORE_L2MPKI_8	24.208
CORE_L2MPKI_9	24.199
CORE_L2MPKI_10	2.659
CORE_L2MPKI_11	2.641
CORE_L2MPKI_12	2.582
CORE_L2MPKI_13	2.693
CORE_L2MPKI_14	2.617
CORE_L2MPKI_15	2.620
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.655
CORE_L2MPKI_18	2.575
CORE_L2MPKI_19	2.712
CORE_L2MPKI_20	2.635
CORE_L2MPKI_21	2.554
CORE_L2MPKI_22	2.762
CORE_L2MPKI_23	2.568
CORE_L2MPKI_24	2.562
CORE_L2MPKI_25	2.617
CORE_L2MPKI_26	2.577
CORE_L2MPKI_27	2.539
CORE_L2MPKI_28	2.613
CORE_L2MPKI_29	2.605
CORE_L2MPKI_30	2.632
CORE_L2MPKI_31	2.616
CORE_L2MPKI_32	2.609
CORE_L2MPKI_33	2.632
CORE_L2MPKI_34	2.682
CORE_L2MPKI_35	2.588
CORE_L2MPKI_36	2.589
CORE_L2MPKI_37	2.604
CORE_L2MPKI_38	2.630
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.650
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.591
CORE_L2MPKI_43	2.662
CORE_L2MPKI_44	2.596
CORE_L2MPKI_45	2.592
CORE_L2MPKI_46	2.570
CORE_L2MPKI_47	2.550
CORE_L2MPKI_48	2.703
CORE_L2MPKI_49	2.696
CORE_L2MPKI_50	2.616
CORE_L2MPKI_51	2.715
CORE_L2MPKI_52	2.548
CORE_L2MPKI_53	2.598
CORE_L2MPKI_54	2.502
CORE_L2MPKI_55	2.538
CORE_L2MPKI_56	2.577
CORE_L2MPKI_57	2.526
CORE_L2MPKI_58	2.596
CORE_L2MPKI_59	2.571
Avg_MPKI_Stream1= 13.344
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.598
MISSES-CORES
CORE_MISSES_0	15548
CORE_MISSES_1	14863
CORE_MISSES_2	15730
CORE_MISSES_3	15867
CORE_MISSES_4	14776
CORE_MISSES_5	16593
CORE_MISSES_6	15205
CORE_MISSES_7	15088
CORE_MISSES_8	15845
CORE_MISSES_9	15296
CORE_MISSES_10	11987
CORE_MISSES_11	13064
CORE_MISSES_12	14590
CORE_MISSES_13	12581
CORE_MISSES_14	14248
CORE_MISSES_15	13764
CORE_MISSES_16	11633
CORE_MISSES_17	13454
CORE_MISSES_18	14965
CORE_MISSES_19	12463
CORE_MISSES_20	14324
CORE_MISSES_21	13491
CORE_MISSES_22	12339
CORE_MISSES_23	13698
CORE_MISSES_24	13270
CORE_MISSES_25	12171
CORE_MISSES_26	14624
CORE_MISSES_27	14939
CORE_MISSES_28	12631
CORE_MISSES_29	13737
CORE_MISSES_30	13112
CORE_MISSES_31	12814
CORE_MISSES_32	13655
CORE_MISSES_33	13542
CORE_MISSES_34	12971
CORE_MISSES_35	13622
CORE_MISSES_36	13260
CORE_MISSES_37	12443
CORE_MISSES_38	13797
CORE_MISSES_39	13080
CORE_MISSES_40	12361
CORE_MISSES_41	12694
CORE_MISSES_42	12976
CORE_MISSES_43	12754
CORE_MISSES_44	12541
CORE_MISSES_45	13569
CORE_MISSES_46	12247
CORE_MISSES_47	13611
CORE_MISSES_48	12909
CORE_MISSES_49	12346
CORE_MISSES_50	12997
CORE_MISSES_51	13514
CORE_MISSES_52	13107
CORE_MISSES_53	13096
CORE_MISSES_54	12596
CORE_MISSES_55	13660
CORE_MISSES_56	13836
CORE_MISSES_57	13530
CORE_MISSES_58	12786
CORE_MISSES_59	13767
L2_MISSES = 815977
L2_total_cache_accesses = 1626450
L2_total_cache_misses = 815977
L2_total_cache_miss_rate = 0.5017
L2_total_cache_pending_hits = 22133
L2_total_cache_reservation_fails = 435301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 331761
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4539
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 459
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 582939
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 14745
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 82369
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 61769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35338
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1518
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3799
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7434620
icnt_total_pkts_simt_to_mem=1858508
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.4225
gpu_ipc_2 =     112.4416
gpu_ipc_3 =     165.0541
gpu_tot_sim_cycle_stream_1 = 1098090
gpu_tot_sim_cycle_stream_2 = 1098090
gpu_tot_sim_cycle_stream_3 = 1096753
gpu_sim_insn_1 = 7052452
gpu_sim_insn_2 = 123471040
gpu_sim_insn_3 = 181023552
gpu_sim_cycle = 1098091
gpu_sim_insn = 311547044
gpu_ipc =     283.7169
gpu_tot_sim_cycle = 1098091
gpu_tot_sim_insn = 311547044
gpu_tot_ipc =     283.7169
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5851627
gpu_stall_icnt2sh    = 9460614
gpu_total_sim_rate=168677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5453666
	L1I_total_cache_misses = 13720
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 54260, Miss = 41760, Miss_rate = 0.770, Pending_hits = 3400, Reservation_fails = 914175
	L1D_cache_core[1]: Access = 53904, Miss = 41349, Miss_rate = 0.767, Pending_hits = 3629, Reservation_fails = 907770
	L1D_cache_core[2]: Access = 55759, Miss = 42701, Miss_rate = 0.766, Pending_hits = 3642, Reservation_fails = 923478
	L1D_cache_core[3]: Access = 56098, Miss = 42828, Miss_rate = 0.763, Pending_hits = 3711, Reservation_fails = 921047
	L1D_cache_core[4]: Access = 53306, Miss = 41149, Miss_rate = 0.772, Pending_hits = 3520, Reservation_fails = 908110
	L1D_cache_core[5]: Access = 56732, Miss = 43900, Miss_rate = 0.774, Pending_hits = 3701, Reservation_fails = 936068
	L1D_cache_core[6]: Access = 55097, Miss = 42232, Miss_rate = 0.767, Pending_hits = 3578, Reservation_fails = 917695
	L1D_cache_core[7]: Access = 54392, Miss = 41900, Miss_rate = 0.770, Pending_hits = 3595, Reservation_fails = 904483
	L1D_cache_core[8]: Access = 55468, Miss = 43224, Miss_rate = 0.779, Pending_hits = 3720, Reservation_fails = 956836
	L1D_cache_core[9]: Access = 53498, Miss = 41630, Miss_rate = 0.778, Pending_hits = 3562, Reservation_fails = 923097
	L1D_cache_core[10]: Access = 12943, Miss = 12943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18542
	L1D_cache_core[11]: Access = 14180, Miss = 14180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17875
	L1D_cache_core[12]: Access = 15877, Miss = 15877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191
	L1D_cache_core[13]: Access = 13506, Miss = 13506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17047
	L1D_cache_core[14]: Access = 15144, Miss = 15144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12865
	L1D_cache_core[15]: Access = 14804, Miss = 14804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10619
	L1D_cache_core[16]: Access = 12382, Miss = 12382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19895
	L1D_cache_core[17]: Access = 14396, Miss = 14396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15068
	L1D_cache_core[18]: Access = 16361, Miss = 16361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[19]: Access = 13357, Miss = 13357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18543
	L1D_cache_core[20]: Access = 15300, Miss = 15300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12019
	L1D_cache_core[21]: Access = 14981, Miss = 14981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14021
	L1D_cache_core[22]: Access = 13013, Miss = 13013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21847
	L1D_cache_core[23]: Access = 15100, Miss = 15100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13027
	L1D_cache_core[24]: Access = 14697, Miss = 14697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13199
	L1D_cache_core[25]: Access = 12898, Miss = 12898, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21484
	L1D_cache_core[26]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3718
	L1D_cache_core[27]: Access = 16393, Miss = 16393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 13930, Miss = 13930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17306
	L1D_cache_core[29]: Access = 14509, Miss = 14509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14599
	L1D_cache_core[30]: Access = 13527, Miss = 13527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17973
	L1D_cache_core[31]: Access = 13990, Miss = 13990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14333
	L1D_cache_core[32]: Access = 14610, Miss = 14610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11834
	L1D_cache_core[33]: Access = 13952, Miss = 13952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21670
	L1D_cache_core[34]: Access = 14183, Miss = 14183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952
	L1D_cache_core[35]: Access = 15097, Miss = 15097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 14091, Miss = 14091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13856
	L1D_cache_core[37]: Access = 12873, Miss = 12873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18286
	L1D_cache_core[38]: Access = 15003, Miss = 15003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[39]: Access = 13272, Miss = 13272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18321
	L1D_cache_core[40]: Access = 13657, Miss = 13657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13493
	L1D_cache_core[41]: Access = 13864, Miss = 13864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13767
	L1D_cache_core[42]: Access = 13774, Miss = 13774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13600
	L1D_cache_core[43]: Access = 14109, Miss = 14109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13180
	L1D_cache_core[44]: Access = 13878, Miss = 13878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15706
	L1D_cache_core[45]: Access = 14370, Miss = 14370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12704
	L1D_cache_core[46]: Access = 13452, Miss = 13452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20892
	L1D_cache_core[47]: Access = 15265, Miss = 15265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9308
	L1D_cache_core[48]: Access = 12976, Miss = 12976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[49]: Access = 13262, Miss = 13262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17395
	L1D_cache_core[50]: Access = 14122, Miss = 14122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14514
	L1D_cache_core[51]: Access = 14040, Miss = 14040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[52]: Access = 14347, Miss = 14347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13355
	L1D_cache_core[53]: Access = 14611, Miss = 14611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[54]: Access = 14154, Miss = 14154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16791
	L1D_cache_core[55]: Access = 15165, Miss = 15165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11424
	L1D_cache_core[56]: Access = 15272, Miss = 15272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 15002, Miss = 15002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10275
	L1D_cache_core[58]: Access = 14121, Miss = 14121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14560
	L1D_cache_core[59]: Access = 15295, Miss = 15295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028
	L1D_total_cache_accesses = 1263614
	L1D_total_cache_misses = 1137773
	L1D_total_cache_miss_rate = 0.9004
	L1D_total_cache_pending_hits = 36058
	L1D_total_cache_reservation_fails = 9910285
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 524937
	L1C_total_cache_misses = 9036
	L1C_total_cache_miss_rate = 0.0172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2196078
	L1T_total_cache_misses = 808610
	L1T_total_cache_miss_rate = 0.3682
	L1T_total_cache_pending_hits = 1387468
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 947359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7707432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 515901
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9036
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1387468
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 808610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 190414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2202853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5439946
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1679, 1692, 1707, 2072, 2085, 2046, 1988, 2096, 1412, 1664, 1853, 1679, 1217, 1694, 1726, 1606, 1541, 3053, 1225, 2044, 1669, 1681, 1670, 2137, 1665, 1143, 1669, 1621, 1152, 1584, 1655, 2057, 1562, 1638, 752, 2105, 1197, 1104, 1197, 1926, 1184, 1532, 1629, 1421, 1223, 1384, 2075, 
gpgpu_n_tot_thrd_icount = 333790784
gpgpu_n_tot_w_icount = 10430962
gpgpu_n_stall_shd_mem = 19955179
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 947298
gpgpu_n_mem_write_global = 192772
gpgpu_n_mem_texture = 808562
gpgpu_n_mem_const = 5851
gpgpu_n_load_insn  = 22292334
gpgpu_n_store_insn = 911352
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10403424
gpgpu_n_const_mem_insn = 11066368
gpgpu_n_param_mem_insn = 4082993
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10291140
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26382045	W0_Idle:4189597	W0_Scoreboard:90767977	W1:162886	W2:122132	W3:119825	W4:92756	W5:65820	W6:31036	W7:16528	W8:5359	W9:1767	W10:398	W11:338	W12:247	W13:198	W14:417	W15:264	W16:455	W17:887	W18:1366	W19:3833	W20:3484	W21:6974	W22:9896	W23:8151	W24:9262	W25:8458	W26:6576	W27:3900	W28:1965	W29:506	W30:272	W31:0	W32:9745345
Warp Occupancy Distribution:
Stall:19674328	W0_Idle:1876570	W0_Scoreboard:19635613	W1:162886	W2:122132	W3:119825	W4:92756	W5:65820	W6:31036	W7:16528	W8:5359	W9:1767	W10:398	W11:338	W12:247	W13:198	W14:417	W15:264	W16:455	W17:887	W18:1366	W19:3833	W20:3484	W21:6974	W22:9896	W23:8151	W24:9262	W25:8458	W26:6576	W27:3900	W28:1965	W29:506	W30:272	W31:0	W32:2051173
Warp Occupancy Distribution:
Stall:3651127	W0_Idle:956814	W0_Scoreboard:35449102	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3866597
warp_utilization0: 0.079162
warp_utilization1: 0.062316
warp_utilization2: 0.088030
traffic_breakdown_coretomem[CONST_ACC_R] = 46808 {8:5851,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7578384 {8:947298,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10061024 {40:163984,72:6461,136:22327,}
traffic_breakdown_coretomem[INST_ACC_R] = 16992 {8:2124,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6468496 {8:808562,}
traffic_breakdown_memtocore[CONST_ACC_R] = 421200 {72:5850,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128789552 {136:946982,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1541624 {8:192703,}
traffic_breakdown_memtocore[INST_ACC_R] = 288728 {136:2123,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109916016 {136:808206,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 620 
averagemflatency_1 = 704 
averagemflatency_2= 568 
averagemflatency_3 = 569 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1098090 
mrq_lat_table:469675 	18696 	23666 	50862 	143996 	160066 	144137 	85402 	23210 	1709 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6308 	21934 	51482 	130749 	589670 	941147 	208733 	3586 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	256287 	71193 	103074 	199964 	346685 	503825 	422592 	51012 	1444 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74985 	1527029 	157614 	1407 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	6441 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	229 	1964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         9        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:         9         9        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:         8        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.306630  1.315427  1.336167  1.328994  1.497554  1.506499  1.399717  1.421435  1.481916  1.501902  1.465971  1.456946  1.285385  1.275364  1.275063  1.272522 
dram[1]:  1.308846  1.315688  1.332920  1.332737  1.504312  1.478289  1.414952  1.403219  1.484626  1.471300  1.454274  1.448698  1.276254  1.285641  1.273379  1.278451 
dram[2]:  1.312057  1.308467  1.337283  1.315297  1.510687  1.504276  1.425861  1.422779  1.489377  1.492290  1.455680  1.446720  1.293675  1.270232  1.265531  1.266773 
dram[3]:  1.305525  1.294615  1.320027  1.345265  1.496562  1.497719  1.395846  1.422683  1.490638  1.501278  1.454999  1.450110  1.275248  1.267448  1.267323  1.280281 
dram[4]:  1.302136  1.297648  1.320673  1.335681  1.515507  1.504460  1.422127  1.422614  1.485330  1.477639  1.459466  1.462665  1.283461  1.265010  1.277290  1.273497 
dram[5]:  1.316094  1.302015  1.322126  1.326184  1.502215  1.483912  1.396703  1.411374  1.487168  1.492165  1.464243  1.454545  1.277208  1.276040  1.273007  1.269642 
average row locality = 1121431/807206 = 1.389275
average row locality_1 = 466426/296497 = 1.573122
average row locality_2 = 333524/261729 = 1.274310
average row locality_3 = 321481/248980 = 1.291192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9015      8999      8888      8833     10938     11048     12175     12046     11725     11470     11083     11131      9807      9749      9513      9400 
dram[1]:      9065      8991      8804      8828     10976     10925     11776     11777     11383     11413     11135     11162      9872      9835      9418      9432 
dram[2]:      9072      8936      8850      8856     10945     11081     12070     12131     11589     11697     10981     10924      9762      9777      9343      9337 
dram[3]:      8953      8937      8780      8771     11096     11230     11813     11709     11371     11642     11086     11115      9952      9836      9486      9318 
dram[4]:      9016      8932      8962      8799     11081     11268     12234     12024     11716     11723     11133     11043      9864      9668      9430      9438 
dram[5]:      9011      9002      8882      8888     10967     11049     11811     11698     11472     11555     11276     11107      9853      9800      9360      9320 
total reads: 992440
bank skew: 12234/8771 = 1.39
chip skew: 166331/164792 = 1.01
number of total write accesses:
dram[0]:       543       551       858       866      2838      2976      1678      1668      2411      2346      1992      2000       228       232       166       177 
dram[1]:       538       553       869       853      2978      2761      1700      1649      2378      2326      2000      1969       227       211       168       173 
dram[2]:       548       553       856       843      2908      2814      1681      1660      2432      2335      1960      1933       220       127       170       179 
dram[3]:       546       559       843       888      3051      2886      1696      1751      2401      2455      2041      2023       213       116       171       174 
dram[4]:       556       559       844       874      2992      2901      1700      1690      2307      2319      2027      1944       224       108       165       182 
dram[5]:       557       560       870       882      2939      2833      1744      1679      2378      2443      2094      2013       228       111       171       182 
total reads: 128992
bank skew: 3051/108 = 28.25
chip skew: 21814/21219 = 1.03
average mf latency per bank:
dram[0]:        739       720       733       726      1151      1164      1530      1509      1284      1275      1239      1217      1112      1132       858       859
dram[1]:        661       676       672       674      1033      1127      1392      1448      1201      1259      1155      1171       988      1014       727       753
dram[2]:        715       763       727       759      1169      1247      1489      1598      1290      1333      1246      1276      1123      1451       856       893
dram[3]:        653       655       665       666      1046      1079      1369      1387      1206      1210      1154      1164      1005       994       747       733
dram[4]:        752       726       760       733      1185      1196      1521      1551      1321      1295      1263      1259      1179      1144       880       860
dram[5]:        644       651       655       676      1073      1088      1356      1397      1177      1191      1133      1134       997      1001       731       723
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      4982      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      4991      4043
dram[3]:       4624      5743      3658      4582      4318      3693      4087      3332      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4016      4871      4449      4855      4988      4843      4647      4310      3386      3589
dram[5]:       4256      4927      5196      4422      4570      3357      3783      4553      4422      4755      4205      3479      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=817497 n_act=134640 n_pre=134624 n_req=180235 n_req_1=42991 n_req_2=55674 n_req_3=81570 n_rd=331636 n_write=31082 bw_util=0.4808 bw_util_1=0.1053 bw_util_2=0.1524 bw_util_3=0.2232 blp=5.970449 blp_1= 2.099811 blp_2= 2.272181 blp_3= 2.859602
 n_activity=1382427 dram_eff=0.5042 dram_eff_1=0.1104 dram_eff_2=0.1598 dram_eff_3=0.234
bk0: 18030a 1076207i bk1: 17998a 1074747i bk2: 17776a 1053482i bk3: 17666a 1047587i bk4: 21876a 804938i bk5: 22096a 790610i bk6: 24350a 840667i bk7: 24092a 839568i bk8: 23450a 848607i bk9: 22940a 860156i bk10: 22166a 887545i bk11: 22258a 877465i bk12: 19614a 1048796i bk13: 19498a 1043337i bk14: 19026a 1051293i bk15: 18800a 1046908i 
bw_dist = 0.105	0.152	0.223	0.473	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.54395
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=820609 n_act=134210 n_pre=134194 n_req=179058 n_req_1=41602 n_req_2=55765 n_req_3=81691 n_rd=329584 n_write=30882 bw_util=0.4778 bw_util_1=0.1017 bw_util_2=0.1526 bw_util_3=0.2235 blp=5.812685 blp_1= 2.029387 blp_2= 2.248237 blp_3= 2.826583
 n_activity=1389265 dram_eff=0.4985 dram_eff_1=0.1061 dram_eff_2=0.1592 dram_eff_3=0.2332
bk0: 18130a 1078884i bk1: 17982a 1079013i bk2: 17608a 1059390i bk3: 17656a 1053862i bk4: 21952a 818593i bk5: 21850a 820608i bk6: 23552a 867706i bk7: 23554a 856836i bk8: 22766a 871722i bk9: 22826a 868853i bk10: 22270a 892981i bk11: 22324a 883520i bk12: 19744a 1049267i bk13: 19670a 1051486i bk14: 18836a 1057860i bk15: 18864a 1057656i 
bw_dist = 0.102	0.153	0.223	0.481	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92422
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=819910 n_act=134096 n_pre=134081 n_req=179592 n_req_1=42205 n_req_2=55641 n_req_3=81746 n_rd=330700 n_write=30692 bw_util=0.4794 bw_util_1=0.1034 bw_util_2=0.1523 bw_util_3=0.2237 blp=5.961554 blp_1= 2.068750 blp_2= 2.279874 blp_3= 2.879227
 n_activity=1380453 dram_eff=0.5034 dram_eff_1=0.1086 dram_eff_2=0.1599 dram_eff_3=0.2348
bk0: 18144a 1071568i bk1: 17872a 1072134i bk2: 17700a 1048761i bk3: 17712a 1047021i bk4: 21890a 800651i bk5: 22162a 795530i bk6: 24140a 855009i bk7: 24262a 839715i bk8: 23178a 852555i bk9: 23394a 851720i bk10: 21962a 893753i bk11: 21848a 887124i bk12: 19524a 1051666i bk13: 19554a 1052020i bk14: 18684a 1055277i bk15: 18674a 1050211i 
bw_dist = 0.103	0.152	0.224	0.473	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55598
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=818483 n_act=134665 n_pre=134651 n_req=179712 n_req_1=42268 n_req_2=55739 n_req_3=81705 n_rd=330182 n_write=31498 bw_util=0.4792 bw_util_1=0.1031 bw_util_2=0.1526 bw_util_3=0.2235 blp=5.837520 blp_1= 2.041685 blp_2= 2.234247 blp_3= 2.840461
 n_activity=1392979 dram_eff=0.4986 dram_eff_1=0.1073 dram_eff_2=0.1588 dram_eff_3=0.2326
bk0: 17906a 1081675i bk1: 17874a 1077582i bk2: 17560a 1055248i bk3: 17542a 1055088i bk4: 22192a 809881i bk5: 22460a 802747i bk6: 23626a 864505i bk7: 23416a 859136i bk8: 22742a 866558i bk9: 23282a 854458i bk10: 22170a 884849i bk11: 22230a 877122i bk12: 19904a 1045424i bk13: 19670a 1055786i bk14: 18972a 1055691i bk15: 18636a 1060855i 
bw_dist = 0.103	0.153	0.224	0.482	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92916
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=815993 n_act=134968 n_pre=134952 n_req=180721 n_req_1=43338 n_req_2=55759 n_req_3=81624 n_rd=332662 n_write=30904 bw_util=0.4823 bw_util_1=0.1063 bw_util_2=0.1526 bw_util_3=0.2234 blp=5.992781 blp_1= 2.085232 blp_2= 2.271276 blp_3= 2.883465
 n_activity=1382749 dram_eff=0.5056 dram_eff_1=0.1114 dram_eff_2=0.16 dram_eff_3=0.2342
bk0: 18032a 1068150i bk1: 17864a 1069778i bk2: 17924a 1040703i bk3: 17598a 1042753i bk4: 22162a 792327i bk5: 22536a 788928i bk6: 24468a 843218i bk7: 24048a 841968i bk8: 23432a 858581i bk9: 23446a 852480i bk10: 22266a 878664i bk11: 22086a 887649i bk12: 19728a 1044628i bk13: 19336a 1057431i bk14: 18860a 1054004i bk15: 18876a 1046008i 
bw_dist = 0.106	0.153	0.223	0.472	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.69753
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=818738 n_act=134628 n_pre=134612 n_req=179521 n_req_1=42178 n_req_2=55700 n_req_3=81643 n_rd=330102 n_write=31399 bw_util=0.4789 bw_util_1=0.103 bw_util_2=0.1525 bw_util_3=0.2234 blp=5.806498 blp_1= 2.046992 blp_2= 2.228647 blp_3= 2.816315
 n_activity=1395107 dram_eff=0.4976 dram_eff_1=0.107 dram_eff_2=0.1584 dram_eff_3=0.2321
bk0: 18022a 1081445i bk1: 18004a 1078388i bk2: 17764a 1050639i bk3: 17776a 1046120i bk4: 21934a 822619i bk5: 22098a 815323i bk6: 23622a 859170i bk7: 23396a 861015i bk8: 22944a 872720i bk9: 23110a 854007i bk10: 22552a 882721i bk11: 22214a 881825i bk12: 19706a 1049955i bk13: 19600a 1059993i bk14: 18720a 1061395i bk15: 18640a 1058985i 
bw_dist = 0.103	0.152	0.223	0.484	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164044, Miss = 83150, Miss_rate = 0.507, Pending_hits = 2273, Reservation_fails = 52940
L2_cache_bank[1]: Access = 163591, Miss = 82679, Miss_rate = 0.505, Pending_hits = 2079, Reservation_fails = 49806
L2_cache_bank[2]: Access = 161581, Miss = 82435, Miss_rate = 0.510, Pending_hits = 2158, Reservation_fails = 32828
L2_cache_bank[3]: Access = 161542, Miss = 82366, Miss_rate = 0.510, Pending_hits = 2167, Reservation_fails = 36979
L2_cache_bank[4]: Access = 164115, Miss = 82617, Miss_rate = 0.503, Pending_hits = 2104, Reservation_fails = 50865
L2_cache_bank[5]: Access = 166255, Miss = 82739, Miss_rate = 0.498, Pending_hits = 2211, Reservation_fails = 61360
L2_cache_bank[6]: Access = 160799, Miss = 82537, Miss_rate = 0.513, Pending_hits = 2139, Reservation_fails = 31041
L2_cache_bank[7]: Access = 161884, Miss = 82558, Miss_rate = 0.510, Pending_hits = 2244, Reservation_fails = 32761
L2_cache_bank[8]: Access = 164221, Miss = 83437, Miss_rate = 0.508, Pending_hits = 2128, Reservation_fails = 61928
L2_cache_bank[9]: Access = 164467, Miss = 82899, Miss_rate = 0.504, Pending_hits = 2174, Reservation_fails = 52610
L2_cache_bank[10]: Access = 161314, Miss = 82632, Miss_rate = 0.512, Pending_hits = 2086, Reservation_fails = 33148
L2_cache_bank[11]: Access = 162191, Miss = 82419, Miss_rate = 0.508, Pending_hits = 2213, Reservation_fails = 30958
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164044, Miss = 83150 (0.507), PendingHit = 2273 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 163591, Miss = 82679 (0.505), PendingHit = 2079 (0.0127)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161581, Miss = 82435 (0.51), PendingHit = 2158 (0.0134)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161542, Miss = 82366 (0.51), PendingHit = 2167 (0.0134)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164115, Miss = 82617 (0.503), PendingHit = 2104 (0.0128)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166255, Miss = 82739 (0.498), PendingHit = 2211 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160799, Miss = 82537 (0.513), PendingHit = 2139 (0.0133)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161884, Miss = 82558 (0.51), PendingHit = 2244 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164221, Miss = 83437 (0.508), PendingHit = 2128 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164467, Miss = 82899 (0.504), PendingHit = 2174 (0.0132)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161314, Miss = 82632 (0.512), PendingHit = 2086 (0.0129)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162191, Miss = 82419 (0.508), PendingHit = 2213 (0.0136)
L2 Cache Total Miss Rate = 0.507
Stream 1: L2 Cache Miss Rate = 0.481
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 742376
Stream 1: Misses  = 357178
Stream 2: Accesses  = 613308
Stream 2: Misses  = 320599
Stream 3: Accesses  = 1342696
Stream 3: Misses  = 671869
Stream 1+2: Accesses  = 1355684
Stream 1+2: Misses  = 677777
Stream 1+2+3: Accesses  = 2698380
Stream 1+2+3: Misses  = 1349646
Total Accesses  = 1956004
MPKI-CORES
CORE_L2MPKI_0	28.517
CORE_L2MPKI_1	28.018
CORE_L2MPKI_2	27.335
CORE_L2MPKI_3	28.178
CORE_L2MPKI_4	26.227
CORE_L2MPKI_5	27.761
CORE_L2MPKI_6	28.385
CORE_L2MPKI_7	28.358
CORE_L2MPKI_8	28.001
CORE_L2MPKI_9	28.367
CORE_L2MPKI_10	2.632
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.570
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.644
CORE_L2MPKI_15	2.612
CORE_L2MPKI_16	2.720
CORE_L2MPKI_17	2.633
CORE_L2MPKI_18	2.579
CORE_L2MPKI_19	2.695
CORE_L2MPKI_20	2.608
CORE_L2MPKI_21	2.549
CORE_L2MPKI_22	2.724
CORE_L2MPKI_23	2.557
CORE_L2MPKI_24	2.551
CORE_L2MPKI_25	2.659
CORE_L2MPKI_26	2.579
CORE_L2MPKI_27	2.530
CORE_L2MPKI_28	2.592
CORE_L2MPKI_29	2.648
CORE_L2MPKI_30	2.683
CORE_L2MPKI_31	2.624
CORE_L2MPKI_32	2.595
CORE_L2MPKI_33	2.667
CORE_L2MPKI_34	2.677
CORE_L2MPKI_35	2.578
CORE_L2MPKI_36	2.593
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.623
CORE_L2MPKI_39	2.729
CORE_L2MPKI_40	2.630
CORE_L2MPKI_41	2.569
CORE_L2MPKI_42	2.596
CORE_L2MPKI_43	2.646
CORE_L2MPKI_44	2.588
CORE_L2MPKI_45	2.604
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.542
CORE_L2MPKI_48	2.779
CORE_L2MPKI_49	2.671
CORE_L2MPKI_50	2.613
CORE_L2MPKI_51	2.693
CORE_L2MPKI_52	2.586
CORE_L2MPKI_53	2.592
CORE_L2MPKI_54	2.519
CORE_L2MPKI_55	2.540
CORE_L2MPKI_56	2.557
CORE_L2MPKI_57	2.528
CORE_L2MPKI_58	2.588
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 15.276
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.599
MISSES-CORES
CORE_MISSES_0	19587
CORE_MISSES_1	19102
CORE_MISSES_2	19945
CORE_MISSES_3	20080
CORE_MISSES_4	18951
CORE_MISSES_5	20680
CORE_MISSES_6	19344
CORE_MISSES_7	19342
CORE_MISSES_8	20072
CORE_MISSES_9	19678
CORE_MISSES_10	14569
CORE_MISSES_11	15841
CORE_MISSES_12	17381
CORE_MISSES_13	15293
CORE_MISSES_14	16999
CORE_MISSES_15	16478
CORE_MISSES_16	14372
CORE_MISSES_17	16172
CORE_MISSES_18	18009
CORE_MISSES_19	15283
CORE_MISSES_20	16972
CORE_MISSES_21	16288
CORE_MISSES_22	15121
CORE_MISSES_23	16439
CORE_MISSES_24	15989
CORE_MISSES_25	14580
CORE_MISSES_26	17606
CORE_MISSES_27	17721
CORE_MISSES_28	15326
CORE_MISSES_29	16411
CORE_MISSES_30	15450
CORE_MISSES_31	15668
CORE_MISSES_32	16176
CORE_MISSES_33	15796
CORE_MISSES_34	16087
CORE_MISSES_35	16573
CORE_MISSES_36	15569
CORE_MISSES_37	14626
CORE_MISSES_38	16737
CORE_MISSES_39	15464
CORE_MISSES_40	15305
CORE_MISSES_41	15216
CORE_MISSES_42	15226
CORE_MISSES_43	15867
CORE_MISSES_44	15274
CORE_MISSES_45	15940
CORE_MISSES_46	14725
CORE_MISSES_47	16481
CORE_MISSES_48	15404
CORE_MISSES_49	15078
CORE_MISSES_50	15725
CORE_MISSES_51	16077
CORE_MISSES_52	15854
CORE_MISSES_53	16091
CORE_MISSES_54	15158
CORE_MISSES_55	16401
CORE_MISSES_56	16645
CORE_MISSES_57	16116
CORE_MISSES_58	15465
CORE_MISSES_59	16643
L2_MISSES = 992468
L2_total_cache_accesses = 1956004
L2_total_cache_misses = 992468
L2_total_cache_miss_rate = 0.5074
L2_total_cache_pending_hits = 25976
L2_total_cache_reservation_fails = 527224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 812576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 404026
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4728
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 498
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 625
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2788
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 691370
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17463
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 99425
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 74735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 158
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4675
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8996808
icnt_total_pkts_simt_to_mem=2222821
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.4225
gpu_ipc_2 =     112.4416
gpu_ipc_3 =     165.0541
gpu_tot_sim_cycle_stream_1 = 1098090
gpu_tot_sim_cycle_stream_2 = 1098090
gpu_tot_sim_cycle_stream_3 = 1096753
gpu_sim_insn_1 = 7052452
gpu_sim_insn_2 = 123471040
gpu_sim_insn_3 = 181023552
gpu_sim_cycle = 1098091
gpu_sim_insn = 311547044
gpu_ipc =     283.7169
gpu_tot_sim_cycle = 1098091
gpu_tot_sim_insn = 311547044
gpu_tot_ipc =     283.7169
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5851627
gpu_stall_icnt2sh    = 9460614
gpu_total_sim_rate=168677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5453666
	L1I_total_cache_misses = 13720
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 54260, Miss = 41760, Miss_rate = 0.770, Pending_hits = 3400, Reservation_fails = 914175
	L1D_cache_core[1]: Access = 53904, Miss = 41349, Miss_rate = 0.767, Pending_hits = 3629, Reservation_fails = 907770
	L1D_cache_core[2]: Access = 55759, Miss = 42701, Miss_rate = 0.766, Pending_hits = 3642, Reservation_fails = 923478
	L1D_cache_core[3]: Access = 56098, Miss = 42828, Miss_rate = 0.763, Pending_hits = 3711, Reservation_fails = 921047
	L1D_cache_core[4]: Access = 53306, Miss = 41149, Miss_rate = 0.772, Pending_hits = 3520, Reservation_fails = 908110
	L1D_cache_core[5]: Access = 56732, Miss = 43900, Miss_rate = 0.774, Pending_hits = 3701, Reservation_fails = 936068
	L1D_cache_core[6]: Access = 55097, Miss = 42232, Miss_rate = 0.767, Pending_hits = 3578, Reservation_fails = 917695
	L1D_cache_core[7]: Access = 54392, Miss = 41900, Miss_rate = 0.770, Pending_hits = 3595, Reservation_fails = 904483
	L1D_cache_core[8]: Access = 55468, Miss = 43224, Miss_rate = 0.779, Pending_hits = 3720, Reservation_fails = 956836
	L1D_cache_core[9]: Access = 53498, Miss = 41630, Miss_rate = 0.778, Pending_hits = 3562, Reservation_fails = 923097
	L1D_cache_core[10]: Access = 12943, Miss = 12943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18542
	L1D_cache_core[11]: Access = 14180, Miss = 14180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17875
	L1D_cache_core[12]: Access = 15877, Miss = 15877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191
	L1D_cache_core[13]: Access = 13506, Miss = 13506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17047
	L1D_cache_core[14]: Access = 15144, Miss = 15144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12865
	L1D_cache_core[15]: Access = 14804, Miss = 14804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10619
	L1D_cache_core[16]: Access = 12382, Miss = 12382, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19895
	L1D_cache_core[17]: Access = 14396, Miss = 14396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15068
	L1D_cache_core[18]: Access = 16361, Miss = 16361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[19]: Access = 13357, Miss = 13357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18543
	L1D_cache_core[20]: Access = 15300, Miss = 15300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12019
	L1D_cache_core[21]: Access = 14981, Miss = 14981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14021
	L1D_cache_core[22]: Access = 13013, Miss = 13013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21847
	L1D_cache_core[23]: Access = 15100, Miss = 15100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13027
	L1D_cache_core[24]: Access = 14697, Miss = 14697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13199
	L1D_cache_core[25]: Access = 12898, Miss = 12898, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21484
	L1D_cache_core[26]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3718
	L1D_cache_core[27]: Access = 16393, Miss = 16393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 13930, Miss = 13930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17306
	L1D_cache_core[29]: Access = 14509, Miss = 14509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14599
	L1D_cache_core[30]: Access = 13527, Miss = 13527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17973
	L1D_cache_core[31]: Access = 13990, Miss = 13990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14333
	L1D_cache_core[32]: Access = 14610, Miss = 14610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11834
	L1D_cache_core[33]: Access = 13952, Miss = 13952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21670
	L1D_cache_core[34]: Access = 14183, Miss = 14183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952
	L1D_cache_core[35]: Access = 15097, Miss = 15097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 14091, Miss = 14091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13856
	L1D_cache_core[37]: Access = 12873, Miss = 12873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18286
	L1D_cache_core[38]: Access = 15003, Miss = 15003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[39]: Access = 13272, Miss = 13272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18321
	L1D_cache_core[40]: Access = 13657, Miss = 13657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13493
	L1D_cache_core[41]: Access = 13864, Miss = 13864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13767
	L1D_cache_core[42]: Access = 13774, Miss = 13774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13600
	L1D_cache_core[43]: Access = 14109, Miss = 14109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13180
	L1D_cache_core[44]: Access = 13878, Miss = 13878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15706
	L1D_cache_core[45]: Access = 14370, Miss = 14370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12704
	L1D_cache_core[46]: Access = 13452, Miss = 13452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20892
	L1D_cache_core[47]: Access = 15265, Miss = 15265, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9308
	L1D_cache_core[48]: Access = 12976, Miss = 12976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[49]: Access = 13262, Miss = 13262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17395
	L1D_cache_core[50]: Access = 14122, Miss = 14122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14514
	L1D_cache_core[51]: Access = 14040, Miss = 14040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[52]: Access = 14347, Miss = 14347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13355
	L1D_cache_core[53]: Access = 14611, Miss = 14611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[54]: Access = 14154, Miss = 14154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16791
	L1D_cache_core[55]: Access = 15165, Miss = 15165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11424
	L1D_cache_core[56]: Access = 15272, Miss = 15272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 15002, Miss = 15002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10275
	L1D_cache_core[58]: Access = 14121, Miss = 14121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14560
	L1D_cache_core[59]: Access = 15295, Miss = 15295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028
	L1D_total_cache_accesses = 1263614
	L1D_total_cache_misses = 1137773
	L1D_total_cache_miss_rate = 0.9004
	L1D_total_cache_pending_hits = 36058
	L1D_total_cache_reservation_fails = 9910285
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 524937
	L1C_total_cache_misses = 9036
	L1C_total_cache_miss_rate = 0.0172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2196078
	L1T_total_cache_misses = 808610
	L1T_total_cache_miss_rate = 0.3682
	L1T_total_cache_pending_hits = 1387468
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 947359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7707432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 515901
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9036
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1387468
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 808610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 190414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2202853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5439946
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1679, 1692, 1707, 2072, 2085, 2046, 1988, 2096, 1412, 1664, 1853, 1679, 1217, 1694, 1726, 1606, 1541, 3053, 1225, 2044, 1669, 1681, 1670, 2137, 1665, 1143, 1669, 1621, 1152, 1584, 1655, 2057, 1562, 1638, 752, 2105, 1197, 1104, 1197, 1926, 1184, 1532, 1629, 1421, 1223, 1384, 2075, 
gpgpu_n_tot_thrd_icount = 333790784
gpgpu_n_tot_w_icount = 10430962
gpgpu_n_stall_shd_mem = 19955179
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 947298
gpgpu_n_mem_write_global = 192772
gpgpu_n_mem_texture = 808562
gpgpu_n_mem_const = 5851
gpgpu_n_load_insn  = 22292334
gpgpu_n_store_insn = 911352
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10403424
gpgpu_n_const_mem_insn = 11066368
gpgpu_n_param_mem_insn = 4082993
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10291140
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26382045	W0_Idle:4189597	W0_Scoreboard:90767977	W1:162886	W2:122132	W3:119825	W4:92756	W5:65820	W6:31036	W7:16528	W8:5359	W9:1767	W10:398	W11:338	W12:247	W13:198	W14:417	W15:264	W16:455	W17:887	W18:1366	W19:3833	W20:3484	W21:6974	W22:9896	W23:8151	W24:9262	W25:8458	W26:6576	W27:3900	W28:1965	W29:506	W30:272	W31:0	W32:9745345
Warp Occupancy Distribution:
Stall:19674328	W0_Idle:1876570	W0_Scoreboard:19635613	W1:162886	W2:122132	W3:119825	W4:92756	W5:65820	W6:31036	W7:16528	W8:5359	W9:1767	W10:398	W11:338	W12:247	W13:198	W14:417	W15:264	W16:455	W17:887	W18:1366	W19:3833	W20:3484	W21:6974	W22:9896	W23:8151	W24:9262	W25:8458	W26:6576	W27:3900	W28:1965	W29:506	W30:272	W31:0	W32:2051173
Warp Occupancy Distribution:
Stall:3651127	W0_Idle:956814	W0_Scoreboard:35449102	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3866597
warp_utilization0: 0.079162
warp_utilization1: 0.062316
warp_utilization2: 0.088030
traffic_breakdown_coretomem[CONST_ACC_R] = 46808 {8:5851,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7578384 {8:947298,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10061024 {40:163984,72:6461,136:22327,}
traffic_breakdown_coretomem[INST_ACC_R] = 16992 {8:2124,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6468496 {8:808562,}
traffic_breakdown_memtocore[CONST_ACC_R] = 421200 {72:5850,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128789552 {136:946982,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1541624 {8:192703,}
traffic_breakdown_memtocore[INST_ACC_R] = 288728 {136:2123,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109916016 {136:808206,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 620 
averagemflatency_1 = 704 
averagemflatency_2= 568 
averagemflatency_3 = 569 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1098090 
mrq_lat_table:469675 	18696 	23666 	50862 	143996 	160066 	144137 	85402 	23210 	1709 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6308 	21934 	51482 	130749 	589670 	941147 	208733 	3586 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	256287 	71193 	103074 	199964 	346685 	503825 	422592 	51012 	1444 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74985 	1527029 	157614 	1407 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	6441 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	229 	1964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         9        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:         9         9        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:         8        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.306630  1.315427  1.336167  1.328994  1.497554  1.506499  1.399717  1.421435  1.481916  1.501902  1.465971  1.456946  1.285385  1.275364  1.275063  1.272522 
dram[1]:  1.308846  1.315688  1.332920  1.332737  1.504312  1.478289  1.414952  1.403219  1.484626  1.471300  1.454274  1.448698  1.276254  1.285641  1.273379  1.278451 
dram[2]:  1.312057  1.308467  1.337283  1.315297  1.510687  1.504276  1.425861  1.422779  1.489377  1.492290  1.455680  1.446720  1.293675  1.270232  1.265531  1.266773 
dram[3]:  1.305525  1.294615  1.320027  1.345265  1.496562  1.497719  1.395846  1.422683  1.490638  1.501278  1.454999  1.450110  1.275248  1.267448  1.267323  1.280281 
dram[4]:  1.302136  1.297648  1.320673  1.335681  1.515507  1.504460  1.422127  1.422614  1.485330  1.477639  1.459466  1.462665  1.283461  1.265010  1.277290  1.273497 
dram[5]:  1.316094  1.302015  1.322126  1.326184  1.502215  1.483912  1.396703  1.411374  1.487168  1.492165  1.464243  1.454545  1.277208  1.276040  1.273007  1.269642 
average row locality = 1121431/807206 = 1.389275
average row locality_1 = 466426/296497 = 1.573122
average row locality_2 = 333524/261729 = 1.274310
average row locality_3 = 321481/248980 = 1.291192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9015      8999      8888      8833     10938     11048     12175     12046     11725     11470     11083     11131      9807      9749      9513      9400 
dram[1]:      9065      8991      8804      8828     10976     10925     11776     11777     11383     11413     11135     11162      9872      9835      9418      9432 
dram[2]:      9072      8936      8850      8856     10945     11081     12070     12131     11589     11697     10981     10924      9762      9777      9343      9337 
dram[3]:      8953      8937      8780      8771     11096     11230     11813     11709     11371     11642     11086     11115      9952      9836      9486      9318 
dram[4]:      9016      8932      8962      8799     11081     11268     12234     12024     11716     11723     11133     11043      9864      9668      9430      9438 
dram[5]:      9011      9002      8882      8888     10967     11049     11811     11698     11472     11555     11276     11107      9853      9800      9360      9320 
total reads: 992440
bank skew: 12234/8771 = 1.39
chip skew: 166331/164792 = 1.01
number of total write accesses:
dram[0]:       543       551       858       866      2838      2976      1678      1668      2411      2346      1992      2000       228       232       166       177 
dram[1]:       538       553       869       853      2978      2761      1700      1649      2378      2326      2000      1969       227       211       168       173 
dram[2]:       548       553       856       843      2908      2814      1681      1660      2432      2335      1960      1933       220       127       170       179 
dram[3]:       546       559       843       888      3051      2886      1696      1751      2401      2455      2041      2023       213       116       171       174 
dram[4]:       556       559       844       874      2992      2901      1700      1690      2307      2319      2027      1944       224       108       165       182 
dram[5]:       557       560       870       882      2939      2833      1744      1679      2378      2443      2094      2013       228       111       171       182 
total reads: 128992
bank skew: 3051/108 = 28.25
chip skew: 21814/21219 = 1.03
average mf latency per bank:
dram[0]:        739       720       733       726      1151      1164      1530      1509      1284      1275      1239      1217      1112      1132       858       859
dram[1]:        661       676       672       674      1033      1127      1392      1448      1201      1259      1155      1171       988      1014       727       753
dram[2]:        715       763       727       759      1169      1247      1489      1598      1290      1333      1246      1276      1123      1451       856       893
dram[3]:        653       655       665       666      1046      1079      1369      1387      1206      1210      1154      1164      1005       994       747       733
dram[4]:        752       726       760       733      1185      1196      1521      1551      1321      1295      1263      1259      1179      1144       880       860
dram[5]:        644       651       655       676      1073      1088      1356      1397      1177      1191      1133      1134       997      1001       731       723
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      4982      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      4991      4043
dram[3]:       4624      5743      3658      4582      4318      3693      4087      3332      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4016      4871      4449      4855      4988      4843      4647      4310      3386      3589
dram[5]:       4256      4927      5196      4422      4570      3357      3783      4553      4422      4755      4205      3479      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=817497 n_act=134640 n_pre=134624 n_req=180235 n_req_1=42991 n_req_2=55674 n_req_3=81570 n_rd=331636 n_write=31082 bw_util=0.4808 bw_util_1=0.1053 bw_util_2=0.1524 bw_util_3=0.2232 blp=5.970449 blp_1= 2.099811 blp_2= 2.272181 blp_3= 2.859602
 n_activity=1382427 dram_eff=0.5042 dram_eff_1=0.1104 dram_eff_2=0.1598 dram_eff_3=0.234
bk0: 18030a 1076207i bk1: 17998a 1074747i bk2: 17776a 1053482i bk3: 17666a 1047587i bk4: 21876a 804938i bk5: 22096a 790610i bk6: 24350a 840667i bk7: 24092a 839568i bk8: 23450a 848607i bk9: 22940a 860156i bk10: 22166a 887545i bk11: 22258a 877465i bk12: 19614a 1048796i bk13: 19498a 1043337i bk14: 19026a 1051293i bk15: 18800a 1046908i 
bw_dist = 0.105	0.152	0.223	0.473	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.54395
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=820609 n_act=134210 n_pre=134194 n_req=179058 n_req_1=41602 n_req_2=55765 n_req_3=81691 n_rd=329584 n_write=30882 bw_util=0.4778 bw_util_1=0.1017 bw_util_2=0.1526 bw_util_3=0.2235 blp=5.812685 blp_1= 2.029387 blp_2= 2.248237 blp_3= 2.826583
 n_activity=1389265 dram_eff=0.4985 dram_eff_1=0.1061 dram_eff_2=0.1592 dram_eff_3=0.2332
bk0: 18130a 1078884i bk1: 17982a 1079013i bk2: 17608a 1059390i bk3: 17656a 1053862i bk4: 21952a 818593i bk5: 21850a 820608i bk6: 23552a 867706i bk7: 23554a 856836i bk8: 22766a 871722i bk9: 22826a 868853i bk10: 22270a 892981i bk11: 22324a 883520i bk12: 19744a 1049267i bk13: 19670a 1051486i bk14: 18836a 1057860i bk15: 18864a 1057656i 
bw_dist = 0.102	0.153	0.223	0.481	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92422
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=819910 n_act=134096 n_pre=134081 n_req=179592 n_req_1=42205 n_req_2=55641 n_req_3=81746 n_rd=330700 n_write=30692 bw_util=0.4794 bw_util_1=0.1034 bw_util_2=0.1523 bw_util_3=0.2237 blp=5.961554 blp_1= 2.068750 blp_2= 2.279874 blp_3= 2.879227
 n_activity=1380453 dram_eff=0.5034 dram_eff_1=0.1086 dram_eff_2=0.1599 dram_eff_3=0.2348
bk0: 18144a 1071568i bk1: 17872a 1072134i bk2: 17700a 1048761i bk3: 17712a 1047021i bk4: 21890a 800651i bk5: 22162a 795530i bk6: 24140a 855009i bk7: 24262a 839715i bk8: 23178a 852555i bk9: 23394a 851720i bk10: 21962a 893753i bk11: 21848a 887124i bk12: 19524a 1051666i bk13: 19554a 1052020i bk14: 18684a 1055277i bk15: 18674a 1050211i 
bw_dist = 0.103	0.152	0.224	0.473	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.55598
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=818483 n_act=134665 n_pre=134651 n_req=179712 n_req_1=42268 n_req_2=55739 n_req_3=81705 n_rd=330182 n_write=31498 bw_util=0.4792 bw_util_1=0.1031 bw_util_2=0.1526 bw_util_3=0.2235 blp=5.837520 blp_1= 2.041685 blp_2= 2.234247 blp_3= 2.840461
 n_activity=1392979 dram_eff=0.4986 dram_eff_1=0.1073 dram_eff_2=0.1588 dram_eff_3=0.2326
bk0: 17906a 1081675i bk1: 17874a 1077582i bk2: 17560a 1055248i bk3: 17542a 1055088i bk4: 22192a 809881i bk5: 22460a 802747i bk6: 23626a 864505i bk7: 23416a 859136i bk8: 22742a 866558i bk9: 23282a 854458i bk10: 22170a 884849i bk11: 22230a 877122i bk12: 19904a 1045424i bk13: 19670a 1055786i bk14: 18972a 1055691i bk15: 18636a 1060855i 
bw_dist = 0.103	0.153	0.224	0.482	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92916
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=815993 n_act=134968 n_pre=134952 n_req=180721 n_req_1=43338 n_req_2=55759 n_req_3=81624 n_rd=332662 n_write=30904 bw_util=0.4823 bw_util_1=0.1063 bw_util_2=0.1526 bw_util_3=0.2234 blp=5.992781 blp_1= 2.085232 blp_2= 2.271276 blp_3= 2.883465
 n_activity=1382749 dram_eff=0.5056 dram_eff_1=0.1114 dram_eff_2=0.16 dram_eff_3=0.2342
bk0: 18032a 1068150i bk1: 17864a 1069778i bk2: 17924a 1040703i bk3: 17598a 1042753i bk4: 22162a 792327i bk5: 22536a 788928i bk6: 24468a 843218i bk7: 24048a 841968i bk8: 23432a 858581i bk9: 23446a 852480i bk10: 22266a 878664i bk11: 22086a 887649i bk12: 19728a 1044628i bk13: 19336a 1057431i bk14: 18860a 1054004i bk15: 18876a 1046008i 
bw_dist = 0.106	0.153	0.223	0.472	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.69753
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1449479 n_nop=818738 n_act=134628 n_pre=134612 n_req=179521 n_req_1=42178 n_req_2=55700 n_req_3=81643 n_rd=330102 n_write=31399 bw_util=0.4789 bw_util_1=0.103 bw_util_2=0.1525 bw_util_3=0.2234 blp=5.806498 blp_1= 2.046992 blp_2= 2.228647 blp_3= 2.816315
 n_activity=1395107 dram_eff=0.4976 dram_eff_1=0.107 dram_eff_2=0.1584 dram_eff_3=0.2321
bk0: 18022a 1081445i bk1: 18004a 1078388i bk2: 17764a 1050639i bk3: 17776a 1046120i bk4: 21934a 822619i bk5: 22098a 815323i bk6: 23622a 859170i bk7: 23396a 861015i bk8: 22944a 872720i bk9: 23110a 854007i bk10: 22552a 882721i bk11: 22214a 881825i bk12: 19706a 1049955i bk13: 19600a 1059993i bk14: 18720a 1061395i bk15: 18640a 1058985i 
bw_dist = 0.103	0.152	0.223	0.484	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164044, Miss = 83150, Miss_rate = 0.507, Pending_hits = 2273, Reservation_fails = 52940
L2_cache_bank[1]: Access = 163591, Miss = 82679, Miss_rate = 0.505, Pending_hits = 2079, Reservation_fails = 49806
L2_cache_bank[2]: Access = 161581, Miss = 82435, Miss_rate = 0.510, Pending_hits = 2158, Reservation_fails = 32828
L2_cache_bank[3]: Access = 161542, Miss = 82366, Miss_rate = 0.510, Pending_hits = 2167, Reservation_fails = 36979
L2_cache_bank[4]: Access = 164115, Miss = 82617, Miss_rate = 0.503, Pending_hits = 2104, Reservation_fails = 50865
L2_cache_bank[5]: Access = 166255, Miss = 82739, Miss_rate = 0.498, Pending_hits = 2211, Reservation_fails = 61360
L2_cache_bank[6]: Access = 160799, Miss = 82537, Miss_rate = 0.513, Pending_hits = 2139, Reservation_fails = 31041
L2_cache_bank[7]: Access = 161884, Miss = 82558, Miss_rate = 0.510, Pending_hits = 2244, Reservation_fails = 32761
L2_cache_bank[8]: Access = 164221, Miss = 83437, Miss_rate = 0.508, Pending_hits = 2128, Reservation_fails = 61928
L2_cache_bank[9]: Access = 164467, Miss = 82899, Miss_rate = 0.504, Pending_hits = 2174, Reservation_fails = 52610
L2_cache_bank[10]: Access = 161314, Miss = 82632, Miss_rate = 0.512, Pending_hits = 2086, Reservation_fails = 33148
L2_cache_bank[11]: Access = 162191, Miss = 82419, Miss_rate = 0.508, Pending_hits = 2213, Reservation_fails = 30958
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164044, Miss = 83150 (0.507), PendingHit = 2273 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 163591, Miss = 82679 (0.505), PendingHit = 2079 (0.0127)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161581, Miss = 82435 (0.51), PendingHit = 2158 (0.0134)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161542, Miss = 82366 (0.51), PendingHit = 2167 (0.0134)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164115, Miss = 82617 (0.503), PendingHit = 2104 (0.0128)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 166255, Miss = 82739 (0.498), PendingHit = 2211 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160799, Miss = 82537 (0.513), PendingHit = 2139 (0.0133)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161884, Miss = 82558 (0.51), PendingHit = 2244 (0.0139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164221, Miss = 83437 (0.508), PendingHit = 2128 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164467, Miss = 82899 (0.504), PendingHit = 2174 (0.0132)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161314, Miss = 82632 (0.512), PendingHit = 2086 (0.0129)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162191, Miss = 82419 (0.508), PendingHit = 2213 (0.0136)
L2 Cache Total Miss Rate = 0.507
Stream 1: L2 Cache Miss Rate = 0.481
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 742376
Stream 1: Misses  = 357178
Stream 2: Accesses  = 613308
Stream 2: Misses  = 320599
Stream 3: Accesses  = 1342696
Stream 3: Misses  = 671869
Stream 1+2: Accesses  = 1355684
Stream 1+2: Misses  = 677777
Stream 1+2+3: Accesses  = 2698380
Stream 1+2+3: Misses  = 1349646
Total Accesses  = 1956004
MPKI-CORES
CORE_L2MPKI_0	28.517
CORE_L2MPKI_1	28.018
CORE_L2MPKI_2	27.335
CORE_L2MPKI_3	28.178
CORE_L2MPKI_4	26.227
CORE_L2MPKI_5	27.761
CORE_L2MPKI_6	28.385
CORE_L2MPKI_7	28.358
CORE_L2MPKI_8	28.001
CORE_L2MPKI_9	28.367
CORE_L2MPKI_10	2.632
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.570
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.644
CORE_L2MPKI_15	2.612
CORE_L2MPKI_16	2.720
CORE_L2MPKI_17	2.633
CORE_L2MPKI_18	2.579
CORE_L2MPKI_19	2.695
CORE_L2MPKI_20	2.608
CORE_L2MPKI_21	2.549
CORE_L2MPKI_22	2.724
CORE_L2MPKI_23	2.557
CORE_L2MPKI_24	2.551
CORE_L2MPKI_25	2.659
CORE_L2MPKI_26	2.579
CORE_L2MPKI_27	2.530
CORE_L2MPKI_28	2.592
CORE_L2MPKI_29	2.648
CORE_L2MPKI_30	2.683
CORE_L2MPKI_31	2.624
CORE_L2MPKI_32	2.595
CORE_L2MPKI_33	2.667
CORE_L2MPKI_34	2.677
CORE_L2MPKI_35	2.578
CORE_L2MPKI_36	2.593
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.623
CORE_L2MPKI_39	2.729
CORE_L2MPKI_40	2.630
CORE_L2MPKI_41	2.569
CORE_L2MPKI_42	2.596
CORE_L2MPKI_43	2.646
CORE_L2MPKI_44	2.588
CORE_L2MPKI_45	2.604
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.542
CORE_L2MPKI_48	2.779
CORE_L2MPKI_49	2.671
CORE_L2MPKI_50	2.613
CORE_L2MPKI_51	2.693
CORE_L2MPKI_52	2.586
CORE_L2MPKI_53	2.592
CORE_L2MPKI_54	2.519
CORE_L2MPKI_55	2.540
CORE_L2MPKI_56	2.557
CORE_L2MPKI_57	2.528
CORE_L2MPKI_58	2.588
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 15.276
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.599
MISSES-CORES
CORE_MISSES_0	19587
CORE_MISSES_1	19102
CORE_MISSES_2	19945
CORE_MISSES_3	20080
CORE_MISSES_4	18951
CORE_MISSES_5	20680
CORE_MISSES_6	19344
CORE_MISSES_7	19342
CORE_MISSES_8	20072
CORE_MISSES_9	19678
CORE_MISSES_10	14569
CORE_MISSES_11	15841
CORE_MISSES_12	17381
CORE_MISSES_13	15293
CORE_MISSES_14	16999
CORE_MISSES_15	16478
CORE_MISSES_16	14372
CORE_MISSES_17	16172
CORE_MISSES_18	18009
CORE_MISSES_19	15283
CORE_MISSES_20	16972
CORE_MISSES_21	16288
CORE_MISSES_22	15121
CORE_MISSES_23	16439
CORE_MISSES_24	15989
CORE_MISSES_25	14580
CORE_MISSES_26	17606
CORE_MISSES_27	17721
CORE_MISSES_28	15326
CORE_MISSES_29	16411
CORE_MISSES_30	15450
CORE_MISSES_31	15668
CORE_MISSES_32	16176
CORE_MISSES_33	15796
CORE_MISSES_34	16087
CORE_MISSES_35	16573
CORE_MISSES_36	15569
CORE_MISSES_37	14626
CORE_MISSES_38	16737
CORE_MISSES_39	15464
CORE_MISSES_40	15305
CORE_MISSES_41	15216
CORE_MISSES_42	15226
CORE_MISSES_43	15867
CORE_MISSES_44	15274
CORE_MISSES_45	15940
CORE_MISSES_46	14725
CORE_MISSES_47	16481
CORE_MISSES_48	15404
CORE_MISSES_49	15078
CORE_MISSES_50	15725
CORE_MISSES_51	16077
CORE_MISSES_52	15854
CORE_MISSES_53	16091
CORE_MISSES_54	15158
CORE_MISSES_55	16401
CORE_MISSES_56	16645
CORE_MISSES_57	16116
CORE_MISSES_58	15465
CORE_MISSES_59	16643
L2_MISSES = 992468
L2_total_cache_accesses = 1956004
L2_total_cache_misses = 992468
L2_total_cache_miss_rate = 0.5074
L2_total_cache_pending_hits = 25976
L2_total_cache_reservation_fails = 527224
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 812576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 404026
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4728
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 498
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 625
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2788
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 691370
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17463
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 99425
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 74735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 158
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4675
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8996808
icnt_total_pkts_simt_to_mem=2222821
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.0014
gpu_ipc_2 =     113.2796
gpu_ipc_3 =     164.2881
gpu_tot_sim_cycle_stream_1 = 1286850
gpu_tot_sim_cycle_stream_2 = 1286850
gpu_tot_sim_cycle_stream_3 = 1285511
gpu_sim_insn_1 = 7722857
gpu_sim_insn_2 = 145773888
gpu_sim_insn_3 = 211194144
gpu_sim_cycle = 1286851
gpu_sim_insn = 364690889
gpu_ipc =     283.3979
gpu_tot_sim_cycle = 1286851
gpu_tot_sim_insn = 364690889
gpu_tot_ipc =     283.3979
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6944999
gpu_stall_icnt2sh    = 11136041
gpu_total_sim_rate=171377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6345614
	L1I_total_cache_misses = 14885
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 64115, Miss = 49897, Miss_rate = 0.778, Pending_hits = 4011, Reservation_fails = 1092580
	L1D_cache_core[1]: Access = 63410, Miss = 49262, Miss_rate = 0.777, Pending_hits = 4139, Reservation_fails = 1086556
	L1D_cache_core[2]: Access = 65268, Miss = 50594, Miss_rate = 0.775, Pending_hits = 4203, Reservation_fails = 1102269
	L1D_cache_core[3]: Access = 65928, Miss = 51037, Miss_rate = 0.774, Pending_hits = 4301, Reservation_fails = 1099475
	L1D_cache_core[4]: Access = 62348, Miss = 48713, Miss_rate = 0.781, Pending_hits = 4023, Reservation_fails = 1087390
	L1D_cache_core[5]: Access = 66186, Miss = 51787, Miss_rate = 0.782, Pending_hits = 4230, Reservation_fails = 1114898
	L1D_cache_core[6]: Access = 64707, Miss = 50207, Miss_rate = 0.776, Pending_hits = 4143, Reservation_fails = 1096360
	L1D_cache_core[7]: Access = 63975, Miss = 49919, Miss_rate = 0.780, Pending_hits = 4149, Reservation_fails = 1083179
	L1D_cache_core[8]: Access = 64856, Miss = 51071, Miss_rate = 0.787, Pending_hits = 4298, Reservation_fails = 1135736
	L1D_cache_core[9]: Access = 62925, Miss = 49507, Miss_rate = 0.787, Pending_hits = 4121, Reservation_fails = 1101947
	L1D_cache_core[10]: Access = 15376, Miss = 15376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21844
	L1D_cache_core[11]: Access = 16976, Miss = 16976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19581
	L1D_cache_core[12]: Access = 18203, Miss = 18203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11837
	L1D_cache_core[13]: Access = 15792, Miss = 15792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19795
	L1D_cache_core[14]: Access = 18110, Miss = 18110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13169
	L1D_cache_core[15]: Access = 17344, Miss = 17344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13060
	L1D_cache_core[16]: Access = 14530, Miss = 14530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23215
	L1D_cache_core[17]: Access = 17390, Miss = 17390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15486
	L1D_cache_core[18]: Access = 19016, Miss = 19016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9153
	L1D_cache_core[19]: Access = 15873, Miss = 15873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_cache_core[20]: Access = 18047, Miss = 18047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12679
	L1D_cache_core[21]: Access = 17876, Miss = 17876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14103
	L1D_cache_core[22]: Access = 14871, Miss = 14871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27140
	L1D_cache_core[23]: Access = 17871, Miss = 17871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14380
	L1D_cache_core[24]: Access = 17430, Miss = 17430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14501
	L1D_cache_core[25]: Access = 15443, Miss = 15443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24069
	L1D_cache_core[26]: Access = 18612, Miss = 18612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4528
	L1D_cache_core[27]: Access = 19463, Miss = 19463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 16579, Miss = 16579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19576
	L1D_cache_core[29]: Access = 17069, Miss = 17069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18620
	L1D_cache_core[30]: Access = 15971, Miss = 15971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20510
	L1D_cache_core[31]: Access = 16070, Miss = 16070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17715
	L1D_cache_core[32]: Access = 17278, Miss = 17278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11956
	L1D_cache_core[33]: Access = 16450, Miss = 16450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24895
	L1D_cache_core[34]: Access = 16065, Miss = 16065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17398
	L1D_cache_core[35]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11143
	L1D_cache_core[36]: Access = 16882, Miss = 16882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14118
	L1D_cache_core[37]: Access = 14903, Miss = 14903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23880
	L1D_cache_core[38]: Access = 17924, Miss = 17924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12678
	L1D_cache_core[39]: Access = 15529, Miss = 15529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20569
	L1D_cache_core[40]: Access = 15331, Miss = 15331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18165
	L1D_cache_core[41]: Access = 16365, Miss = 16365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[42]: Access = 16109, Miss = 16109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14847
	L1D_cache_core[43]: Access = 15915, Miss = 15915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16300
	L1D_cache_core[44]: Access = 16114, Miss = 16114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18932
	L1D_cache_core[45]: Access = 17252, Miss = 17252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13636
	L1D_cache_core[46]: Access = 15527, Miss = 15527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24728
	L1D_cache_core[47]: Access = 17763, Miss = 17763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12488
	L1D_cache_core[48]: Access = 15214, Miss = 15214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21260
	L1D_cache_core[49]: Access = 14988, Miss = 14988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25139
	L1D_cache_core[50]: Access = 16784, Miss = 16784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 16700, Miss = 16700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10671
	L1D_cache_core[52]: Access = 16707, Miss = 16707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15699
	L1D_cache_core[53]: Access = 17113, Miss = 17113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11550
	L1D_cache_core[54]: Access = 16498, Miss = 16498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18238
	L1D_cache_core[55]: Access = 17537, Miss = 17537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14157
	L1D_cache_core[56]: Access = 17948, Miss = 17948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 17315, Miss = 17315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14134
	L1D_cache_core[58]: Access = 16443, Miss = 16443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17754
	L1D_cache_core[59]: Access = 17960, Miss = 17960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7225
	L1D_total_cache_accesses = 1481812
	L1D_total_cache_misses = 1340088
	L1D_total_cache_miss_rate = 0.9044
	L1D_total_cache_pending_hits = 41618
	L1D_total_cache_reservation_fails = 11808308
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 605863
	L1C_total_cache_misses = 9251
	L1C_total_cache_miss_rate = 0.0153
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2566231
	L1T_total_cache_misses = 936525
	L1T_total_cache_miss_rate = 0.3649
	L1T_total_cache_pending_hits = 1629706
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1129493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9462679
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 596612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9251
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1629706
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 936525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2345629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6330729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2893, 1683, 1723, 1711, 2103, 2089, 2079, 2113, 2121, 1631, 1694, 2124, 1708, 1592, 1724, 2156, 1606, 1945, 3053, 1599, 2044, 2046, 1681, 2008, 2137, 1953, 1143, 1935, 1621, 1380, 1584, 1868, 2057, 1721, 1638, 859, 2122, 1290, 1193, 1264, 2057, 1235, 1694, 1658, 1625, 1245, 1653, 2099, 
gpgpu_n_tot_thrd_icount = 388544512
gpgpu_n_tot_w_icount = 12142016
gpgpu_n_stall_shd_mem = 23523240
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129493
gpgpu_n_mem_write_global = 213034
gpgpu_n_mem_texture = 936525
gpgpu_n_mem_const = 6005
gpgpu_n_load_insn  = 26118664
gpgpu_n_store_insn = 1036093
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12202688
gpgpu_n_const_mem_insn = 12973248
gpgpu_n_param_mem_insn = 4653294
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12274100
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30426677	W0_Idle:5170376	W0_Scoreboard:106682696	W1:166253	W2:128364	W3:126151	W4:97905	W5:69653	W6:33309	W7:17600	W8:6027	W9:2101	W10:697	W11:452	W12:412	W13:352	W14:539	W15:418	W16:580	W17:1600	W18:1980	W19:5025	W20:4433	W21:9066	W22:12843	W23:10424	W24:12465	W25:12296	W26:9198	W27:4897	W28:2763	W29:628	W30:421	W31:0	W32:11403519
Warp Occupancy Distribution:
Stall:22561129	W0_Idle:2557313	W0_Scoreboard:23217260	W1:166253	W2:128364	W3:126151	W4:97905	W5:69653	W6:33309	W7:17600	W8:6027	W9:2101	W10:697	W11:452	W12:412	W13:352	W14:539	W15:418	W16:580	W17:1600	W18:1980	W19:5025	W20:4433	W21:9066	W22:12843	W23:10424	W24:12465	W25:12296	W26:9198	W27:4897	W28:2763	W29:628	W30:421	W31:0	W32:2399486
Warp Occupancy Distribution:
Stall:4239041	W0_Idle:1021565	W0_Scoreboard:41666976	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4546458
warp_utilization0: 0.078631
warp_utilization1: 0.060969
warp_utilization2: 0.088325
traffic_breakdown_coretomem[CONST_ACC_R] = 48040 {8:6005,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9035944 {8:1129493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11250000 {40:179666,72:7417,136:25951,}
traffic_breakdown_coretomem[INST_ACC_R] = 18560 {8:2320,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7492200 {8:936525,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432360 {72:6005,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153546176 {136:1129016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1703984 {8:212998,}
traffic_breakdown_memtocore[INST_ACC_R] = 315520 {136:2320,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 127358696 {136:936461,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 624 
averagemflatency_1 = 708 
averagemflatency_2= 571 
averagemflatency_3 = 573 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1286850 
mrq_lat_table:549113 	21769 	27648 	59689 	170288 	189066 	169797 	100505 	27391 	2021 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7134 	25211 	59200 	150441 	680852 	1107600 	249697 	4191 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	297468 	82568 	120128 	233476 	406442 	588508 	496185 	60661 	1696 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	86402 	1799281 	184205 	1591 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	26737 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	242 	2328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.307862  1.317124  1.337401  1.338657  1.495011  1.508920  1.393918  1.417049  1.468015  1.483886  1.455227  1.445690  1.284815  1.277591  1.282380  1.281139 
dram[1]:  1.313303  1.320361  1.337393  1.337422  1.509630  1.486750  1.413504  1.394064  1.475441  1.451075  1.443933  1.438127  1.276062  1.287897  1.285600  1.284849 
dram[2]:  1.319699  1.312734  1.341444  1.320443  1.518584  1.504103  1.420447  1.413356  1.474281  1.475489  1.448503  1.434368  1.294711  1.268676  1.273173  1.274194 
dram[3]:  1.309352  1.304444  1.322440  1.350152  1.490280  1.501033  1.391574  1.422232  1.474354  1.487415  1.447275  1.438965  1.277441  1.267857  1.278518  1.288760 
dram[4]:  1.307844  1.303016  1.323917  1.345330  1.518586  1.509116  1.418764  1.419022  1.472416  1.464215  1.445101  1.455335  1.282307  1.272697  1.289070  1.283208 
dram[5]:  1.317338  1.303697  1.327669  1.331381  1.513153  1.485599  1.402658  1.408254  1.470016  1.479531  1.456157  1.444434  1.278063  1.275591  1.287244  1.277459 
average row locality = 1317299/949042 = 1.388030
average row locality_1 = 552459/351354 = 1.572371
average row locality_2 = 391205/307921 = 1.270472
average row locality_3 = 373635/289767 = 1.289433
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10622     10585     10619     10552     13017     13130     14064     13914     13772     13485     13159     13135     11562     11530     11019     10892 
dram[1]:     10672     10576     10521     10562     13082     13107     13814     13840     13469     13517     13172     13186     11624     11645     10936     10936 
dram[2]:     10711     10548     10572     10597     13022     13207     13955     14024     13612     13680     13048     12923     11541     11537     10865     10827 
dram[3]:     10544     10516     10518     10505     13194     13360     13871     13806     13491     13818     13201     13136     11731     11567     11021     10807 
dram[4]:     10584     10538     10685     10535     13178     13355     14090     13953     13725     13768     13198     13113     11662     11415     10949     10942 
dram[5]:     10591     10630     10624     10574     13120     13275     13903     13757     13590     13728     13361     13187     11660     11560     10879     10823 
total reads: 1170423
bank skew: 14090/10505 = 1.34
chip skew: 195690/194659 = 1.01
number of total write accesses:
dram[0]:       674       683       999      1014      3316      3447      1842      1828      2636      2538      2182      2211       275       266       298       309 
dram[1]:       671       688      1010       996      3457      3219      1868      1800      2573      2484      2190      2147       274       241       295       309 
dram[2]:       678       689      1006       978      3405      3293      1859      1807      2639      2543      2142      2102       260       164       302       312 
dram[3]:       685       697       974      1028      3518      3351      1851      1931      2606      2670      2253      2212       268       148       299       315 
dram[4]:       687       694       984      1016      3490      3366      1864      1862      2529      2517      2201      2136       275       136       302       322 
dram[5]:       692       690      1017      1021      3446      3285      1926      1838      2589      2680      2332      2241       272       141       302       319 
total reads: 146897
bank skew: 3518/136 = 25.87
chip skew: 24806/24179 = 1.03
average mf latency per bank:
dram[0]:        734       704       751       741      1149      1136      1610      1559      1282      1247      1209      1169      1074      1065       831       820
dram[1]:        658       687       691       740      1035      1156      1449      1547      1187      1260      1121      1154       944       995       714       747
dram[2]:        705       763       738       797      1147      1262      1554      1681      1268      1334      1207      1254      1068      1370       824       867
dram[3]:        664       652       725       696      1067      1088      1475      1445      1208      1185      1131      1125       973       955       739       715
dram[4]:        739       720       786       762      1175      1194      1596      1619      1299      1284      1226      1220      1128      1101       849       832
dram[5]:        654       667       709       727      1093      1126      1452      1505      1180      1207      1110      1118       976       981       729       724
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4024      4671      5073      3133      4708      5037      4236
dram[3]:       4624      5743      3658      4582      4399      3693      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4191      4871      5063      4855      4988      4843      4647      4310      3386      5239
dram[5]:       5121      4927      5196      4422      4570      3629      4176      5401      4422      4755      4205      3511      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=957029 n_act=158097 n_pre=158081 n_req=211624 n_req_1=51015 n_req_2=65712 n_req_3=94897 n_rd=390114 n_write=35322 bw_util=0.4822 bw_util_1=0.1071 bw_util_2=0.1535 bw_util_3=0.2216 blp=5.942300 blp_1= 2.091407 blp_2= 2.275232 blp_3= 2.843618
 n_activity=1621378 dram_eff=0.5052 dram_eff_1=0.1122 dram_eff_2=0.1608 dram_eff_3=0.2321
bk0: 21244a 1255881i bk1: 21170a 1254138i bk2: 21238a 1226396i bk3: 21104a 1220973i bk4: 26034a 936594i bk5: 26260a 921929i bk6: 28128a 1004080i bk7: 27828a 1005548i bk8: 27544a 1005698i bk9: 26970a 1024548i bk10: 26318a 1045550i bk11: 26270a 1034490i bk12: 23124a 1224535i bk13: 23060a 1221268i bk14: 22038a 1227291i bk15: 21784a 1227283i 
bw_dist = 0.107	0.153	0.222	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48228
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=958534 n_act=157915 n_pre=157901 n_req=210984 n_req_1=50079 n_req_2=65809 n_req_3=95096 n_rd=389291 n_write=35002 bw_util=0.481 bw_util_1=0.1053 bw_util_2=0.1537 bw_util_3=0.222 blp=5.831591 blp_1= 2.039792 blp_2= 2.255235 blp_3= 2.820387
 n_activity=1627770 dram_eff=0.5019 dram_eff_1=0.1099 dram_eff_2=0.1604 dram_eff_3=0.2316
bk0: 21344a 1257043i bk1: 21152a 1255981i bk2: 21042a 1231670i bk3: 21124a 1223512i bk4: 26162a 951830i bk5: 26214a 950012i bk6: 27622a 1027007i bk7: 27680a 1011900i bk8: 26934a 1030650i bk9: 27032a 1028629i bk10: 26344a 1049731i bk11: 26363a 1040235i bk12: 23246a 1225712i bk13: 23290a 1227414i bk14: 21870a 1237039i bk15: 21872a 1232350i 
bw_dist = 0.105	0.154	0.222	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02872
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=959393 n_act=157530 n_pre=157516 n_req=211041 n_req_1=50253 n_req_2=65701 n_req_3=95087 n_rd=389315 n_write=34889 bw_util=0.4811 bw_util_1=0.1056 bw_util_2=0.1535 bw_util_3=0.222 blp=5.939274 blp_1= 2.063700 blp_2= 2.277866 blp_3= 2.866297
 n_activity=1618466 dram_eff=0.5049 dram_eff_1=0.1109 dram_eff_2=0.1611 dram_eff_3=0.233
bk0: 21422a 1250959i bk1: 21096a 1248595i bk2: 21143a 1221598i bk3: 21194a 1218350i bk4: 26042a 937568i bk5: 26408a 926539i bk6: 27902a 1018560i bk7: 28048a 1001625i bk8: 27224a 1014930i bk9: 27360a 1009162i bk10: 26094a 1055532i bk11: 25846a 1046598i bk12: 23078a 1229890i bk13: 23074a 1227575i bk14: 21730a 1234160i bk15: 21654a 1228635i 
bw_dist = 0.106	0.153	0.222	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.52013
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955581 n_act=158579 n_pre=158563 n_req=211865 n_req_1=50941 n_req_2=65824 n_req_3=95100 n_rd=390172 n_write=35748 bw_util=0.4826 bw_util_1=0.1068 bw_util_2=0.1538 bw_util_3=0.222 blp=5.850851 blp_1= 2.054517 blp_2= 2.237889 blp_3= 2.833338
 n_activity=1633429 dram_eff=0.5018 dram_eff_1=0.111 dram_eff_2=0.1599 dram_eff_3=0.2309
bk0: 21088a 1257413i bk1: 21032a 1255839i bk2: 21036a 1226792i bk3: 21010a 1228171i bk4: 26388a 937863i bk5: 26720a 935985i bk6: 27742a 1021711i bk7: 27612a 1015915i bk8: 26982a 1022338i bk9: 27636a 1009131i bk10: 26402a 1036923i bk11: 26272a 1038175i bk12: 23462a 1217864i bk13: 23134a 1233669i bk14: 22042a 1231361i bk15: 21614a 1239155i 
bw_dist = 0.107	0.154	0.222	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.03738
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955586 n_act=158268 n_pre=158254 n_req=212221 n_req_1=51355 n_req_2=65836 n_req_3=95030 n_rd=391375 n_write=35160 bw_util=0.4837 bw_util_1=0.108 bw_util_2=0.1538 bw_util_3=0.2219 blp=5.959991 blp_1= 2.075167 blp_2= 2.270935 blp_3= 2.864001
 n_activity=1622050 dram_eff=0.5066 dram_eff_1=0.1131 dram_eff_2=0.1611 dram_eff_3=0.2324
bk0: 21168a 1247386i bk1: 21076a 1248460i bk2: 21370a 1213962i bk3: 21070a 1215741i bk4: 26356a 924032i bk5: 26710a 924232i bk6: 28178a 1008424i bk7: 27906a 1003328i bk8: 27450a 1019214i bk9: 27536a 1013576i bk10: 26394a 1038323i bk11: 26225a 1044878i bk12: 23324a 1218691i bk13: 22830a 1236696i bk14: 21898a 1232774i bk15: 21884a 1225884i 
bw_dist = 0.108	0.154	0.222	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.61731
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955026 n_act=158648 n_pre=158632 n_req=211951 n_req_1=51169 n_req_2=65767 n_req_3=95015 n_rd=390520 n_write=35817 bw_util=0.4829 bw_util_1=0.1073 bw_util_2=0.1537 bw_util_3=0.2219 blp=5.846249 blp_1= 2.067874 blp_2= 2.233973 blp_3= 2.810992
 n_activity=1633783 dram_eff=0.5021 dram_eff_1=0.1116 dram_eff_2=0.1598 dram_eff_3=0.2307
bk0: 21182a 1260058i bk1: 21260a 1254535i bk2: 21248a 1219406i bk3: 21148a 1218906i bk4: 26240a 951113i bk5: 26546a 942357i bk6: 27806a 1016154i bk7: 27514a 1016745i bk8: 27180a 1028977i bk9: 27456a 1003311i bk10: 26722a 1035071i bk11: 26374a 1031905i bk12: 23320a 1224681i bk13: 23120a 1236041i bk14: 21758a 1239746i bk15: 21646a 1234264i 
bw_dist = 0.107	0.154	0.222	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 191862, Miss = 97838, Miss_rate = 0.510, Pending_hits = 2569, Reservation_fails = 58097
L2_cache_bank[1]: Access = 190711, Miss = 97231, Miss_rate = 0.510, Pending_hits = 2433, Reservation_fails = 53370
L2_cache_bank[2]: Access = 188692, Miss = 97290, Miss_rate = 0.516, Pending_hits = 2508, Reservation_fails = 40823
L2_cache_bank[3]: Access = 189250, Miss = 97371, Miss_rate = 0.515, Pending_hits = 2507, Reservation_fails = 51961
L2_cache_bank[4]: Access = 191425, Miss = 97336, Miss_rate = 0.508, Pending_hits = 2407, Reservation_fails = 57554
L2_cache_bank[5]: Access = 194209, Miss = 97343, Miss_rate = 0.501, Pending_hits = 2561, Reservation_fails = 69430
L2_cache_bank[6]: Access = 188540, Miss = 97574, Miss_rate = 0.518, Pending_hits = 2444, Reservation_fails = 41995
L2_cache_bank[7]: Access = 189303, Miss = 97525, Miss_rate = 0.515, Pending_hits = 2565, Reservation_fails = 41409
L2_cache_bank[8]: Access = 191792, Miss = 98080, Miss_rate = 0.511, Pending_hits = 2414, Reservation_fails = 67055
L2_cache_bank[9]: Access = 192232, Miss = 97646, Miss_rate = 0.508, Pending_hits = 2481, Reservation_fails = 60915
L2_cache_bank[10]: Access = 188882, Miss = 97736, Miss_rate = 0.517, Pending_hits = 2458, Reservation_fails = 48588
L2_cache_bank[11]: Access = 190124, Miss = 97534, Miss_rate = 0.513, Pending_hits = 2593, Reservation_fails = 48978
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191862, Miss = 97838 (0.51), PendingHit = 2569 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 190711, Miss = 97231 (0.51), PendingHit = 2433 (0.0128)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188692, Miss = 97290 (0.516), PendingHit = 2508 (0.0133)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 189250, Miss = 97371 (0.515), PendingHit = 2507 (0.0132)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191425, Miss = 97336 (0.508), PendingHit = 2407 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 194209, Miss = 97343 (0.501), PendingHit = 2561 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188540, Miss = 97574 (0.518), PendingHit = 2444 (0.013)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 189303, Miss = 97525 (0.515), PendingHit = 2565 (0.0135)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191792, Miss = 98080 (0.511), PendingHit = 2414 (0.0126)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 192232, Miss = 97646 (0.508), PendingHit = 2481 (0.0129)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188882, Miss = 97736 (0.517), PendingHit = 2458 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 190124, Miss = 97534 (0.513), PendingHit = 2593 (0.0136)
L2 Cache Total Miss Rate = 0.512
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.505
Stream 1: Accesses  = 872351
Stream 1: Misses  = 428553
Stream 2: Accesses  = 713876
Stream 2: Misses  = 376346
Stream 3: Accesses  = 1573146
Stream 3: Misses  = 794158
Stream 1+2: Accesses  = 1586227
Stream 1+2: Misses  = 804899
Stream 1+2+3: Accesses  = 3159373
Stream 1+2+3: Misses  = 1599057
Total Accesses  = 2287022
MPKI-CORES
CORE_L2MPKI_0	31.495
CORE_L2MPKI_1	31.175
CORE_L2MPKI_2	30.311
CORE_L2MPKI_3	31.236
CORE_L2MPKI_4	29.392
CORE_L2MPKI_5	30.602
CORE_L2MPKI_6	31.520
CORE_L2MPKI_7	31.535
CORE_L2MPKI_8	30.914
CORE_L2MPKI_9	31.291
CORE_L2MPKI_10	2.621
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.625
CORE_L2MPKI_13	2.661
CORE_L2MPKI_14	2.633
CORE_L2MPKI_15	2.607
CORE_L2MPKI_16	2.731
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.594
CORE_L2MPKI_19	2.679
CORE_L2MPKI_20	2.600
CORE_L2MPKI_21	2.552
CORE_L2MPKI_22	2.745
CORE_L2MPKI_23	2.557
CORE_L2MPKI_24	2.552
CORE_L2MPKI_25	2.643
CORE_L2MPKI_26	2.590
CORE_L2MPKI_27	2.519
CORE_L2MPKI_28	2.604
CORE_L2MPKI_29	2.644
CORE_L2MPKI_30	2.668
CORE_L2MPKI_31	2.622
CORE_L2MPKI_32	2.576
CORE_L2MPKI_33	2.649
CORE_L2MPKI_34	2.682
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.584
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.615
CORE_L2MPKI_39	2.707
CORE_L2MPKI_40	2.654
CORE_L2MPKI_41	2.557
CORE_L2MPKI_42	2.597
CORE_L2MPKI_43	2.658
CORE_L2MPKI_44	2.580
CORE_L2MPKI_45	2.574
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.536
CORE_L2MPKI_48	2.740
CORE_L2MPKI_49	2.704
CORE_L2MPKI_50	2.585
CORE_L2MPKI_51	2.655
CORE_L2MPKI_52	2.580
CORE_L2MPKI_53	2.575
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.553
CORE_L2MPKI_56	2.536
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.584
CORE_L2MPKI_59	2.543
Avg_MPKI_Stream1= 16.794
Avg_MPKI_Stream2= 2.618
Avg_MPKI_Stream3= 2.593
MISSES-CORES
CORE_MISSES_0	23891
CORE_MISSES_1	23361
CORE_MISSES_2	24150
CORE_MISSES_3	24374
CORE_MISSES_4	22968
CORE_MISSES_5	24882
CORE_MISSES_6	23641
CORE_MISSES_7	23617
CORE_MISSES_8	24215
CORE_MISSES_9	23816
CORE_MISSES_10	17239
CORE_MISSES_11	18989
CORE_MISSES_12	20372
CORE_MISSES_13	17933
CORE_MISSES_14	20270
CORE_MISSES_15	19288
CORE_MISSES_16	16938
CORE_MISSES_17	19468
CORE_MISSES_18	21085
CORE_MISSES_19	18056
CORE_MISSES_20	19977
CORE_MISSES_21	19450
CORE_MISSES_22	17392
CORE_MISSES_23	19479
CORE_MISSES_24	18979
CORE_MISSES_25	17365
CORE_MISSES_26	20597
CORE_MISSES_27	20950
CORE_MISSES_28	18350
CORE_MISSES_29	19292
CORE_MISSES_30	18095
CORE_MISSES_31	17980
CORE_MISSES_32	18996
CORE_MISSES_33	18517
CORE_MISSES_34	18258
CORE_MISSES_35	19270
CORE_MISSES_36	18599
CORE_MISSES_37	16916
CORE_MISSES_38	19922
CORE_MISSES_39	17962
CORE_MISSES_40	17335
CORE_MISSES_41	17884
CORE_MISSES_42	17781
CORE_MISSES_43	17998
CORE_MISSES_44	17700
CORE_MISSES_45	18877
CORE_MISSES_46	17048
CORE_MISSES_47	19156
CORE_MISSES_48	17815
CORE_MISSES_49	17181
CORE_MISSES_50	18492
CORE_MISSES_51	18866
CORE_MISSES_52	18416
CORE_MISSES_53	18749
CORE_MISSES_54	17812
CORE_MISSES_55	19044
CORE_MISSES_56	19412
CORE_MISSES_57	18621
CORE_MISSES_58	18003
CORE_MISSES_59	19415
L2_MISSES = 1170504
L2_total_cache_accesses = 2287022
L2_total_cache_misses = 1170504
L2_total_cache_miss_rate = 0.5118
L2_total_cache_pending_hits = 29940
L2_total_cache_reservation_fails = 640175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 962667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 496934
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4795
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 516
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 694
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2848
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 800841
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20363
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 115281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 86939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48187
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1976
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 175
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5267
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10569998
icnt_total_pkts_simt_to_mem=2585681
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       6.0014
gpu_ipc_2 =     113.2796
gpu_ipc_3 =     164.2881
gpu_tot_sim_cycle_stream_1 = 1286850
gpu_tot_sim_cycle_stream_2 = 1286850
gpu_tot_sim_cycle_stream_3 = 1285511
gpu_sim_insn_1 = 7722857
gpu_sim_insn_2 = 145773888
gpu_sim_insn_3 = 211194144
gpu_sim_cycle = 1286851
gpu_sim_insn = 364690889
gpu_ipc =     283.3979
gpu_tot_sim_cycle = 1286851
gpu_tot_sim_insn = 364690889
gpu_tot_ipc =     283.3979
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6944999
gpu_stall_icnt2sh    = 11136041
gpu_total_sim_rate=171377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6345614
	L1I_total_cache_misses = 14885
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 64115, Miss = 49897, Miss_rate = 0.778, Pending_hits = 4011, Reservation_fails = 1092580
	L1D_cache_core[1]: Access = 63410, Miss = 49262, Miss_rate = 0.777, Pending_hits = 4139, Reservation_fails = 1086556
	L1D_cache_core[2]: Access = 65268, Miss = 50594, Miss_rate = 0.775, Pending_hits = 4203, Reservation_fails = 1102269
	L1D_cache_core[3]: Access = 65928, Miss = 51037, Miss_rate = 0.774, Pending_hits = 4301, Reservation_fails = 1099475
	L1D_cache_core[4]: Access = 62348, Miss = 48713, Miss_rate = 0.781, Pending_hits = 4023, Reservation_fails = 1087390
	L1D_cache_core[5]: Access = 66186, Miss = 51787, Miss_rate = 0.782, Pending_hits = 4230, Reservation_fails = 1114898
	L1D_cache_core[6]: Access = 64707, Miss = 50207, Miss_rate = 0.776, Pending_hits = 4143, Reservation_fails = 1096360
	L1D_cache_core[7]: Access = 63975, Miss = 49919, Miss_rate = 0.780, Pending_hits = 4149, Reservation_fails = 1083179
	L1D_cache_core[8]: Access = 64856, Miss = 51071, Miss_rate = 0.787, Pending_hits = 4298, Reservation_fails = 1135736
	L1D_cache_core[9]: Access = 62925, Miss = 49507, Miss_rate = 0.787, Pending_hits = 4121, Reservation_fails = 1101947
	L1D_cache_core[10]: Access = 15376, Miss = 15376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21844
	L1D_cache_core[11]: Access = 16976, Miss = 16976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19581
	L1D_cache_core[12]: Access = 18203, Miss = 18203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11837
	L1D_cache_core[13]: Access = 15792, Miss = 15792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19795
	L1D_cache_core[14]: Access = 18110, Miss = 18110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13169
	L1D_cache_core[15]: Access = 17344, Miss = 17344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13060
	L1D_cache_core[16]: Access = 14530, Miss = 14530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23215
	L1D_cache_core[17]: Access = 17390, Miss = 17390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15486
	L1D_cache_core[18]: Access = 19016, Miss = 19016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9153
	L1D_cache_core[19]: Access = 15873, Miss = 15873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_cache_core[20]: Access = 18047, Miss = 18047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12679
	L1D_cache_core[21]: Access = 17876, Miss = 17876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14103
	L1D_cache_core[22]: Access = 14871, Miss = 14871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27140
	L1D_cache_core[23]: Access = 17871, Miss = 17871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14380
	L1D_cache_core[24]: Access = 17430, Miss = 17430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14501
	L1D_cache_core[25]: Access = 15443, Miss = 15443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24069
	L1D_cache_core[26]: Access = 18612, Miss = 18612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4528
	L1D_cache_core[27]: Access = 19463, Miss = 19463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 16579, Miss = 16579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19576
	L1D_cache_core[29]: Access = 17069, Miss = 17069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18620
	L1D_cache_core[30]: Access = 15971, Miss = 15971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20510
	L1D_cache_core[31]: Access = 16070, Miss = 16070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17715
	L1D_cache_core[32]: Access = 17278, Miss = 17278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11956
	L1D_cache_core[33]: Access = 16450, Miss = 16450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24895
	L1D_cache_core[34]: Access = 16065, Miss = 16065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17398
	L1D_cache_core[35]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11143
	L1D_cache_core[36]: Access = 16882, Miss = 16882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14118
	L1D_cache_core[37]: Access = 14903, Miss = 14903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23880
	L1D_cache_core[38]: Access = 17924, Miss = 17924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12678
	L1D_cache_core[39]: Access = 15529, Miss = 15529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20569
	L1D_cache_core[40]: Access = 15331, Miss = 15331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18165
	L1D_cache_core[41]: Access = 16365, Miss = 16365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[42]: Access = 16109, Miss = 16109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14847
	L1D_cache_core[43]: Access = 15915, Miss = 15915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16300
	L1D_cache_core[44]: Access = 16114, Miss = 16114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18932
	L1D_cache_core[45]: Access = 17252, Miss = 17252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13636
	L1D_cache_core[46]: Access = 15527, Miss = 15527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24728
	L1D_cache_core[47]: Access = 17763, Miss = 17763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12488
	L1D_cache_core[48]: Access = 15214, Miss = 15214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21260
	L1D_cache_core[49]: Access = 14988, Miss = 14988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25139
	L1D_cache_core[50]: Access = 16784, Miss = 16784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 16700, Miss = 16700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10671
	L1D_cache_core[52]: Access = 16707, Miss = 16707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15699
	L1D_cache_core[53]: Access = 17113, Miss = 17113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11550
	L1D_cache_core[54]: Access = 16498, Miss = 16498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18238
	L1D_cache_core[55]: Access = 17537, Miss = 17537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14157
	L1D_cache_core[56]: Access = 17948, Miss = 17948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 17315, Miss = 17315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14134
	L1D_cache_core[58]: Access = 16443, Miss = 16443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17754
	L1D_cache_core[59]: Access = 17960, Miss = 17960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7225
	L1D_total_cache_accesses = 1481812
	L1D_total_cache_misses = 1340088
	L1D_total_cache_miss_rate = 0.9044
	L1D_total_cache_pending_hits = 41618
	L1D_total_cache_reservation_fails = 11808308
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 605863
	L1C_total_cache_misses = 9251
	L1C_total_cache_miss_rate = 0.0153
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2566231
	L1T_total_cache_misses = 936525
	L1T_total_cache_miss_rate = 0.3649
	L1T_total_cache_pending_hits = 1629706
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1129493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9462679
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 596612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9251
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1629706
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 936525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2345629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6330729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2893, 1683, 1723, 1711, 2103, 2089, 2079, 2113, 2121, 1631, 1694, 2124, 1708, 1592, 1724, 2156, 1606, 1945, 3053, 1599, 2044, 2046, 1681, 2008, 2137, 1953, 1143, 1935, 1621, 1380, 1584, 1868, 2057, 1721, 1638, 859, 2122, 1290, 1193, 1264, 2057, 1235, 1694, 1658, 1625, 1245, 1653, 2099, 
gpgpu_n_tot_thrd_icount = 388544512
gpgpu_n_tot_w_icount = 12142016
gpgpu_n_stall_shd_mem = 23523240
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129493
gpgpu_n_mem_write_global = 213034
gpgpu_n_mem_texture = 936525
gpgpu_n_mem_const = 6005
gpgpu_n_load_insn  = 26118664
gpgpu_n_store_insn = 1036093
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12202688
gpgpu_n_const_mem_insn = 12973248
gpgpu_n_param_mem_insn = 4653294
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12274100
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30426677	W0_Idle:5170376	W0_Scoreboard:106682696	W1:166253	W2:128364	W3:126151	W4:97905	W5:69653	W6:33309	W7:17600	W8:6027	W9:2101	W10:697	W11:452	W12:412	W13:352	W14:539	W15:418	W16:580	W17:1600	W18:1980	W19:5025	W20:4433	W21:9066	W22:12843	W23:10424	W24:12465	W25:12296	W26:9198	W27:4897	W28:2763	W29:628	W30:421	W31:0	W32:11403519
Warp Occupancy Distribution:
Stall:22561129	W0_Idle:2557313	W0_Scoreboard:23217260	W1:166253	W2:128364	W3:126151	W4:97905	W5:69653	W6:33309	W7:17600	W8:6027	W9:2101	W10:697	W11:452	W12:412	W13:352	W14:539	W15:418	W16:580	W17:1600	W18:1980	W19:5025	W20:4433	W21:9066	W22:12843	W23:10424	W24:12465	W25:12296	W26:9198	W27:4897	W28:2763	W29:628	W30:421	W31:0	W32:2399486
Warp Occupancy Distribution:
Stall:4239041	W0_Idle:1021565	W0_Scoreboard:41666976	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4546458
warp_utilization0: 0.078631
warp_utilization1: 0.060969
warp_utilization2: 0.088325
traffic_breakdown_coretomem[CONST_ACC_R] = 48040 {8:6005,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9035944 {8:1129493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11250000 {40:179666,72:7417,136:25951,}
traffic_breakdown_coretomem[INST_ACC_R] = 18560 {8:2320,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7492200 {8:936525,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432360 {72:6005,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153546176 {136:1129016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1703984 {8:212998,}
traffic_breakdown_memtocore[INST_ACC_R] = 315520 {136:2320,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 127358696 {136:936461,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 624 
averagemflatency_1 = 708 
averagemflatency_2= 571 
averagemflatency_3 = 573 
averagemrqlatency_1 = 54 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1286850 
mrq_lat_table:549113 	21769 	27648 	59689 	170288 	189066 	169797 	100505 	27391 	2021 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7134 	25211 	59200 	150441 	680852 	1107600 	249697 	4191 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	297468 	82568 	120128 	233476 	406442 	588508 	496185 	60661 	1696 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	86402 	1799281 	184205 	1591 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	26737 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	242 	2328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.307862  1.317124  1.337401  1.338657  1.495011  1.508920  1.393918  1.417049  1.468015  1.483886  1.455227  1.445690  1.284815  1.277591  1.282380  1.281139 
dram[1]:  1.313303  1.320361  1.337393  1.337422  1.509630  1.486750  1.413504  1.394064  1.475441  1.451075  1.443933  1.438127  1.276062  1.287897  1.285600  1.284849 
dram[2]:  1.319699  1.312734  1.341444  1.320443  1.518584  1.504103  1.420447  1.413356  1.474281  1.475489  1.448503  1.434368  1.294711  1.268676  1.273173  1.274194 
dram[3]:  1.309352  1.304444  1.322440  1.350152  1.490280  1.501033  1.391574  1.422232  1.474354  1.487415  1.447275  1.438965  1.277441  1.267857  1.278518  1.288760 
dram[4]:  1.307844  1.303016  1.323917  1.345330  1.518586  1.509116  1.418764  1.419022  1.472416  1.464215  1.445101  1.455335  1.282307  1.272697  1.289070  1.283208 
dram[5]:  1.317338  1.303697  1.327669  1.331381  1.513153  1.485599  1.402658  1.408254  1.470016  1.479531  1.456157  1.444434  1.278063  1.275591  1.287244  1.277459 
average row locality = 1317299/949042 = 1.388030
average row locality_1 = 552459/351354 = 1.572371
average row locality_2 = 391205/307921 = 1.270472
average row locality_3 = 373635/289767 = 1.289433
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10622     10585     10619     10552     13017     13130     14064     13914     13772     13485     13159     13135     11562     11530     11019     10892 
dram[1]:     10672     10576     10521     10562     13082     13107     13814     13840     13469     13517     13172     13186     11624     11645     10936     10936 
dram[2]:     10711     10548     10572     10597     13022     13207     13955     14024     13612     13680     13048     12923     11541     11537     10865     10827 
dram[3]:     10544     10516     10518     10505     13194     13360     13871     13806     13491     13818     13201     13136     11731     11567     11021     10807 
dram[4]:     10584     10538     10685     10535     13178     13355     14090     13953     13725     13768     13198     13113     11662     11415     10949     10942 
dram[5]:     10591     10630     10624     10574     13120     13275     13903     13757     13590     13728     13361     13187     11660     11560     10879     10823 
total reads: 1170423
bank skew: 14090/10505 = 1.34
chip skew: 195690/194659 = 1.01
number of total write accesses:
dram[0]:       674       683       999      1014      3316      3447      1842      1828      2636      2538      2182      2211       275       266       298       309 
dram[1]:       671       688      1010       996      3457      3219      1868      1800      2573      2484      2190      2147       274       241       295       309 
dram[2]:       678       689      1006       978      3405      3293      1859      1807      2639      2543      2142      2102       260       164       302       312 
dram[3]:       685       697       974      1028      3518      3351      1851      1931      2606      2670      2253      2212       268       148       299       315 
dram[4]:       687       694       984      1016      3490      3366      1864      1862      2529      2517      2201      2136       275       136       302       322 
dram[5]:       692       690      1017      1021      3446      3285      1926      1838      2589      2680      2332      2241       272       141       302       319 
total reads: 146897
bank skew: 3518/136 = 25.87
chip skew: 24806/24179 = 1.03
average mf latency per bank:
dram[0]:        734       704       751       741      1149      1136      1610      1559      1282      1247      1209      1169      1074      1065       831       820
dram[1]:        658       687       691       740      1035      1156      1449      1547      1187      1260      1121      1154       944       995       714       747
dram[2]:        705       763       738       797      1147      1262      1554      1681      1268      1334      1207      1254      1068      1370       824       867
dram[3]:        664       652       725       696      1067      1088      1475      1445      1208      1185      1131      1125       973       955       739       715
dram[4]:        739       720       786       762      1175      1194      1596      1619      1299      1284      1226      1220      1128      1101       849       832
dram[5]:        654       667       709       727      1093      1126      1452      1505      1180      1207      1110      1118       976       981       729       724
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4024      4671      5073      3133      4708      5037      4236
dram[3]:       4624      5743      3658      4582      4399      3693      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4191      4871      5063      4855      4988      4843      4647      4310      3386      5239
dram[5]:       5121      4927      5196      4422      4570      3629      4176      5401      4422      4755      4205      3511      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=957029 n_act=158097 n_pre=158081 n_req=211624 n_req_1=51015 n_req_2=65712 n_req_3=94897 n_rd=390114 n_write=35322 bw_util=0.4822 bw_util_1=0.1071 bw_util_2=0.1535 bw_util_3=0.2216 blp=5.942300 blp_1= 2.091407 blp_2= 2.275232 blp_3= 2.843618
 n_activity=1621378 dram_eff=0.5052 dram_eff_1=0.1122 dram_eff_2=0.1608 dram_eff_3=0.2321
bk0: 21244a 1255881i bk1: 21170a 1254138i bk2: 21238a 1226396i bk3: 21104a 1220973i bk4: 26034a 936594i bk5: 26260a 921929i bk6: 28128a 1004080i bk7: 27828a 1005548i bk8: 27544a 1005698i bk9: 26970a 1024548i bk10: 26318a 1045550i bk11: 26270a 1034490i bk12: 23124a 1224535i bk13: 23060a 1221268i bk14: 22038a 1227291i bk15: 21784a 1227283i 
bw_dist = 0.107	0.153	0.222	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48228
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=958534 n_act=157915 n_pre=157901 n_req=210984 n_req_1=50079 n_req_2=65809 n_req_3=95096 n_rd=389291 n_write=35002 bw_util=0.481 bw_util_1=0.1053 bw_util_2=0.1537 bw_util_3=0.222 blp=5.831591 blp_1= 2.039792 blp_2= 2.255235 blp_3= 2.820387
 n_activity=1627770 dram_eff=0.5019 dram_eff_1=0.1099 dram_eff_2=0.1604 dram_eff_3=0.2316
bk0: 21344a 1257043i bk1: 21152a 1255981i bk2: 21042a 1231670i bk3: 21124a 1223512i bk4: 26162a 951830i bk5: 26214a 950012i bk6: 27622a 1027007i bk7: 27680a 1011900i bk8: 26934a 1030650i bk9: 27032a 1028629i bk10: 26344a 1049731i bk11: 26363a 1040235i bk12: 23246a 1225712i bk13: 23290a 1227414i bk14: 21870a 1237039i bk15: 21872a 1232350i 
bw_dist = 0.105	0.154	0.222	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02872
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=959393 n_act=157530 n_pre=157516 n_req=211041 n_req_1=50253 n_req_2=65701 n_req_3=95087 n_rd=389315 n_write=34889 bw_util=0.4811 bw_util_1=0.1056 bw_util_2=0.1535 bw_util_3=0.222 blp=5.939274 blp_1= 2.063700 blp_2= 2.277866 blp_3= 2.866297
 n_activity=1618466 dram_eff=0.5049 dram_eff_1=0.1109 dram_eff_2=0.1611 dram_eff_3=0.233
bk0: 21422a 1250959i bk1: 21096a 1248595i bk2: 21143a 1221598i bk3: 21194a 1218350i bk4: 26042a 937568i bk5: 26408a 926539i bk6: 27902a 1018560i bk7: 28048a 1001625i bk8: 27224a 1014930i bk9: 27360a 1009162i bk10: 26094a 1055532i bk11: 25846a 1046598i bk12: 23078a 1229890i bk13: 23074a 1227575i bk14: 21730a 1234160i bk15: 21654a 1228635i 
bw_dist = 0.106	0.153	0.222	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.52013
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955581 n_act=158579 n_pre=158563 n_req=211865 n_req_1=50941 n_req_2=65824 n_req_3=95100 n_rd=390172 n_write=35748 bw_util=0.4826 bw_util_1=0.1068 bw_util_2=0.1538 bw_util_3=0.222 blp=5.850851 blp_1= 2.054517 blp_2= 2.237889 blp_3= 2.833338
 n_activity=1633429 dram_eff=0.5018 dram_eff_1=0.111 dram_eff_2=0.1599 dram_eff_3=0.2309
bk0: 21088a 1257413i bk1: 21032a 1255839i bk2: 21036a 1226792i bk3: 21010a 1228171i bk4: 26388a 937863i bk5: 26720a 935985i bk6: 27742a 1021711i bk7: 27612a 1015915i bk8: 26982a 1022338i bk9: 27636a 1009131i bk10: 26402a 1036923i bk11: 26272a 1038175i bk12: 23462a 1217864i bk13: 23134a 1233669i bk14: 22042a 1231361i bk15: 21614a 1239155i 
bw_dist = 0.107	0.154	0.222	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.03738
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955586 n_act=158268 n_pre=158254 n_req=212221 n_req_1=51355 n_req_2=65836 n_req_3=95030 n_rd=391375 n_write=35160 bw_util=0.4837 bw_util_1=0.108 bw_util_2=0.1538 bw_util_3=0.2219 blp=5.959991 blp_1= 2.075167 blp_2= 2.270935 blp_3= 2.864001
 n_activity=1622050 dram_eff=0.5066 dram_eff_1=0.1131 dram_eff_2=0.1611 dram_eff_3=0.2324
bk0: 21168a 1247386i bk1: 21076a 1248460i bk2: 21370a 1213962i bk3: 21070a 1215741i bk4: 26356a 924032i bk5: 26710a 924232i bk6: 28178a 1008424i bk7: 27906a 1003328i bk8: 27450a 1019214i bk9: 27536a 1013576i bk10: 26394a 1038323i bk11: 26225a 1044878i bk12: 23324a 1218691i bk13: 22830a 1236696i bk14: 21898a 1232774i bk15: 21884a 1225884i 
bw_dist = 0.108	0.154	0.222	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.61731
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1698643 n_nop=955026 n_act=158648 n_pre=158632 n_req=211951 n_req_1=51169 n_req_2=65767 n_req_3=95015 n_rd=390520 n_write=35817 bw_util=0.4829 bw_util_1=0.1073 bw_util_2=0.1537 bw_util_3=0.2219 blp=5.846249 blp_1= 2.067874 blp_2= 2.233973 blp_3= 2.810992
 n_activity=1633783 dram_eff=0.5021 dram_eff_1=0.1116 dram_eff_2=0.1598 dram_eff_3=0.2307
bk0: 21182a 1260058i bk1: 21260a 1254535i bk2: 21248a 1219406i bk3: 21148a 1218906i bk4: 26240a 951113i bk5: 26546a 942357i bk6: 27806a 1016154i bk7: 27514a 1016745i bk8: 27180a 1028977i bk9: 27456a 1003311i bk10: 26722a 1035071i bk11: 26374a 1031905i bk12: 23320a 1224681i bk13: 23120a 1236041i bk14: 21758a 1239746i bk15: 21646a 1234264i 
bw_dist = 0.107	0.154	0.222	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 191862, Miss = 97838, Miss_rate = 0.510, Pending_hits = 2569, Reservation_fails = 58097
L2_cache_bank[1]: Access = 190711, Miss = 97231, Miss_rate = 0.510, Pending_hits = 2433, Reservation_fails = 53370
L2_cache_bank[2]: Access = 188692, Miss = 97290, Miss_rate = 0.516, Pending_hits = 2508, Reservation_fails = 40823
L2_cache_bank[3]: Access = 189250, Miss = 97371, Miss_rate = 0.515, Pending_hits = 2507, Reservation_fails = 51961
L2_cache_bank[4]: Access = 191425, Miss = 97336, Miss_rate = 0.508, Pending_hits = 2407, Reservation_fails = 57554
L2_cache_bank[5]: Access = 194209, Miss = 97343, Miss_rate = 0.501, Pending_hits = 2561, Reservation_fails = 69430
L2_cache_bank[6]: Access = 188540, Miss = 97574, Miss_rate = 0.518, Pending_hits = 2444, Reservation_fails = 41995
L2_cache_bank[7]: Access = 189303, Miss = 97525, Miss_rate = 0.515, Pending_hits = 2565, Reservation_fails = 41409
L2_cache_bank[8]: Access = 191792, Miss = 98080, Miss_rate = 0.511, Pending_hits = 2414, Reservation_fails = 67055
L2_cache_bank[9]: Access = 192232, Miss = 97646, Miss_rate = 0.508, Pending_hits = 2481, Reservation_fails = 60915
L2_cache_bank[10]: Access = 188882, Miss = 97736, Miss_rate = 0.517, Pending_hits = 2458, Reservation_fails = 48588
L2_cache_bank[11]: Access = 190124, Miss = 97534, Miss_rate = 0.513, Pending_hits = 2593, Reservation_fails = 48978
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191862, Miss = 97838 (0.51), PendingHit = 2569 (0.0134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 190711, Miss = 97231 (0.51), PendingHit = 2433 (0.0128)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188692, Miss = 97290 (0.516), PendingHit = 2508 (0.0133)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 189250, Miss = 97371 (0.515), PendingHit = 2507 (0.0132)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191425, Miss = 97336 (0.508), PendingHit = 2407 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 194209, Miss = 97343 (0.501), PendingHit = 2561 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188540, Miss = 97574 (0.518), PendingHit = 2444 (0.013)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 189303, Miss = 97525 (0.515), PendingHit = 2565 (0.0135)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 191792, Miss = 98080 (0.511), PendingHit = 2414 (0.0126)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 192232, Miss = 97646 (0.508), PendingHit = 2481 (0.0129)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188882, Miss = 97736 (0.517), PendingHit = 2458 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 190124, Miss = 97534 (0.513), PendingHit = 2593 (0.0136)
L2 Cache Total Miss Rate = 0.512
Stream 1: L2 Cache Miss Rate = 0.491
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.505
Stream 1: Accesses  = 872351
Stream 1: Misses  = 428553
Stream 2: Accesses  = 713876
Stream 2: Misses  = 376346
Stream 3: Accesses  = 1573146
Stream 3: Misses  = 794158
Stream 1+2: Accesses  = 1586227
Stream 1+2: Misses  = 804899
Stream 1+2+3: Accesses  = 3159373
Stream 1+2+3: Misses  = 1599057
Total Accesses  = 2287022
MPKI-CORES
CORE_L2MPKI_0	31.495
CORE_L2MPKI_1	31.175
CORE_L2MPKI_2	30.311
CORE_L2MPKI_3	31.236
CORE_L2MPKI_4	29.392
CORE_L2MPKI_5	30.602
CORE_L2MPKI_6	31.520
CORE_L2MPKI_7	31.535
CORE_L2MPKI_8	30.914
CORE_L2MPKI_9	31.291
CORE_L2MPKI_10	2.621
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.625
CORE_L2MPKI_13	2.661
CORE_L2MPKI_14	2.633
CORE_L2MPKI_15	2.607
CORE_L2MPKI_16	2.731
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.594
CORE_L2MPKI_19	2.679
CORE_L2MPKI_20	2.600
CORE_L2MPKI_21	2.552
CORE_L2MPKI_22	2.745
CORE_L2MPKI_23	2.557
CORE_L2MPKI_24	2.552
CORE_L2MPKI_25	2.643
CORE_L2MPKI_26	2.590
CORE_L2MPKI_27	2.519
CORE_L2MPKI_28	2.604
CORE_L2MPKI_29	2.644
CORE_L2MPKI_30	2.668
CORE_L2MPKI_31	2.622
CORE_L2MPKI_32	2.576
CORE_L2MPKI_33	2.649
CORE_L2MPKI_34	2.682
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.584
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.615
CORE_L2MPKI_39	2.707
CORE_L2MPKI_40	2.654
CORE_L2MPKI_41	2.557
CORE_L2MPKI_42	2.597
CORE_L2MPKI_43	2.658
CORE_L2MPKI_44	2.580
CORE_L2MPKI_45	2.574
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.536
CORE_L2MPKI_48	2.740
CORE_L2MPKI_49	2.704
CORE_L2MPKI_50	2.585
CORE_L2MPKI_51	2.655
CORE_L2MPKI_52	2.580
CORE_L2MPKI_53	2.575
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.553
CORE_L2MPKI_56	2.536
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.584
CORE_L2MPKI_59	2.543
Avg_MPKI_Stream1= 16.794
Avg_MPKI_Stream2= 2.618
Avg_MPKI_Stream3= 2.593
MISSES-CORES
CORE_MISSES_0	23891
CORE_MISSES_1	23361
CORE_MISSES_2	24150
CORE_MISSES_3	24374
CORE_MISSES_4	22968
CORE_MISSES_5	24882
CORE_MISSES_6	23641
CORE_MISSES_7	23617
CORE_MISSES_8	24215
CORE_MISSES_9	23816
CORE_MISSES_10	17239
CORE_MISSES_11	18989
CORE_MISSES_12	20372
CORE_MISSES_13	17933
CORE_MISSES_14	20270
CORE_MISSES_15	19288
CORE_MISSES_16	16938
CORE_MISSES_17	19468
CORE_MISSES_18	21085
CORE_MISSES_19	18056
CORE_MISSES_20	19977
CORE_MISSES_21	19450
CORE_MISSES_22	17392
CORE_MISSES_23	19479
CORE_MISSES_24	18979
CORE_MISSES_25	17365
CORE_MISSES_26	20597
CORE_MISSES_27	20950
CORE_MISSES_28	18350
CORE_MISSES_29	19292
CORE_MISSES_30	18095
CORE_MISSES_31	17980
CORE_MISSES_32	18996
CORE_MISSES_33	18517
CORE_MISSES_34	18258
CORE_MISSES_35	19270
CORE_MISSES_36	18599
CORE_MISSES_37	16916
CORE_MISSES_38	19922
CORE_MISSES_39	17962
CORE_MISSES_40	17335
CORE_MISSES_41	17884
CORE_MISSES_42	17781
CORE_MISSES_43	17998
CORE_MISSES_44	17700
CORE_MISSES_45	18877
CORE_MISSES_46	17048
CORE_MISSES_47	19156
CORE_MISSES_48	17815
CORE_MISSES_49	17181
CORE_MISSES_50	18492
CORE_MISSES_51	18866
CORE_MISSES_52	18416
CORE_MISSES_53	18749
CORE_MISSES_54	17812
CORE_MISSES_55	19044
CORE_MISSES_56	19412
CORE_MISSES_57	18621
CORE_MISSES_58	18003
CORE_MISSES_59	19415
L2_MISSES = 1170504
L2_total_cache_accesses = 2287022
L2_total_cache_misses = 1170504
L2_total_cache_miss_rate = 0.5118
L2_total_cache_pending_hits = 29940
L2_total_cache_reservation_fails = 640175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 962667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 496934
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4795
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 516
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 694
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2848
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 800841
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20363
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 115281
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 86939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48187
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1976
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 175
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5267
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10569998
icnt_total_pkts_simt_to_mem=2585681
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.6443
gpu_ipc_2 =     111.0480
gpu_ipc_3 =     163.5016
gpu_tot_sim_cycle_stream_1 = 1477563
gpu_tot_sim_cycle_stream_2 = 1477563
gpu_tot_sim_cycle_stream_3 = 1476222
gpu_sim_insn_1 = 8339796
gpu_sim_insn_2 = 164080448
gpu_sim_insn_3 = 241364736
gpu_sim_cycle = 1477564
gpu_sim_insn = 413784980
gpu_ipc =     280.0454
gpu_tot_sim_cycle = 1477564
gpu_tot_sim_insn = 413784980
gpu_tot_ipc =     280.0454
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8083477
gpu_stall_icnt2sh    = 12893872
gpu_total_sim_rate=171695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7172281
	L1I_total_cache_misses = 16914
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 73146, Miss = 57476, Miss_rate = 0.786, Pending_hits = 4582, Reservation_fails = 1273873
	L1D_cache_core[1]: Access = 72822, Miss = 56999, Miss_rate = 0.783, Pending_hits = 4746, Reservation_fails = 1267404
	L1D_cache_core[2]: Access = 74642, Miss = 58392, Miss_rate = 0.782, Pending_hits = 4790, Reservation_fails = 1283162
	L1D_cache_core[3]: Access = 75003, Miss = 58600, Miss_rate = 0.781, Pending_hits = 4829, Reservation_fails = 1280673
	L1D_cache_core[4]: Access = 71547, Miss = 56393, Miss_rate = 0.788, Pending_hits = 4534, Reservation_fails = 1268464
	L1D_cache_core[5]: Access = 75591, Miss = 59745, Miss_rate = 0.790, Pending_hits = 4787, Reservation_fails = 1295608
	L1D_cache_core[6]: Access = 74173, Miss = 58097, Miss_rate = 0.783, Pending_hits = 4711, Reservation_fails = 1277100
	L1D_cache_core[7]: Access = 73374, Miss = 57783, Miss_rate = 0.788, Pending_hits = 4683, Reservation_fails = 1264040
	L1D_cache_core[8]: Access = 74396, Miss = 58974, Miss_rate = 0.793, Pending_hits = 4873, Reservation_fails = 1316257
	L1D_cache_core[9]: Access = 72133, Miss = 57252, Miss_rate = 0.794, Pending_hits = 4674, Reservation_fails = 1282998
	L1D_cache_core[10]: Access = 17120, Miss = 17120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25574
	L1D_cache_core[11]: Access = 19158, Miss = 19158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22007
	L1D_cache_core[12]: Access = 20798, Miss = 20798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14301
	L1D_cache_core[13]: Access = 17667, Miss = 17667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24063
	L1D_cache_core[14]: Access = 20252, Miss = 20252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17746
	L1D_cache_core[15]: Access = 19360, Miss = 19360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16565
	L1D_cache_core[16]: Access = 16204, Miss = 16204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27333
	L1D_cache_core[17]: Access = 19750, Miss = 19750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20432
	L1D_cache_core[18]: Access = 21536, Miss = 21536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10103
	L1D_cache_core[19]: Access = 17787, Miss = 17787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27230
	L1D_cache_core[20]: Access = 20213, Miss = 20213, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16234
	L1D_cache_core[21]: Access = 20283, Miss = 20283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16271
	L1D_cache_core[22]: Access = 16578, Miss = 16578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31823
	L1D_cache_core[23]: Access = 20052, Miss = 20052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16752
	L1D_cache_core[24]: Access = 19664, Miss = 19664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15735
	L1D_cache_core[25]: Access = 17433, Miss = 17433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26953
	L1D_cache_core[26]: Access = 21145, Miss = 21145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449
	L1D_cache_core[27]: Access = 22050, Miss = 22050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2502
	L1D_cache_core[28]: Access = 18854, Miss = 18854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23803
	L1D_cache_core[29]: Access = 19072, Miss = 19072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23388
	L1D_cache_core[30]: Access = 18047, Miss = 18047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23341
	L1D_cache_core[31]: Access = 18637, Miss = 18637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20344
	L1D_cache_core[32]: Access = 19780, Miss = 19780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14680
	L1D_cache_core[33]: Access = 18108, Miss = 18108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30215
	L1D_cache_core[34]: Access = 18890, Miss = 18890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 20426, Miss = 20426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 18956, Miss = 18956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17494
	L1D_cache_core[37]: Access = 17202, Miss = 17202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25447
	L1D_cache_core[38]: Access = 20175, Miss = 20175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16449
	L1D_cache_core[39]: Access = 17762, Miss = 17762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23344
	L1D_cache_core[40]: Access = 17595, Miss = 17595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19762
	L1D_cache_core[41]: Access = 18761, Miss = 18761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17728
	L1D_cache_core[42]: Access = 18194, Miss = 18194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18038
	L1D_cache_core[43]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 18613, Miss = 18613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20433
	L1D_cache_core[45]: Access = 19328, Miss = 19328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16521
	L1D_cache_core[46]: Access = 17827, Miss = 17827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28303
	L1D_cache_core[47]: Access = 20449, Miss = 20449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12525
	L1D_cache_core[48]: Access = 16851, Miss = 16851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28563
	L1D_cache_core[49]: Access = 17241, Miss = 17241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27410
	L1D_cache_core[50]: Access = 19283, Miss = 19283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16486
	L1D_cache_core[51]: Access = 19101, Miss = 19101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13584
	L1D_cache_core[52]: Access = 19306, Miss = 19306, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[53]: Access = 19864, Miss = 19864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11806
	L1D_cache_core[54]: Access = 18893, Miss = 18893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[55]: Access = 19508, Miss = 19508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16938
	L1D_cache_core[56]: Access = 20614, Miss = 20614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 19728, Miss = 19728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15989
	L1D_cache_core[58]: Access = 18793, Miss = 18793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18857
	L1D_cache_core[59]: Access = 20466, Miss = 20466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8352
	L1D_total_cache_accesses = 1688915
	L1D_total_cache_misses = 1531799
	L1D_total_cache_miss_rate = 0.9070
	L1D_total_cache_pending_hits = 47209
	L1D_total_cache_reservation_fails = 13746967
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 681329
	L1C_total_cache_misses = 9468
	L1C_total_cache_miss_rate = 0.0139
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2944754
	L1T_total_cache_misses = 1078985
	L1T_total_cache_miss_rate = 0.3664
	L1T_total_cache_pending_hits = 1865769
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1300980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11252901
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 671861
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9468
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1865769
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1078985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2494066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7155367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16914
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1691, 2165, 1711, 2530, 2089, 2504, 2113, 2569, 1631, 2115, 2124, 2076, 1592, 2073, 2156, 1606, 1945, 3053, 1668, 2044, 2068, 1681, 2098, 2137, 2083, 1143, 2096, 1621, 1595, 1584, 2087, 2057, 1890, 1638, 1006, 2122, 1415, 1193, 1353, 2057, 1272, 1694, 1689, 1625, 1274, 1653, 2116, 
gpgpu_n_tot_thrd_icount = 439230976
gpgpu_n_tot_w_icount = 13725968
gpgpu_n_stall_shd_mem = 27371462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1300963
gpgpu_n_mem_write_global = 233293
gpgpu_n_mem_texture = 1078981
gpgpu_n_mem_const = 6161
gpgpu_n_load_insn  = 29647710
gpgpu_n_store_insn = 1154525
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13859168
gpgpu_n_const_mem_insn = 14734976
gpgpu_n_param_mem_insn = 5195220
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14295930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35599125	W0_Idle:5769672	W0_Scoreboard:122212542	W1:170201	W2:134132	W3:132791	W4:103437	W5:73690	W6:35513	W7:18576	W8:6566	W9:2407	W10:867	W11:672	W12:561	W13:513	W14:711	W15:539	W16:990	W17:1974	W18:2298	W19:6174	W20:5996	W21:10763	W22:15829	W23:12784	W24:15297	W25:15615	W26:10823	W27:6141	W28:3287	W29:1053	W30:437	W31:0	W32:12935704
Warp Occupancy Distribution:
Stall:26530774	W0_Idle:2696681	W0_Scoreboard:26402408	W1:170201	W2:134132	W3:132791	W4:103437	W5:73690	W6:35513	W7:18576	W8:6566	W9:2407	W10:867	W11:672	W12:561	W13:513	W14:711	W15:539	W16:990	W17:1974	W18:2298	W19:6174	W20:5996	W21:10763	W22:15829	W23:12784	W24:15297	W25:15615	W26:10823	W27:6141	W28:3287	W29:1053	W30:437	W31:0	W32:2682060
Warp Occupancy Distribution:
Stall:4922966	W0_Idle:1274924	W0_Scoreboard:47747359	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5157311
warp_utilization0: 0.077415
warp_utilization1: 0.058757
warp_utilization2: 0.087260
traffic_breakdown_coretomem[CONST_ACC_R] = 49288 {8:6161,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10407704 {8:1300963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12442696 {40:195165,72:8583,136:29545,}
traffic_breakdown_coretomem[INST_ACC_R] = 21440 {8:2680,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8631848 {8:1078981,}
traffic_breakdown_memtocore[CONST_ACC_R] = 443592 {72:6161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 176864872 {136:1300477,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1866008 {8:233251,}
traffic_breakdown_memtocore[INST_ACC_R] = 364480 {136:2680,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 146724416 {136:1078856,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 629 
averagemflatency_1 = 714 
averagemflatency_2= 576 
averagemflatency_3 = 576 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1477563 
mrq_lat_table:629336 	24832 	31578 	68320 	196232 	216758 	192886 	112317 	29749 	2249 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7704 	27402 	65853 	169476 	772560 	1277154 	293444 	4957 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	330014 	92549 	135952 	265390 	466073 	679745 	578460 	71562 	2022 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94801 	2075225 	213565 	1899 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	46990 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	250 	2702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.307387  1.321605  1.341493  1.347703  1.503424  1.511458  1.394587  1.408907  1.460024  1.474416  1.457912  1.452558  1.293887  1.290800  1.290635  1.290062 
dram[1]:  1.309662  1.323453  1.345383  1.347334  1.513080  1.494533  1.407880  1.394124  1.463647  1.446111  1.447835  1.442018  1.290928  1.297909  1.296541  1.288134 
dram[2]:  1.319446  1.313639  1.349171  1.333533  1.526042  1.507362  1.418247  1.408380  1.464519  1.463158  1.454425  1.438020  1.301878  1.284757  1.280709  1.284216 
dram[3]:  1.313613  1.308086  1.328687  1.352582  1.499606  1.507192  1.387445  1.418739  1.466005  1.479500  1.446940  1.439871  1.286884  1.281372  1.287502  1.293500 
dram[4]:  1.310398  1.306266  1.331486  1.351709  1.522662  1.512442  1.411912  1.419217  1.462917  1.453816  1.442040  1.457982  1.292148  1.284468  1.294668  1.293033 
dram[5]:  1.321124  1.311510  1.332934  1.341092  1.515692  1.494576  1.400249  1.400744  1.461942  1.468668  1.457040  1.447351  1.285687  1.290192  1.293598  1.284830 
average row locality = 1504269/1081780 = 1.390550
average row locality_1 = 633009/401428 = 1.576893
average row locality_2 = 444343/349539 = 1.271226
average row locality_3 = 426917/330813 = 1.290509
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12115     12081     12293     12229     14868     14917     15874     15743     15701     15380     15355     15371     13168     13164     12619     12507 
dram[1]:     12138     12040     12194     12268     14929     14903     15686     15819     15485     15473     15082     15101     13257     13261     12554     12511 
dram[2]:     12196     11990     12258     12291     14858     14982     15773     15896     15533     15597     15277     15174     13177     13168     12448     12432 
dram[3]:     12062     12002     12191     12161     15001     15147     15827     15743     15507     15825     15138     15024     13323     13176     12653     12397 
dram[4]:     12088     12041     12386     12261     14973     15132     15950     15848     15623     15604     15417     15310     13290     13037     12599     12541 
dram[5]:     12097     12144     12265     12253     14924     15113     15794     15660     15588     15716     15288     15142     13286     13164     12482     12439 
total reads: 1339768
bank skew: 15950/11990 = 1.33
chip skew: 224100/222701 = 1.01
number of total write accesses:
dram[0]:       752       765      1079      1089      3794      3946      2059      2036      2834      2745      2363      2433       357       361       419       422 
dram[1]:       753       775      1093      1076      3927      3686      2073      2023      2776      2654      2376      2333       361       332       414       418 
dram[2]:       757       772      1088      1059      3894      3753      2104      2020      2876      2751      2355      2285       343       250       418       423 
dram[3]:       773       778      1060      1120      4035      3818      2054      2170      2821      2867      2451      2397       345       231       411       419 
dram[4]:       767       780      1066      1102      3975      3831      2114      2098      2741      2701      2372      2317       368       211       415       433 
dram[5]:       780       777      1095      1115      3961      3762      2167      2044      2812      2871      2552      2452       350       214       410       436 
total reads: 164511
bank skew: 4035/211 = 19.12
chip skew: 27798/27070 = 1.03
average mf latency per bank:
dram[0]:        732       697       812       784      1188      1159      1674      1600      1290      1249      1190      1133      1044      1022       818       801
dram[1]:        653       694       721       807      1056      1214      1498      1628      1184      1283      1082      1125       908       972       702       749
dram[2]:        706       764       785       868      1180      1316      1624      1749      1278      1344      1176      1228      1035      1307       811       856
dram[3]:        665       654       759       749      1103      1137      1529      1511      1217      1194      1100      1089       944       927       732       709
dram[4]:        747       729       844       840      1227      1258      1668      1695      1328      1313      1210      1197      1100      1072       840       827
dram[5]:        651       668       753       778      1119      1165      1509      1560      1185      1210      1071      1086       939       951       719       720
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3897      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      3903      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1103640 n_act=180233 n_pre=180220 n_req=242008 n_req_1=59185 n_req_2=74489 n_req_3=108334 n_rd=446761 n_write=39530 bw_util=0.4806 bw_util_1=0.1087 bw_util_2=0.1515 bw_util_3=0.2203 blp=5.871807 blp_1= 2.080202 blp_2= 2.261082 blp_3= 2.826513
 n_activity=1861764 dram_eff=0.5034 dram_eff_1=0.1139 dram_eff_2=0.1587 dram_eff_3=0.2308
bk0: 24227a 1447302i bk1: 24162a 1449304i bk2: 24586a 1411951i bk3: 24458a 1409084i bk4: 29736a 1085931i bk5: 29834a 1071893i bk6: 31748a 1172152i bk7: 31486a 1173606i bk8: 31400a 1173818i bk9: 30760a 1195741i bk10: 30710a 1207170i bk11: 30742a 1193595i bk12: 26334a 1406202i bk13: 26328a 1404898i bk14: 25238a 1405460i bk15: 25012a 1408574i 
bw_dist = 0.109	0.152	0.220	0.474	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30739
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1106283 n_act=179833 n_pre=179822 n_req=241048 n_req_1=57976 n_req_2=74562 n_req_3=108510 n_rd=445384 n_write=39062 bw_util=0.4789 bw_util_1=0.1066 bw_util_2=0.1517 bw_util_3=0.2206 blp=5.761042 blp_1= 2.038175 blp_2= 2.240989 blp_3= 2.801548
 n_activity=1868711 dram_eff=0.4998 dram_eff_1=0.1113 dram_eff_2=0.1583 dram_eff_3=0.2302
bk0: 24274a 1451316i bk1: 24078a 1448424i bk2: 24386a 1419740i bk3: 24536a 1408311i bk4: 29858a 1105663i bk5: 29806a 1100183i bk6: 31372a 1197045i bk7: 31636a 1173079i bk8: 30964a 1198943i bk9: 30944a 1197752i bk10: 30164a 1221824i bk11: 30202a 1209555i bk12: 26512a 1412453i bk13: 26522a 1410413i bk14: 25108a 1420083i bk15: 25022a 1411975i 
bw_dist = 0.107	0.152	0.221	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.85895
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1105691 n_act=179738 n_pre=179722 n_req=241521 n_req_1=58479 n_req_2=74505 n_req_3=108537 n_rd=446100 n_write=39133 bw_util=0.4798 bw_util_1=0.1075 bw_util_2=0.1516 bw_util_3=0.2207 blp=5.878572 blp_1= 2.055533 blp_2= 2.262704 blp_3= 2.847771
 n_activity=1857473 dram_eff=0.5038 dram_eff_1=0.1129 dram_eff_2=0.1592 dram_eff_3=0.2317
bk0: 24392a 1444156i bk1: 23980a 1441543i bk2: 24516a 1407014i bk3: 24582a 1402384i bk4: 29716a 1084949i bk5: 29964a 1076129i bk6: 31546a 1186634i bk7: 31792a 1164738i bk8: 31066a 1181793i bk9: 31194a 1176327i bk10: 30554a 1217731i bk11: 30348a 1208414i bk12: 26354a 1412116i bk13: 26336a 1410883i bk14: 24896a 1414343i bk15: 24864a 1409333i 
bw_dist = 0.108	0.152	0.221	0.473	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.39415
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1102794 n_act=180650 n_pre=180636 n_req=242005 n_req_1=58930 n_req_2=74570 n_req_3=108505 n_rd=446338 n_write=39966 bw_util=0.4804 bw_util_1=0.108 bw_util_2=0.1517 bw_util_3=0.2206 blp=5.789038 blp_1= 2.045544 blp_2= 2.225229 blp_3= 2.816085
 n_activity=1873198 dram_eff=0.5002 dram_eff_1=0.1125 dram_eff_2=0.158 dram_eff_3=0.2297
bk0: 24120a 1449754i bk1: 24004a 1448757i bk2: 24382a 1412530i bk3: 24322a 1413380i bk4: 30000a 1086063i bk5: 30294a 1085385i bk6: 31651a 1186279i bk7: 31486a 1177378i bk8: 31014a 1187866i bk9: 31650a 1177451i bk10: 30275a 1205408i bk11: 30048a 1211096i bk12: 26644a 1405579i bk13: 26352a 1419244i bk14: 25302a 1412100i bk15: 24794a 1421343i 
bw_dist = 0.108	0.152	0.221	0.480	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88609
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1101731 n_act=180574 n_pre=180558 n_req=242676 n_req_1=59678 n_req_2=74574 n_req_3=108424 n_rd=448195 n_write=39326 bw_util=0.482 bw_util_1=0.1098 bw_util_2=0.1517 bw_util_3=0.2205 blp=5.905993 blp_1= 2.079712 blp_2= 2.258024 blp_3= 2.846434
 n_activity=1860153 dram_eff=0.5054 dram_eff_1=0.1151 dram_eff_2=0.1591 dram_eff_3=0.2312
bk0: 24176a 1439826i bk1: 24080a 1438989i bk2: 24772a 1397621i bk3: 24522a 1397441i bk4: 29946a 1072194i bk5: 30264a 1072519i bk6: 31900a 1171839i bk7: 31696a 1166733i bk8: 31246a 1187641i bk9: 31208a 1185329i bk10: 30834a 1197776i bk11: 30620a 1205778i bk12: 26580a 1401217i bk13: 26074a 1420978i bk14: 25198a 1411863i bk15: 25079a 1405994i 
bw_dist = 0.110	0.152	0.221	0.472	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1102087 n_act=180744 n_pre=180730 n_req=242157 n_req_1=59220 n_req_2=74502 n_req_3=108435 n_rd=446697 n_write=40126 bw_util=0.4808 bw_util_1=0.1086 bw_util_2=0.1516 bw_util_3=0.2205 blp=5.779267 blp_1= 2.060996 blp_2= 2.224186 blp_3= 2.790552
 n_activity=1875643 dram_eff=0.4999 dram_eff_1=0.113 dram_eff_2=0.1576 dram_eff_3=0.2293
bk0: 24192a 1454280i bk1: 24288a 1446294i bk2: 24530a 1409028i bk3: 24506a 1404220i bk4: 29846a 1100077i bk5: 30226a 1089072i bk6: 31588a 1181711i bk7: 31320a 1179217i bk8: 31176a 1195824i bk9: 31428a 1171338i bk10: 30576a 1203771i bk11: 30284a 1199106i bk12: 26571a 1410693i bk13: 26328a 1422819i bk14: 24964a 1422093i bk15: 24874a 1413882i 
bw_dist = 0.109	0.152	0.221	0.481	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 219929, Miss = 112000, Miss_rate = 0.509, Pending_hits = 2842, Reservation_fails = 63728
L2_cache_bank[1]: Access = 218535, Miss = 111394, Miss_rate = 0.510, Pending_hits = 2715, Reservation_fails = 57406
L2_cache_bank[2]: Access = 215835, Miss = 111331, Miss_rate = 0.516, Pending_hits = 2777, Reservation_fails = 43865
L2_cache_bank[3]: Access = 217234, Miss = 111379, Miss_rate = 0.513, Pending_hits = 2780, Reservation_fails = 58259
L2_cache_bank[4]: Access = 219284, Miss = 111524, Miss_rate = 0.509, Pending_hits = 2736, Reservation_fails = 66596
L2_cache_bank[5]: Access = 222696, Miss = 111537, Miss_rate = 0.501, Pending_hits = 2872, Reservation_fails = 77268
L2_cache_bank[6]: Access = 216181, Miss = 111702, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 46564
L2_cache_bank[7]: Access = 217104, Miss = 111475, Miss_rate = 0.513, Pending_hits = 2849, Reservation_fails = 46127
L2_cache_bank[8]: Access = 219969, Miss = 112326, Miss_rate = 0.511, Pending_hits = 2710, Reservation_fails = 77284
L2_cache_bank[9]: Access = 220637, Miss = 111778, Miss_rate = 0.507, Pending_hits = 2771, Reservation_fails = 69367
L2_cache_bank[10]: Access = 216263, Miss = 111724, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 52543
L2_cache_bank[11]: Access = 217923, Miss = 111631, Miss_rate = 0.512, Pending_hits = 2892, Reservation_fails = 54285
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219929, Miss = 112000 (0.509), PendingHit = 2842 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218535, Miss = 111394 (0.51), PendingHit = 2715 (0.0124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215835, Miss = 111331 (0.516), PendingHit = 2777 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217234, Miss = 111379 (0.513), PendingHit = 2780 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219284, Miss = 111524 (0.509), PendingHit = 2736 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 222696, Miss = 111537 (0.501), PendingHit = 2872 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216181, Miss = 111702 (0.517), PendingHit = 2699 (0.0125)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217104, Miss = 111475 (0.513), PendingHit = 2849 (0.0131)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219969, Miss = 112326 (0.511), PendingHit = 2710 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220637, Miss = 111778 (0.507), PendingHit = 2771 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216263, Miss = 111724 (0.517), PendingHit = 2699 (0.0125)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217923, Miss = 111631 (0.512), PendingHit = 2892 (0.0133)
L2 Cache Total Miss Rate = 0.511
Stream 1: L2 Cache Miss Rate = 0.493
Stream 2: L2 Cache Miss Rate = 0.524
Stream 3: L2 Cache Miss Rate = 0.505
Stream 1: Accesses  = 1004238
Stream 1: Misses  = 494691
Stream 2: Accesses  = 815989
Stream 2: Misses  = 427648
Stream 3: Accesses  = 1805601
Stream 3: Misses  = 912153
Stream 1+2: Accesses  = 1820227
Stream 1+2: Misses  = 922339
Stream 1+2+3: Accesses  = 3625828
Stream 1+2+3: Misses  = 1834492
Total Accesses  = 2621590
MPKI-CORES
CORE_L2MPKI_0	34.213
CORE_L2MPKI_1	33.824
CORE_L2MPKI_2	32.978
CORE_L2MPKI_3	33.759
CORE_L2MPKI_4	31.994
CORE_L2MPKI_5	33.318
CORE_L2MPKI_6	34.163
CORE_L2MPKI_7	34.101
CORE_L2MPKI_8	33.192
CORE_L2MPKI_9	33.925
CORE_L2MPKI_10	2.656
CORE_L2MPKI_11	2.647
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.683
CORE_L2MPKI_14	2.672
CORE_L2MPKI_15	2.634
CORE_L2MPKI_16	2.764
CORE_L2MPKI_17	2.642
CORE_L2MPKI_18	2.613
CORE_L2MPKI_19	2.682
CORE_L2MPKI_20	2.607
CORE_L2MPKI_21	2.568
CORE_L2MPKI_22	2.780
CORE_L2MPKI_23	2.567
CORE_L2MPKI_24	2.568
CORE_L2MPKI_25	2.661
CORE_L2MPKI_26	2.606
CORE_L2MPKI_27	2.521
CORE_L2MPKI_28	2.618
CORE_L2MPKI_29	2.647
CORE_L2MPKI_30	2.667
CORE_L2MPKI_31	2.607
CORE_L2MPKI_32	2.573
CORE_L2MPKI_33	2.671
CORE_L2MPKI_34	2.664
CORE_L2MPKI_35	2.568
CORE_L2MPKI_36	2.591
CORE_L2MPKI_37	2.652
CORE_L2MPKI_38	2.623
CORE_L2MPKI_39	2.689
CORE_L2MPKI_40	2.659
CORE_L2MPKI_41	2.558
CORE_L2MPKI_42	2.614
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.566
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.534
CORE_L2MPKI_48	2.751
CORE_L2MPKI_49	2.701
CORE_L2MPKI_50	2.572
CORE_L2MPKI_51	2.630
CORE_L2MPKI_52	2.567
CORE_L2MPKI_53	2.563
CORE_L2MPKI_54	2.543
CORE_L2MPKI_55	2.571
CORE_L2MPKI_56	2.528
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.573
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 18.105
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.590
MISSES-CORES
CORE_MISSES_0	27882
CORE_MISSES_1	27398
CORE_MISSES_2	28300
CORE_MISSES_3	28369
CORE_MISSES_4	27024
CORE_MISSES_5	29110
CORE_MISSES_6	27771
CORE_MISSES_7	27654
CORE_MISSES_8	28312
CORE_MISSES_9	27858
CORE_MISSES_10	19443
CORE_MISSES_11	21585
CORE_MISSES_12	23395
CORE_MISSES_13	20205
CORE_MISSES_14	22981
CORE_MISSES_15	21740
CORE_MISSES_16	19129
CORE_MISSES_17	22222
CORE_MISSES_18	24045
CORE_MISSES_19	20268
CORE_MISSES_20	22459
CORE_MISSES_21	22208
CORE_MISSES_22	19618
CORE_MISSES_23	21950
CORE_MISSES_24	21544
CORE_MISSES_25	19703
CORE_MISSES_26	23551
CORE_MISSES_27	23760
CORE_MISSES_28	20933
CORE_MISSES_29	21572
CORE_MISSES_30	20463
CORE_MISSES_31	20739
CORE_MISSES_32	21727
CORE_MISSES_33	20532
CORE_MISSES_34	21338
CORE_MISSES_35	22329
CORE_MISSES_36	20954
CORE_MISSES_37	19388
CORE_MISSES_38	22466
CORE_MISSES_39	20414
CORE_MISSES_40	19925
CORE_MISSES_41	20499
CORE_MISSES_42	20190
CORE_MISSES_43	20946
CORE_MISSES_44	20346
CORE_MISSES_45	21216
CORE_MISSES_46	19594
CORE_MISSES_47	22048
CORE_MISSES_48	19775
CORE_MISSES_49	19738
CORE_MISSES_50	21154
CORE_MISSES_51	21334
CORE_MISSES_52	21171
CORE_MISSES_53	21638
CORE_MISSES_54	20445
CORE_MISSES_55	21358
CORE_MISSES_56	22235
CORE_MISSES_57	21187
CORE_MISSES_58	20505
CORE_MISSES_59	22158
L2_MISSES = 1339801
L2_total_cache_accesses = 2621590
L2_total_cache_misses = 1339801
L2_total_cache_miss_rate = 0.5111
L2_total_cache_pending_hits = 33342
L2_total_cache_reservation_fails = 713292
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 553128
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4877
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 754
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2896
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 923115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22894
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 132886
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 97365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53862
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2286
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6041
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12161799
icnt_total_pkts_simt_to_mem=2952589
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.6443
gpu_ipc_2 =     111.0480
gpu_ipc_3 =     163.5016
gpu_tot_sim_cycle_stream_1 = 1477563
gpu_tot_sim_cycle_stream_2 = 1477563
gpu_tot_sim_cycle_stream_3 = 1476222
gpu_sim_insn_1 = 8339796
gpu_sim_insn_2 = 164080448
gpu_sim_insn_3 = 241364736
gpu_sim_cycle = 1477564
gpu_sim_insn = 413784980
gpu_ipc =     280.0454
gpu_tot_sim_cycle = 1477564
gpu_tot_sim_insn = 413784980
gpu_tot_ipc =     280.0454
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8083477
gpu_stall_icnt2sh    = 12893872
gpu_total_sim_rate=171695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7172281
	L1I_total_cache_misses = 16914
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 73146, Miss = 57476, Miss_rate = 0.786, Pending_hits = 4582, Reservation_fails = 1273873
	L1D_cache_core[1]: Access = 72822, Miss = 56999, Miss_rate = 0.783, Pending_hits = 4746, Reservation_fails = 1267404
	L1D_cache_core[2]: Access = 74642, Miss = 58392, Miss_rate = 0.782, Pending_hits = 4790, Reservation_fails = 1283162
	L1D_cache_core[3]: Access = 75003, Miss = 58600, Miss_rate = 0.781, Pending_hits = 4829, Reservation_fails = 1280673
	L1D_cache_core[4]: Access = 71547, Miss = 56393, Miss_rate = 0.788, Pending_hits = 4534, Reservation_fails = 1268464
	L1D_cache_core[5]: Access = 75591, Miss = 59745, Miss_rate = 0.790, Pending_hits = 4787, Reservation_fails = 1295608
	L1D_cache_core[6]: Access = 74173, Miss = 58097, Miss_rate = 0.783, Pending_hits = 4711, Reservation_fails = 1277100
	L1D_cache_core[7]: Access = 73374, Miss = 57783, Miss_rate = 0.788, Pending_hits = 4683, Reservation_fails = 1264040
	L1D_cache_core[8]: Access = 74396, Miss = 58974, Miss_rate = 0.793, Pending_hits = 4873, Reservation_fails = 1316257
	L1D_cache_core[9]: Access = 72133, Miss = 57252, Miss_rate = 0.794, Pending_hits = 4674, Reservation_fails = 1282998
	L1D_cache_core[10]: Access = 17120, Miss = 17120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25574
	L1D_cache_core[11]: Access = 19158, Miss = 19158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22007
	L1D_cache_core[12]: Access = 20798, Miss = 20798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14301
	L1D_cache_core[13]: Access = 17667, Miss = 17667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24063
	L1D_cache_core[14]: Access = 20252, Miss = 20252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17746
	L1D_cache_core[15]: Access = 19360, Miss = 19360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16565
	L1D_cache_core[16]: Access = 16204, Miss = 16204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27333
	L1D_cache_core[17]: Access = 19750, Miss = 19750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20432
	L1D_cache_core[18]: Access = 21536, Miss = 21536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10103
	L1D_cache_core[19]: Access = 17787, Miss = 17787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27230
	L1D_cache_core[20]: Access = 20213, Miss = 20213, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16234
	L1D_cache_core[21]: Access = 20283, Miss = 20283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16271
	L1D_cache_core[22]: Access = 16578, Miss = 16578, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31823
	L1D_cache_core[23]: Access = 20052, Miss = 20052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16752
	L1D_cache_core[24]: Access = 19664, Miss = 19664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15735
	L1D_cache_core[25]: Access = 17433, Miss = 17433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26953
	L1D_cache_core[26]: Access = 21145, Miss = 21145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449
	L1D_cache_core[27]: Access = 22050, Miss = 22050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2502
	L1D_cache_core[28]: Access = 18854, Miss = 18854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23803
	L1D_cache_core[29]: Access = 19072, Miss = 19072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23388
	L1D_cache_core[30]: Access = 18047, Miss = 18047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23341
	L1D_cache_core[31]: Access = 18637, Miss = 18637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20344
	L1D_cache_core[32]: Access = 19780, Miss = 19780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14680
	L1D_cache_core[33]: Access = 18108, Miss = 18108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30215
	L1D_cache_core[34]: Access = 18890, Miss = 18890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 20426, Miss = 20426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 18956, Miss = 18956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17494
	L1D_cache_core[37]: Access = 17202, Miss = 17202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25447
	L1D_cache_core[38]: Access = 20175, Miss = 20175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16449
	L1D_cache_core[39]: Access = 17762, Miss = 17762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23344
	L1D_cache_core[40]: Access = 17595, Miss = 17595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19762
	L1D_cache_core[41]: Access = 18761, Miss = 18761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17728
	L1D_cache_core[42]: Access = 18194, Miss = 18194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18038
	L1D_cache_core[43]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 18613, Miss = 18613, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20433
	L1D_cache_core[45]: Access = 19328, Miss = 19328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16521
	L1D_cache_core[46]: Access = 17827, Miss = 17827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28303
	L1D_cache_core[47]: Access = 20449, Miss = 20449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12525
	L1D_cache_core[48]: Access = 16851, Miss = 16851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28563
	L1D_cache_core[49]: Access = 17241, Miss = 17241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27410
	L1D_cache_core[50]: Access = 19283, Miss = 19283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16486
	L1D_cache_core[51]: Access = 19101, Miss = 19101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13584
	L1D_cache_core[52]: Access = 19306, Miss = 19306, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[53]: Access = 19864, Miss = 19864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11806
	L1D_cache_core[54]: Access = 18893, Miss = 18893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[55]: Access = 19508, Miss = 19508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16938
	L1D_cache_core[56]: Access = 20614, Miss = 20614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 19728, Miss = 19728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15989
	L1D_cache_core[58]: Access = 18793, Miss = 18793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18857
	L1D_cache_core[59]: Access = 20466, Miss = 20466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8352
	L1D_total_cache_accesses = 1688915
	L1D_total_cache_misses = 1531799
	L1D_total_cache_miss_rate = 0.9070
	L1D_total_cache_pending_hits = 47209
	L1D_total_cache_reservation_fails = 13746967
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 681329
	L1C_total_cache_misses = 9468
	L1C_total_cache_miss_rate = 0.0139
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2944754
	L1T_total_cache_misses = 1078985
	L1T_total_cache_miss_rate = 0.3664
	L1T_total_cache_pending_hits = 1865769
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1300980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11252901
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 671861
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9468
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1865769
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1078985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2494066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7155367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16914
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1691, 2165, 1711, 2530, 2089, 2504, 2113, 2569, 1631, 2115, 2124, 2076, 1592, 2073, 2156, 1606, 1945, 3053, 1668, 2044, 2068, 1681, 2098, 2137, 2083, 1143, 2096, 1621, 1595, 1584, 2087, 2057, 1890, 1638, 1006, 2122, 1415, 1193, 1353, 2057, 1272, 1694, 1689, 1625, 1274, 1653, 2116, 
gpgpu_n_tot_thrd_icount = 439230976
gpgpu_n_tot_w_icount = 13725968
gpgpu_n_stall_shd_mem = 27371462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1300963
gpgpu_n_mem_write_global = 233293
gpgpu_n_mem_texture = 1078981
gpgpu_n_mem_const = 6161
gpgpu_n_load_insn  = 29647710
gpgpu_n_store_insn = 1154525
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13859168
gpgpu_n_const_mem_insn = 14734976
gpgpu_n_param_mem_insn = 5195220
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14295930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35599125	W0_Idle:5769672	W0_Scoreboard:122212542	W1:170201	W2:134132	W3:132791	W4:103437	W5:73690	W6:35513	W7:18576	W8:6566	W9:2407	W10:867	W11:672	W12:561	W13:513	W14:711	W15:539	W16:990	W17:1974	W18:2298	W19:6174	W20:5996	W21:10763	W22:15829	W23:12784	W24:15297	W25:15615	W26:10823	W27:6141	W28:3287	W29:1053	W30:437	W31:0	W32:12935704
Warp Occupancy Distribution:
Stall:26530774	W0_Idle:2696681	W0_Scoreboard:26402408	W1:170201	W2:134132	W3:132791	W4:103437	W5:73690	W6:35513	W7:18576	W8:6566	W9:2407	W10:867	W11:672	W12:561	W13:513	W14:711	W15:539	W16:990	W17:1974	W18:2298	W19:6174	W20:5996	W21:10763	W22:15829	W23:12784	W24:15297	W25:15615	W26:10823	W27:6141	W28:3287	W29:1053	W30:437	W31:0	W32:2682060
Warp Occupancy Distribution:
Stall:4922966	W0_Idle:1274924	W0_Scoreboard:47747359	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5157311
warp_utilization0: 0.077415
warp_utilization1: 0.058757
warp_utilization2: 0.087260
traffic_breakdown_coretomem[CONST_ACC_R] = 49288 {8:6161,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10407704 {8:1300963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12442696 {40:195165,72:8583,136:29545,}
traffic_breakdown_coretomem[INST_ACC_R] = 21440 {8:2680,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8631848 {8:1078981,}
traffic_breakdown_memtocore[CONST_ACC_R] = 443592 {72:6161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 176864872 {136:1300477,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1866008 {8:233251,}
traffic_breakdown_memtocore[INST_ACC_R] = 364480 {136:2680,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 146724416 {136:1078856,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 629 
averagemflatency_1 = 714 
averagemflatency_2= 576 
averagemflatency_3 = 576 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1477563 
mrq_lat_table:629336 	24832 	31578 	68320 	196232 	216758 	192886 	112317 	29749 	2249 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7704 	27402 	65853 	169476 	772560 	1277154 	293444 	4957 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	330014 	92549 	135952 	265390 	466073 	679745 	578460 	71562 	2022 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94801 	2075225 	213565 	1899 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	46990 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	250 	2702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.307387  1.321605  1.341493  1.347703  1.503424  1.511458  1.394587  1.408907  1.460024  1.474416  1.457912  1.452558  1.293887  1.290800  1.290635  1.290062 
dram[1]:  1.309662  1.323453  1.345383  1.347334  1.513080  1.494533  1.407880  1.394124  1.463647  1.446111  1.447835  1.442018  1.290928  1.297909  1.296541  1.288134 
dram[2]:  1.319446  1.313639  1.349171  1.333533  1.526042  1.507362  1.418247  1.408380  1.464519  1.463158  1.454425  1.438020  1.301878  1.284757  1.280709  1.284216 
dram[3]:  1.313613  1.308086  1.328687  1.352582  1.499606  1.507192  1.387445  1.418739  1.466005  1.479500  1.446940  1.439871  1.286884  1.281372  1.287502  1.293500 
dram[4]:  1.310398  1.306266  1.331486  1.351709  1.522662  1.512442  1.411912  1.419217  1.462917  1.453816  1.442040  1.457982  1.292148  1.284468  1.294668  1.293033 
dram[5]:  1.321124  1.311510  1.332934  1.341092  1.515692  1.494576  1.400249  1.400744  1.461942  1.468668  1.457040  1.447351  1.285687  1.290192  1.293598  1.284830 
average row locality = 1504269/1081780 = 1.390550
average row locality_1 = 633009/401428 = 1.576893
average row locality_2 = 444343/349539 = 1.271226
average row locality_3 = 426917/330813 = 1.290509
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12115     12081     12293     12229     14868     14917     15874     15743     15701     15380     15355     15371     13168     13164     12619     12507 
dram[1]:     12138     12040     12194     12268     14929     14903     15686     15819     15485     15473     15082     15101     13257     13261     12554     12511 
dram[2]:     12196     11990     12258     12291     14858     14982     15773     15896     15533     15597     15277     15174     13177     13168     12448     12432 
dram[3]:     12062     12002     12191     12161     15001     15147     15827     15743     15507     15825     15138     15024     13323     13176     12653     12397 
dram[4]:     12088     12041     12386     12261     14973     15132     15950     15848     15623     15604     15417     15310     13290     13037     12599     12541 
dram[5]:     12097     12144     12265     12253     14924     15113     15794     15660     15588     15716     15288     15142     13286     13164     12482     12439 
total reads: 1339768
bank skew: 15950/11990 = 1.33
chip skew: 224100/222701 = 1.01
number of total write accesses:
dram[0]:       752       765      1079      1089      3794      3946      2059      2036      2834      2745      2363      2433       357       361       419       422 
dram[1]:       753       775      1093      1076      3927      3686      2073      2023      2776      2654      2376      2333       361       332       414       418 
dram[2]:       757       772      1088      1059      3894      3753      2104      2020      2876      2751      2355      2285       343       250       418       423 
dram[3]:       773       778      1060      1120      4035      3818      2054      2170      2821      2867      2451      2397       345       231       411       419 
dram[4]:       767       780      1066      1102      3975      3831      2114      2098      2741      2701      2372      2317       368       211       415       433 
dram[5]:       780       777      1095      1115      3961      3762      2167      2044      2812      2871      2552      2452       350       214       410       436 
total reads: 164511
bank skew: 4035/211 = 19.12
chip skew: 27798/27070 = 1.03
average mf latency per bank:
dram[0]:        732       697       812       784      1188      1159      1674      1600      1290      1249      1190      1133      1044      1022       818       801
dram[1]:        653       694       721       807      1056      1214      1498      1628      1184      1283      1082      1125       908       972       702       749
dram[2]:        706       764       785       868      1180      1316      1624      1749      1278      1344      1176      1228      1035      1307       811       856
dram[3]:        665       654       759       749      1103      1137      1529      1511      1217      1194      1100      1089       944       927       732       709
dram[4]:        747       729       844       840      1227      1258      1668      1695      1328      1313      1210      1197      1100      1072       840       827
dram[5]:        651       668       753       778      1119      1165      1509      1560      1185      1210      1071      1086       939       951       719       720
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3897      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      3903      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1103640 n_act=180233 n_pre=180220 n_req=242008 n_req_1=59185 n_req_2=74489 n_req_3=108334 n_rd=446761 n_write=39530 bw_util=0.4806 bw_util_1=0.1087 bw_util_2=0.1515 bw_util_3=0.2203 blp=5.871807 blp_1= 2.080202 blp_2= 2.261082 blp_3= 2.826513
 n_activity=1861764 dram_eff=0.5034 dram_eff_1=0.1139 dram_eff_2=0.1587 dram_eff_3=0.2308
bk0: 24227a 1447302i bk1: 24162a 1449304i bk2: 24586a 1411951i bk3: 24458a 1409084i bk4: 29736a 1085931i bk5: 29834a 1071893i bk6: 31748a 1172152i bk7: 31486a 1173606i bk8: 31400a 1173818i bk9: 30760a 1195741i bk10: 30710a 1207170i bk11: 30742a 1193595i bk12: 26334a 1406202i bk13: 26328a 1404898i bk14: 25238a 1405460i bk15: 25012a 1408574i 
bw_dist = 0.109	0.152	0.220	0.474	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30739
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1106283 n_act=179833 n_pre=179822 n_req=241048 n_req_1=57976 n_req_2=74562 n_req_3=108510 n_rd=445384 n_write=39062 bw_util=0.4789 bw_util_1=0.1066 bw_util_2=0.1517 bw_util_3=0.2206 blp=5.761042 blp_1= 2.038175 blp_2= 2.240989 blp_3= 2.801548
 n_activity=1868711 dram_eff=0.4998 dram_eff_1=0.1113 dram_eff_2=0.1583 dram_eff_3=0.2302
bk0: 24274a 1451316i bk1: 24078a 1448424i bk2: 24386a 1419740i bk3: 24536a 1408311i bk4: 29858a 1105663i bk5: 29806a 1100183i bk6: 31372a 1197045i bk7: 31636a 1173079i bk8: 30964a 1198943i bk9: 30944a 1197752i bk10: 30164a 1221824i bk11: 30202a 1209555i bk12: 26512a 1412453i bk13: 26522a 1410413i bk14: 25108a 1420083i bk15: 25022a 1411975i 
bw_dist = 0.107	0.152	0.221	0.479	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.85895
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1105691 n_act=179738 n_pre=179722 n_req=241521 n_req_1=58479 n_req_2=74505 n_req_3=108537 n_rd=446100 n_write=39133 bw_util=0.4798 bw_util_1=0.1075 bw_util_2=0.1516 bw_util_3=0.2207 blp=5.878572 blp_1= 2.055533 blp_2= 2.262704 blp_3= 2.847771
 n_activity=1857473 dram_eff=0.5038 dram_eff_1=0.1129 dram_eff_2=0.1592 dram_eff_3=0.2317
bk0: 24392a 1444156i bk1: 23980a 1441543i bk2: 24516a 1407014i bk3: 24582a 1402384i bk4: 29716a 1084949i bk5: 29964a 1076129i bk6: 31546a 1186634i bk7: 31792a 1164738i bk8: 31066a 1181793i bk9: 31194a 1176327i bk10: 30554a 1217731i bk11: 30348a 1208414i bk12: 26354a 1412116i bk13: 26336a 1410883i bk14: 24896a 1414343i bk15: 24864a 1409333i 
bw_dist = 0.108	0.152	0.221	0.473	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.39415
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1102794 n_act=180650 n_pre=180636 n_req=242005 n_req_1=58930 n_req_2=74570 n_req_3=108505 n_rd=446338 n_write=39966 bw_util=0.4804 bw_util_1=0.108 bw_util_2=0.1517 bw_util_3=0.2206 blp=5.789038 blp_1= 2.045544 blp_2= 2.225229 blp_3= 2.816085
 n_activity=1873198 dram_eff=0.5002 dram_eff_1=0.1125 dram_eff_2=0.158 dram_eff_3=0.2297
bk0: 24120a 1449754i bk1: 24004a 1448757i bk2: 24382a 1412530i bk3: 24322a 1413380i bk4: 30000a 1086063i bk5: 30294a 1085385i bk6: 31651a 1186279i bk7: 31486a 1177378i bk8: 31014a 1187866i bk9: 31650a 1177451i bk10: 30275a 1205408i bk11: 30048a 1211096i bk12: 26644a 1405579i bk13: 26352a 1419244i bk14: 25302a 1412100i bk15: 24794a 1421343i 
bw_dist = 0.108	0.152	0.221	0.480	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88609
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1101731 n_act=180574 n_pre=180558 n_req=242676 n_req_1=59678 n_req_2=74574 n_req_3=108424 n_rd=448195 n_write=39326 bw_util=0.482 bw_util_1=0.1098 bw_util_2=0.1517 bw_util_3=0.2205 blp=5.905993 blp_1= 2.079712 blp_2= 2.258024 blp_3= 2.846434
 n_activity=1860153 dram_eff=0.5054 dram_eff_1=0.1151 dram_eff_2=0.1591 dram_eff_3=0.2312
bk0: 24176a 1439826i bk1: 24080a 1438989i bk2: 24772a 1397621i bk3: 24522a 1397441i bk4: 29946a 1072194i bk5: 30264a 1072519i bk6: 31900a 1171839i bk7: 31696a 1166733i bk8: 31246a 1187641i bk9: 31208a 1185329i bk10: 30834a 1197776i bk11: 30620a 1205778i bk12: 26580a 1401217i bk13: 26074a 1420978i bk14: 25198a 1411863i bk15: 25079a 1405994i 
bw_dist = 0.110	0.152	0.221	0.472	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1950384 n_nop=1102087 n_act=180744 n_pre=180730 n_req=242157 n_req_1=59220 n_req_2=74502 n_req_3=108435 n_rd=446697 n_write=40126 bw_util=0.4808 bw_util_1=0.1086 bw_util_2=0.1516 bw_util_3=0.2205 blp=5.779267 blp_1= 2.060996 blp_2= 2.224186 blp_3= 2.790552
 n_activity=1875643 dram_eff=0.4999 dram_eff_1=0.113 dram_eff_2=0.1576 dram_eff_3=0.2293
bk0: 24192a 1454280i bk1: 24288a 1446294i bk2: 24530a 1409028i bk3: 24506a 1404220i bk4: 29846a 1100077i bk5: 30226a 1089072i bk6: 31588a 1181711i bk7: 31320a 1179217i bk8: 31176a 1195824i bk9: 31428a 1171338i bk10: 30576a 1203771i bk11: 30284a 1199106i bk12: 26571a 1410693i bk13: 26328a 1422819i bk14: 24964a 1422093i bk15: 24874a 1413882i 
bw_dist = 0.109	0.152	0.221	0.481	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 219929, Miss = 112000, Miss_rate = 0.509, Pending_hits = 2842, Reservation_fails = 63728
L2_cache_bank[1]: Access = 218535, Miss = 111394, Miss_rate = 0.510, Pending_hits = 2715, Reservation_fails = 57406
L2_cache_bank[2]: Access = 215835, Miss = 111331, Miss_rate = 0.516, Pending_hits = 2777, Reservation_fails = 43865
L2_cache_bank[3]: Access = 217234, Miss = 111379, Miss_rate = 0.513, Pending_hits = 2780, Reservation_fails = 58259
L2_cache_bank[4]: Access = 219284, Miss = 111524, Miss_rate = 0.509, Pending_hits = 2736, Reservation_fails = 66596
L2_cache_bank[5]: Access = 222696, Miss = 111537, Miss_rate = 0.501, Pending_hits = 2872, Reservation_fails = 77268
L2_cache_bank[6]: Access = 216181, Miss = 111702, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 46564
L2_cache_bank[7]: Access = 217104, Miss = 111475, Miss_rate = 0.513, Pending_hits = 2849, Reservation_fails = 46127
L2_cache_bank[8]: Access = 219969, Miss = 112326, Miss_rate = 0.511, Pending_hits = 2710, Reservation_fails = 77284
L2_cache_bank[9]: Access = 220637, Miss = 111778, Miss_rate = 0.507, Pending_hits = 2771, Reservation_fails = 69367
L2_cache_bank[10]: Access = 216263, Miss = 111724, Miss_rate = 0.517, Pending_hits = 2699, Reservation_fails = 52543
L2_cache_bank[11]: Access = 217923, Miss = 111631, Miss_rate = 0.512, Pending_hits = 2892, Reservation_fails = 54285
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219929, Miss = 112000 (0.509), PendingHit = 2842 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218535, Miss = 111394 (0.51), PendingHit = 2715 (0.0124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215835, Miss = 111331 (0.516), PendingHit = 2777 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217234, Miss = 111379 (0.513), PendingHit = 2780 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219284, Miss = 111524 (0.509), PendingHit = 2736 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 222696, Miss = 111537 (0.501), PendingHit = 2872 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216181, Miss = 111702 (0.517), PendingHit = 2699 (0.0125)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217104, Miss = 111475 (0.513), PendingHit = 2849 (0.0131)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 219969, Miss = 112326 (0.511), PendingHit = 2710 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 220637, Miss = 111778 (0.507), PendingHit = 2771 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216263, Miss = 111724 (0.517), PendingHit = 2699 (0.0125)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217923, Miss = 111631 (0.512), PendingHit = 2892 (0.0133)
L2 Cache Total Miss Rate = 0.511
Stream 1: L2 Cache Miss Rate = 0.493
Stream 2: L2 Cache Miss Rate = 0.524
Stream 3: L2 Cache Miss Rate = 0.505
Stream 1: Accesses  = 1004238
Stream 1: Misses  = 494691
Stream 2: Accesses  = 815989
Stream 2: Misses  = 427648
Stream 3: Accesses  = 1805601
Stream 3: Misses  = 912153
Stream 1+2: Accesses  = 1820227
Stream 1+2: Misses  = 922339
Stream 1+2+3: Accesses  = 3625828
Stream 1+2+3: Misses  = 1834492
Total Accesses  = 2621590
MPKI-CORES
CORE_L2MPKI_0	34.213
CORE_L2MPKI_1	33.824
CORE_L2MPKI_2	32.978
CORE_L2MPKI_3	33.759
CORE_L2MPKI_4	31.994
CORE_L2MPKI_5	33.318
CORE_L2MPKI_6	34.163
CORE_L2MPKI_7	34.101
CORE_L2MPKI_8	33.192
CORE_L2MPKI_9	33.925
CORE_L2MPKI_10	2.656
CORE_L2MPKI_11	2.647
CORE_L2MPKI_12	2.642
CORE_L2MPKI_13	2.683
CORE_L2MPKI_14	2.672
CORE_L2MPKI_15	2.634
CORE_L2MPKI_16	2.764
CORE_L2MPKI_17	2.642
CORE_L2MPKI_18	2.613
CORE_L2MPKI_19	2.682
CORE_L2MPKI_20	2.607
CORE_L2MPKI_21	2.568
CORE_L2MPKI_22	2.780
CORE_L2MPKI_23	2.567
CORE_L2MPKI_24	2.568
CORE_L2MPKI_25	2.661
CORE_L2MPKI_26	2.606
CORE_L2MPKI_27	2.521
CORE_L2MPKI_28	2.618
CORE_L2MPKI_29	2.647
CORE_L2MPKI_30	2.667
CORE_L2MPKI_31	2.607
CORE_L2MPKI_32	2.573
CORE_L2MPKI_33	2.671
CORE_L2MPKI_34	2.664
CORE_L2MPKI_35	2.568
CORE_L2MPKI_36	2.591
CORE_L2MPKI_37	2.652
CORE_L2MPKI_38	2.623
CORE_L2MPKI_39	2.689
CORE_L2MPKI_40	2.659
CORE_L2MPKI_41	2.558
CORE_L2MPKI_42	2.614
CORE_L2MPKI_43	2.629
CORE_L2MPKI_44	2.566
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.534
CORE_L2MPKI_48	2.751
CORE_L2MPKI_49	2.701
CORE_L2MPKI_50	2.572
CORE_L2MPKI_51	2.630
CORE_L2MPKI_52	2.567
CORE_L2MPKI_53	2.563
CORE_L2MPKI_54	2.543
CORE_L2MPKI_55	2.571
CORE_L2MPKI_56	2.528
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.573
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 18.105
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.590
MISSES-CORES
CORE_MISSES_0	27882
CORE_MISSES_1	27398
CORE_MISSES_2	28300
CORE_MISSES_3	28369
CORE_MISSES_4	27024
CORE_MISSES_5	29110
CORE_MISSES_6	27771
CORE_MISSES_7	27654
CORE_MISSES_8	28312
CORE_MISSES_9	27858
CORE_MISSES_10	19443
CORE_MISSES_11	21585
CORE_MISSES_12	23395
CORE_MISSES_13	20205
CORE_MISSES_14	22981
CORE_MISSES_15	21740
CORE_MISSES_16	19129
CORE_MISSES_17	22222
CORE_MISSES_18	24045
CORE_MISSES_19	20268
CORE_MISSES_20	22459
CORE_MISSES_21	22208
CORE_MISSES_22	19618
CORE_MISSES_23	21950
CORE_MISSES_24	21544
CORE_MISSES_25	19703
CORE_MISSES_26	23551
CORE_MISSES_27	23760
CORE_MISSES_28	20933
CORE_MISSES_29	21572
CORE_MISSES_30	20463
CORE_MISSES_31	20739
CORE_MISSES_32	21727
CORE_MISSES_33	20532
CORE_MISSES_34	21338
CORE_MISSES_35	22329
CORE_MISSES_36	20954
CORE_MISSES_37	19388
CORE_MISSES_38	22466
CORE_MISSES_39	20414
CORE_MISSES_40	19925
CORE_MISSES_41	20499
CORE_MISSES_42	20190
CORE_MISSES_43	20946
CORE_MISSES_44	20346
CORE_MISSES_45	21216
CORE_MISSES_46	19594
CORE_MISSES_47	22048
CORE_MISSES_48	19775
CORE_MISSES_49	19738
CORE_MISSES_50	21154
CORE_MISSES_51	21334
CORE_MISSES_52	21171
CORE_MISSES_53	21638
CORE_MISSES_54	20445
CORE_MISSES_55	21358
CORE_MISSES_56	22235
CORE_MISSES_57	21187
CORE_MISSES_58	20505
CORE_MISSES_59	22158
L2_MISSES = 1339801
L2_total_cache_accesses = 2621590
L2_total_cache_misses = 1339801
L2_total_cache_miss_rate = 0.5111
L2_total_cache_pending_hits = 33342
L2_total_cache_reservation_fails = 713292
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 553128
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4877
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 754
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2896
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 923115
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22894
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 132886
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 97365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53862
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2286
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6041
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12161799
icnt_total_pkts_simt_to_mem=2952589
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.3949
gpu_ipc_2 =     110.9147
gpu_ipc_3 =     163.0158
gpu_tot_sim_cycle_stream_1 = 1667042
gpu_tot_sim_cycle_stream_2 = 1667042
gpu_tot_sim_cycle_stream_3 = 1665699
gpu_sim_insn_1 = 8993510
gpu_sim_insn_2 = 184899520
gpu_sim_insn_3 = 271535328
gpu_sim_cycle = 1667043
gpu_sim_insn = 465428358
gpu_ipc =     279.1940
gpu_tot_sim_cycle = 1667043
gpu_tot_sim_insn = 465428358
gpu_tot_ipc =     279.1940
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9186352
gpu_stall_icnt2sh    = 14628917
gpu_total_sim_rate=173150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8040924
	L1I_total_cache_misses = 18900
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 82436, Miss = 65299, Miss_rate = 0.792, Pending_hits = 5125, Reservation_fails = 1453337
	L1D_cache_core[1]: Access = 81872, Miss = 64572, Miss_rate = 0.789, Pending_hits = 5274, Reservation_fails = 1447379
	L1D_cache_core[2]: Access = 83892, Miss = 66178, Miss_rate = 0.789, Pending_hits = 5350, Reservation_fails = 1462917
	L1D_cache_core[3]: Access = 84154, Miss = 66299, Miss_rate = 0.788, Pending_hits = 5378, Reservation_fails = 1460597
	L1D_cache_core[4]: Access = 80955, Miss = 64231, Miss_rate = 0.793, Pending_hits = 5070, Reservation_fails = 1448039
	L1D_cache_core[5]: Access = 85165, Miss = 67778, Miss_rate = 0.796, Pending_hits = 5351, Reservation_fails = 1475048
	L1D_cache_core[6]: Access = 83180, Miss = 65601, Miss_rate = 0.789, Pending_hits = 5230, Reservation_fails = 1457141
	L1D_cache_core[7]: Access = 82735, Miss = 65590, Miss_rate = 0.793, Pending_hits = 5231, Reservation_fails = 1443724
	L1D_cache_core[8]: Access = 83848, Miss = 66867, Miss_rate = 0.797, Pending_hits = 5433, Reservation_fails = 1495863
	L1D_cache_core[9]: Access = 81881, Miss = 65424, Miss_rate = 0.799, Pending_hits = 5262, Reservation_fails = 1462252
	L1D_cache_core[10]: Access = 19521, Miss = 19521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30686
	L1D_cache_core[11]: Access = 21536, Miss = 21536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25024
	L1D_cache_core[12]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18030
	L1D_cache_core[13]: Access = 19979, Miss = 19979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26912
	L1D_cache_core[14]: Access = 22679, Miss = 22679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20714
	L1D_cache_core[15]: Access = 21710, Miss = 21710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19593
	L1D_cache_core[16]: Access = 18619, Miss = 18619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31113
	L1D_cache_core[17]: Access = 22247, Miss = 22247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23671
	L1D_cache_core[18]: Access = 24286, Miss = 24286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10252
	L1D_cache_core[19]: Access = 20124, Miss = 20124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30793
	L1D_cache_core[20]: Access = 22616, Miss = 22616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18125
	L1D_cache_core[21]: Access = 22860, Miss = 22860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18367
	L1D_cache_core[22]: Access = 18851, Miss = 18851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33300
	L1D_cache_core[23]: Access = 22460, Miss = 22460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19324
	L1D_cache_core[24]: Access = 22048, Miss = 22048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[25]: Access = 19773, Miss = 19773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28789
	L1D_cache_core[26]: Access = 23858, Miss = 23858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135
	L1D_cache_core[27]: Access = 24756, Miss = 24756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2512
	L1D_cache_core[28]: Access = 21259, Miss = 21259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25563
	L1D_cache_core[29]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25489
	L1D_cache_core[30]: Access = 19662, Miss = 19662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26692
	L1D_cache_core[31]: Access = 21139, Miss = 21139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22929
	L1D_cache_core[32]: Access = 22282, Miss = 22282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16386
	L1D_cache_core[33]: Access = 20345, Miss = 20345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32840
	L1D_cache_core[34]: Access = 21558, Miss = 21558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 23199, Miss = 23199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 21032, Miss = 21032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20584
	L1D_cache_core[37]: Access = 19481, Miss = 19481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27883
	L1D_cache_core[38]: Access = 22611, Miss = 22611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18121
	L1D_cache_core[39]: Access = 19590, Miss = 19590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27061
	L1D_cache_core[40]: Access = 19880, Miss = 19880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21017
	L1D_cache_core[41]: Access = 20997, Miss = 20997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19689
	L1D_cache_core[42]: Access = 20271, Miss = 20271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21150
	L1D_cache_core[43]: Access = 21469, Miss = 21469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 21113, Miss = 21113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21396
	L1D_cache_core[45]: Access = 21406, Miss = 21406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19523
	L1D_cache_core[46]: Access = 20062, Miss = 20062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30707
	L1D_cache_core[47]: Access = 23176, Miss = 23176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12576
	L1D_cache_core[48]: Access = 18513, Miss = 18513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33367
	L1D_cache_core[49]: Access = 19438, Miss = 19438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30162
	L1D_cache_core[50]: Access = 21777, Miss = 21777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18690
	L1D_cache_core[51]: Access = 21520, Miss = 21520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16573
	L1D_cache_core[52]: Access = 21833, Miss = 21833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17990
	L1D_cache_core[53]: Access = 22735, Miss = 22735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11955
	L1D_cache_core[54]: Access = 21202, Miss = 21202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22113
	L1D_cache_core[55]: Access = 22012, Miss = 22012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17726
	L1D_cache_core[56]: Access = 23282, Miss = 23282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 22119, Miss = 22119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18031
	L1D_cache_core[58]: Access = 21126, Miss = 21126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21637
	L1D_cache_core[59]: Access = 23171, Miss = 23171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8704
	L1D_total_cache_accesses = 1902209
	L1D_total_cache_misses = 1729930
	L1D_total_cache_miss_rate = 0.9094
	L1D_total_cache_pending_hits = 52704
	L1D_total_cache_reservation_fails = 15650201
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 761316
	L1C_total_cache_misses = 9674
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3291449
	L1T_total_cache_misses = 1212974
	L1T_total_cache_miss_rate = 0.3685
	L1T_total_cache_pending_hits = 2078475
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1478274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13005895
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 751642
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9674
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2078475
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1212974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2644306
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8022024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18900
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1740, 2165, 1753, 2530, 2106, 2504, 2125, 2569, 1642, 2137, 2135, 2137, 1600, 2167, 2164, 2049, 1957, 3511, 1680, 2517, 2080, 2133, 2110, 2595, 2095, 1576, 2108, 2033, 1607, 1927, 2125, 2057, 2005, 1638, 1195, 2122, 1655, 1193, 1649, 2057, 1551, 1694, 1879, 1625, 1464, 1653, 2220, 
gpgpu_n_tot_thrd_icount = 492489312
gpgpu_n_tot_w_icount = 15390291
gpgpu_n_stall_shd_mem = 30876334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1478251
gpgpu_n_mem_write_global = 254198
gpgpu_n_mem_texture = 1212956
gpgpu_n_mem_const = 6315
gpgpu_n_load_insn  = 33348209
gpgpu_n_store_insn = 1284112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15595200
gpgpu_n_const_mem_insn = 16585184
gpgpu_n_param_mem_insn = 5794763
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16283147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40417050	W0_Idle:6435386	W0_Scoreboard:137802059	W1:173836	W2:139442	W3:139713	W4:108464	W5:77554	W6:37652	W7:19830	W8:6947	W9:2707	W10:1013	W11:793	W12:727	W13:599	W14:840	W15:648	W16:1308	W17:2240	W18:2704	W19:7168	W20:7463	W21:12987	W22:18111	W23:16214	W24:17938	W25:19031	W26:12970	W27:7278	W28:3678	W29:1587	W30:514	W31:0	W32:14548709
Warp Occupancy Distribution:
Stall:30272045	W0_Idle:2867338	W0_Scoreboard:29689214	W1:173836	W2:139442	W3:139713	W4:108464	W5:77554	W6:37652	W7:19830	W8:6947	W9:2707	W10:1013	W11:793	W12:727	W13:599	W14:840	W15:648	W16:1308	W17:2240	W18:2704	W19:7168	W20:7463	W21:12987	W22:18111	W23:16214	W24:17938	W25:19031	W26:12970	W27:7278	W28:3678	W29:1587	W30:514	W31:0	W32:3011167
Warp Occupancy Distribution:
Stall:5532233	W0_Idle:1479884	W0_Scoreboard:53873327	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5796276
warp_utilization0: 0.076936
warp_utilization1: 0.057784
warp_utilization2: 0.086925
traffic_breakdown_coretomem[CONST_ACC_R] = 50520 {8:6315,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11826008 {8:1478251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13696112 {40:210984,72:9693,136:33521,}
traffic_breakdown_coretomem[INST_ACC_R] = 24216 {8:3027,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9703648 {8:1212956,}
traffic_breakdown_memtocore[CONST_ACC_R] = 454680 {72:6315,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200980936 {136:1477801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2033008 {8:254126,}
traffic_breakdown_memtocore[INST_ACC_R] = 411672 {136:3027,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164924072 {136:1212677,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 630 
averagemflatency_1 = 716 
averagemflatency_2= 577 
averagemflatency_3 = 577 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1667042 
mrq_lat_table:709851 	28116 	35507 	77175 	223019 	245808 	217754 	125032 	32376 	2368 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8382 	29979 	73248 	190521 	866788 	1444239 	332073 	5475 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	365611 	103369 	152571 	299381 	528652 	770946 	651824 	79770 	2213 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	103453 	2348450 	242692 	2194 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	67865 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	265 	3066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.314723  1.325927  1.345038  1.343346  1.503704  1.517134  1.398797  1.407849  1.457663  1.466300  1.451735  1.445285  1.305835  1.300539  1.298547  1.299658 
dram[1]:  1.320857  1.330747  1.347737  1.341554  1.513971  1.497895  1.408191  1.396234  1.460696  1.439535  1.445865  1.432250  1.297163  1.299747  1.306356  1.294007 
dram[2]:  1.326107  1.323258  1.351140  1.331520  1.527087  1.506844  1.417406  1.411627  1.460506  1.457110  1.447671  1.434852  1.314542  1.295295  1.291569  1.297609 
dram[3]:  1.317257  1.320916  1.328174  1.350766  1.499268  1.510988  1.390683  1.419804  1.461549  1.475390  1.441696  1.434666  1.290750  1.288047  1.297170  1.302769 
dram[4]:  1.319020  1.311322  1.334293  1.350089  1.520523  1.512584  1.412575  1.414961  1.458973  1.447499  1.436552  1.447850  1.303877  1.295269  1.304570  1.300386 
dram[5]:  1.327571  1.319914  1.336382  1.335856  1.516333  1.494997  1.403912  1.401288  1.458159  1.463145  1.447993  1.443985  1.290263  1.296239  1.303118  1.294197 
average row locality = 1697020/1219044 = 1.392091
average row locality_1 = 715933/453038 = 1.580294
average row locality_2 = 499836/392899 = 1.272174
average row locality_3 = 481251/373107 = 1.289847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13705     13653     13983     13921     16811     16890     17760     17626     17603     17311     17400     17439     15286     15236     14058     13926 
dram[1]:     13712     13659     13882     13953     16861     16831     17609     17757     17449     17405     17222     17214     15008     14991     14003     13957 
dram[2]:     13779     13579     13949     13964     16813     16992     17665     17753     17469     17497     17357     17239     15275     15201     13883     13873 
dram[3]:     13590     13610     13895     13818     16954     17150     17737     17743     17502     17812     17269     17153     15058     14920     14107     13837 
dram[4]:     13682     13616     14078     13953     16933     17122     17811     17783     17495     17496     17509     17351     15315     15076     14043     13974 
dram[5]:     13668     13762     13953     13916     16898     17111     17735     17596     17582     17695     17396     17277     14966     14915     13909     13904 
total reads: 1514084
bank skew: 17812/13579 = 1.31
chip skew: 253237/251513 = 1.01
number of total write accesses:
dram[0]:       895       907      1224      1240      4301      4494      2233      2212      3055      2943      2557      2623       448       455       513       508 
dram[1]:       898       922      1245      1224      4433      4167      2231      2191      2954      2796      2569      2531       449       411       508       510 
dram[2]:       901       912      1227      1210      4441      4253      2302      2183      3092      2955      2534      2474       418       327       518       511 
dram[3]:       913       928      1209      1266      4550      4303      2204      2361      3024      3081      2661      2588       431       306       516       513 
dram[4]:       909       920      1209      1249      4479      4334      2297      2269      2935      2879      2574      2486       458       282       516       525 
dram[5]:       922       926      1243      1266      4502      4254      2362      2207      2997      3048      2734      2650       432       287       510       525 
total reads: 182945
bank skew: 4550/282 = 16.13
chip skew: 30865/30039 = 1.03
average mf latency per bank:
dram[0]:        746       715       843       822      1223      1206      1710      1660      1275      1246      1153      1111      1011       998       809       800
dram[1]:        665       696       744       819      1087      1241      1532      1652      1163      1261      1040      1077       878       936       695       739
dram[2]:        722       766       822       885      1216      1346      1669      1777      1266      1326      1144      1186      1005      1239       803       843
dram[3]:        674       682       777       788      1125      1185      1561      1560      1191      1185      1054      1060       909       902       721       710
dram[4]:        746       747       856       875      1237      1294      1695      1721      1297      1294      1159      1163      1047      1037       819       818
dram[5]:        657       697       773       817      1146      1224      1542      1618      1167      1203      1035      1055       908       929       712       724
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      4447      4838      4080      4337
dram[2]:       4788      5151      4097      5037      5043      3694      4480      4867      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      5149
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244723 n_act=203252 n_pre=203236 n_req=273432 n_req_1=67564 n_req_2=83770 n_req_3=122098 n_rd=505210 n_write=44075 bw_util=0.4815 bw_util_1=0.1104 bw_util_2=0.151 bw_util_3=0.2201 blp=5.861722 blp_1= 2.086253 blp_2= 2.255045 blp_3= 2.825322
 n_activity=2101864 dram_eff=0.504 dram_eff_1=0.1155 dram_eff_2=0.1581 dram_eff_3=0.2304
bk0: 27410a 1628965i bk1: 27306a 1629174i bk2: 27966a 1589187i bk3: 27842a 1582367i bk4: 33622a 1226279i bk5: 33778a 1207491i bk6: 35520a 1336825i bk7: 35252a 1337267i bk8: 35206a 1337553i bk9: 34622a 1358805i bk10: 34800a 1367152i bk11: 34876a 1350193i bk12: 30572a 1570710i bk13: 30470a 1568487i bk14: 28116a 1588910i bk15: 27852a 1593467i 
bw_dist = 0.110	0.151	0.220	0.474	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28307
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1249069 n_act=202543 n_pre=202527 n_req=271953 n_req_1=65816 n_req_2=83863 n_req_3=122274 n_rd=503020 n_write=43337 bw_util=0.4791 bw_util_1=0.1076 bw_util_2=0.1512 bw_util_3=0.2203 blp=5.723576 blp_1= 2.030190 blp_2= 2.234138 blp_3= 2.795748
 n_activity=2109492 dram_eff=0.4998 dram_eff_1=0.1122 dram_eff_2=0.1577 dram_eff_3=0.2299
bk0: 27424a 1636797i bk1: 27318a 1629934i bk2: 27764a 1599569i bk3: 27906a 1584291i bk4: 33722a 1250019i bk5: 33658a 1243232i bk6: 35218a 1365735i bk7: 35514a 1338777i bk8: 34898a 1368193i bk9: 34810a 1370717i bk10: 34442a 1384487i bk11: 34428a 1368234i bk12: 30016a 1590187i bk13: 29982a 1587627i bk14: 28006a 1607801i bk15: 27914a 1597622i 
bw_dist = 0.108	0.151	0.220	0.480	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.7302
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1247086 n_act=202628 n_pre=202613 n_req=272946 n_req_1=66853 n_req_2=83794 n_req_3=122299 n_rd=504568 n_write=43601 bw_util=0.4808 bw_util_1=0.1093 bw_util_2=0.1511 bw_util_3=0.2204 blp=5.862924 blp_1= 2.058294 blp_2= 2.254834 blp_3= 2.840867
 n_activity=2096441 dram_eff=0.5046 dram_eff_1=0.1147 dram_eff_2=0.1586 dram_eff_3=0.2313
bk0: 27558a 1625346i bk1: 27158a 1627143i bk2: 27898a 1584380i bk3: 27928a 1575392i bk4: 33626a 1219920i bk5: 33984a 1212251i bk6: 35330a 1348688i bk7: 35506a 1331763i bk8: 34936a 1346150i bk9: 34994a 1342641i bk10: 34712a 1376943i bk11: 34474a 1368932i bk12: 30550a 1578983i bk13: 30402a 1578311i bk14: 27766a 1598767i bk15: 27746a 1596957i 
bw_dist = 0.109	0.151	0.220	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.34682
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244765 n_act=203491 n_pre=203477 n_req=273132 n_req_1=67065 n_req_2=83777 n_req_3=122290 n_rd=504304 n_write=44459 bw_util=0.4808 bw_util_1=0.1093 bw_util_2=0.151 bw_util_3=0.2204 blp=5.768892 blp_1= 2.044470 blp_2= 2.221819 blp_3= 2.812212
 n_activity=2114002 dram_eff=0.5005 dram_eff_1=0.1138 dram_eff_2=0.1572 dram_eff_3=0.2294
bk0: 27180a 1633870i bk1: 27220a 1630709i bk2: 27790a 1589771i bk3: 27636a 1590987i bk4: 33908a 1228554i bk5: 34300a 1224526i bk6: 35474a 1353193i bk7: 35482a 1336094i bk8: 35004a 1353354i bk9: 35624a 1340069i bk10: 34536a 1364723i bk11: 34306a 1366760i bk12: 30116a 1582472i bk13: 29840a 1595893i bk14: 28214a 1594976i bk15: 27674a 1606747i 
bw_dist = 0.109	0.151	0.220	0.480	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81606
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1243262 n_act=203558 n_pre=203543 n_req=273962 n_req_1=67883 n_req_2=83866 n_req_3=122213 n_rd=506462 n_write=43671 bw_util=0.4826 bw_util_1=0.111 bw_util_2=0.1512 bw_util_3=0.2203 blp=5.876832 blp_1= 2.073523 blp_2= 2.251037 blp_3= 2.842619
 n_activity=2100773 dram_eff=0.5055 dram_eff_1=0.1163 dram_eff_2=0.1584 dram_eff_3=0.2308
bk0: 27364a 1622844i bk1: 27232a 1618482i bk2: 28156a 1574859i bk3: 27906a 1571047i bk4: 33866a 1212180i bk5: 34244a 1214095i bk6: 35620a 1336955i bk7: 35562a 1328747i bk8: 34990a 1356135i bk9: 34990a 1352202i bk10: 35018a 1357587i bk11: 34702a 1366458i bk12: 30630a 1570039i bk13: 30152a 1588886i bk14: 28086a 1598237i bk15: 27944a 1590572i 
bw_dist = 0.111	0.151	0.220	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.37273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244246 n_act=203571 n_pre=203556 n_req=273212 n_req_1=67248 n_req_2=83781 n_req_3=122183 n_rd=504560 n_write=44563 bw_util=0.481 bw_util_1=0.1097 bw_util_2=0.1511 bw_util_3=0.2203 blp=5.764627 blp_1= 2.057838 blp_2= 2.225711 blp_3= 2.790330
 n_activity=2115898 dram_eff=0.5003 dram_eff_1=0.1141 dram_eff_2=0.1571 dram_eff_3=0.2291
bk0: 27336a 1638753i bk1: 27524a 1625765i bk2: 27906a 1586643i bk3: 27830a 1577920i bk4: 33796a 1236084i bk5: 34222a 1227330i bk6: 35470a 1345237i bk7: 35192a 1340153i bk8: 35164a 1364419i bk9: 35390a 1336419i bk10: 34792a 1364035i bk11: 34554a 1354922i bk12: 29931a 1590262i bk13: 29827a 1598788i bk14: 27818a 1608632i bk15: 27808a 1597268i 
bw_dist = 0.110	0.151	0.220	0.481	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.78992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 247819, Miss = 126614, Miss_rate = 0.511, Pending_hits = 3111, Reservation_fails = 72174
L2_cache_bank[1]: Access = 246395, Miss = 126007, Miss_rate = 0.511, Pending_hits = 3039, Reservation_fails = 67834
L2_cache_bank[2]: Access = 243374, Miss = 125747, Miss_rate = 0.517, Pending_hits = 3103, Reservation_fails = 47533
L2_cache_bank[3]: Access = 244623, Miss = 125772, Miss_rate = 0.514, Pending_hits = 3087, Reservation_fails = 60650
L2_cache_bank[4]: Access = 247315, Miss = 126190, Miss_rate = 0.510, Pending_hits = 3064, Reservation_fails = 74069
L2_cache_bank[5]: Access = 250428, Miss = 126098, Miss_rate = 0.504, Pending_hits = 3177, Reservation_fails = 83529
L2_cache_bank[6]: Access = 243474, Miss = 126112, Miss_rate = 0.518, Pending_hits = 2972, Reservation_fails = 50523
L2_cache_bank[7]: Access = 244958, Miss = 126050, Miss_rate = 0.515, Pending_hits = 3143, Reservation_fails = 55007
L2_cache_bank[8]: Access = 247635, Miss = 126867, Miss_rate = 0.512, Pending_hits = 3045, Reservation_fails = 82841
L2_cache_bank[9]: Access = 248696, Miss = 126374, Miss_rate = 0.508, Pending_hits = 3075, Reservation_fails = 78100
L2_cache_bank[10]: Access = 243451, Miss = 126108, Miss_rate = 0.518, Pending_hits = 3000, Reservation_fails = 56088
L2_cache_bank[11]: Access = 245983, Miss = 126176, Miss_rate = 0.513, Pending_hits = 3216, Reservation_fails = 61147
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247819, Miss = 126614 (0.511), PendingHit = 3111 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246395, Miss = 126007 (0.511), PendingHit = 3039 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243374, Miss = 125747 (0.517), PendingHit = 3103 (0.0127)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244623, Miss = 125772 (0.514), PendingHit = 3087 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247315, Miss = 126190 (0.51), PendingHit = 3064 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250428, Miss = 126098 (0.504), PendingHit = 3177 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243474, Miss = 126112 (0.518), PendingHit = 2972 (0.0122)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244958, Miss = 126050 (0.515), PendingHit = 3143 (0.0128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247635, Miss = 126867 (0.512), PendingHit = 3045 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248696, Miss = 126374 (0.508), PendingHit = 3075 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243451, Miss = 126108 (0.518), PendingHit = 3000 (0.0123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 245983, Miss = 126176 (0.513), PendingHit = 3216 (0.0131)
L2 Cache Total Miss Rate = 0.513
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.508
Stream 1: Accesses  = 1133997
Stream 1: Misses  = 562577
Stream 2: Accesses  = 920181
Stream 2: Misses  = 480960
Stream 3: Accesses  = 2033970
Stream 3: Misses  = 1033155
Stream 1+2: Accesses  = 2054178
Stream 1+2: Misses  = 1043537
Stream 1+2+3: Accesses  = 4088148
Stream 1+2+3: Misses  = 2076692
Total Accesses  = 2954151
MPKI-CORES
CORE_L2MPKI_0	36.179
CORE_L2MPKI_1	35.947
CORE_L2MPKI_2	35.107
CORE_L2MPKI_3	35.888
CORE_L2MPKI_4	34.080
CORE_L2MPKI_5	35.403
CORE_L2MPKI_6	36.288
CORE_L2MPKI_7	36.149
CORE_L2MPKI_8	35.547
CORE_L2MPKI_9	36.159
CORE_L2MPKI_10	2.648
CORE_L2MPKI_11	2.635
CORE_L2MPKI_12	2.641
CORE_L2MPKI_13	2.664
CORE_L2MPKI_14	2.690
CORE_L2MPKI_15	2.628
CORE_L2MPKI_16	2.744
CORE_L2MPKI_17	2.634
CORE_L2MPKI_18	2.604
CORE_L2MPKI_19	2.659
CORE_L2MPKI_20	2.591
CORE_L2MPKI_21	2.567
CORE_L2MPKI_22	2.762
CORE_L2MPKI_23	2.565
CORE_L2MPKI_24	2.561
CORE_L2MPKI_25	2.634
CORE_L2MPKI_26	2.624
CORE_L2MPKI_27	2.518
CORE_L2MPKI_28	2.605
CORE_L2MPKI_29	2.631
CORE_L2MPKI_30	2.740
CORE_L2MPKI_31	2.606
CORE_L2MPKI_32	2.578
CORE_L2MPKI_33	2.662
CORE_L2MPKI_34	2.651
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.594
CORE_L2MPKI_37	2.643
CORE_L2MPKI_38	2.650
CORE_L2MPKI_39	2.731
CORE_L2MPKI_40	2.667
CORE_L2MPKI_41	2.558
CORE_L2MPKI_42	2.611
CORE_L2MPKI_43	2.618
CORE_L2MPKI_44	2.556
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.577
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.806
CORE_L2MPKI_49	2.728
CORE_L2MPKI_50	2.567
CORE_L2MPKI_51	2.619
CORE_L2MPKI_52	2.561
CORE_L2MPKI_53	2.562
CORE_L2MPKI_54	2.546
CORE_L2MPKI_55	2.563
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.572
CORE_L2MPKI_59	2.551
Avg_MPKI_Stream1= 19.165
Avg_MPKI_Stream2= 2.624
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	31953
CORE_MISSES_1	31442
CORE_MISSES_2	32355
CORE_MISSES_3	32432
CORE_MISSES_4	31114
CORE_MISSES_5	33322
CORE_MISSES_6	31810
CORE_MISSES_7	31698
CORE_MISSES_8	32457
CORE_MISSES_9	32167
CORE_MISSES_10	22022
CORE_MISSES_11	24152
CORE_MISSES_12	26299
CORE_MISSES_13	22692
CORE_MISSES_14	25890
CORE_MISSES_15	24314
CORE_MISSES_16	21748
CORE_MISSES_17	24947
CORE_MISSES_18	27012
CORE_MISSES_19	22751
CORE_MISSES_20	24979
CORE_MISSES_21	25026
CORE_MISSES_22	22136
CORE_MISSES_23	24551
CORE_MISSES_24	24105
CORE_MISSES_25	22134
CORE_MISSES_26	26692
CORE_MISSES_27	26649
CORE_MISSES_28	23505
CORE_MISSES_29	24135
CORE_MISSES_30	22898
CORE_MISSES_31	23522
CORE_MISSES_32	24520
CORE_MISSES_33	22999
CORE_MISSES_34	24249
CORE_MISSES_35	25431
CORE_MISSES_36	23283
CORE_MISSES_37	21900
CORE_MISSES_38	25414
CORE_MISSES_39	22832
CORE_MISSES_40	22576
CORE_MISSES_41	22947
CORE_MISSES_42	22482
CORE_MISSES_43	23928
CORE_MISSES_44	23001
CORE_MISSES_45	23483
CORE_MISSES_46	22044
CORE_MISSES_47	25053
CORE_MISSES_48	22131
CORE_MISSES_49	22438
CORE_MISSES_50	23831
CORE_MISSES_51	23923
CORE_MISSES_52	23878
CORE_MISSES_53	24748
CORE_MISSES_54	22996
CORE_MISSES_55	24034
CORE_MISSES_56	25096
CORE_MISSES_57	23801
CORE_MISSES_58	23048
CORE_MISSES_59	25140
L2_MISSES = 1514115
L2_total_cache_accesses = 2954151
L2_total_cache_misses = 1514115
L2_total_cache_miss_rate = 0.5125
L2_total_cache_pending_hits = 37032
L2_total_cache_reservation_fails = 789495
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 228327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1247942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 613726
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4949
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 815
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2977
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1037570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25556
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 149625
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 106307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59562
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 227
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6923
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13740596
icnt_total_pkts_simt_to_mem=3319201
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.3949
gpu_ipc_2 =     110.9147
gpu_ipc_3 =     163.0158
gpu_tot_sim_cycle_stream_1 = 1667042
gpu_tot_sim_cycle_stream_2 = 1667042
gpu_tot_sim_cycle_stream_3 = 1665699
gpu_sim_insn_1 = 8993510
gpu_sim_insn_2 = 184899520
gpu_sim_insn_3 = 271535328
gpu_sim_cycle = 1667043
gpu_sim_insn = 465428358
gpu_ipc =     279.1940
gpu_tot_sim_cycle = 1667043
gpu_tot_sim_insn = 465428358
gpu_tot_ipc =     279.1940
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9186352
gpu_stall_icnt2sh    = 14628917
gpu_total_sim_rate=173150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8040924
	L1I_total_cache_misses = 18900
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 82436, Miss = 65299, Miss_rate = 0.792, Pending_hits = 5125, Reservation_fails = 1453337
	L1D_cache_core[1]: Access = 81872, Miss = 64572, Miss_rate = 0.789, Pending_hits = 5274, Reservation_fails = 1447379
	L1D_cache_core[2]: Access = 83892, Miss = 66178, Miss_rate = 0.789, Pending_hits = 5350, Reservation_fails = 1462917
	L1D_cache_core[3]: Access = 84154, Miss = 66299, Miss_rate = 0.788, Pending_hits = 5378, Reservation_fails = 1460597
	L1D_cache_core[4]: Access = 80955, Miss = 64231, Miss_rate = 0.793, Pending_hits = 5070, Reservation_fails = 1448039
	L1D_cache_core[5]: Access = 85165, Miss = 67778, Miss_rate = 0.796, Pending_hits = 5351, Reservation_fails = 1475048
	L1D_cache_core[6]: Access = 83180, Miss = 65601, Miss_rate = 0.789, Pending_hits = 5230, Reservation_fails = 1457141
	L1D_cache_core[7]: Access = 82735, Miss = 65590, Miss_rate = 0.793, Pending_hits = 5231, Reservation_fails = 1443724
	L1D_cache_core[8]: Access = 83848, Miss = 66867, Miss_rate = 0.797, Pending_hits = 5433, Reservation_fails = 1495863
	L1D_cache_core[9]: Access = 81881, Miss = 65424, Miss_rate = 0.799, Pending_hits = 5262, Reservation_fails = 1462252
	L1D_cache_core[10]: Access = 19521, Miss = 19521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30686
	L1D_cache_core[11]: Access = 21536, Miss = 21536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25024
	L1D_cache_core[12]: Access = 23428, Miss = 23428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18030
	L1D_cache_core[13]: Access = 19979, Miss = 19979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26912
	L1D_cache_core[14]: Access = 22679, Miss = 22679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20714
	L1D_cache_core[15]: Access = 21710, Miss = 21710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19593
	L1D_cache_core[16]: Access = 18619, Miss = 18619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31113
	L1D_cache_core[17]: Access = 22247, Miss = 22247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23671
	L1D_cache_core[18]: Access = 24286, Miss = 24286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10252
	L1D_cache_core[19]: Access = 20124, Miss = 20124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30793
	L1D_cache_core[20]: Access = 22616, Miss = 22616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18125
	L1D_cache_core[21]: Access = 22860, Miss = 22860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18367
	L1D_cache_core[22]: Access = 18851, Miss = 18851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33300
	L1D_cache_core[23]: Access = 22460, Miss = 22460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19324
	L1D_cache_core[24]: Access = 22048, Miss = 22048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[25]: Access = 19773, Miss = 19773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28789
	L1D_cache_core[26]: Access = 23858, Miss = 23858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135
	L1D_cache_core[27]: Access = 24756, Miss = 24756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2512
	L1D_cache_core[28]: Access = 21259, Miss = 21259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25563
	L1D_cache_core[29]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25489
	L1D_cache_core[30]: Access = 19662, Miss = 19662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26692
	L1D_cache_core[31]: Access = 21139, Miss = 21139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22929
	L1D_cache_core[32]: Access = 22282, Miss = 22282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16386
	L1D_cache_core[33]: Access = 20345, Miss = 20345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32840
	L1D_cache_core[34]: Access = 21558, Miss = 21558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 23199, Miss = 23199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 21032, Miss = 21032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20584
	L1D_cache_core[37]: Access = 19481, Miss = 19481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27883
	L1D_cache_core[38]: Access = 22611, Miss = 22611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18121
	L1D_cache_core[39]: Access = 19590, Miss = 19590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27061
	L1D_cache_core[40]: Access = 19880, Miss = 19880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21017
	L1D_cache_core[41]: Access = 20997, Miss = 20997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19689
	L1D_cache_core[42]: Access = 20271, Miss = 20271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21150
	L1D_cache_core[43]: Access = 21469, Miss = 21469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 21113, Miss = 21113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21396
	L1D_cache_core[45]: Access = 21406, Miss = 21406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19523
	L1D_cache_core[46]: Access = 20062, Miss = 20062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30707
	L1D_cache_core[47]: Access = 23176, Miss = 23176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12576
	L1D_cache_core[48]: Access = 18513, Miss = 18513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33367
	L1D_cache_core[49]: Access = 19438, Miss = 19438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30162
	L1D_cache_core[50]: Access = 21777, Miss = 21777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18690
	L1D_cache_core[51]: Access = 21520, Miss = 21520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16573
	L1D_cache_core[52]: Access = 21833, Miss = 21833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17990
	L1D_cache_core[53]: Access = 22735, Miss = 22735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11955
	L1D_cache_core[54]: Access = 21202, Miss = 21202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22113
	L1D_cache_core[55]: Access = 22012, Miss = 22012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17726
	L1D_cache_core[56]: Access = 23282, Miss = 23282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 22119, Miss = 22119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18031
	L1D_cache_core[58]: Access = 21126, Miss = 21126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21637
	L1D_cache_core[59]: Access = 23171, Miss = 23171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8704
	L1D_total_cache_accesses = 1902209
	L1D_total_cache_misses = 1729930
	L1D_total_cache_miss_rate = 0.9094
	L1D_total_cache_pending_hits = 52704
	L1D_total_cache_reservation_fails = 15650201
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 761316
	L1C_total_cache_misses = 9674
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3291449
	L1T_total_cache_misses = 1212974
	L1T_total_cache_miss_rate = 0.3685
	L1T_total_cache_pending_hits = 2078475
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1478274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13005895
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 751642
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9674
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2078475
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1212974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2644306
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8022024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18900
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1740, 2165, 1753, 2530, 2106, 2504, 2125, 2569, 1642, 2137, 2135, 2137, 1600, 2167, 2164, 2049, 1957, 3511, 1680, 2517, 2080, 2133, 2110, 2595, 2095, 1576, 2108, 2033, 1607, 1927, 2125, 2057, 2005, 1638, 1195, 2122, 1655, 1193, 1649, 2057, 1551, 1694, 1879, 1625, 1464, 1653, 2220, 
gpgpu_n_tot_thrd_icount = 492489312
gpgpu_n_tot_w_icount = 15390291
gpgpu_n_stall_shd_mem = 30876334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1478251
gpgpu_n_mem_write_global = 254198
gpgpu_n_mem_texture = 1212956
gpgpu_n_mem_const = 6315
gpgpu_n_load_insn  = 33348209
gpgpu_n_store_insn = 1284112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15595200
gpgpu_n_const_mem_insn = 16585184
gpgpu_n_param_mem_insn = 5794763
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16283147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40417050	W0_Idle:6435386	W0_Scoreboard:137802059	W1:173836	W2:139442	W3:139713	W4:108464	W5:77554	W6:37652	W7:19830	W8:6947	W9:2707	W10:1013	W11:793	W12:727	W13:599	W14:840	W15:648	W16:1308	W17:2240	W18:2704	W19:7168	W20:7463	W21:12987	W22:18111	W23:16214	W24:17938	W25:19031	W26:12970	W27:7278	W28:3678	W29:1587	W30:514	W31:0	W32:14548709
Warp Occupancy Distribution:
Stall:30272045	W0_Idle:2867338	W0_Scoreboard:29689214	W1:173836	W2:139442	W3:139713	W4:108464	W5:77554	W6:37652	W7:19830	W8:6947	W9:2707	W10:1013	W11:793	W12:727	W13:599	W14:840	W15:648	W16:1308	W17:2240	W18:2704	W19:7168	W20:7463	W21:12987	W22:18111	W23:16214	W24:17938	W25:19031	W26:12970	W27:7278	W28:3678	W29:1587	W30:514	W31:0	W32:3011167
Warp Occupancy Distribution:
Stall:5532233	W0_Idle:1479884	W0_Scoreboard:53873327	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5796276
warp_utilization0: 0.076936
warp_utilization1: 0.057784
warp_utilization2: 0.086925
traffic_breakdown_coretomem[CONST_ACC_R] = 50520 {8:6315,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11826008 {8:1478251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13696112 {40:210984,72:9693,136:33521,}
traffic_breakdown_coretomem[INST_ACC_R] = 24216 {8:3027,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9703648 {8:1212956,}
traffic_breakdown_memtocore[CONST_ACC_R] = 454680 {72:6315,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200980936 {136:1477801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2033008 {8:254126,}
traffic_breakdown_memtocore[INST_ACC_R] = 411672 {136:3027,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164924072 {136:1212677,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 630 
averagemflatency_1 = 716 
averagemflatency_2= 577 
averagemflatency_3 = 577 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1667042 
mrq_lat_table:709851 	28116 	35507 	77175 	223019 	245808 	217754 	125032 	32376 	2368 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8382 	29979 	73248 	190521 	866788 	1444239 	332073 	5475 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	365611 	103369 	152571 	299381 	528652 	770946 	651824 	79770 	2213 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	103453 	2348450 	242692 	2194 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	67865 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	265 	3066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.314723  1.325927  1.345038  1.343346  1.503704  1.517134  1.398797  1.407849  1.457663  1.466300  1.451735  1.445285  1.305835  1.300539  1.298547  1.299658 
dram[1]:  1.320857  1.330747  1.347737  1.341554  1.513971  1.497895  1.408191  1.396234  1.460696  1.439535  1.445865  1.432250  1.297163  1.299747  1.306356  1.294007 
dram[2]:  1.326107  1.323258  1.351140  1.331520  1.527087  1.506844  1.417406  1.411627  1.460506  1.457110  1.447671  1.434852  1.314542  1.295295  1.291569  1.297609 
dram[3]:  1.317257  1.320916  1.328174  1.350766  1.499268  1.510988  1.390683  1.419804  1.461549  1.475390  1.441696  1.434666  1.290750  1.288047  1.297170  1.302769 
dram[4]:  1.319020  1.311322  1.334293  1.350089  1.520523  1.512584  1.412575  1.414961  1.458973  1.447499  1.436552  1.447850  1.303877  1.295269  1.304570  1.300386 
dram[5]:  1.327571  1.319914  1.336382  1.335856  1.516333  1.494997  1.403912  1.401288  1.458159  1.463145  1.447993  1.443985  1.290263  1.296239  1.303118  1.294197 
average row locality = 1697020/1219044 = 1.392091
average row locality_1 = 715933/453038 = 1.580294
average row locality_2 = 499836/392899 = 1.272174
average row locality_3 = 481251/373107 = 1.289847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13705     13653     13983     13921     16811     16890     17760     17626     17603     17311     17400     17439     15286     15236     14058     13926 
dram[1]:     13712     13659     13882     13953     16861     16831     17609     17757     17449     17405     17222     17214     15008     14991     14003     13957 
dram[2]:     13779     13579     13949     13964     16813     16992     17665     17753     17469     17497     17357     17239     15275     15201     13883     13873 
dram[3]:     13590     13610     13895     13818     16954     17150     17737     17743     17502     17812     17269     17153     15058     14920     14107     13837 
dram[4]:     13682     13616     14078     13953     16933     17122     17811     17783     17495     17496     17509     17351     15315     15076     14043     13974 
dram[5]:     13668     13762     13953     13916     16898     17111     17735     17596     17582     17695     17396     17277     14966     14915     13909     13904 
total reads: 1514084
bank skew: 17812/13579 = 1.31
chip skew: 253237/251513 = 1.01
number of total write accesses:
dram[0]:       895       907      1224      1240      4301      4494      2233      2212      3055      2943      2557      2623       448       455       513       508 
dram[1]:       898       922      1245      1224      4433      4167      2231      2191      2954      2796      2569      2531       449       411       508       510 
dram[2]:       901       912      1227      1210      4441      4253      2302      2183      3092      2955      2534      2474       418       327       518       511 
dram[3]:       913       928      1209      1266      4550      4303      2204      2361      3024      3081      2661      2588       431       306       516       513 
dram[4]:       909       920      1209      1249      4479      4334      2297      2269      2935      2879      2574      2486       458       282       516       525 
dram[5]:       922       926      1243      1266      4502      4254      2362      2207      2997      3048      2734      2650       432       287       510       525 
total reads: 182945
bank skew: 4550/282 = 16.13
chip skew: 30865/30039 = 1.03
average mf latency per bank:
dram[0]:        746       715       843       822      1223      1206      1710      1660      1275      1246      1153      1111      1011       998       809       800
dram[1]:        665       696       744       819      1087      1241      1532      1652      1163      1261      1040      1077       878       936       695       739
dram[2]:        722       766       822       885      1216      1346      1669      1777      1266      1326      1144      1186      1005      1239       803       843
dram[3]:        674       682       777       788      1125      1185      1561      1560      1191      1185      1054      1060       909       902       721       710
dram[4]:        746       747       856       875      1237      1294      1695      1721      1297      1294      1159      1163      1047      1037       819       818
dram[5]:        657       697       773       817      1146      1224      1542      1618      1167      1203      1035      1055       908       929       712       724
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      4447      4838      4080      4337
dram[2]:       4788      5151      4097      5037      5043      3694      4480      4867      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      5149
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244723 n_act=203252 n_pre=203236 n_req=273432 n_req_1=67564 n_req_2=83770 n_req_3=122098 n_rd=505210 n_write=44075 bw_util=0.4815 bw_util_1=0.1104 bw_util_2=0.151 bw_util_3=0.2201 blp=5.861722 blp_1= 2.086253 blp_2= 2.255045 blp_3= 2.825322
 n_activity=2101864 dram_eff=0.504 dram_eff_1=0.1155 dram_eff_2=0.1581 dram_eff_3=0.2304
bk0: 27410a 1628965i bk1: 27306a 1629174i bk2: 27966a 1589187i bk3: 27842a 1582367i bk4: 33622a 1226279i bk5: 33778a 1207491i bk6: 35520a 1336825i bk7: 35252a 1337267i bk8: 35206a 1337553i bk9: 34622a 1358805i bk10: 34800a 1367152i bk11: 34876a 1350193i bk12: 30572a 1570710i bk13: 30470a 1568487i bk14: 28116a 1588910i bk15: 27852a 1593467i 
bw_dist = 0.110	0.151	0.220	0.474	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28307
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1249069 n_act=202543 n_pre=202527 n_req=271953 n_req_1=65816 n_req_2=83863 n_req_3=122274 n_rd=503020 n_write=43337 bw_util=0.4791 bw_util_1=0.1076 bw_util_2=0.1512 bw_util_3=0.2203 blp=5.723576 blp_1= 2.030190 blp_2= 2.234138 blp_3= 2.795748
 n_activity=2109492 dram_eff=0.4998 dram_eff_1=0.1122 dram_eff_2=0.1577 dram_eff_3=0.2299
bk0: 27424a 1636797i bk1: 27318a 1629934i bk2: 27764a 1599569i bk3: 27906a 1584291i bk4: 33722a 1250019i bk5: 33658a 1243232i bk6: 35218a 1365735i bk7: 35514a 1338777i bk8: 34898a 1368193i bk9: 34810a 1370717i bk10: 34442a 1384487i bk11: 34428a 1368234i bk12: 30016a 1590187i bk13: 29982a 1587627i bk14: 28006a 1607801i bk15: 27914a 1597622i 
bw_dist = 0.108	0.151	0.220	0.480	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.7302
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1247086 n_act=202628 n_pre=202613 n_req=272946 n_req_1=66853 n_req_2=83794 n_req_3=122299 n_rd=504568 n_write=43601 bw_util=0.4808 bw_util_1=0.1093 bw_util_2=0.1511 bw_util_3=0.2204 blp=5.862924 blp_1= 2.058294 blp_2= 2.254834 blp_3= 2.840867
 n_activity=2096441 dram_eff=0.5046 dram_eff_1=0.1147 dram_eff_2=0.1586 dram_eff_3=0.2313
bk0: 27558a 1625346i bk1: 27158a 1627143i bk2: 27898a 1584380i bk3: 27928a 1575392i bk4: 33626a 1219920i bk5: 33984a 1212251i bk6: 35330a 1348688i bk7: 35506a 1331763i bk8: 34936a 1346150i bk9: 34994a 1342641i bk10: 34712a 1376943i bk11: 34474a 1368932i bk12: 30550a 1578983i bk13: 30402a 1578311i bk14: 27766a 1598767i bk15: 27746a 1596957i 
bw_dist = 0.109	0.151	0.220	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.34682
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244765 n_act=203491 n_pre=203477 n_req=273132 n_req_1=67065 n_req_2=83777 n_req_3=122290 n_rd=504304 n_write=44459 bw_util=0.4808 bw_util_1=0.1093 bw_util_2=0.151 bw_util_3=0.2204 blp=5.768892 blp_1= 2.044470 blp_2= 2.221819 blp_3= 2.812212
 n_activity=2114002 dram_eff=0.5005 dram_eff_1=0.1138 dram_eff_2=0.1572 dram_eff_3=0.2294
bk0: 27180a 1633870i bk1: 27220a 1630709i bk2: 27790a 1589771i bk3: 27636a 1590987i bk4: 33908a 1228554i bk5: 34300a 1224526i bk6: 35474a 1353193i bk7: 35482a 1336094i bk8: 35004a 1353354i bk9: 35624a 1340069i bk10: 34536a 1364723i bk11: 34306a 1366760i bk12: 30116a 1582472i bk13: 29840a 1595893i bk14: 28214a 1594976i bk15: 27674a 1606747i 
bw_dist = 0.109	0.151	0.220	0.480	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81606
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1243262 n_act=203558 n_pre=203543 n_req=273962 n_req_1=67883 n_req_2=83866 n_req_3=122213 n_rd=506462 n_write=43671 bw_util=0.4826 bw_util_1=0.111 bw_util_2=0.1512 bw_util_3=0.2203 blp=5.876832 blp_1= 2.073523 blp_2= 2.251037 blp_3= 2.842619
 n_activity=2100773 dram_eff=0.5055 dram_eff_1=0.1163 dram_eff_2=0.1584 dram_eff_3=0.2308
bk0: 27364a 1622844i bk1: 27232a 1618482i bk2: 28156a 1574859i bk3: 27906a 1571047i bk4: 33866a 1212180i bk5: 34244a 1214095i bk6: 35620a 1336955i bk7: 35562a 1328747i bk8: 34990a 1356135i bk9: 34990a 1352202i bk10: 35018a 1357587i bk11: 34702a 1366458i bk12: 30630a 1570039i bk13: 30152a 1588886i bk14: 28086a 1598237i bk15: 27944a 1590572i 
bw_dist = 0.111	0.151	0.220	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.37273
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2200496 n_nop=1244246 n_act=203571 n_pre=203556 n_req=273212 n_req_1=67248 n_req_2=83781 n_req_3=122183 n_rd=504560 n_write=44563 bw_util=0.481 bw_util_1=0.1097 bw_util_2=0.1511 bw_util_3=0.2203 blp=5.764627 blp_1= 2.057838 blp_2= 2.225711 blp_3= 2.790330
 n_activity=2115898 dram_eff=0.5003 dram_eff_1=0.1141 dram_eff_2=0.1571 dram_eff_3=0.2291
bk0: 27336a 1638753i bk1: 27524a 1625765i bk2: 27906a 1586643i bk3: 27830a 1577920i bk4: 33796a 1236084i bk5: 34222a 1227330i bk6: 35470a 1345237i bk7: 35192a 1340153i bk8: 35164a 1364419i bk9: 35390a 1336419i bk10: 34792a 1364035i bk11: 34554a 1354922i bk12: 29931a 1590262i bk13: 29827a 1598788i bk14: 27818a 1608632i bk15: 27808a 1597268i 
bw_dist = 0.110	0.151	0.220	0.481	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.78992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 247819, Miss = 126614, Miss_rate = 0.511, Pending_hits = 3111, Reservation_fails = 72174
L2_cache_bank[1]: Access = 246395, Miss = 126007, Miss_rate = 0.511, Pending_hits = 3039, Reservation_fails = 67834
L2_cache_bank[2]: Access = 243374, Miss = 125747, Miss_rate = 0.517, Pending_hits = 3103, Reservation_fails = 47533
L2_cache_bank[3]: Access = 244623, Miss = 125772, Miss_rate = 0.514, Pending_hits = 3087, Reservation_fails = 60650
L2_cache_bank[4]: Access = 247315, Miss = 126190, Miss_rate = 0.510, Pending_hits = 3064, Reservation_fails = 74069
L2_cache_bank[5]: Access = 250428, Miss = 126098, Miss_rate = 0.504, Pending_hits = 3177, Reservation_fails = 83529
L2_cache_bank[6]: Access = 243474, Miss = 126112, Miss_rate = 0.518, Pending_hits = 2972, Reservation_fails = 50523
L2_cache_bank[7]: Access = 244958, Miss = 126050, Miss_rate = 0.515, Pending_hits = 3143, Reservation_fails = 55007
L2_cache_bank[8]: Access = 247635, Miss = 126867, Miss_rate = 0.512, Pending_hits = 3045, Reservation_fails = 82841
L2_cache_bank[9]: Access = 248696, Miss = 126374, Miss_rate = 0.508, Pending_hits = 3075, Reservation_fails = 78100
L2_cache_bank[10]: Access = 243451, Miss = 126108, Miss_rate = 0.518, Pending_hits = 3000, Reservation_fails = 56088
L2_cache_bank[11]: Access = 245983, Miss = 126176, Miss_rate = 0.513, Pending_hits = 3216, Reservation_fails = 61147
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247819, Miss = 126614 (0.511), PendingHit = 3111 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 246395, Miss = 126007 (0.511), PendingHit = 3039 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243374, Miss = 125747 (0.517), PendingHit = 3103 (0.0127)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244623, Miss = 125772 (0.514), PendingHit = 3087 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247315, Miss = 126190 (0.51), PendingHit = 3064 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250428, Miss = 126098 (0.504), PendingHit = 3177 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243474, Miss = 126112 (0.518), PendingHit = 2972 (0.0122)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 244958, Miss = 126050 (0.515), PendingHit = 3143 (0.0128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247635, Miss = 126867 (0.512), PendingHit = 3045 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 248696, Miss = 126374 (0.508), PendingHit = 3075 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243451, Miss = 126108 (0.518), PendingHit = 3000 (0.0123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 245983, Miss = 126176 (0.513), PendingHit = 3216 (0.0131)
L2 Cache Total Miss Rate = 0.513
Stream 1: L2 Cache Miss Rate = 0.496
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.508
Stream 1: Accesses  = 1133997
Stream 1: Misses  = 562577
Stream 2: Accesses  = 920181
Stream 2: Misses  = 480960
Stream 3: Accesses  = 2033970
Stream 3: Misses  = 1033155
Stream 1+2: Accesses  = 2054178
Stream 1+2: Misses  = 1043537
Stream 1+2+3: Accesses  = 4088148
Stream 1+2+3: Misses  = 2076692
Total Accesses  = 2954151
MPKI-CORES
CORE_L2MPKI_0	36.179
CORE_L2MPKI_1	35.947
CORE_L2MPKI_2	35.107
CORE_L2MPKI_3	35.888
CORE_L2MPKI_4	34.080
CORE_L2MPKI_5	35.403
CORE_L2MPKI_6	36.288
CORE_L2MPKI_7	36.149
CORE_L2MPKI_8	35.547
CORE_L2MPKI_9	36.159
CORE_L2MPKI_10	2.648
CORE_L2MPKI_11	2.635
CORE_L2MPKI_12	2.641
CORE_L2MPKI_13	2.664
CORE_L2MPKI_14	2.690
CORE_L2MPKI_15	2.628
CORE_L2MPKI_16	2.744
CORE_L2MPKI_17	2.634
CORE_L2MPKI_18	2.604
CORE_L2MPKI_19	2.659
CORE_L2MPKI_20	2.591
CORE_L2MPKI_21	2.567
CORE_L2MPKI_22	2.762
CORE_L2MPKI_23	2.565
CORE_L2MPKI_24	2.561
CORE_L2MPKI_25	2.634
CORE_L2MPKI_26	2.624
CORE_L2MPKI_27	2.518
CORE_L2MPKI_28	2.605
CORE_L2MPKI_29	2.631
CORE_L2MPKI_30	2.740
CORE_L2MPKI_31	2.606
CORE_L2MPKI_32	2.578
CORE_L2MPKI_33	2.662
CORE_L2MPKI_34	2.651
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.594
CORE_L2MPKI_37	2.643
CORE_L2MPKI_38	2.650
CORE_L2MPKI_39	2.731
CORE_L2MPKI_40	2.667
CORE_L2MPKI_41	2.558
CORE_L2MPKI_42	2.611
CORE_L2MPKI_43	2.618
CORE_L2MPKI_44	2.556
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.577
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.806
CORE_L2MPKI_49	2.728
CORE_L2MPKI_50	2.567
CORE_L2MPKI_51	2.619
CORE_L2MPKI_52	2.561
CORE_L2MPKI_53	2.562
CORE_L2MPKI_54	2.546
CORE_L2MPKI_55	2.563
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.572
CORE_L2MPKI_59	2.551
Avg_MPKI_Stream1= 19.165
Avg_MPKI_Stream2= 2.624
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	31953
CORE_MISSES_1	31442
CORE_MISSES_2	32355
CORE_MISSES_3	32432
CORE_MISSES_4	31114
CORE_MISSES_5	33322
CORE_MISSES_6	31810
CORE_MISSES_7	31698
CORE_MISSES_8	32457
CORE_MISSES_9	32167
CORE_MISSES_10	22022
CORE_MISSES_11	24152
CORE_MISSES_12	26299
CORE_MISSES_13	22692
CORE_MISSES_14	25890
CORE_MISSES_15	24314
CORE_MISSES_16	21748
CORE_MISSES_17	24947
CORE_MISSES_18	27012
CORE_MISSES_19	22751
CORE_MISSES_20	24979
CORE_MISSES_21	25026
CORE_MISSES_22	22136
CORE_MISSES_23	24551
CORE_MISSES_24	24105
CORE_MISSES_25	22134
CORE_MISSES_26	26692
CORE_MISSES_27	26649
CORE_MISSES_28	23505
CORE_MISSES_29	24135
CORE_MISSES_30	22898
CORE_MISSES_31	23522
CORE_MISSES_32	24520
CORE_MISSES_33	22999
CORE_MISSES_34	24249
CORE_MISSES_35	25431
CORE_MISSES_36	23283
CORE_MISSES_37	21900
CORE_MISSES_38	25414
CORE_MISSES_39	22832
CORE_MISSES_40	22576
CORE_MISSES_41	22947
CORE_MISSES_42	22482
CORE_MISSES_43	23928
CORE_MISSES_44	23001
CORE_MISSES_45	23483
CORE_MISSES_46	22044
CORE_MISSES_47	25053
CORE_MISSES_48	22131
CORE_MISSES_49	22438
CORE_MISSES_50	23831
CORE_MISSES_51	23923
CORE_MISSES_52	23878
CORE_MISSES_53	24748
CORE_MISSES_54	22996
CORE_MISSES_55	24034
CORE_MISSES_56	25096
CORE_MISSES_57	23801
CORE_MISSES_58	23048
CORE_MISSES_59	25140
L2_MISSES = 1514115
L2_total_cache_accesses = 2954151
L2_total_cache_misses = 1514115
L2_total_cache_miss_rate = 0.5125
L2_total_cache_pending_hits = 37032
L2_total_cache_reservation_fails = 789495
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 228327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1247942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 613726
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4949
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 815
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2977
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1037570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25556
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 149625
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 106307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59562
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 227
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6923
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13740596
icnt_total_pkts_simt_to_mem=3319201
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.2332
gpu_ipc_2 =     112.4557
gpu_ipc_3 =     162.7747
gpu_tot_sim_cycle_stream_1 = 1854863
gpu_tot_sim_cycle_stream_2 = 1854863
gpu_tot_sim_cycle_stream_3 = 1853518
gpu_sim_insn_1 = 9706861
gpu_sim_insn_2 = 208589824
gpu_sim_insn_3 = 301705920
gpu_sim_cycle = 1854864
gpu_sim_insn = 520002605
gpu_ipc =     280.3454
gpu_tot_sim_cycle = 1854864
gpu_tot_sim_insn = 520002605
gpu_tot_ipc =     280.3454
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10258129
gpu_stall_icnt2sh    = 16322636
gpu_total_sim_rate=174849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8957043
	L1I_total_cache_misses = 20107
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 92514, Miss = 73619, Miss_rate = 0.796, Pending_hits = 5699, Reservation_fails = 1630570
	L1D_cache_core[1]: Access = 91526, Miss = 72585, Miss_rate = 0.793, Pending_hits = 5845, Reservation_fails = 1625054
	L1D_cache_core[2]: Access = 93706, Miss = 74356, Miss_rate = 0.794, Pending_hits = 5936, Reservation_fails = 1640434
	L1D_cache_core[3]: Access = 93765, Miss = 74289, Miss_rate = 0.792, Pending_hits = 5913, Reservation_fails = 1638298
	L1D_cache_core[4]: Access = 90942, Miss = 72600, Miss_rate = 0.798, Pending_hits = 5664, Reservation_fails = 1625384
	L1D_cache_core[5]: Access = 95100, Miss = 76053, Miss_rate = 0.800, Pending_hits = 5927, Reservation_fails = 1652416
	L1D_cache_core[6]: Access = 92720, Miss = 73467, Miss_rate = 0.792, Pending_hits = 5828, Reservation_fails = 1634937
	L1D_cache_core[7]: Access = 92640, Miss = 73811, Miss_rate = 0.797, Pending_hits = 5857, Reservation_fails = 1620898
	L1D_cache_core[8]: Access = 93857, Miss = 75162, Miss_rate = 0.801, Pending_hits = 6044, Reservation_fails = 1673190
	L1D_cache_core[9]: Access = 91647, Miss = 73603, Miss_rate = 0.803, Pending_hits = 5815, Reservation_fails = 1639863
	L1D_cache_core[10]: Access = 22219, Miss = 22219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32301
	L1D_cache_core[11]: Access = 24347, Miss = 24347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25516
	L1D_cache_core[12]: Access = 26443, Miss = 26443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18436
	L1D_cache_core[13]: Access = 22876, Miss = 22876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27727
	L1D_cache_core[14]: Access = 25670, Miss = 25670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21005
	L1D_cache_core[15]: Access = 24475, Miss = 24475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20019
	L1D_cache_core[16]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33934
	L1D_cache_core[17]: Access = 24875, Miss = 24875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25964
	L1D_cache_core[18]: Access = 27247, Miss = 27247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274
	L1D_cache_core[19]: Access = 22888, Miss = 22888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31452
	L1D_cache_core[20]: Access = 25593, Miss = 25593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18755
	L1D_cache_core[21]: Access = 25480, Miss = 25480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20329
	L1D_cache_core[22]: Access = 20956, Miss = 20956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35620
	L1D_cache_core[23]: Access = 25435, Miss = 25435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[24]: Access = 25046, Miss = 25046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18733
	L1D_cache_core[25]: Access = 22259, Miss = 22259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[26]: Access = 26532, Miss = 26532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569
	L1D_cache_core[27]: Access = 27850, Miss = 27850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2608
	L1D_cache_core[28]: Access = 24237, Miss = 24237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25953
	L1D_cache_core[29]: Access = 24442, Miss = 24442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26738
	L1D_cache_core[30]: Access = 21719, Miss = 21719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29735
	L1D_cache_core[31]: Access = 23641, Miss = 23641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25467
	L1D_cache_core[32]: Access = 24776, Miss = 24776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19103
	L1D_cache_core[33]: Access = 22170, Miss = 22170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36614
	L1D_cache_core[34]: Access = 24285, Miss = 24285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17836
	L1D_cache_core[35]: Access = 26127, Miss = 26127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 23075, Miss = 23075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22937
	L1D_cache_core[37]: Access = 21717, Miss = 21717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30186
	L1D_cache_core[38]: Access = 25181, Miss = 25181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19136
	L1D_cache_core[39]: Access = 21217, Miss = 21217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33547
	L1D_cache_core[40]: Access = 22470, Miss = 22470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21375
	L1D_cache_core[41]: Access = 23243, Miss = 23243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22380
	L1D_cache_core[42]: Access = 22330, Miss = 22330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24899
	L1D_cache_core[43]: Access = 24352, Miss = 24352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16358
	L1D_cache_core[44]: Access = 23601, Miss = 23601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22741
	L1D_cache_core[45]: Access = 23482, Miss = 23482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23284
	L1D_cache_core[46]: Access = 22319, Miss = 22319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_cache_core[47]: Access = 25842, Miss = 25842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12750
	L1D_cache_core[48]: Access = 20053, Miss = 20053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38810
	L1D_cache_core[49]: Access = 21860, Miss = 21860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30735
	L1D_cache_core[50]: Access = 24264, Miss = 24264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21466
	L1D_cache_core[51]: Access = 23840, Miss = 23840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18900
	L1D_cache_core[52]: Access = 24308, Miss = 24308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19134
	L1D_cache_core[53]: Access = 25598, Miss = 25598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12299
	L1D_cache_core[54]: Access = 23457, Miss = 23457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25189
	L1D_cache_core[55]: Access = 24202, Miss = 24202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20441
	L1D_cache_core[56]: Access = 26054, Miss = 26054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20424
	L1D_cache_core[58]: Access = 23389, Miss = 23389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24883
	L1D_cache_core[59]: Access = 25836, Miss = 25836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9507
	L1D_total_cache_accesses = 2127104
	L1D_total_cache_misses = 1938232
	L1D_total_cache_miss_rate = 0.9112
	L1D_total_cache_pending_hits = 58528
	L1D_total_cache_reservation_fails = 17511262
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 845193
	L1C_total_cache_misses = 9852
	L1C_total_cache_miss_rate = 0.0117
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3657959
	L1T_total_cache_misses = 1334772
	L1T_total_cache_miss_rate = 0.3649
	L1T_total_cache_pending_hits = 2323187
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14727343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 835341
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9852
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2323187
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1334772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2783919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8936936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20107
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2534, 2504, 2521, 2569, 1972, 2137, 2422, 2137, 1831, 2167, 2315, 2049, 2067, 3511, 1757, 2517, 2153, 2139, 2138, 2595, 2113, 1616, 2117, 2094, 1620, 2042, 2138, 2314, 2009, 1887, 1199, 2350, 1659, 1410, 1659, 2263, 1646, 1895, 2076, 1780, 1685, 1813, 2521, 
gpgpu_n_tot_thrd_icount = 548724352
gpgpu_n_tot_w_icount = 17147636
gpgpu_n_stall_shd_mem = 34183046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664948
gpgpu_n_mem_write_global = 275905
gpgpu_n_mem_texture = 1334772
gpgpu_n_mem_const = 6434
gpgpu_n_load_insn  = 37270247
gpgpu_n_store_insn = 1417948
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17434848
gpgpu_n_const_mem_insn = 18540896
gpgpu_n_param_mem_insn = 6408744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18232447
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44350621	W0_Idle:7381383	W0_Scoreboard:153703680	W1:177361	W2:144870	W3:145935	W4:114757	W5:81501	W6:40109	W7:21010	W8:7534	W9:3007	W10:1156	W11:929	W12:847	W13:715	W14:1023	W15:813	W16:1471	W17:2457	W18:3078	W19:7833	W20:8604	W21:15357	W22:19954	W23:19622	W24:21684	W25:22297	W26:15968	W27:9262	W28:4258	W29:1718	W30:711	W31:0	W32:16252155
Warp Occupancy Distribution:
Stall:33203342	W0_Idle:3464238	W0_Scoreboard:33244125	W1:177361	W2:144870	W3:145935	W4:114757	W5:81501	W6:40109	W7:21010	W8:7534	W9:3007	W10:1156	W11:929	W12:847	W13:715	W14:1023	W15:813	W16:1471	W17:2457	W18:3078	W19:7833	W20:8604	W21:15357	W22:19954	W23:19622	W24:21684	W25:22297	W26:15968	W27:9262	W28:4258	W29:1718	W30:711	W31:0	W32:3387014
Warp Occupancy Distribution:
Stall:6057608	W0_Idle:1550170	W0_Scoreboard:60107218	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6479564
warp_utilization0: 0.077041
warp_utilization1: 0.057725
warp_utilization2: 0.087332
traffic_breakdown_coretomem[CONST_ACC_R] = 51472 {8:6434,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13319584 {8:1664948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14984168 {40:227569,72:10817,136:37519,}
traffic_breakdown_coretomem[INST_ACC_R] = 25760 {8:3220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10678176 {8:1334772,}
traffic_breakdown_memtocore[CONST_ACC_R] = 463248 {72:6434,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226359760 {136:1664410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2206664 {8:275833,}
traffic_breakdown_memtocore[INST_ACC_R] = 437920 {136:3220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 181521648 {136:1334718,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 631 
averagemflatency_1 = 715 
averagemflatency_2= 577 
averagemflatency_3 = 578 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1854863 
mrq_lat_table:790898 	31319 	39614 	86287 	249966 	276488 	245214 	140953 	36292 	2633 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9180 	32914 	81449 	211589 	961549 	1610054 	368457 	5973 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407781 	115795 	170951 	335366 	591380 	856911 	717225 	87278 	2406 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	113168 	2619883 	270102 	2405 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	89572 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	280 	3426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.321268  1.326648  1.346575  1.344784  1.507474  1.519653  1.393765  1.397664  1.453701  1.458167  1.442900  1.438117  1.315235  1.309842  1.307162  1.309173 
dram[1]:  1.322384  1.337639  1.352209  1.344868  1.518244  1.501377  1.399384  1.386444  1.455531  1.430999  1.441713  1.428718  1.305067  1.306449  1.311432  1.299551 
dram[2]:  1.323953  1.325073  1.351975  1.335814  1.533402  1.510091  1.407576  1.404229  1.453056  1.453116  1.437646  1.428915  1.319155  1.302708  1.299952  1.303530 
dram[3]:  1.319568  1.325292  1.329545  1.353531  1.501473  1.514919  1.384742  1.410235  1.454269  1.466608  1.436218  1.430092  1.298014  1.295156  1.303577  1.307069 
dram[4]:  1.320605  1.315971  1.338767  1.353438  1.524141  1.513327  1.402518  1.406280  1.454940  1.441216  1.431014  1.439277  1.311073  1.299970  1.309007  1.307925 
dram[5]:  1.329290  1.321711  1.338555  1.339904  1.521507  1.496884  1.395297  1.393382  1.450325  1.455100  1.447589  1.445976  1.299313  1.302607  1.309385  1.300160 
average row locality = 1899678/1364881 = 1.391827
average row locality_1 = 805390/509352 = 1.581205
average row locality_2 = 559119/440092 = 1.270459
average row locality_3 = 535169/415437 = 1.288207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15425     15357     15858     15841     18808     18867     19643     19465     19746     19489     19479     19578     17013     16933     15854     15675 
dram[1]:     15418     15402     15784     15848     18858     18801     19468     19624     19675     19546     19567     19586     16694     16652     15620     15542 
dram[2]:     15517     15308     15845     15876     18831     18954     19535     19610     19723     19658     19470     19338     16987     16898     15649     15634 
dram[3]:     15302     15359     15848     15748     18945     19103     19622     19623     19702     19996     19674     19507     16737     16587     15742     15470 
dram[4]:     15377     15358     15979     15912     18937     19107     19629     19671     19641     19679     19637     19434     17015     16806     15806     15747 
dram[5]:     15372     15495     15869     15857     18900     19069     19592     19489     19789     19894     19857     19647     16638     16567     15529     15562 
total reads: 1697775
bank skew: 19996/15302 = 1.31
chip skew: 283735/282085 = 1.01
number of total write accesses:
dram[0]:      1038      1047      1363      1383      4790      4988      2353      2312      3269      3133      2738      2848       599       594       645       653 
dram[1]:      1047      1063      1387      1369      4902      4640      2348      2304      3155      2935      2782      2712       589       567       647       653 
dram[2]:      1043      1054      1368      1352      4952      4691      2426      2303      3337      3169      2733      2653       569       471       655       651 
dram[3]:      1058      1068      1352      1408      5014      4760      2304      2505      3243      3304      2866      2801       585       443       657       654 
dram[4]:      1050      1064      1350      1389      4962      4799      2431      2409      3171      3085      2797      2693       615       416       660       657 
dram[5]:      1066      1070      1393      1409      5012      4711      2483      2323      3203      3245      2957      2903       574       419       655       664 
total reads: 201937
bank skew: 5014/416 = 12.05
chip skew: 34087/33100 = 1.03
average mf latency per bank:
dram[0]:        748       737       845       846      1218      1219      1703      1678      1241      1220      1113      1088       971       966       790       787
dram[1]:        703       708       772       824      1117      1244      1560      1651      1145      1221      1015      1037       858       902       696       724
dram[2]:        753       782       851       898      1242      1350      1692      1775      1241      1286      1122      1151       977      1181       798       825
dram[3]:        689       709       787       815      1145      1222      1584      1599      1158      1166      1018      1038       879       884       713       713
dram[4]:        760       770       862       897      1244      1323      1701      1747      1260      1271      1119      1138      1007      1008       803       814
dram[5]:        683       709       787       827      1163      1241      1563      1634      1140      1174      1006      1021       881       903       705       717
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4739      4447      4838      4861      4350
dram[2]:       4788      5151      4129      5037      5043      3694      4480      4867      5556      4218      5261      5123      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1379225 n_act=227332 n_pre=227316 n_req=306156 n_req_1=76089 n_req_2=94330 n_req_3=135737 n_rd=566040 n_write=48507 bw_util=0.4846 bw_util_1=0.1119 bw_util_2=0.1528 bw_util_3=0.2199 blp=5.881778 blp_1= 2.085914 blp_2= 2.261458 blp_3= 2.825095
 n_activity=2341617 dram_eff=0.5067 dram_eff_1=0.117 dram_eff_2=0.1598 dram_eff_3=0.2299
bk0: 30850a 1800980i bk1: 30714a 1798021i bk2: 31712a 1757113i bk3: 31682a 1745571i bk4: 37614a 1360328i bk5: 37730a 1339045i bk6: 39282a 1502830i bk7: 38930a 1501123i bk8: 39492a 1492948i bk9: 38978a 1511307i bk10: 38952a 1523477i bk11: 39156a 1497461i bk12: 34024a 1741582i bk13: 33866a 1739087i bk14: 31708a 1756448i bk15: 31350a 1757246i 
bw_dist = 0.112	0.153	0.220	0.472	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30723
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1383132 n_act=226718 n_pre=226703 n_req=304736 n_req_1=74280 n_req_2=94466 n_req_3=135990 n_rd=564153 n_write=47714 bw_util=0.4827 bw_util_1=0.1094 bw_util_2=0.153 bw_util_3=0.2202 blp=5.752551 blp_1= 2.032092 blp_2= 2.245112 blp_3= 2.795316
 n_activity=2349592 dram_eff=0.503 dram_eff_1=0.114 dram_eff_2=0.1595 dram_eff_3=0.2295
bk0: 30836a 1806591i bk1: 30804a 1802909i bk2: 31562a 1765353i bk3: 31696a 1751803i bk4: 37712a 1386687i bk5: 37602a 1381025i bk6: 38933a 1528991i bk7: 39248a 1502853i bk8: 39350a 1518954i bk9: 39092a 1530301i bk10: 39130a 1527972i bk11: 39172a 1516295i bk12: 33388a 1759150i bk13: 33304a 1757602i bk14: 31240a 1777100i bk15: 31084a 1769449i 
bw_dist = 0.109	0.153	0.220	0.477	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81313
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1380789 n_act=226945 n_pre=226930 n_req=305785 n_req_1=75414 n_req_2=94417 n_req_3=135954 n_rd=565652 n_write=48104 bw_util=0.4842 bw_util_1=0.111 bw_util_2=0.153 bw_util_3=0.2202 blp=5.887002 blp_1= 2.067181 blp_2= 2.261247 blp_3= 2.837487
 n_activity=2337372 dram_eff=0.5072 dram_eff_1=0.1163 dram_eff_2=0.1603 dram_eff_3=0.2307
bk0: 31034a 1794552i bk1: 30616a 1798757i bk2: 31686a 1749210i bk3: 31752a 1738120i bk4: 37659a 1351671i bk5: 37908a 1350190i bk6: 39069a 1511095i bk7: 39220a 1495322i bk8: 39446a 1492545i bk9: 39316a 1495781i bk10: 38940a 1524964i bk11: 38676a 1522667i bk12: 33968a 1746201i bk13: 33796a 1749534i bk14: 31298a 1763901i bk15: 31268a 1762190i 
bw_dist = 0.111	0.153	0.220	0.470	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40965
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1377533 n_act=228005 n_pre=227990 n_req=306227 n_req_1=75835 n_req_2=94420 n_req_3=135972 n_rd=565924 n_write=48968 bw_util=0.4847 bw_util_1=0.1114 bw_util_2=0.153 bw_util_3=0.2203 blp=5.802036 blp_1= 2.052289 blp_2= 2.233225 blp_3= 2.813029
 n_activity=2355020 dram_eff=0.5039 dram_eff_1=0.1159 dram_eff_2=0.1591 dram_eff_3=0.229
bk0: 30604a 1806494i bk1: 30718a 1800981i bk2: 31693a 1753886i bk3: 31496a 1756583i bk4: 37890a 1364314i bk5: 38206a 1359690i bk6: 39244a 1519257i bk7: 39246a 1497013i bk8: 39402a 1504320i bk9: 39992a 1490473i bk10: 39348a 1508408i bk11: 39013a 1506995i bk12: 33474a 1750205i bk13: 33174a 1764617i bk14: 31484a 1765369i bk15: 30940a 1774236i 
bw_dist = 0.111	0.153	0.220	0.477	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.93192
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1376962 n_act=227885 n_pre=227869 n_req=306779 n_req_1=76501 n_req_2=94447 n_req_3=135831 n_rd=567446 n_write=48258 bw_util=0.4858 bw_util_1=0.1127 bw_util_2=0.153 bw_util_3=0.2201 blp=5.903742 blp_1= 2.082599 blp_2= 2.262180 blp_3= 2.836451
 n_activity=2341138 dram_eff=0.508 dram_eff_1=0.1178 dram_eff_2=0.1601 dram_eff_3=0.2302
bk0: 30754a 1796338i bk1: 30714a 1787981i bk2: 31958a 1741716i bk3: 31824a 1734520i bk4: 37868a 1349580i bk5: 38208a 1346709i bk6: 39250a 1501420i bk7: 39342a 1486212i bk8: 39282a 1507015i bk9: 39358a 1502085i bk10: 39274a 1508531i bk11: 38866a 1514318i bk12: 34030a 1739041i bk13: 33612a 1755036i bk14: 31612a 1762452i bk15: 31494a 1752876i 
bw_dist = 0.113	0.153	0.220	0.470	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.42659
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1377017 n_act=227994 n_pre=227978 n_req=306326 n_req_1=75992 n_req_2=94420 n_req_3=135914 n_rd=566243 n_write=49188 bw_util=0.4849 bw_util_1=0.1117 bw_util_2=0.153 bw_util_3=0.2202 blp=5.801565 blp_1= 2.061610 blp_2= 2.237612 blp_3= 2.794054
 n_activity=2357322 dram_eff=0.5037 dram_eff_1=0.116 dram_eff_2=0.1589 dram_eff_3=0.2287
bk0: 30744a 1810454i bk1: 30990a 1796075i bk2: 31738a 1750970i bk3: 31714a 1740620i bk4: 37800a 1368761i bk5: 38133a 1362427i bk6: 39184a 1507815i bk7: 38978a 1502337i bk8: 39578a 1516333i bk9: 39786a 1490099i bk10: 39712a 1504405i bk11: 39294a 1492162i bk12: 33276a 1760197i bk13: 33134a 1767881i bk14: 31058a 1777116i bk15: 31124a 1766390i 
bw_dist = 0.112	0.153	0.220	0.478	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 275141, Miss = 141833, Miss_rate = 0.515, Pending_hits = 3438, Reservation_fails = 78087
L2_cache_bank[1]: Access = 274070, Miss = 141210, Miss_rate = 0.515, Pending_hits = 3432, Reservation_fails = 76596
L2_cache_bank[2]: Access = 271099, Miss = 141087, Miss_rate = 0.520, Pending_hits = 3466, Reservation_fails = 55905
L2_cache_bank[3]: Access = 271687, Miss = 141015, Miss_rate = 0.519, Pending_hits = 3459, Reservation_fails = 66038
L2_cache_bank[4]: Access = 275326, Miss = 141559, Miss_rate = 0.514, Pending_hits = 3462, Reservation_fails = 87197
L2_cache_bank[5]: Access = 277819, Miss = 141294, Miss_rate = 0.509, Pending_hits = 3534, Reservation_fails = 94939
L2_cache_bank[6]: Access = 270945, Miss = 141581, Miss_rate = 0.523, Pending_hits = 3336, Reservation_fails = 57247
L2_cache_bank[7]: Access = 272524, Miss = 141398, Miss_rate = 0.519, Pending_hits = 3512, Reservation_fails = 66089
L2_cache_bank[8]: Access = 275123, Miss = 142027, Miss_rate = 0.516, Pending_hits = 3412, Reservation_fails = 90767
L2_cache_bank[9]: Access = 276755, Miss = 141716, Miss_rate = 0.512, Pending_hits = 3469, Reservation_fails = 88064
L2_cache_bank[10]: Access = 270963, Miss = 141559, Miss_rate = 0.522, Pending_hits = 3358, Reservation_fails = 62798
L2_cache_bank[11]: Access = 273463, Miss = 141585, Miss_rate = 0.518, Pending_hits = 3569, Reservation_fails = 70521
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275141, Miss = 141833 (0.515), PendingHit = 3438 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 274070, Miss = 141210 (0.515), PendingHit = 3432 (0.0125)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271099, Miss = 141087 (0.52), PendingHit = 3466 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271687, Miss = 141015 (0.519), PendingHit = 3459 (0.0127)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275326, Miss = 141559 (0.514), PendingHit = 3462 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277819, Miss = 141294 (0.509), PendingHit = 3534 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270945, Miss = 141581 (0.523), PendingHit = 3336 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 272524, Miss = 141398 (0.519), PendingHit = 3512 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275123, Miss = 142027 (0.516), PendingHit = 3412 (0.0124)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 276755, Miss = 141716 (0.512), PendingHit = 3469 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270963, Miss = 141559 (0.522), PendingHit = 3358 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 273463, Miss = 141585 (0.518), PendingHit = 3569 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1264536
Stream 1: Misses  = 636403
Stream 2: Accesses  = 1022143
Stream 2: Misses  = 538151
Stream 3: Accesses  = 2262772
Stream 3: Misses  = 1159713
Stream 1+2: Accesses  = 2286679
Stream 1+2: Misses  = 1174554
Stream 1+2+3: Accesses  = 4549451
Stream 1+2+3: Misses  = 2334267
Total Accesses  = 3284915
MPKI-CORES
CORE_L2MPKI_0	37.896
CORE_L2MPKI_1	37.785
CORE_L2MPKI_2	37.054
CORE_L2MPKI_3	37.757
CORE_L2MPKI_4	36.062
CORE_L2MPKI_5	37.142
CORE_L2MPKI_6	38.058
CORE_L2MPKI_7	37.857
CORE_L2MPKI_8	37.407
CORE_L2MPKI_9	38.057
CORE_L2MPKI_10	2.654
CORE_L2MPKI_11	2.624
CORE_L2MPKI_12	2.616
CORE_L2MPKI_13	2.665
CORE_L2MPKI_14	2.664
CORE_L2MPKI_15	2.621
CORE_L2MPKI_16	2.748
CORE_L2MPKI_17	2.639
CORE_L2MPKI_18	2.588
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.580
CORE_L2MPKI_21	2.573
CORE_L2MPKI_22	2.807
CORE_L2MPKI_23	2.552
CORE_L2MPKI_24	2.547
CORE_L2MPKI_25	2.644
CORE_L2MPKI_26	2.636
CORE_L2MPKI_27	2.514
CORE_L2MPKI_28	2.596
CORE_L2MPKI_29	2.620
CORE_L2MPKI_30	2.739
CORE_L2MPKI_31	2.599
CORE_L2MPKI_32	2.576
CORE_L2MPKI_33	2.703
CORE_L2MPKI_34	2.639
CORE_L2MPKI_35	2.568
CORE_L2MPKI_36	2.618
CORE_L2MPKI_37	2.632
CORE_L2MPKI_38	2.654
CORE_L2MPKI_39	2.766
CORE_L2MPKI_40	2.654
CORE_L2MPKI_41	2.555
CORE_L2MPKI_42	2.610
CORE_L2MPKI_43	2.602
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.582
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.537
CORE_L2MPKI_48	2.857
CORE_L2MPKI_49	2.721
CORE_L2MPKI_50	2.558
CORE_L2MPKI_51	2.608
CORE_L2MPKI_52	2.557
CORE_L2MPKI_53	2.554
CORE_L2MPKI_54	2.541
CORE_L2MPKI_55	2.599
CORE_L2MPKI_56	2.533
CORE_L2MPKI_57	2.539
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 20.078
Avg_MPKI_Stream2= 2.628
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	36268
CORE_MISSES_1	35679
CORE_MISSES_2	36747
CORE_MISSES_3	36759
CORE_MISSES_4	35534
CORE_MISSES_5	37632
CORE_MISSES_6	36009
CORE_MISSES_7	35996
CORE_MISSES_8	36863
CORE_MISSES_9	36507
CORE_MISSES_10	25116
CORE_MISSES_11	27156
CORE_MISSES_12	29409
CORE_MISSES_13	25948
CORE_MISSES_14	29048
CORE_MISSES_15	27354
CORE_MISSES_16	24497
CORE_MISSES_17	27928
CORE_MISSES_18	30117
CORE_MISSES_19	25836
CORE_MISSES_20	28125
CORE_MISSES_21	27928
CORE_MISSES_22	25022
CORE_MISSES_23	27677
CORE_MISSES_24	27226
CORE_MISSES_25	24982
CORE_MISSES_26	29844
CORE_MISSES_27	29906
CORE_MISSES_28	26714
CORE_MISSES_29	27343
CORE_MISSES_30	25274
CORE_MISSES_31	26240
CORE_MISSES_32	27254
CORE_MISSES_33	25451
CORE_MISSES_34	27219
CORE_MISSES_35	28579
CORE_MISSES_36	25737
CORE_MISSES_37	24325
CORE_MISSES_38	28300
CORE_MISSES_39	25005
CORE_MISSES_40	25361
CORE_MISSES_41	25380
CORE_MISSES_42	24756
CORE_MISSES_43	26969
CORE_MISSES_44	25648
CORE_MISSES_45	25831
CORE_MISSES_46	24544
CORE_MISSES_47	27922
CORE_MISSES_48	24434
CORE_MISSES_49	25192
CORE_MISSES_50	26471
CORE_MISSES_51	26415
CORE_MISSES_52	26503
CORE_MISSES_53	27769
CORE_MISSES_54	25396
CORE_MISSES_55	26752
CORE_MISSES_56	28138
CORE_MISSES_57	26374
CORE_MISSES_58	25422
CORE_MISSES_59	28033
L2_MISSES = 1697864
L2_total_cache_accesses = 3284915
L2_total_cache_misses = 1697864
L2_total_cache_miss_rate = 0.5169
L2_total_cache_pending_hits = 41447
L2_total_cache_reservation_fails = 894248
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1401597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 698173
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5012
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 562
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 860
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3036
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1139065
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 28725
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 166964
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 118764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66846
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2739
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7429
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15306875
icnt_total_pkts_simt_to_mem=3684558
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.2332
gpu_ipc_2 =     112.4557
gpu_ipc_3 =     162.7747
gpu_tot_sim_cycle_stream_1 = 1854863
gpu_tot_sim_cycle_stream_2 = 1854863
gpu_tot_sim_cycle_stream_3 = 1853518
gpu_sim_insn_1 = 9706861
gpu_sim_insn_2 = 208589824
gpu_sim_insn_3 = 301705920
gpu_sim_cycle = 1854864
gpu_sim_insn = 520002605
gpu_ipc =     280.3454
gpu_tot_sim_cycle = 1854864
gpu_tot_sim_insn = 520002605
gpu_tot_ipc =     280.3454
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10258129
gpu_stall_icnt2sh    = 16322636
gpu_total_sim_rate=174849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8957043
	L1I_total_cache_misses = 20107
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 92514, Miss = 73619, Miss_rate = 0.796, Pending_hits = 5699, Reservation_fails = 1630570
	L1D_cache_core[1]: Access = 91526, Miss = 72585, Miss_rate = 0.793, Pending_hits = 5845, Reservation_fails = 1625054
	L1D_cache_core[2]: Access = 93706, Miss = 74356, Miss_rate = 0.794, Pending_hits = 5936, Reservation_fails = 1640434
	L1D_cache_core[3]: Access = 93765, Miss = 74289, Miss_rate = 0.792, Pending_hits = 5913, Reservation_fails = 1638298
	L1D_cache_core[4]: Access = 90942, Miss = 72600, Miss_rate = 0.798, Pending_hits = 5664, Reservation_fails = 1625384
	L1D_cache_core[5]: Access = 95100, Miss = 76053, Miss_rate = 0.800, Pending_hits = 5927, Reservation_fails = 1652416
	L1D_cache_core[6]: Access = 92720, Miss = 73467, Miss_rate = 0.792, Pending_hits = 5828, Reservation_fails = 1634937
	L1D_cache_core[7]: Access = 92640, Miss = 73811, Miss_rate = 0.797, Pending_hits = 5857, Reservation_fails = 1620898
	L1D_cache_core[8]: Access = 93857, Miss = 75162, Miss_rate = 0.801, Pending_hits = 6044, Reservation_fails = 1673190
	L1D_cache_core[9]: Access = 91647, Miss = 73603, Miss_rate = 0.803, Pending_hits = 5815, Reservation_fails = 1639863
	L1D_cache_core[10]: Access = 22219, Miss = 22219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32301
	L1D_cache_core[11]: Access = 24347, Miss = 24347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25516
	L1D_cache_core[12]: Access = 26443, Miss = 26443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18436
	L1D_cache_core[13]: Access = 22876, Miss = 22876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27727
	L1D_cache_core[14]: Access = 25670, Miss = 25670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21005
	L1D_cache_core[15]: Access = 24475, Miss = 24475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20019
	L1D_cache_core[16]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33934
	L1D_cache_core[17]: Access = 24875, Miss = 24875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25964
	L1D_cache_core[18]: Access = 27247, Miss = 27247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274
	L1D_cache_core[19]: Access = 22888, Miss = 22888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31452
	L1D_cache_core[20]: Access = 25593, Miss = 25593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18755
	L1D_cache_core[21]: Access = 25480, Miss = 25480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20329
	L1D_cache_core[22]: Access = 20956, Miss = 20956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35620
	L1D_cache_core[23]: Access = 25435, Miss = 25435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[24]: Access = 25046, Miss = 25046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18733
	L1D_cache_core[25]: Access = 22259, Miss = 22259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[26]: Access = 26532, Miss = 26532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569
	L1D_cache_core[27]: Access = 27850, Miss = 27850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2608
	L1D_cache_core[28]: Access = 24237, Miss = 24237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25953
	L1D_cache_core[29]: Access = 24442, Miss = 24442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26738
	L1D_cache_core[30]: Access = 21719, Miss = 21719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29735
	L1D_cache_core[31]: Access = 23641, Miss = 23641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25467
	L1D_cache_core[32]: Access = 24776, Miss = 24776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19103
	L1D_cache_core[33]: Access = 22170, Miss = 22170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36614
	L1D_cache_core[34]: Access = 24285, Miss = 24285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17836
	L1D_cache_core[35]: Access = 26127, Miss = 26127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 23075, Miss = 23075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22937
	L1D_cache_core[37]: Access = 21717, Miss = 21717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30186
	L1D_cache_core[38]: Access = 25181, Miss = 25181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19136
	L1D_cache_core[39]: Access = 21217, Miss = 21217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33547
	L1D_cache_core[40]: Access = 22470, Miss = 22470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21375
	L1D_cache_core[41]: Access = 23243, Miss = 23243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22380
	L1D_cache_core[42]: Access = 22330, Miss = 22330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24899
	L1D_cache_core[43]: Access = 24352, Miss = 24352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16358
	L1D_cache_core[44]: Access = 23601, Miss = 23601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22741
	L1D_cache_core[45]: Access = 23482, Miss = 23482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23284
	L1D_cache_core[46]: Access = 22319, Miss = 22319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_cache_core[47]: Access = 25842, Miss = 25842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12750
	L1D_cache_core[48]: Access = 20053, Miss = 20053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38810
	L1D_cache_core[49]: Access = 21860, Miss = 21860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30735
	L1D_cache_core[50]: Access = 24264, Miss = 24264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21466
	L1D_cache_core[51]: Access = 23840, Miss = 23840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18900
	L1D_cache_core[52]: Access = 24308, Miss = 24308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19134
	L1D_cache_core[53]: Access = 25598, Miss = 25598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12299
	L1D_cache_core[54]: Access = 23457, Miss = 23457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25189
	L1D_cache_core[55]: Access = 24202, Miss = 24202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20441
	L1D_cache_core[56]: Access = 26054, Miss = 26054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20424
	L1D_cache_core[58]: Access = 23389, Miss = 23389, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24883
	L1D_cache_core[59]: Access = 25836, Miss = 25836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9507
	L1D_total_cache_accesses = 2127104
	L1D_total_cache_misses = 1938232
	L1D_total_cache_miss_rate = 0.9112
	L1D_total_cache_pending_hits = 58528
	L1D_total_cache_reservation_fails = 17511262
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 845193
	L1C_total_cache_misses = 9852
	L1C_total_cache_miss_rate = 0.0117
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3657959
	L1T_total_cache_misses = 1334772
	L1T_total_cache_miss_rate = 0.3649
	L1T_total_cache_pending_hits = 2323187
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14727343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 835341
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9852
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2323187
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1334772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2783919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8936936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20107
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2534, 2504, 2521, 2569, 1972, 2137, 2422, 2137, 1831, 2167, 2315, 2049, 2067, 3511, 1757, 2517, 2153, 2139, 2138, 2595, 2113, 1616, 2117, 2094, 1620, 2042, 2138, 2314, 2009, 1887, 1199, 2350, 1659, 1410, 1659, 2263, 1646, 1895, 2076, 1780, 1685, 1813, 2521, 
gpgpu_n_tot_thrd_icount = 548724352
gpgpu_n_tot_w_icount = 17147636
gpgpu_n_stall_shd_mem = 34183046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664948
gpgpu_n_mem_write_global = 275905
gpgpu_n_mem_texture = 1334772
gpgpu_n_mem_const = 6434
gpgpu_n_load_insn  = 37270247
gpgpu_n_store_insn = 1417948
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17434848
gpgpu_n_const_mem_insn = 18540896
gpgpu_n_param_mem_insn = 6408744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18232447
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44350621	W0_Idle:7381383	W0_Scoreboard:153703680	W1:177361	W2:144870	W3:145935	W4:114757	W5:81501	W6:40109	W7:21010	W8:7534	W9:3007	W10:1156	W11:929	W12:847	W13:715	W14:1023	W15:813	W16:1471	W17:2457	W18:3078	W19:7833	W20:8604	W21:15357	W22:19954	W23:19622	W24:21684	W25:22297	W26:15968	W27:9262	W28:4258	W29:1718	W30:711	W31:0	W32:16252155
Warp Occupancy Distribution:
Stall:33203342	W0_Idle:3464238	W0_Scoreboard:33244125	W1:177361	W2:144870	W3:145935	W4:114757	W5:81501	W6:40109	W7:21010	W8:7534	W9:3007	W10:1156	W11:929	W12:847	W13:715	W14:1023	W15:813	W16:1471	W17:2457	W18:3078	W19:7833	W20:8604	W21:15357	W22:19954	W23:19622	W24:21684	W25:22297	W26:15968	W27:9262	W28:4258	W29:1718	W30:711	W31:0	W32:3387014
Warp Occupancy Distribution:
Stall:6057608	W0_Idle:1550170	W0_Scoreboard:60107218	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6479564
warp_utilization0: 0.077041
warp_utilization1: 0.057725
warp_utilization2: 0.087332
traffic_breakdown_coretomem[CONST_ACC_R] = 51472 {8:6434,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13319584 {8:1664948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14984168 {40:227569,72:10817,136:37519,}
traffic_breakdown_coretomem[INST_ACC_R] = 25760 {8:3220,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10678176 {8:1334772,}
traffic_breakdown_memtocore[CONST_ACC_R] = 463248 {72:6434,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226359760 {136:1664410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2206664 {8:275833,}
traffic_breakdown_memtocore[INST_ACC_R] = 437920 {136:3220,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 181521648 {136:1334718,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 631 
averagemflatency_1 = 715 
averagemflatency_2= 577 
averagemflatency_3 = 578 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1854863 
mrq_lat_table:790898 	31319 	39614 	86287 	249966 	276488 	245214 	140953 	36292 	2633 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9180 	32914 	81449 	211589 	961549 	1610054 	368457 	5973 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407781 	115795 	170951 	335366 	591380 	856911 	717225 	87278 	2406 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	113168 	2619883 	270102 	2405 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	89572 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	280 	3426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.321268  1.326648  1.346575  1.344784  1.507474  1.519653  1.393765  1.397664  1.453701  1.458167  1.442900  1.438117  1.315235  1.309842  1.307162  1.309173 
dram[1]:  1.322384  1.337639  1.352209  1.344868  1.518244  1.501377  1.399384  1.386444  1.455531  1.430999  1.441713  1.428718  1.305067  1.306449  1.311432  1.299551 
dram[2]:  1.323953  1.325073  1.351975  1.335814  1.533402  1.510091  1.407576  1.404229  1.453056  1.453116  1.437646  1.428915  1.319155  1.302708  1.299952  1.303530 
dram[3]:  1.319568  1.325292  1.329545  1.353531  1.501473  1.514919  1.384742  1.410235  1.454269  1.466608  1.436218  1.430092  1.298014  1.295156  1.303577  1.307069 
dram[4]:  1.320605  1.315971  1.338767  1.353438  1.524141  1.513327  1.402518  1.406280  1.454940  1.441216  1.431014  1.439277  1.311073  1.299970  1.309007  1.307925 
dram[5]:  1.329290  1.321711  1.338555  1.339904  1.521507  1.496884  1.395297  1.393382  1.450325  1.455100  1.447589  1.445976  1.299313  1.302607  1.309385  1.300160 
average row locality = 1899678/1364881 = 1.391827
average row locality_1 = 805390/509352 = 1.581205
average row locality_2 = 559119/440092 = 1.270459
average row locality_3 = 535169/415437 = 1.288207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15425     15357     15858     15841     18808     18867     19643     19465     19746     19489     19479     19578     17013     16933     15854     15675 
dram[1]:     15418     15402     15784     15848     18858     18801     19468     19624     19675     19546     19567     19586     16694     16652     15620     15542 
dram[2]:     15517     15308     15845     15876     18831     18954     19535     19610     19723     19658     19470     19338     16987     16898     15649     15634 
dram[3]:     15302     15359     15848     15748     18945     19103     19622     19623     19702     19996     19674     19507     16737     16587     15742     15470 
dram[4]:     15377     15358     15979     15912     18937     19107     19629     19671     19641     19679     19637     19434     17015     16806     15806     15747 
dram[5]:     15372     15495     15869     15857     18900     19069     19592     19489     19789     19894     19857     19647     16638     16567     15529     15562 
total reads: 1697775
bank skew: 19996/15302 = 1.31
chip skew: 283735/282085 = 1.01
number of total write accesses:
dram[0]:      1038      1047      1363      1383      4790      4988      2353      2312      3269      3133      2738      2848       599       594       645       653 
dram[1]:      1047      1063      1387      1369      4902      4640      2348      2304      3155      2935      2782      2712       589       567       647       653 
dram[2]:      1043      1054      1368      1352      4952      4691      2426      2303      3337      3169      2733      2653       569       471       655       651 
dram[3]:      1058      1068      1352      1408      5014      4760      2304      2505      3243      3304      2866      2801       585       443       657       654 
dram[4]:      1050      1064      1350      1389      4962      4799      2431      2409      3171      3085      2797      2693       615       416       660       657 
dram[5]:      1066      1070      1393      1409      5012      4711      2483      2323      3203      3245      2957      2903       574       419       655       664 
total reads: 201937
bank skew: 5014/416 = 12.05
chip skew: 34087/33100 = 1.03
average mf latency per bank:
dram[0]:        748       737       845       846      1218      1219      1703      1678      1241      1220      1113      1088       971       966       790       787
dram[1]:        703       708       772       824      1117      1244      1560      1651      1145      1221      1015      1037       858       902       696       724
dram[2]:        753       782       851       898      1242      1350      1692      1775      1241      1286      1122      1151       977      1181       798       825
dram[3]:        689       709       787       815      1145      1222      1584      1599      1158      1166      1018      1038       879       884       713       713
dram[4]:        760       770       862       897      1244      1323      1701      1747      1260      1271      1119      1138      1007      1008       803       814
dram[5]:        683       709       787       827      1163      1241      1563      1634      1140      1174      1006      1021       881       903       705       717
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4739      4447      4838      4861      4350
dram[2]:       4788      5151      4129      5037      5043      3694      4480      4867      5556      4218      5261      5123      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1379225 n_act=227332 n_pre=227316 n_req=306156 n_req_1=76089 n_req_2=94330 n_req_3=135737 n_rd=566040 n_write=48507 bw_util=0.4846 bw_util_1=0.1119 bw_util_2=0.1528 bw_util_3=0.2199 blp=5.881778 blp_1= 2.085914 blp_2= 2.261458 blp_3= 2.825095
 n_activity=2341617 dram_eff=0.5067 dram_eff_1=0.117 dram_eff_2=0.1598 dram_eff_3=0.2299
bk0: 30850a 1800980i bk1: 30714a 1798021i bk2: 31712a 1757113i bk3: 31682a 1745571i bk4: 37614a 1360328i bk5: 37730a 1339045i bk6: 39282a 1502830i bk7: 38930a 1501123i bk8: 39492a 1492948i bk9: 38978a 1511307i bk10: 38952a 1523477i bk11: 39156a 1497461i bk12: 34024a 1741582i bk13: 33866a 1739087i bk14: 31708a 1756448i bk15: 31350a 1757246i 
bw_dist = 0.112	0.153	0.220	0.472	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30723
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1383132 n_act=226718 n_pre=226703 n_req=304736 n_req_1=74280 n_req_2=94466 n_req_3=135990 n_rd=564153 n_write=47714 bw_util=0.4827 bw_util_1=0.1094 bw_util_2=0.153 bw_util_3=0.2202 blp=5.752551 blp_1= 2.032092 blp_2= 2.245112 blp_3= 2.795316
 n_activity=2349592 dram_eff=0.503 dram_eff_1=0.114 dram_eff_2=0.1595 dram_eff_3=0.2295
bk0: 30836a 1806591i bk1: 30804a 1802909i bk2: 31562a 1765353i bk3: 31696a 1751803i bk4: 37712a 1386687i bk5: 37602a 1381025i bk6: 38933a 1528991i bk7: 39248a 1502853i bk8: 39350a 1518954i bk9: 39092a 1530301i bk10: 39130a 1527972i bk11: 39172a 1516295i bk12: 33388a 1759150i bk13: 33304a 1757602i bk14: 31240a 1777100i bk15: 31084a 1769449i 
bw_dist = 0.109	0.153	0.220	0.477	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81313
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1380789 n_act=226945 n_pre=226930 n_req=305785 n_req_1=75414 n_req_2=94417 n_req_3=135954 n_rd=565652 n_write=48104 bw_util=0.4842 bw_util_1=0.111 bw_util_2=0.153 bw_util_3=0.2202 blp=5.887002 blp_1= 2.067181 blp_2= 2.261247 blp_3= 2.837487
 n_activity=2337372 dram_eff=0.5072 dram_eff_1=0.1163 dram_eff_2=0.1603 dram_eff_3=0.2307
bk0: 31034a 1794552i bk1: 30616a 1798757i bk2: 31686a 1749210i bk3: 31752a 1738120i bk4: 37659a 1351671i bk5: 37908a 1350190i bk6: 39069a 1511095i bk7: 39220a 1495322i bk8: 39446a 1492545i bk9: 39316a 1495781i bk10: 38940a 1524964i bk11: 38676a 1522667i bk12: 33968a 1746201i bk13: 33796a 1749534i bk14: 31298a 1763901i bk15: 31268a 1762190i 
bw_dist = 0.111	0.153	0.220	0.470	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40965
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1377533 n_act=228005 n_pre=227990 n_req=306227 n_req_1=75835 n_req_2=94420 n_req_3=135972 n_rd=565924 n_write=48968 bw_util=0.4847 bw_util_1=0.1114 bw_util_2=0.153 bw_util_3=0.2203 blp=5.802036 blp_1= 2.052289 blp_2= 2.233225 blp_3= 2.813029
 n_activity=2355020 dram_eff=0.5039 dram_eff_1=0.1159 dram_eff_2=0.1591 dram_eff_3=0.229
bk0: 30604a 1806494i bk1: 30718a 1800981i bk2: 31693a 1753886i bk3: 31496a 1756583i bk4: 37890a 1364314i bk5: 38206a 1359690i bk6: 39244a 1519257i bk7: 39246a 1497013i bk8: 39402a 1504320i bk9: 39992a 1490473i bk10: 39348a 1508408i bk11: 39013a 1506995i bk12: 33474a 1750205i bk13: 33174a 1764617i bk14: 31484a 1765369i bk15: 30940a 1774236i 
bw_dist = 0.111	0.153	0.220	0.477	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.93192
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1376962 n_act=227885 n_pre=227869 n_req=306779 n_req_1=76501 n_req_2=94447 n_req_3=135831 n_rd=567446 n_write=48258 bw_util=0.4858 bw_util_1=0.1127 bw_util_2=0.153 bw_util_3=0.2201 blp=5.903742 blp_1= 2.082599 blp_2= 2.262180 blp_3= 2.836451
 n_activity=2341138 dram_eff=0.508 dram_eff_1=0.1178 dram_eff_2=0.1601 dram_eff_3=0.2302
bk0: 30754a 1796338i bk1: 30714a 1787981i bk2: 31958a 1741716i bk3: 31824a 1734520i bk4: 37868a 1349580i bk5: 38208a 1346709i bk6: 39250a 1501420i bk7: 39342a 1486212i bk8: 39282a 1507015i bk9: 39358a 1502085i bk10: 39274a 1508531i bk11: 38866a 1514318i bk12: 34030a 1739041i bk13: 33612a 1755036i bk14: 31612a 1762452i bk15: 31494a 1752876i 
bw_dist = 0.113	0.153	0.220	0.470	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.42659
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2448420 n_nop=1377017 n_act=227994 n_pre=227978 n_req=306326 n_req_1=75992 n_req_2=94420 n_req_3=135914 n_rd=566243 n_write=49188 bw_util=0.4849 bw_util_1=0.1117 bw_util_2=0.153 bw_util_3=0.2202 blp=5.801565 blp_1= 2.061610 blp_2= 2.237612 blp_3= 2.794054
 n_activity=2357322 dram_eff=0.5037 dram_eff_1=0.116 dram_eff_2=0.1589 dram_eff_3=0.2287
bk0: 30744a 1810454i bk1: 30990a 1796075i bk2: 31738a 1750970i bk3: 31714a 1740620i bk4: 37800a 1368761i bk5: 38133a 1362427i bk6: 39184a 1507815i bk7: 38978a 1502337i bk8: 39578a 1516333i bk9: 39786a 1490099i bk10: 39712a 1504405i bk11: 39294a 1492162i bk12: 33276a 1760197i bk13: 33134a 1767881i bk14: 31058a 1777116i bk15: 31124a 1766390i 
bw_dist = 0.112	0.153	0.220	0.478	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 275141, Miss = 141833, Miss_rate = 0.515, Pending_hits = 3438, Reservation_fails = 78087
L2_cache_bank[1]: Access = 274070, Miss = 141210, Miss_rate = 0.515, Pending_hits = 3432, Reservation_fails = 76596
L2_cache_bank[2]: Access = 271099, Miss = 141087, Miss_rate = 0.520, Pending_hits = 3466, Reservation_fails = 55905
L2_cache_bank[3]: Access = 271687, Miss = 141015, Miss_rate = 0.519, Pending_hits = 3459, Reservation_fails = 66038
L2_cache_bank[4]: Access = 275326, Miss = 141559, Miss_rate = 0.514, Pending_hits = 3462, Reservation_fails = 87197
L2_cache_bank[5]: Access = 277819, Miss = 141294, Miss_rate = 0.509, Pending_hits = 3534, Reservation_fails = 94939
L2_cache_bank[6]: Access = 270945, Miss = 141581, Miss_rate = 0.523, Pending_hits = 3336, Reservation_fails = 57247
L2_cache_bank[7]: Access = 272524, Miss = 141398, Miss_rate = 0.519, Pending_hits = 3512, Reservation_fails = 66089
L2_cache_bank[8]: Access = 275123, Miss = 142027, Miss_rate = 0.516, Pending_hits = 3412, Reservation_fails = 90767
L2_cache_bank[9]: Access = 276755, Miss = 141716, Miss_rate = 0.512, Pending_hits = 3469, Reservation_fails = 88064
L2_cache_bank[10]: Access = 270963, Miss = 141559, Miss_rate = 0.522, Pending_hits = 3358, Reservation_fails = 62798
L2_cache_bank[11]: Access = 273463, Miss = 141585, Miss_rate = 0.518, Pending_hits = 3569, Reservation_fails = 70521
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275141, Miss = 141833 (0.515), PendingHit = 3438 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 274070, Miss = 141210 (0.515), PendingHit = 3432 (0.0125)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271099, Miss = 141087 (0.52), PendingHit = 3466 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271687, Miss = 141015 (0.519), PendingHit = 3459 (0.0127)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275326, Miss = 141559 (0.514), PendingHit = 3462 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277819, Miss = 141294 (0.509), PendingHit = 3534 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270945, Miss = 141581 (0.523), PendingHit = 3336 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 272524, Miss = 141398 (0.519), PendingHit = 3512 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275123, Miss = 142027 (0.516), PendingHit = 3412 (0.0124)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 276755, Miss = 141716 (0.512), PendingHit = 3469 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270963, Miss = 141559 (0.522), PendingHit = 3358 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 273463, Miss = 141585 (0.518), PendingHit = 3569 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1264536
Stream 1: Misses  = 636403
Stream 2: Accesses  = 1022143
Stream 2: Misses  = 538151
Stream 3: Accesses  = 2262772
Stream 3: Misses  = 1159713
Stream 1+2: Accesses  = 2286679
Stream 1+2: Misses  = 1174554
Stream 1+2+3: Accesses  = 4549451
Stream 1+2+3: Misses  = 2334267
Total Accesses  = 3284915
MPKI-CORES
CORE_L2MPKI_0	37.896
CORE_L2MPKI_1	37.785
CORE_L2MPKI_2	37.054
CORE_L2MPKI_3	37.757
CORE_L2MPKI_4	36.062
CORE_L2MPKI_5	37.142
CORE_L2MPKI_6	38.058
CORE_L2MPKI_7	37.857
CORE_L2MPKI_8	37.407
CORE_L2MPKI_9	38.057
CORE_L2MPKI_10	2.654
CORE_L2MPKI_11	2.624
CORE_L2MPKI_12	2.616
CORE_L2MPKI_13	2.665
CORE_L2MPKI_14	2.664
CORE_L2MPKI_15	2.621
CORE_L2MPKI_16	2.748
CORE_L2MPKI_17	2.639
CORE_L2MPKI_18	2.588
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.580
CORE_L2MPKI_21	2.573
CORE_L2MPKI_22	2.807
CORE_L2MPKI_23	2.552
CORE_L2MPKI_24	2.547
CORE_L2MPKI_25	2.644
CORE_L2MPKI_26	2.636
CORE_L2MPKI_27	2.514
CORE_L2MPKI_28	2.596
CORE_L2MPKI_29	2.620
CORE_L2MPKI_30	2.739
CORE_L2MPKI_31	2.599
CORE_L2MPKI_32	2.576
CORE_L2MPKI_33	2.703
CORE_L2MPKI_34	2.639
CORE_L2MPKI_35	2.568
CORE_L2MPKI_36	2.618
CORE_L2MPKI_37	2.632
CORE_L2MPKI_38	2.654
CORE_L2MPKI_39	2.766
CORE_L2MPKI_40	2.654
CORE_L2MPKI_41	2.555
CORE_L2MPKI_42	2.610
CORE_L2MPKI_43	2.602
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.582
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.537
CORE_L2MPKI_48	2.857
CORE_L2MPKI_49	2.721
CORE_L2MPKI_50	2.558
CORE_L2MPKI_51	2.608
CORE_L2MPKI_52	2.557
CORE_L2MPKI_53	2.554
CORE_L2MPKI_54	2.541
CORE_L2MPKI_55	2.599
CORE_L2MPKI_56	2.533
CORE_L2MPKI_57	2.539
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 20.078
Avg_MPKI_Stream2= 2.628
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	36268
CORE_MISSES_1	35679
CORE_MISSES_2	36747
CORE_MISSES_3	36759
CORE_MISSES_4	35534
CORE_MISSES_5	37632
CORE_MISSES_6	36009
CORE_MISSES_7	35996
CORE_MISSES_8	36863
CORE_MISSES_9	36507
CORE_MISSES_10	25116
CORE_MISSES_11	27156
CORE_MISSES_12	29409
CORE_MISSES_13	25948
CORE_MISSES_14	29048
CORE_MISSES_15	27354
CORE_MISSES_16	24497
CORE_MISSES_17	27928
CORE_MISSES_18	30117
CORE_MISSES_19	25836
CORE_MISSES_20	28125
CORE_MISSES_21	27928
CORE_MISSES_22	25022
CORE_MISSES_23	27677
CORE_MISSES_24	27226
CORE_MISSES_25	24982
CORE_MISSES_26	29844
CORE_MISSES_27	29906
CORE_MISSES_28	26714
CORE_MISSES_29	27343
CORE_MISSES_30	25274
CORE_MISSES_31	26240
CORE_MISSES_32	27254
CORE_MISSES_33	25451
CORE_MISSES_34	27219
CORE_MISSES_35	28579
CORE_MISSES_36	25737
CORE_MISSES_37	24325
CORE_MISSES_38	28300
CORE_MISSES_39	25005
CORE_MISSES_40	25361
CORE_MISSES_41	25380
CORE_MISSES_42	24756
CORE_MISSES_43	26969
CORE_MISSES_44	25648
CORE_MISSES_45	25831
CORE_MISSES_46	24544
CORE_MISSES_47	27922
CORE_MISSES_48	24434
CORE_MISSES_49	25192
CORE_MISSES_50	26471
CORE_MISSES_51	26415
CORE_MISSES_52	26503
CORE_MISSES_53	27769
CORE_MISSES_54	25396
CORE_MISSES_55	26752
CORE_MISSES_56	28138
CORE_MISSES_57	26374
CORE_MISSES_58	25422
CORE_MISSES_59	28033
L2_MISSES = 1697864
L2_total_cache_accesses = 3284915
L2_total_cache_misses = 1697864
L2_total_cache_miss_rate = 0.5169
L2_total_cache_pending_hits = 41447
L2_total_cache_reservation_fails = 894248
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1401597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 698173
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5012
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 562
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 860
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3036
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1139065
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 28725
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 166964
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 118764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66846
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2739
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7429
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15306875
icnt_total_pkts_simt_to_mem=3684558
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.0601
gpu_ipc_2 =     110.9682
gpu_ipc_3 =     162.3547
gpu_tot_sim_cycle_stream_1 = 2046000
gpu_tot_sim_cycle_stream_2 = 2046000
gpu_tot_sim_cycle_stream_3 = 2044145
gpu_sim_insn_1 = 10352903
gpu_sim_insn_2 = 227040992
gpu_sim_insn_3 = 331876512
gpu_sim_cycle = 2046001
gpu_sim_insn = 569270407
gpu_ipc =     278.2356
gpu_tot_sim_cycle = 2046001
gpu_tot_sim_insn = 569270407
gpu_tot_ipc =     278.2356
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11389743
gpu_stall_icnt2sh    = 18073268
gpu_total_sim_rate=175214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9786179
	L1I_total_cache_misses = 22162
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31459
L1D_cache:
	L1D_cache_core[0]: Access = 101680, Miss = 81227, Miss_rate = 0.799, Pending_hits = 6224, Reservation_fails = 1812065
	L1D_cache_core[1]: Access = 100907, Miss = 80402, Miss_rate = 0.797, Pending_hits = 6417, Reservation_fails = 1805832
	L1D_cache_core[2]: Access = 103250, Miss = 82316, Miss_rate = 0.797, Pending_hits = 6528, Reservation_fails = 1820985
	L1D_cache_core[3]: Access = 103023, Miss = 82019, Miss_rate = 0.796, Pending_hits = 6455, Reservation_fails = 1819585
	L1D_cache_core[4]: Access = 100326, Miss = 80404, Miss_rate = 0.801, Pending_hits = 6279, Reservation_fails = 1806553
	L1D_cache_core[5]: Access = 104394, Miss = 83768, Miss_rate = 0.802, Pending_hits = 6495, Reservation_fails = 1833749
	L1D_cache_core[6]: Access = 102373, Miss = 81531, Miss_rate = 0.796, Pending_hits = 6404, Reservation_fails = 1815725
	L1D_cache_core[7]: Access = 102043, Miss = 81627, Miss_rate = 0.800, Pending_hits = 6378, Reservation_fails = 1801666
	L1D_cache_core[8]: Access = 103122, Miss = 82824, Miss_rate = 0.803, Pending_hits = 6603, Reservation_fails = 1854584
	L1D_cache_core[9]: Access = 100889, Miss = 81263, Miss_rate = 0.805, Pending_hits = 6346, Reservation_fails = 1821292
	L1D_cache_core[10]: Access = 24897, Miss = 24897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32406
	L1D_cache_core[11]: Access = 26177, Miss = 26177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31546
	L1D_cache_core[12]: Access = 28681, Miss = 28681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23481
	L1D_cache_core[13]: Access = 24963, Miss = 24963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32493
	L1D_cache_core[14]: Access = 27329, Miss = 27329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25625
	L1D_cache_core[15]: Access = 26661, Miss = 26661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24044
	L1D_cache_core[16]: Access = 23089, Miss = 23089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37144
	L1D_cache_core[17]: Access = 26468, Miss = 26468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30755
	L1D_cache_core[18]: Access = 29325, Miss = 29325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13634
	L1D_cache_core[19]: Access = 25430, Miss = 25430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35008
	L1D_cache_core[20]: Access = 27481, Miss = 27481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[21]: Access = 28165, Miss = 28165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20391
	L1D_cache_core[22]: Access = 23204, Miss = 23204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38158
	L1D_cache_core[23]: Access = 26941, Miss = 26941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27669
	L1D_cache_core[24]: Access = 27582, Miss = 27582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19697
	L1D_cache_core[25]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36062
	L1D_cache_core[26]: Access = 28601, Miss = 28601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11373
	L1D_cache_core[27]: Access = 30038, Miss = 30038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5186
	L1D_cache_core[28]: Access = 26992, Miss = 26992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25967
	L1D_cache_core[29]: Access = 26443, Miss = 26443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29653
	L1D_cache_core[30]: Access = 23793, Miss = 23793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33654
	L1D_cache_core[31]: Access = 26136, Miss = 26136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28191
	L1D_cache_core[32]: Access = 27275, Miss = 27275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21623
	L1D_cache_core[33]: Access = 24380, Miss = 24380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38126
	L1D_cache_core[34]: Access = 27124, Miss = 27124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18419
	L1D_cache_core[35]: Access = 28965, Miss = 28965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 25032, Miss = 25032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27284
	L1D_cache_core[37]: Access = 23542, Miss = 23542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36707
	L1D_cache_core[38]: Access = 27514, Miss = 27514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23015
	L1D_cache_core[39]: Access = 22994, Miss = 22994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38056
	L1D_cache_core[40]: Access = 25151, Miss = 25151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21771
	L1D_cache_core[41]: Access = 25496, Miss = 25496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24732
	L1D_cache_core[42]: Access = 24416, Miss = 24416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27697
	L1D_cache_core[43]: Access = 27224, Miss = 27224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17679
	L1D_cache_core[44]: Access = 26104, Miss = 26104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23710
	L1D_cache_core[45]: Access = 25557, Miss = 25557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26143
	L1D_cache_core[46]: Access = 24597, Miss = 24597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36155
	L1D_cache_core[47]: Access = 28610, Miss = 28610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13469
	L1D_cache_core[48]: Access = 22153, Miss = 22153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40336
	L1D_cache_core[49]: Access = 24203, Miss = 24203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34473
	L1D_cache_core[50]: Access = 26761, Miss = 26761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23030
	L1D_cache_core[51]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19878
	L1D_cache_core[52]: Access = 26437, Miss = 26437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22995
	L1D_cache_core[53]: Access = 28348, Miss = 28348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12360
	L1D_cache_core[54]: Access = 25558, Miss = 25558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30210
	L1D_cache_core[55]: Access = 26415, Miss = 26415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22533
	L1D_cache_core[56]: Access = 28778, Miss = 28778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 26878, Miss = 26878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22934
	L1D_cache_core[58]: Access = 25775, Miss = 25775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27320
	L1D_cache_core[59]: Access = 28523, Miss = 28523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9963
	L1D_total_cache_accesses = 2334735
	L1D_total_cache_misses = 2130109
	L1D_total_cache_miss_rate = 0.9124
	L1D_total_cache_pending_hits = 64129
	L1D_total_cache_reservation_fails = 19458934
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 920467
	L1C_total_cache_misses = 10126
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52359
L1T_cache:
	L1T_total_cache_accesses = 4036889
	L1T_total_cache_misses = 1478031
	L1T_total_cache_miss_rate = 0.3661
	L1T_total_cache_pending_hits = 2558858
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1837163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16531036
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 910341
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10126
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52359
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2558858
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1478031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2927898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9764017
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22162
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2397, 3511, 2041, 2517, 2431, 2139, 2363, 2595, 2356, 1616, 2324, 2094, 1791, 2042, 2289, 2530, 2166, 2111, 1317, 2580, 1718, 1606, 1727, 2515, 1682, 2137, 2101, 2068, 1721, 2126, 2547, 
gpgpu_n_tot_thrd_icount = 599566720
gpgpu_n_tot_w_icount = 18736460
gpgpu_n_stall_shd_mem = 38163297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1837161
gpgpu_n_mem_write_global = 295642
gpgpu_n_mem_texture = 1478031
gpgpu_n_mem_const = 6601
gpgpu_n_load_insn  = 40819709
gpgpu_n_store_insn = 1533836
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19101664
gpgpu_n_const_mem_insn = 20308288
gpgpu_n_param_mem_insn = 6938648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20263327
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49228545	W0_Idle:8331010	W0_Scoreboard:169223697	W1:181307	W2:151004	W3:151879	W4:119998	W5:85760	W6:42176	W7:22238	W8:8084	W9:3277	W10:1433	W11:1138	W12:1031	W13:832	W14:1261	W15:1052	W16:1708	W17:2642	W18:3584	W19:8590	W20:9984	W21:17256	W22:22815	W23:22699	W24:24741	W25:24805	W26:18502	W27:10717	W28:4896	W29:1955	W30:776	W31:0	W32:17788728
Warp Occupancy Distribution:
Stall:36736162	W0_Idle:3958357	W0_Scoreboard:36525178	W1:181307	W2:151004	W3:151879	W4:119998	W5:85760	W6:42176	W7:22238	W8:8084	W9:3277	W10:1433	W11:1138	W12:1031	W13:832	W14:1261	W15:1052	W16:1708	W17:2642	W18:3584	W19:8590	W20:9984	W21:17256	W22:22815	W23:22699	W24:24741	W25:24805	W26:18502	W27:10717	W28:4896	W29:1955	W30:776	W31:0	W32:3672203
Warp Occupancy Distribution:
Stall:6866894	W0_Idle:1779562	W0_Scoreboard:66108634	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7084950
warp_utilization0: 0.076315
warp_utilization1: 0.056456
warp_utilization2: 0.086571
traffic_breakdown_coretomem[CONST_ACC_R] = 52808 {8:6601,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14697288 {8:1837161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16132784 {40:242873,72:11855,136:40914,}
traffic_breakdown_coretomem[INST_ACC_R] = 28640 {8:3580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11824248 {8:1478031,}
traffic_breakdown_memtocore[CONST_ACC_R] = 475272 {72:6601,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249778824 {136:1836609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2364648 {8:295581,}
traffic_breakdown_memtocore[INST_ACC_R] = 486880 {136:3580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 201009632 {136:1478012,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 634 
averagemflatency_1 = 719 
averagemflatency_2= 580 
averagemflatency_3 = 580 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2046000 
mrq_lat_table:871248 	34506 	43477 	94771 	276035 	303988 	267860 	152490 	38979 	2815 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9885 	35442 	88450 	230514 	1052170 	1779666 	413564 	6831 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	442329 	126222 	186553 	366530 	650023 	944774 	802168 	99390 	2813 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	122046 	2898190 	298375 	2607 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	109320 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	293 	3796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.324468  1.332177  1.345185  1.342158  1.509835  1.518521  1.390540  1.390727  1.450572  1.452686  1.439974  1.440160  1.320967  1.315443  1.309990  1.314669 
dram[1]:  1.326595  1.340876  1.353634  1.344158  1.519423  1.504043  1.393881  1.380384  1.453330  1.429453  1.439461  1.428088  1.315434  1.313446  1.315686  1.300326 
dram[2]:  1.326367  1.330503  1.351233  1.336223  1.534042  1.508945  1.400316  1.397170  1.446284  1.450782  1.435063  1.429683  1.319650  1.305726  1.304307  1.306695 
dram[3]:  1.323272  1.331198  1.328968  1.350786  1.505264  1.515742  1.379032  1.403825  1.455158  1.464714  1.430782  1.432497  1.308696  1.304491  1.305105  1.309379 
dram[4]:  1.323564  1.322142  1.339976  1.351384  1.525658  1.517313  1.396417  1.398664  1.452963  1.439572  1.429247  1.440114  1.314158  1.302907  1.312616  1.313432 
dram[5]:  1.333186  1.326424  1.339574  1.340041  1.526322  1.495998  1.390675  1.385363  1.448945  1.451097  1.445024  1.447716  1.309062  1.313003  1.309799  1.301372 
average row locality = 2086183/1498548 = 1.392136
average row locality_1 = 885575/559351 = 1.583219
average row locality_2 = 611734/481808 = 1.269663
average row locality_3 = 588874/457389 = 1.287469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17018     16935     17368     17356     20746     20829     21574     21351     21630     21402     21275     21406     18644     18600     17594     17403 
dram[1]:     16993     16998     17277     17388     20839     20744     21355     21524     21551     21457     21437     21540     18508     18460     17247     17179 
dram[2]:     17099     16897     17357     17380     20793     20890     21415     21495     21675     21565     21289     21179     18595     18540     17424     17390 
dram[3]:     16894     16935     17347     17248     20914     21043     21495     21450     21610     21902     21536     21397     18532     18405     17371     17054 
dram[4]:     16944     16943     17470     17434     20886     21082     21534     21566     21518     21601     21454     21272     18652     18399     17558     17487 
dram[5]:     16937     17096     17349     17368     20902     21024     21487     21377     21676     21771     21736     21614     18462     18356     17130     17172 
total reads: 1867001
bank skew: 21902/16894 = 1.30
chip skew: 311800/310497 = 1.00
number of total write accesses:
dram[0]:      1110      1120      1435      1453      5276      5490      2474      2436      3491      3316      2954      3096       761       762       738       746 
dram[1]:      1119      1136      1460      1446      5406      5112      2473      2416      3347      3101      3019      2917       746       715       745       746 
dram[2]:      1116      1126      1440      1422      5456      5174      2550      2401      3567      3387      2965      2894       726       615       745       743 
dram[3]:      1125      1144      1426      1482      5539      5247      2406      2627      3461      3502      3062      3050       732       592       754       749 
dram[4]:      1120      1132      1425      1457      5485      5298      2551      2519      3365      3282      3039      2932       768       560       753       751 
dram[5]:      1141      1141      1468      1477      5569      5144      2612      2436      3398      3436      3208      3168       722       567       754       757 
total reads: 219222
bank skew: 5569/560 = 9.94
chip skew: 36998/35904 = 1.03
average mf latency per bank:
dram[0]:        771       784       882       904      1244      1255      1720      1717      1217      1209      1084      1070       944       946       782       786
dram[1]:        730       752       820       884      1148      1288      1598      1697      1131      1200       994      1022       843       890       696       727
dram[2]:        785       815       908       948      1285      1382      1739      1807      1231      1265      1106      1121       958      1138       798       818
dram[3]:        718       747       833       866      1173      1251      1619      1639      1135      1146       995      1016       863       868       708       712
dram[4]:        783       813       901       960      1260      1363      1721      1796      1234      1260      1091      1118       977       988       790       815
dram[5]:        726       736       843       870      1197      1262      1604      1659      1125      1148       989       998       868       882       705       714
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1526748 n_act=249574 n_pre=249560 n_req=336356 n_req_1=84135 n_req_2=103040 n_req_3=149181 n_rd=622250 n_write=52589 bw_util=0.4828 bw_util_1=0.1124 bw_util_2=0.1514 bw_util_3=0.2191 blp=5.845746 blp_1= 2.084166 blp_2= 2.250837 blp_3= 2.819337
 n_activity=2581343 dram_eff=0.5051 dram_eff_1=0.1176 dram_eff_2=0.1584 dram_eff_3=0.2292
bk0: 34036a 1989175i bk1: 33868a 1987454i bk2: 34736a 1950439i bk3: 34712a 1936396i bk4: 41492a 1510197i bk5: 41658a 1480170i bk6: 43148a 1673761i bk7: 42702a 1667531i bk8: 43260a 1663555i bk9: 42800a 1682016i bk10: 42550a 1694358i bk11: 42806a 1661157i bk12: 37288a 1920195i bk13: 37200a 1913526i bk14: 35188a 1933777i bk15: 34806a 1933798i 
bw_dist = 0.112	0.151	0.219	0.473	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.1942
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1529989 n_act=249045 n_pre=249034 n_req=335154 n_req_1=82520 n_req_2=103198 n_req_3=149436 n_rd=620960 n_write=51693 bw_util=0.4815 bw_util_1=0.1105 bw_util_2=0.1516 bw_util_3=0.2194 blp=5.735737 blp_1= 2.037310 blp_2= 2.240448 blp_3= 2.792536
 n_activity=2588684 dram_eff=0.5023 dram_eff_1=0.1153 dram_eff_2=0.1581 dram_eff_3=0.2289
bk0: 33986a 1998114i bk1: 33994a 1989904i bk2: 34554a 1958311i bk3: 34772a 1941256i bk4: 41678a 1531856i bk5: 41482a 1525001i bk6: 42706a 1699598i bk7: 43046a 1671631i bk8: 43100a 1691275i bk9: 42912a 1698928i bk10: 42870a 1693672i bk11: 43076a 1680716i bk12: 37015a 1931819i bk13: 36920a 1927776i bk14: 34493a 1955600i bk15: 34356a 1945621i 
bw_dist = 0.110	0.152	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75753
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1527798 n_act=249370 n_pre=249354 n_req=335992 n_req_1=83475 n_req_2=103147 n_req_3=149370 n_rd=621953 n_write=52246 bw_util=0.4825 bw_util_1=0.1116 bw_util_2=0.1516 bw_util_3=0.2193 blp=5.854937 blp_1= 2.063476 blp_2= 2.254551 blp_3= 2.831392
 n_activity=2575636 dram_eff=0.5059 dram_eff_1=0.117 dram_eff_2=0.1589 dram_eff_3=0.23
bk0: 34198a 1983350i bk1: 33794a 1989389i bk2: 34714a 1940756i bk3: 34758a 1930780i bk4: 41586a 1493262i bk5: 41780a 1496058i bk6: 42830a 1680374i bk7: 42984a 1666712i bk8: 43350a 1657480i bk9: 43129a 1665403i bk10: 42578a 1691734i bk11: 42356a 1689704i bk12: 37190a 1923696i bk13: 37080a 1926593i bk14: 34846a 1941377i bk15: 34780a 1938053i 
bw_dist = 0.112	0.152	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28267
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1525085 n_act=250176 n_pre=250163 n_req=336431 n_req_1=83892 n_req_2=103151 n_req_3=149388 n_rd=622226 n_write=53071 bw_util=0.4829 bw_util_1=0.112 bw_util_2=0.1515 bw_util_3=0.2194 blp=5.766590 blp_1= 2.050270 blp_2= 2.230399 blp_3= 2.801253
 n_activity=2595592 dram_eff=0.5025 dram_eff_1=0.1165 dram_eff_2=0.1577 dram_eff_3=0.2283
bk0: 33788a 1997225i bk1: 33868a 1991192i bk2: 34694a 1947009i bk3: 34496a 1949105i bk4: 41822a 1509396i bk5: 42082a 1506306i bk6: 42986a 1692921i bk7: 42900a 1668170i bk8: 43212a 1674527i bk9: 43802a 1659790i bk10: 43072a 1678837i bk11: 42794a 1672325i bk12: 37064a 1925292i bk13: 36806a 1936629i bk14: 34738a 1944870i bk15: 34102a 1955660i 
bw_dist = 0.112	0.152	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.83556
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1524715 n_act=250049 n_pre=250033 n_req=336906 n_req_1=84479 n_req_2=103176 n_req_3=149251 n_rd=623578 n_write=52346 bw_util=0.4838 bw_util_1=0.113 bw_util_2=0.1516 bw_util_3=0.2192 blp=5.868334 blp_1= 2.078162 blp_2= 2.252832 blp_3= 2.828467
 n_activity=2579456 dram_eff=0.5065 dram_eff_1=0.1183 dram_eff_2=0.1587 dram_eff_3=0.2295
bk0: 33888a 1985954i bk1: 33884a 1976059i bk2: 34940a 1934695i bk3: 34868a 1926430i bk4: 41772a 1493364i bk5: 42164a 1490797i bk6: 43066a 1672697i bk7: 43132a 1654722i bk8: 43034a 1680069i bk9: 43202a 1668526i bk10: 42908a 1675134i bk11: 42542a 1678748i bk12: 37300a 1917894i bk13: 36790a 1933404i bk14: 35116a 1942840i bk15: 34972a 1928969i 
bw_dist = 0.113	0.152	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30544
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1523873 n_act=250323 n_pre=250309 n_req=336747 n_req_1=84212 n_req_2=103169 n_req_3=149366 n_rd=622906 n_write=53310 bw_util=0.4834 bw_util_1=0.1125 bw_util_2=0.1516 bw_util_3=0.2194 blp=5.772838 blp_1= 2.061043 blp_2= 2.232386 blp_3= 2.791404
 n_activity=2598667 dram_eff=0.5024 dram_eff_1=0.1169 dram_eff_2=0.1575 dram_eff_3=0.228
bk0: 33874a 1998424i bk1: 34192a 1984050i bk2: 34698a 1943627i bk3: 34736a 1932139i bk4: 41804a 1509181i bk5: 42048a 1511190i bk6: 42974a 1678929i bk7: 42754a 1673183i bk8: 43350a 1687646i bk9: 43542a 1662307i bk10: 43472a 1669433i bk11: 43226a 1654133i bk12: 36920a 1930364i bk13: 36712a 1941376i bk14: 34260a 1954475i bk15: 34344a 1947729i 
bw_dist = 0.112	0.152	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 302914, Miss = 155855, Miss_rate = 0.515, Pending_hits = 3735, Reservation_fails = 84010
L2_cache_bank[1]: Access = 302222, Miss = 155289, Miss_rate = 0.514, Pending_hits = 3728, Reservation_fails = 84743
L2_cache_bank[2]: Access = 298832, Miss = 155210, Miss_rate = 0.519, Pending_hits = 3748, Reservation_fails = 60702
L2_cache_bank[3]: Access = 299734, Miss = 155298, Miss_rate = 0.518, Pending_hits = 3758, Reservation_fails = 75658
L2_cache_bank[4]: Access = 303666, Miss = 155649, Miss_rate = 0.513, Pending_hits = 3743, Reservation_fails = 92857
L2_cache_bank[5]: Access = 305992, Miss = 155350, Miss_rate = 0.508, Pending_hits = 3865, Reservation_fails = 99433
L2_cache_bank[6]: Access = 298641, Miss = 155713, Miss_rate = 0.521, Pending_hits = 3635, Reservation_fails = 62958
L2_cache_bank[7]: Access = 300536, Miss = 155454, Miss_rate = 0.517, Pending_hits = 3797, Reservation_fails = 72602
L2_cache_bank[8]: Access = 302775, Miss = 156019, Miss_rate = 0.515, Pending_hits = 3682, Reservation_fails = 94073
L2_cache_bank[9]: Access = 305311, Miss = 155791, Miss_rate = 0.510, Pending_hits = 3769, Reservation_fails = 96039
L2_cache_bank[10]: Access = 299045, Miss = 155683, Miss_rate = 0.521, Pending_hits = 3622, Reservation_fails = 71656
L2_cache_bank[11]: Access = 301034, Miss = 155787, Miss_rate = 0.518, Pending_hits = 3893, Reservation_fails = 80227
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302914, Miss = 155855 (0.515), PendingHit = 3735 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302222, Miss = 155289 (0.514), PendingHit = 3728 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298832, Miss = 155210 (0.519), PendingHit = 3748 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299734, Miss = 155298 (0.518), PendingHit = 3758 (0.0125)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303666, Miss = 155649 (0.513), PendingHit = 3743 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305992, Miss = 155350 (0.508), PendingHit = 3865 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298641, Miss = 155713 (0.521), PendingHit = 3635 (0.0122)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300536, Miss = 155454 (0.517), PendingHit = 3797 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302775, Miss = 156019 (0.515), PendingHit = 3682 (0.0122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305311, Miss = 155791 (0.51), PendingHit = 3769 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299045, Miss = 155683 (0.521), PendingHit = 3622 (0.0121)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 301034, Miss = 155787 (0.518), PendingHit = 3893 (0.0129)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1396751
Stream 1: Misses  = 702487
Stream 2: Accesses  = 1125746
Stream 2: Misses  = 588988
Stream 3: Accesses  = 2494956
Stream 3: Misses  = 1278110
Stream 1+2: Accesses  = 2522497
Stream 1+2: Misses  = 1291475
Stream 1+2+3: Accesses  = 5017453
Stream 1+2+3: Misses  = 2569585
Total Accesses  = 3620702
MPKI-CORES
CORE_L2MPKI_0	39.448
CORE_L2MPKI_1	39.359
CORE_L2MPKI_2	38.537
CORE_L2MPKI_3	39.495
CORE_L2MPKI_4	37.761
CORE_L2MPKI_5	38.757
CORE_L2MPKI_6	39.750
CORE_L2MPKI_7	39.222
CORE_L2MPKI_8	39.079
CORE_L2MPKI_9	39.560
CORE_L2MPKI_10	2.651
CORE_L2MPKI_11	2.644
CORE_L2MPKI_12	2.619
CORE_L2MPKI_13	2.666
CORE_L2MPKI_14	2.705
CORE_L2MPKI_15	2.649
CORE_L2MPKI_16	2.754
CORE_L2MPKI_17	2.685
CORE_L2MPKI_18	2.593
CORE_L2MPKI_19	2.648
CORE_L2MPKI_20	2.602
CORE_L2MPKI_21	2.576
CORE_L2MPKI_22	2.796
CORE_L2MPKI_23	2.598
CORE_L2MPKI_24	2.546
CORE_L2MPKI_25	2.639
CORE_L2MPKI_26	2.632
CORE_L2MPKI_27	2.523
CORE_L2MPKI_28	2.600
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.725
CORE_L2MPKI_31	2.590
CORE_L2MPKI_32	2.579
CORE_L2MPKI_33	2.698
CORE_L2MPKI_34	2.628
CORE_L2MPKI_35	2.569
CORE_L2MPKI_36	2.611
CORE_L2MPKI_37	2.646
CORE_L2MPKI_38	2.649
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.642
CORE_L2MPKI_41	2.555
CORE_L2MPKI_42	2.603
CORE_L2MPKI_43	2.592
CORE_L2MPKI_44	2.552
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.823
CORE_L2MPKI_49	2.717
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.602
CORE_L2MPKI_52	2.577
CORE_L2MPKI_53	2.548
CORE_L2MPKI_54	2.540
CORE_L2MPKI_55	2.602
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 20.879
Avg_MPKI_Stream2= 2.630
Avg_MPKI_Stream3= 2.589
MISSES-CORES
CORE_MISSES_0	40191
CORE_MISSES_1	39843
CORE_MISSES_2	40909
CORE_MISSES_3	40890
CORE_MISSES_4	39568
CORE_MISSES_5	41685
CORE_MISSES_6	40217
CORE_MISSES_7	39997
CORE_MISSES_8	40968
CORE_MISSES_9	40417
CORE_MISSES_10	28128
CORE_MISSES_11	29413
CORE_MISSES_12	31944
CORE_MISSES_13	28325
CORE_MISSES_14	31425
CORE_MISSES_15	30093
CORE_MISSES_16	27090
CORE_MISSES_17	30246
CORE_MISSES_18	32487
CORE_MISSES_19	28651
CORE_MISSES_20	30449
CORE_MISSES_21	30921
CORE_MISSES_22	27608
CORE_MISSES_23	29857
CORE_MISSES_24	29980
CORE_MISSES_25	27447
CORE_MISSES_26	32129
CORE_MISSES_27	32376
CORE_MISSES_28	29806
CORE_MISSES_29	29640
CORE_MISSES_30	27558
CORE_MISSES_31	28933
CORE_MISSES_32	30052
CORE_MISSES_33	27936
CORE_MISSES_34	30279
CORE_MISSES_35	31682
CORE_MISSES_36	27861
CORE_MISSES_37	26474
CORE_MISSES_38	30847
CORE_MISSES_39	27153
CORE_MISSES_40	28280
CORE_MISSES_41	27843
CORE_MISSES_42	27020
CORE_MISSES_43	29996
CORE_MISSES_44	28414
CORE_MISSES_45	28056
CORE_MISSES_46	27061
CORE_MISSES_47	30953
CORE_MISSES_48	26678
CORE_MISSES_49	27787
CORE_MISSES_50	29209
CORE_MISSES_51	28797
CORE_MISSES_52	29060
CORE_MISSES_53	30676
CORE_MISSES_54	27624
CORE_MISSES_55	29246
CORE_MISSES_56	31009
CORE_MISSES_57	28937
CORE_MISSES_58	28039
CORE_MISSES_59	30938
L2_MISSES = 1867098
L2_total_cache_accesses = 3620702
L2_total_cache_misses = 1867098
L2_total_cache_miss_rate = 0.5157
L2_total_cache_pending_hits = 44975
L2_total_cache_reservation_fails = 974958
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 292956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1541868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 761863
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 577
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 915
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1262510
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 184199
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 129098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 72263
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3032
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 269
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8442
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16906389
icnt_total_pkts_simt_to_mem=4051254
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       5.0601
gpu_ipc_2 =     110.9682
gpu_ipc_3 =     162.3547
gpu_tot_sim_cycle_stream_1 = 2046000
gpu_tot_sim_cycle_stream_2 = 2046000
gpu_tot_sim_cycle_stream_3 = 2044145
gpu_sim_insn_1 = 10352903
gpu_sim_insn_2 = 227040992
gpu_sim_insn_3 = 331876512
gpu_sim_cycle = 2046001
gpu_sim_insn = 569270407
gpu_ipc =     278.2356
gpu_tot_sim_cycle = 2046001
gpu_tot_sim_insn = 569270407
gpu_tot_ipc =     278.2356
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11389743
gpu_stall_icnt2sh    = 18073268
gpu_total_sim_rate=175214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9786179
	L1I_total_cache_misses = 22162
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31459
L1D_cache:
	L1D_cache_core[0]: Access = 101680, Miss = 81227, Miss_rate = 0.799, Pending_hits = 6224, Reservation_fails = 1812065
	L1D_cache_core[1]: Access = 100907, Miss = 80402, Miss_rate = 0.797, Pending_hits = 6417, Reservation_fails = 1805832
	L1D_cache_core[2]: Access = 103250, Miss = 82316, Miss_rate = 0.797, Pending_hits = 6528, Reservation_fails = 1820985
	L1D_cache_core[3]: Access = 103023, Miss = 82019, Miss_rate = 0.796, Pending_hits = 6455, Reservation_fails = 1819585
	L1D_cache_core[4]: Access = 100326, Miss = 80404, Miss_rate = 0.801, Pending_hits = 6279, Reservation_fails = 1806553
	L1D_cache_core[5]: Access = 104394, Miss = 83768, Miss_rate = 0.802, Pending_hits = 6495, Reservation_fails = 1833749
	L1D_cache_core[6]: Access = 102373, Miss = 81531, Miss_rate = 0.796, Pending_hits = 6404, Reservation_fails = 1815725
	L1D_cache_core[7]: Access = 102043, Miss = 81627, Miss_rate = 0.800, Pending_hits = 6378, Reservation_fails = 1801666
	L1D_cache_core[8]: Access = 103122, Miss = 82824, Miss_rate = 0.803, Pending_hits = 6603, Reservation_fails = 1854584
	L1D_cache_core[9]: Access = 100889, Miss = 81263, Miss_rate = 0.805, Pending_hits = 6346, Reservation_fails = 1821292
	L1D_cache_core[10]: Access = 24897, Miss = 24897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32406
	L1D_cache_core[11]: Access = 26177, Miss = 26177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31546
	L1D_cache_core[12]: Access = 28681, Miss = 28681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23481
	L1D_cache_core[13]: Access = 24963, Miss = 24963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32493
	L1D_cache_core[14]: Access = 27329, Miss = 27329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25625
	L1D_cache_core[15]: Access = 26661, Miss = 26661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24044
	L1D_cache_core[16]: Access = 23089, Miss = 23089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37144
	L1D_cache_core[17]: Access = 26468, Miss = 26468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30755
	L1D_cache_core[18]: Access = 29325, Miss = 29325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13634
	L1D_cache_core[19]: Access = 25430, Miss = 25430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35008
	L1D_cache_core[20]: Access = 27481, Miss = 27481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[21]: Access = 28165, Miss = 28165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20391
	L1D_cache_core[22]: Access = 23204, Miss = 23204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38158
	L1D_cache_core[23]: Access = 26941, Miss = 26941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27669
	L1D_cache_core[24]: Access = 27582, Miss = 27582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19697
	L1D_cache_core[25]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36062
	L1D_cache_core[26]: Access = 28601, Miss = 28601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11373
	L1D_cache_core[27]: Access = 30038, Miss = 30038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5186
	L1D_cache_core[28]: Access = 26992, Miss = 26992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25967
	L1D_cache_core[29]: Access = 26443, Miss = 26443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29653
	L1D_cache_core[30]: Access = 23793, Miss = 23793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33654
	L1D_cache_core[31]: Access = 26136, Miss = 26136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28191
	L1D_cache_core[32]: Access = 27275, Miss = 27275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21623
	L1D_cache_core[33]: Access = 24380, Miss = 24380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38126
	L1D_cache_core[34]: Access = 27124, Miss = 27124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18419
	L1D_cache_core[35]: Access = 28965, Miss = 28965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 25032, Miss = 25032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27284
	L1D_cache_core[37]: Access = 23542, Miss = 23542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36707
	L1D_cache_core[38]: Access = 27514, Miss = 27514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23015
	L1D_cache_core[39]: Access = 22994, Miss = 22994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38056
	L1D_cache_core[40]: Access = 25151, Miss = 25151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21771
	L1D_cache_core[41]: Access = 25496, Miss = 25496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24732
	L1D_cache_core[42]: Access = 24416, Miss = 24416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27697
	L1D_cache_core[43]: Access = 27224, Miss = 27224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17679
	L1D_cache_core[44]: Access = 26104, Miss = 26104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23710
	L1D_cache_core[45]: Access = 25557, Miss = 25557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26143
	L1D_cache_core[46]: Access = 24597, Miss = 24597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36155
	L1D_cache_core[47]: Access = 28610, Miss = 28610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13469
	L1D_cache_core[48]: Access = 22153, Miss = 22153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40336
	L1D_cache_core[49]: Access = 24203, Miss = 24203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34473
	L1D_cache_core[50]: Access = 26761, Miss = 26761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23030
	L1D_cache_core[51]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19878
	L1D_cache_core[52]: Access = 26437, Miss = 26437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22995
	L1D_cache_core[53]: Access = 28348, Miss = 28348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12360
	L1D_cache_core[54]: Access = 25558, Miss = 25558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30210
	L1D_cache_core[55]: Access = 26415, Miss = 26415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22533
	L1D_cache_core[56]: Access = 28778, Miss = 28778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 26878, Miss = 26878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22934
	L1D_cache_core[58]: Access = 25775, Miss = 25775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27320
	L1D_cache_core[59]: Access = 28523, Miss = 28523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9963
	L1D_total_cache_accesses = 2334735
	L1D_total_cache_misses = 2130109
	L1D_total_cache_miss_rate = 0.9124
	L1D_total_cache_pending_hits = 64129
	L1D_total_cache_reservation_fails = 19458934
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 920467
	L1C_total_cache_misses = 10126
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52359
L1T_cache:
	L1T_total_cache_accesses = 4036889
	L1T_total_cache_misses = 1478031
	L1T_total_cache_miss_rate = 0.3661
	L1T_total_cache_pending_hits = 2558858
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1837163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16531036
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 910341
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10126
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52359
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2558858
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1478031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2927898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9764017
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22162
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2397, 3511, 2041, 2517, 2431, 2139, 2363, 2595, 2356, 1616, 2324, 2094, 1791, 2042, 2289, 2530, 2166, 2111, 1317, 2580, 1718, 1606, 1727, 2515, 1682, 2137, 2101, 2068, 1721, 2126, 2547, 
gpgpu_n_tot_thrd_icount = 599566720
gpgpu_n_tot_w_icount = 18736460
gpgpu_n_stall_shd_mem = 38163297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1837161
gpgpu_n_mem_write_global = 295642
gpgpu_n_mem_texture = 1478031
gpgpu_n_mem_const = 6601
gpgpu_n_load_insn  = 40819709
gpgpu_n_store_insn = 1533836
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19101664
gpgpu_n_const_mem_insn = 20308288
gpgpu_n_param_mem_insn = 6938648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20263327
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49228545	W0_Idle:8331010	W0_Scoreboard:169223697	W1:181307	W2:151004	W3:151879	W4:119998	W5:85760	W6:42176	W7:22238	W8:8084	W9:3277	W10:1433	W11:1138	W12:1031	W13:832	W14:1261	W15:1052	W16:1708	W17:2642	W18:3584	W19:8590	W20:9984	W21:17256	W22:22815	W23:22699	W24:24741	W25:24805	W26:18502	W27:10717	W28:4896	W29:1955	W30:776	W31:0	W32:17788728
Warp Occupancy Distribution:
Stall:36736162	W0_Idle:3958357	W0_Scoreboard:36525178	W1:181307	W2:151004	W3:151879	W4:119998	W5:85760	W6:42176	W7:22238	W8:8084	W9:3277	W10:1433	W11:1138	W12:1031	W13:832	W14:1261	W15:1052	W16:1708	W17:2642	W18:3584	W19:8590	W20:9984	W21:17256	W22:22815	W23:22699	W24:24741	W25:24805	W26:18502	W27:10717	W28:4896	W29:1955	W30:776	W31:0	W32:3672203
Warp Occupancy Distribution:
Stall:6866894	W0_Idle:1779562	W0_Scoreboard:66108634	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7084950
warp_utilization0: 0.076315
warp_utilization1: 0.056456
warp_utilization2: 0.086571
traffic_breakdown_coretomem[CONST_ACC_R] = 52808 {8:6601,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14697288 {8:1837161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16132784 {40:242873,72:11855,136:40914,}
traffic_breakdown_coretomem[INST_ACC_R] = 28640 {8:3580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11824248 {8:1478031,}
traffic_breakdown_memtocore[CONST_ACC_R] = 475272 {72:6601,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249778824 {136:1836609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2364648 {8:295581,}
traffic_breakdown_memtocore[INST_ACC_R] = 486880 {136:3580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 201009632 {136:1478012,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 634 
averagemflatency_1 = 719 
averagemflatency_2= 580 
averagemflatency_3 = 580 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2046000 
mrq_lat_table:871248 	34506 	43477 	94771 	276035 	303988 	267860 	152490 	38979 	2815 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9885 	35442 	88450 	230514 	1052170 	1779666 	413564 	6831 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	442329 	126222 	186553 	366530 	650023 	944774 	802168 	99390 	2813 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	122046 	2898190 	298375 	2607 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	109320 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	293 	3796 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.324468  1.332177  1.345185  1.342158  1.509835  1.518521  1.390540  1.390727  1.450572  1.452686  1.439974  1.440160  1.320967  1.315443  1.309990  1.314669 
dram[1]:  1.326595  1.340876  1.353634  1.344158  1.519423  1.504043  1.393881  1.380384  1.453330  1.429453  1.439461  1.428088  1.315434  1.313446  1.315686  1.300326 
dram[2]:  1.326367  1.330503  1.351233  1.336223  1.534042  1.508945  1.400316  1.397170  1.446284  1.450782  1.435063  1.429683  1.319650  1.305726  1.304307  1.306695 
dram[3]:  1.323272  1.331198  1.328968  1.350786  1.505264  1.515742  1.379032  1.403825  1.455158  1.464714  1.430782  1.432497  1.308696  1.304491  1.305105  1.309379 
dram[4]:  1.323564  1.322142  1.339976  1.351384  1.525658  1.517313  1.396417  1.398664  1.452963  1.439572  1.429247  1.440114  1.314158  1.302907  1.312616  1.313432 
dram[5]:  1.333186  1.326424  1.339574  1.340041  1.526322  1.495998  1.390675  1.385363  1.448945  1.451097  1.445024  1.447716  1.309062  1.313003  1.309799  1.301372 
average row locality = 2086183/1498548 = 1.392136
average row locality_1 = 885575/559351 = 1.583219
average row locality_2 = 611734/481808 = 1.269663
average row locality_3 = 588874/457389 = 1.287469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17018     16935     17368     17356     20746     20829     21574     21351     21630     21402     21275     21406     18644     18600     17594     17403 
dram[1]:     16993     16998     17277     17388     20839     20744     21355     21524     21551     21457     21437     21540     18508     18460     17247     17179 
dram[2]:     17099     16897     17357     17380     20793     20890     21415     21495     21675     21565     21289     21179     18595     18540     17424     17390 
dram[3]:     16894     16935     17347     17248     20914     21043     21495     21450     21610     21902     21536     21397     18532     18405     17371     17054 
dram[4]:     16944     16943     17470     17434     20886     21082     21534     21566     21518     21601     21454     21272     18652     18399     17558     17487 
dram[5]:     16937     17096     17349     17368     20902     21024     21487     21377     21676     21771     21736     21614     18462     18356     17130     17172 
total reads: 1867001
bank skew: 21902/16894 = 1.30
chip skew: 311800/310497 = 1.00
number of total write accesses:
dram[0]:      1110      1120      1435      1453      5276      5490      2474      2436      3491      3316      2954      3096       761       762       738       746 
dram[1]:      1119      1136      1460      1446      5406      5112      2473      2416      3347      3101      3019      2917       746       715       745       746 
dram[2]:      1116      1126      1440      1422      5456      5174      2550      2401      3567      3387      2965      2894       726       615       745       743 
dram[3]:      1125      1144      1426      1482      5539      5247      2406      2627      3461      3502      3062      3050       732       592       754       749 
dram[4]:      1120      1132      1425      1457      5485      5298      2551      2519      3365      3282      3039      2932       768       560       753       751 
dram[5]:      1141      1141      1468      1477      5569      5144      2612      2436      3398      3436      3208      3168       722       567       754       757 
total reads: 219222
bank skew: 5569/560 = 9.94
chip skew: 36998/35904 = 1.03
average mf latency per bank:
dram[0]:        771       784       882       904      1244      1255      1720      1717      1217      1209      1084      1070       944       946       782       786
dram[1]:        730       752       820       884      1148      1288      1598      1697      1131      1200       994      1022       843       890       696       727
dram[2]:        785       815       908       948      1285      1382      1739      1807      1231      1265      1106      1121       958      1138       798       818
dram[3]:        718       747       833       866      1173      1251      1619      1639      1135      1146       995      1016       863       868       708       712
dram[4]:        783       813       901       960      1260      1363      1721      1796      1234      1260      1091      1118       977       988       790       815
dram[5]:        726       736       843       870      1197      1262      1604      1659      1125      1148       989       998       868       882       705       714
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1526748 n_act=249574 n_pre=249560 n_req=336356 n_req_1=84135 n_req_2=103040 n_req_3=149181 n_rd=622250 n_write=52589 bw_util=0.4828 bw_util_1=0.1124 bw_util_2=0.1514 bw_util_3=0.2191 blp=5.845746 blp_1= 2.084166 blp_2= 2.250837 blp_3= 2.819337
 n_activity=2581343 dram_eff=0.5051 dram_eff_1=0.1176 dram_eff_2=0.1584 dram_eff_3=0.2292
bk0: 34036a 1989175i bk1: 33868a 1987454i bk2: 34736a 1950439i bk3: 34712a 1936396i bk4: 41492a 1510197i bk5: 41658a 1480170i bk6: 43148a 1673761i bk7: 42702a 1667531i bk8: 43260a 1663555i bk9: 42800a 1682016i bk10: 42550a 1694358i bk11: 42806a 1661157i bk12: 37288a 1920195i bk13: 37200a 1913526i bk14: 35188a 1933777i bk15: 34806a 1933798i 
bw_dist = 0.112	0.151	0.219	0.473	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.1942
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1529989 n_act=249045 n_pre=249034 n_req=335154 n_req_1=82520 n_req_2=103198 n_req_3=149436 n_rd=620960 n_write=51693 bw_util=0.4815 bw_util_1=0.1105 bw_util_2=0.1516 bw_util_3=0.2194 blp=5.735737 blp_1= 2.037310 blp_2= 2.240448 blp_3= 2.792536
 n_activity=2588684 dram_eff=0.5023 dram_eff_1=0.1153 dram_eff_2=0.1581 dram_eff_3=0.2289
bk0: 33986a 1998114i bk1: 33994a 1989904i bk2: 34554a 1958311i bk3: 34772a 1941256i bk4: 41678a 1531856i bk5: 41482a 1525001i bk6: 42706a 1699598i bk7: 43046a 1671631i bk8: 43100a 1691275i bk9: 42912a 1698928i bk10: 42870a 1693672i bk11: 43076a 1680716i bk12: 37015a 1931819i bk13: 36920a 1927776i bk14: 34493a 1955600i bk15: 34356a 1945621i 
bw_dist = 0.110	0.152	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75753
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1527798 n_act=249370 n_pre=249354 n_req=335992 n_req_1=83475 n_req_2=103147 n_req_3=149370 n_rd=621953 n_write=52246 bw_util=0.4825 bw_util_1=0.1116 bw_util_2=0.1516 bw_util_3=0.2193 blp=5.854937 blp_1= 2.063476 blp_2= 2.254551 blp_3= 2.831392
 n_activity=2575636 dram_eff=0.5059 dram_eff_1=0.117 dram_eff_2=0.1589 dram_eff_3=0.23
bk0: 34198a 1983350i bk1: 33794a 1989389i bk2: 34714a 1940756i bk3: 34758a 1930780i bk4: 41586a 1493262i bk5: 41780a 1496058i bk6: 42830a 1680374i bk7: 42984a 1666712i bk8: 43350a 1657480i bk9: 43129a 1665403i bk10: 42578a 1691734i bk11: 42356a 1689704i bk12: 37190a 1923696i bk13: 37080a 1926593i bk14: 34846a 1941377i bk15: 34780a 1938053i 
bw_dist = 0.112	0.152	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.28267
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1525085 n_act=250176 n_pre=250163 n_req=336431 n_req_1=83892 n_req_2=103151 n_req_3=149388 n_rd=622226 n_write=53071 bw_util=0.4829 bw_util_1=0.112 bw_util_2=0.1515 bw_util_3=0.2194 blp=5.766590 blp_1= 2.050270 blp_2= 2.230399 blp_3= 2.801253
 n_activity=2595592 dram_eff=0.5025 dram_eff_1=0.1165 dram_eff_2=0.1577 dram_eff_3=0.2283
bk0: 33788a 1997225i bk1: 33868a 1991192i bk2: 34694a 1947009i bk3: 34496a 1949105i bk4: 41822a 1509396i bk5: 42082a 1506306i bk6: 42986a 1692921i bk7: 42900a 1668170i bk8: 43212a 1674527i bk9: 43802a 1659790i bk10: 43072a 1678837i bk11: 42794a 1672325i bk12: 37064a 1925292i bk13: 36806a 1936629i bk14: 34738a 1944870i bk15: 34102a 1955660i 
bw_dist = 0.112	0.152	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.83556
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1524715 n_act=250049 n_pre=250033 n_req=336906 n_req_1=84479 n_req_2=103176 n_req_3=149251 n_rd=623578 n_write=52346 bw_util=0.4838 bw_util_1=0.113 bw_util_2=0.1516 bw_util_3=0.2192 blp=5.868334 blp_1= 2.078162 blp_2= 2.252832 blp_3= 2.828467
 n_activity=2579456 dram_eff=0.5065 dram_eff_1=0.1183 dram_eff_2=0.1587 dram_eff_3=0.2295
bk0: 33888a 1985954i bk1: 33884a 1976059i bk2: 34940a 1934695i bk3: 34868a 1926430i bk4: 41772a 1493364i bk5: 42164a 1490797i bk6: 43066a 1672697i bk7: 43132a 1654722i bk8: 43034a 1680069i bk9: 43202a 1668526i bk10: 42908a 1675134i bk11: 42542a 1678748i bk12: 37300a 1917894i bk13: 36790a 1933404i bk14: 35116a 1942840i bk15: 34972a 1928969i 
bw_dist = 0.113	0.152	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30544
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2700721 n_nop=1523873 n_act=250323 n_pre=250309 n_req=336747 n_req_1=84212 n_req_2=103169 n_req_3=149366 n_rd=622906 n_write=53310 bw_util=0.4834 bw_util_1=0.1125 bw_util_2=0.1516 bw_util_3=0.2194 blp=5.772838 blp_1= 2.061043 blp_2= 2.232386 blp_3= 2.791404
 n_activity=2598667 dram_eff=0.5024 dram_eff_1=0.1169 dram_eff_2=0.1575 dram_eff_3=0.228
bk0: 33874a 1998424i bk1: 34192a 1984050i bk2: 34698a 1943627i bk3: 34736a 1932139i bk4: 41804a 1509181i bk5: 42048a 1511190i bk6: 42974a 1678929i bk7: 42754a 1673183i bk8: 43350a 1687646i bk9: 43542a 1662307i bk10: 43472a 1669433i bk11: 43226a 1654133i bk12: 36920a 1930364i bk13: 36712a 1941376i bk14: 34260a 1954475i bk15: 34344a 1947729i 
bw_dist = 0.112	0.152	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 302914, Miss = 155855, Miss_rate = 0.515, Pending_hits = 3735, Reservation_fails = 84010
L2_cache_bank[1]: Access = 302222, Miss = 155289, Miss_rate = 0.514, Pending_hits = 3728, Reservation_fails = 84743
L2_cache_bank[2]: Access = 298832, Miss = 155210, Miss_rate = 0.519, Pending_hits = 3748, Reservation_fails = 60702
L2_cache_bank[3]: Access = 299734, Miss = 155298, Miss_rate = 0.518, Pending_hits = 3758, Reservation_fails = 75658
L2_cache_bank[4]: Access = 303666, Miss = 155649, Miss_rate = 0.513, Pending_hits = 3743, Reservation_fails = 92857
L2_cache_bank[5]: Access = 305992, Miss = 155350, Miss_rate = 0.508, Pending_hits = 3865, Reservation_fails = 99433
L2_cache_bank[6]: Access = 298641, Miss = 155713, Miss_rate = 0.521, Pending_hits = 3635, Reservation_fails = 62958
L2_cache_bank[7]: Access = 300536, Miss = 155454, Miss_rate = 0.517, Pending_hits = 3797, Reservation_fails = 72602
L2_cache_bank[8]: Access = 302775, Miss = 156019, Miss_rate = 0.515, Pending_hits = 3682, Reservation_fails = 94073
L2_cache_bank[9]: Access = 305311, Miss = 155791, Miss_rate = 0.510, Pending_hits = 3769, Reservation_fails = 96039
L2_cache_bank[10]: Access = 299045, Miss = 155683, Miss_rate = 0.521, Pending_hits = 3622, Reservation_fails = 71656
L2_cache_bank[11]: Access = 301034, Miss = 155787, Miss_rate = 0.518, Pending_hits = 3893, Reservation_fails = 80227
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302914, Miss = 155855 (0.515), PendingHit = 3735 (0.0123)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302222, Miss = 155289 (0.514), PendingHit = 3728 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298832, Miss = 155210 (0.519), PendingHit = 3748 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299734, Miss = 155298 (0.518), PendingHit = 3758 (0.0125)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303666, Miss = 155649 (0.513), PendingHit = 3743 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305992, Miss = 155350 (0.508), PendingHit = 3865 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298641, Miss = 155713 (0.521), PendingHit = 3635 (0.0122)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300536, Miss = 155454 (0.517), PendingHit = 3797 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302775, Miss = 156019 (0.515), PendingHit = 3682 (0.0122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305311, Miss = 155791 (0.51), PendingHit = 3769 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299045, Miss = 155683 (0.521), PendingHit = 3622 (0.0121)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 301034, Miss = 155787 (0.518), PendingHit = 3893 (0.0129)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.503
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1396751
Stream 1: Misses  = 702487
Stream 2: Accesses  = 1125746
Stream 2: Misses  = 588988
Stream 3: Accesses  = 2494956
Stream 3: Misses  = 1278110
Stream 1+2: Accesses  = 2522497
Stream 1+2: Misses  = 1291475
Stream 1+2+3: Accesses  = 5017453
Stream 1+2+3: Misses  = 2569585
Total Accesses  = 3620702
MPKI-CORES
CORE_L2MPKI_0	39.448
CORE_L2MPKI_1	39.359
CORE_L2MPKI_2	38.537
CORE_L2MPKI_3	39.495
CORE_L2MPKI_4	37.761
CORE_L2MPKI_5	38.757
CORE_L2MPKI_6	39.750
CORE_L2MPKI_7	39.222
CORE_L2MPKI_8	39.079
CORE_L2MPKI_9	39.560
CORE_L2MPKI_10	2.651
CORE_L2MPKI_11	2.644
CORE_L2MPKI_12	2.619
CORE_L2MPKI_13	2.666
CORE_L2MPKI_14	2.705
CORE_L2MPKI_15	2.649
CORE_L2MPKI_16	2.754
CORE_L2MPKI_17	2.685
CORE_L2MPKI_18	2.593
CORE_L2MPKI_19	2.648
CORE_L2MPKI_20	2.602
CORE_L2MPKI_21	2.576
CORE_L2MPKI_22	2.796
CORE_L2MPKI_23	2.598
CORE_L2MPKI_24	2.546
CORE_L2MPKI_25	2.639
CORE_L2MPKI_26	2.632
CORE_L2MPKI_27	2.523
CORE_L2MPKI_28	2.600
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.725
CORE_L2MPKI_31	2.590
CORE_L2MPKI_32	2.579
CORE_L2MPKI_33	2.698
CORE_L2MPKI_34	2.628
CORE_L2MPKI_35	2.569
CORE_L2MPKI_36	2.611
CORE_L2MPKI_37	2.646
CORE_L2MPKI_38	2.649
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.642
CORE_L2MPKI_41	2.555
CORE_L2MPKI_42	2.603
CORE_L2MPKI_43	2.592
CORE_L2MPKI_44	2.552
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.539
CORE_L2MPKI_48	2.823
CORE_L2MPKI_49	2.717
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.602
CORE_L2MPKI_52	2.577
CORE_L2MPKI_53	2.548
CORE_L2MPKI_54	2.540
CORE_L2MPKI_55	2.602
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 20.879
Avg_MPKI_Stream2= 2.630
Avg_MPKI_Stream3= 2.589
MISSES-CORES
CORE_MISSES_0	40191
CORE_MISSES_1	39843
CORE_MISSES_2	40909
CORE_MISSES_3	40890
CORE_MISSES_4	39568
CORE_MISSES_5	41685
CORE_MISSES_6	40217
CORE_MISSES_7	39997
CORE_MISSES_8	40968
CORE_MISSES_9	40417
CORE_MISSES_10	28128
CORE_MISSES_11	29413
CORE_MISSES_12	31944
CORE_MISSES_13	28325
CORE_MISSES_14	31425
CORE_MISSES_15	30093
CORE_MISSES_16	27090
CORE_MISSES_17	30246
CORE_MISSES_18	32487
CORE_MISSES_19	28651
CORE_MISSES_20	30449
CORE_MISSES_21	30921
CORE_MISSES_22	27608
CORE_MISSES_23	29857
CORE_MISSES_24	29980
CORE_MISSES_25	27447
CORE_MISSES_26	32129
CORE_MISSES_27	32376
CORE_MISSES_28	29806
CORE_MISSES_29	29640
CORE_MISSES_30	27558
CORE_MISSES_31	28933
CORE_MISSES_32	30052
CORE_MISSES_33	27936
CORE_MISSES_34	30279
CORE_MISSES_35	31682
CORE_MISSES_36	27861
CORE_MISSES_37	26474
CORE_MISSES_38	30847
CORE_MISSES_39	27153
CORE_MISSES_40	28280
CORE_MISSES_41	27843
CORE_MISSES_42	27020
CORE_MISSES_43	29996
CORE_MISSES_44	28414
CORE_MISSES_45	28056
CORE_MISSES_46	27061
CORE_MISSES_47	30953
CORE_MISSES_48	26678
CORE_MISSES_49	27787
CORE_MISSES_50	29209
CORE_MISSES_51	28797
CORE_MISSES_52	29060
CORE_MISSES_53	30676
CORE_MISSES_54	27624
CORE_MISSES_55	29246
CORE_MISSES_56	31009
CORE_MISSES_57	28937
CORE_MISSES_58	28039
CORE_MISSES_59	30938
L2_MISSES = 1867098
L2_total_cache_accesses = 3620702
L2_total_cache_misses = 1867098
L2_total_cache_miss_rate = 0.5157
L2_total_cache_pending_hits = 44975
L2_total_cache_reservation_fails = 974958
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 292956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1541868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 761863
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 577
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 915
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3292
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1262510
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 31315
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 184199
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 129098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 72263
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3032
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 269
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8442
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16906389
icnt_total_pkts_simt_to_mem=4051254
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8799
gpu_ipc_2 =     110.6798
gpu_ipc_3 =     162.1719
gpu_tot_sim_cycle_stream_1 = 2234347
gpu_tot_sim_cycle_stream_2 = 2234347
gpu_tot_sim_cycle_stream_3 = 2232490
gpu_sim_insn_1 = 10903307
gpu_sim_insn_2 = 247296992
gpu_sim_insn_3 = 362047104
gpu_sim_cycle = 2234348
gpu_sim_insn = 620247403
gpu_ipc =     277.5966
gpu_tot_sim_cycle = 2234348
gpu_tot_sim_insn = 620247403
gpu_tot_ipc =     277.5966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12548024
gpu_stall_icnt2sh    = 19830167
gpu_total_sim_rate=176658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10642914
	L1I_total_cache_misses = 24138
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 110047, Miss = 88002, Miss_rate = 0.800, Pending_hits = 6723, Reservation_fails = 1955693
	L1D_cache_core[1]: Access = 111000, Miss = 88786, Miss_rate = 0.800, Pending_hits = 7021, Reservation_fails = 1983315
	L1D_cache_core[2]: Access = 113148, Miss = 90491, Miss_rate = 0.800, Pending_hits = 7116, Reservation_fails = 1998768
	L1D_cache_core[3]: Access = 110960, Miss = 88387, Miss_rate = 0.797, Pending_hits = 6926, Reservation_fails = 1949077
	L1D_cache_core[4]: Access = 108596, Miss = 87023, Miss_rate = 0.801, Pending_hits = 6749, Reservation_fails = 1940692
	L1D_cache_core[5]: Access = 112278, Miss = 90180, Miss_rate = 0.803, Pending_hits = 6921, Reservation_fails = 1976480
	L1D_cache_core[6]: Access = 111176, Miss = 88688, Miss_rate = 0.798, Pending_hits = 6935, Reservation_fails = 1974525
	L1D_cache_core[7]: Access = 112081, Miss = 89972, Miss_rate = 0.803, Pending_hits = 6984, Reservation_fails = 1979504
	L1D_cache_core[8]: Access = 110734, Miss = 88987, Miss_rate = 0.804, Pending_hits = 7017, Reservation_fails = 1986288
	L1D_cache_core[9]: Access = 108146, Miss = 87112, Miss_rate = 0.806, Pending_hits = 6778, Reservation_fails = 1947878
	L1D_cache_core[10]: Access = 27097, Miss = 27097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35939
	L1D_cache_core[11]: Access = 28702, Miss = 28702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35444
	L1D_cache_core[12]: Access = 30913, Miss = 30913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 27286, Miss = 27286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28808
	L1D_cache_core[15]: Access = 29496, Miss = 29496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24179
	L1D_cache_core[16]: Access = 25251, Miss = 25251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39783
	L1D_cache_core[17]: Access = 28792, Miss = 28792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33746
	L1D_cache_core[18]: Access = 31532, Miss = 31532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 28054, Miss = 28054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38570
	L1D_cache_core[20]: Access = 29648, Miss = 29648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26923
	L1D_cache_core[21]: Access = 30478, Miss = 30478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21414
	L1D_cache_core[22]: Access = 25455, Miss = 25455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 29783, Miss = 29783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[24]: Access = 29870, Miss = 29870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22062
	L1D_cache_core[25]: Access = 27041, Miss = 27041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37452
	L1D_cache_core[26]: Access = 30921, Miss = 30921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14603
	L1D_cache_core[27]: Access = 32675, Miss = 32675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 29444, Miss = 29444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27236
	L1D_cache_core[29]: Access = 28750, Miss = 28750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30971
	L1D_cache_core[30]: Access = 26074, Miss = 26074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36536
	L1D_cache_core[31]: Access = 28802, Miss = 28802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28535
	L1D_cache_core[32]: Access = 29495, Miss = 29495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24392
	L1D_cache_core[33]: Access = 26617, Miss = 26617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40279
	L1D_cache_core[34]: Access = 28872, Miss = 28872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23377
	L1D_cache_core[35]: Access = 31630, Miss = 31630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12368
	L1D_cache_core[36]: Access = 26738, Miss = 26738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31657
	L1D_cache_core[37]: Access = 25887, Miss = 25887, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39537
	L1D_cache_core[38]: Access = 29320, Miss = 29320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27627
	L1D_cache_core[39]: Access = 25761, Miss = 25761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 27649, Miss = 27649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24654
	L1D_cache_core[41]: Access = 27999, Miss = 27999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26633
	L1D_cache_core[42]: Access = 26814, Miss = 26814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31061
	L1D_cache_core[43]: Access = 29645, Miss = 29645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20281
	L1D_cache_core[44]: Access = 28445, Miss = 28445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24764
	L1D_cache_core[45]: Access = 28057, Miss = 28057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27102
	L1D_cache_core[46]: Access = 27077, Miss = 27077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37829
	L1D_cache_core[47]: Access = 31405, Miss = 31405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13595
	L1D_cache_core[48]: Access = 24409, Miss = 24409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43158
	L1D_cache_core[49]: Access = 26707, Miss = 26707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37086
	L1D_cache_core[50]: Access = 29125, Miss = 29125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25140
	L1D_cache_core[51]: Access = 28324, Miss = 28324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21713
	L1D_cache_core[52]: Access = 28712, Miss = 28712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25735
	L1D_cache_core[53]: Access = 30852, Miss = 30852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15244
	L1D_cache_core[54]: Access = 27795, Miss = 27795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[55]: Access = 29195, Miss = 29195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 31016, Miss = 31016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11330
	L1D_cache_core[57]: Access = 29305, Miss = 29305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25966
	L1D_cache_core[58]: Access = 27960, Miss = 27960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30594
	L1D_cache_core[59]: Access = 30981, Miss = 30981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12524
	L1D_total_cache_accesses = 2539442
	L1D_total_cache_misses = 2318904
	L1D_total_cache_miss_rate = 0.9132
	L1D_total_cache_pending_hits = 69170
	L1D_total_cache_reservation_fails = 21075252
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 998955
	L1C_total_cache_misses = 10416
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4393792
	L1T_total_cache_misses = 1617878
	L1T_total_cache_miss_rate = 0.3682
	L1T_total_cache_pending_hits = 2775914
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2005813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017188
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 988539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10416
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2775914
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3058064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10618776
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24138
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2403, 3511, 2141, 2517, 2526, 2139, 2571, 2595, 2541, 1616, 2539, 2094, 2053, 2042, 2586, 2530, 2448, 2111, 1653, 2580, 2128, 1606, 2113, 2515, 2115, 2137, 2530, 2068, 2139, 2126, 2990, 
gpgpu_n_tot_thrd_icount = 652104800
gpgpu_n_tot_w_icount = 20378275
gpgpu_n_stall_shd_mem = 41460588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2005812
gpgpu_n_mem_write_global = 315814
gpgpu_n_mem_texture = 1617878
gpgpu_n_mem_const = 6782
gpgpu_n_load_insn  = 44466003
gpgpu_n_store_insn = 1659383
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20819648
gpgpu_n_const_mem_insn = 22138144
gpgpu_n_param_mem_insn = 7517641
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21957208
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52332191	W0_Idle:10389171	W0_Scoreboard:185021825	W1:184925	W2:156326	W3:157880	W4:125381	W5:89332	W6:44277	W7:23280	W8:8876	W9:3579	W10:1669	W11:1318	W12:1196	W13:984	W14:1529	W15:1243	W16:1884	W17:2857	W18:3922	W19:9416	W20:11136	W21:18381	W22:26706	W23:24780	W24:27006	W25:26758	W26:20987	W27:12014	W28:5512	W29:2134	W30:776	W31:0	W32:19382509
Warp Occupancy Distribution:
Stall:38743001	W0_Idle:5625577	W0_Scoreboard:40021226	W1:184925	W2:156326	W3:157880	W4:125381	W5:89332	W6:44277	W7:23280	W8:8876	W9:3579	W10:1669	W11:1318	W12:1196	W13:984	W14:1529	W15:1243	W16:1884	W17:2857	W18:3922	W19:9416	W20:11136	W21:18381	W22:26706	W23:24780	W24:27006	W25:26758	W26:20987	W27:12014	W28:5512	W29:2134	W30:776	W31:0	W32:3988052
Warp Occupancy Distribution:
Stall:7504169	W0_Idle:1961679	W0_Scoreboard:72196166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7711906
warp_utilization0: 0.076005
warp_utilization1: 0.055767
warp_utilization2: 0.086288
traffic_breakdown_coretomem[CONST_ACC_R] = 54256 {8:6782,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16046496 {8:2005812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17347856 {40:258075,72:12932,136:44807,}
traffic_breakdown_coretomem[INST_ACC_R] = 31520 {8:3940,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12943024 {8:1617878,}
traffic_breakdown_memtocore[CONST_ACC_R] = 488304 {72:6782,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 272757792 {136:2005572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2526264 {8:315783,}
traffic_breakdown_memtocore[INST_ACC_R] = 535840 {136:3940,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 220028144 {136:1617854,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 633 
averagemflatency_1 = 718 
averagemflatency_2= 581 
averagemflatency_3 = 581 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2234347 
mrq_lat_table:949948 	37665 	47339 	103175 	301345 	331322 	290888 	163821 	40836 	2904 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10547 	37871 	95710 	252136 	1147173 	1945901 	448991 	7366 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	477772 	137494 	203888 	400910 	712436 	1033921 	873694 	106884 	3067 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	129290 	3169050 	328911 	2953 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	15669 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	322 	4143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.329924  1.337289  1.346141  1.346446  1.511435  1.522130  1.389872  1.388148  1.446525  1.445532  1.433917  1.438744  1.324348  1.319678  1.313938  1.321486 
dram[1]:  1.332313  1.343809  1.355914  1.345451  1.522114  1.504131  1.392010  1.378098  1.448187  1.425152  1.435513  1.424787  1.322097  1.318672  1.322240  1.306435 
dram[2]:  1.329758  1.334942  1.353060  1.341383  1.533965  1.510180  1.398022  1.393273  1.440163  1.446650  1.432407  1.427661  1.321043  1.309423  1.310439  1.311046 
dram[3]:  1.324178  1.334203  1.329672  1.352707  1.506297  1.517514  1.377040  1.402287  1.450262  1.460777  1.427557  1.429886  1.315776  1.312369  1.311932  1.316486 
dram[4]:  1.323955  1.326607  1.339690  1.353477  1.526571  1.519688  1.393487  1.394863  1.448089  1.436171  1.425087  1.436780  1.317778  1.306443  1.317456  1.318787 
dram[5]:  1.335407  1.331149  1.342160  1.342311  1.528131  1.498469  1.391646  1.383189  1.445231  1.446874  1.441950  1.447911  1.315063  1.316948  1.318127  1.306873 
average row locality = 2269257/1629411 = 1.392685
average row locality_1 = 960507/606619 = 1.583378
average row locality_2 = 665819/523835 = 1.271047
average row locality_3 = 642931/498957 = 1.288550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18780     18685     19168     19145     22512     22601     23210     22976     23444     23243     23104     23287     20210     20121     19007     18802 
dram[1]:     18755     18735     19060     19179     22586     22508     23018     23176     23359     23266     23321     23425     20208     20201     18800     18778 
dram[2]:     18828     18647     19136     19160     22563     22644     23072     23119     23529     23393     23152     23070     20103     20073     18842     18857 
dram[3]:     18595     18654     19142     19067     22701     22790     23145     23130     23444     23749     23411     23280     20254     20070     18902     18605 
dram[4]:     18686     18646     19303     19213     22658     22832     23198     23232     23393     23461     23301     23143     20198     19876     19013     18914 
dram[5]:     18682     18821     19131     19166     22681     22804     23141     23056     23550     23610     23585     23510     20151     20062     18711     18740 
total reads: 2032265
bank skew: 23749/18595 = 1.28
chip skew: 339401/338188 = 1.00
number of total write accesses:
dram[0]:      1246      1262      1572      1597      5708      5977      2561      2534      3674      3482      3184      3383       867       850       865       867 
dram[1]:      1263      1277      1596      1584      5841      5526      2556      2509      3515      3229      3269      3143       853       816       867       876 
dram[2]:      1254      1265      1578      1559      5913      5616      2660      2481      3752      3574      3200      3130       822       701       867       869 
dram[3]:      1269      1291      1561      1624      6003      5674      2501      2745      3644      3699      3320      3293       830       672       878       879 
dram[4]:      1266      1273      1560      1594      5953      5767      2647      2619      3582      3483      3285      3163       868       643       874       881 
dram[5]:      1285      1290      1600      1617      6028      5577      2745      2533      3603      3652      3453      3453       819       647       879       884 
total reads: 236996
bank skew: 6028/643 = 9.37
chip skew: 40065/38720 = 1.03
average mf latency per bank:
dram[0]:        803       804       929       953      1265      1270      1735      1737      1190      1185      1056      1041       926       927       778       782
dram[1]:        759       787       866       944      1173      1316      1617      1729      1106      1176       971      1004       831       884       701       746
dram[2]:        808       839       949       995      1298      1394      1751      1824      1203      1239      1074      1090       937      1106       791       821
dram[3]:        741       771       877       920      1189      1277      1637      1655      1110      1119       971       991       849       858       708       722
dram[4]:        808       836       949      1006      1282      1379      1739      1808      1209      1230      1064      1088       958       967       789       816
dram[5]:        746       777       883       941      1209      1297      1617      1695      1098      1129       964       983       852       877       706       735
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1673728 n_act=271070 n_pre=271054 n_req=365597 n_req_1=90802 n_req_2=112009 n_req_3=162786 n_rd=676588 n_write=56899 bw_util=0.4807 bw_util_1=0.1111 bw_util_2=0.1507 bw_util_3=0.2189 blp=5.798450 blp_1= 2.072415 blp_2= 2.244217 blp_3= 2.812512
 n_activity=2817512 dram_eff=0.5032 dram_eff_1=0.1163 dram_eff_2=0.1577 dram_eff_3=0.2291
bk0: 37560a 2170232i bk1: 37370a 2168247i bk2: 38336a 2125805i bk3: 38290a 2109444i bk4: 45022a 1662978i bk5: 45202a 1629607i bk6: 46420a 1855555i bk7: 45952a 1846082i bk8: 46888a 1836853i bk9: 46486a 1852425i bk10: 46208a 1858500i bk11: 46574a 1820060i bk12: 40420a 2102518i bk13: 40242a 2097971i bk14: 38014a 2119311i bk15: 37604a 2121798i 
bw_dist = 0.111	0.151	0.219	0.475	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0692
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1674781 n_act=271012 n_pre=270996 n_req=364978 n_req_1=89710 n_req_2=112171 n_req_3=163097 n_rd=676746 n_write=55804 bw_util=0.4803 bw_util_1=0.1101 bw_util_2=0.1509 bw_util_3=0.2193 blp=5.714087 blp_1= 2.031590 blp_2= 2.234822 blp_3= 2.795250
 n_activity=2824648 dram_eff=0.5015 dram_eff_1=0.115 dram_eff_2=0.1575 dram_eff_3=0.229
bk0: 37510a 2176428i bk1: 37470a 2166619i bk2: 38120a 2133162i bk3: 38358a 2112253i bk4: 45172a 1685099i bk5: 45014a 1675314i bk6: 46036a 1879149i bk7: 46352a 1847741i bk8: 46718a 1864193i bk9: 46532a 1871741i bk10: 46642a 1855097i bk11: 46850a 1841730i bk12: 40414a 2107998i bk13: 40402a 2102618i bk14: 37600a 2135785i bk15: 37556a 2120913i 
bw_dist = 0.110	0.151	0.219	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68497
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1674618 n_act=270950 n_pre=270935 n_req=365215 n_req_1=90145 n_req_2=112052 n_req_3=163018 n_rd=676366 n_write=56470 bw_util=0.4804 bw_util_1=0.1104 bw_util_2=0.1508 bw_util_3=0.2192 blp=5.813716 blp_1= 2.052549 blp_2= 2.247269 blp_3= 2.827285
 n_activity=2810456 dram_eff=0.5041 dram_eff_1=0.1159 dram_eff_2=0.1582 dram_eff_3=0.23
bk0: 37656a 2163884i bk1: 37294a 2168097i bk2: 38272a 2115580i bk3: 38320a 2104393i bk4: 45122a 1645905i bk5: 45288a 1647073i bk6: 46144a 1858184i bk7: 46238a 1845579i bk8: 47058a 1827150i bk9: 46786a 1835047i bk10: 46304a 1856423i bk11: 46138a 1851249i bk12: 40202a 2107181i bk13: 40146a 2109531i bk14: 37684a 2127112i bk15: 37714a 2119665i 
bw_dist = 0.110	0.151	0.219	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.14221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1669720 n_act=272188 n_pre=272172 n_req=366333 n_req_1=91118 n_req_2=112159 n_req_3=163056 n_rd=677876 n_write=57383 bw_util=0.4817 bw_util_1=0.1115 bw_util_2=0.1509 bw_util_3=0.2193 blp=5.739048 blp_1= 2.044889 blp_2= 2.224398 blp_3= 2.801368
 n_activity=2833057 dram_eff=0.5014 dram_eff_1=0.1161 dram_eff_2=0.1571 dram_eff_3=0.2283
bk0: 37190a 2175715i bk1: 37308a 2167952i bk2: 38282a 2118670i bk3: 38134a 2121895i bk4: 45402a 1659175i bk5: 45580a 1658231i bk6: 46290a 1872758i bk7: 46260a 1840529i bk8: 46888a 1848177i bk9: 47498a 1827957i bk10: 46822a 1840429i bk11: 46560a 1831424i bk12: 40508a 2102165i bk13: 40140a 2116660i bk14: 37804a 2126064i bk15: 37210a 2133863i 
bw_dist = 0.111	0.151	0.219	0.479	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.74533
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1670836 n_act=271820 n_pre=271806 n_req=366229 n_req_1=91218 n_req_2=112130 n_req_3=162881 n_rd=678130 n_write=56747 bw_util=0.4817 bw_util_1=0.1117 bw_util_2=0.1509 bw_util_3=0.2191 blp=5.824139 blp_1= 2.067728 blp_2= 2.247025 blp_3= 2.821119
 n_activity=2816602 dram_eff=0.5044 dram_eff_1=0.117 dram_eff_2=0.158 dram_eff_3=0.2294
bk0: 37372a 2163830i bk1: 37292a 2156677i bk2: 38606a 2106321i bk3: 38426a 2101030i bk4: 45316a 1644207i bk5: 45664a 1638885i bk6: 46396a 1850728i bk7: 46464a 1830831i bk8: 46786a 1847152i bk9: 46922a 1837742i bk10: 46600a 1837176i bk11: 46286a 1842183i bk12: 40394a 2100295i bk13: 39752a 2118678i bk14: 38026a 2126924i bk15: 37828a 2113681i 
bw_dist = 0.112	0.151	0.219	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.16962
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1668071 n_act=272368 n_pre=272353 n_req=366805 n_req_1=91630 n_req_2=112171 n_req_3=163004 n_rd=678798 n_write=57749 bw_util=0.4823 bw_util_1=0.1122 bw_util_2=0.1509 bw_util_3=0.2192 blp=5.755411 blp_1= 2.056890 blp_2= 2.229147 blp_3= 2.794007
 n_activity=2836089 dram_eff=0.5016 dram_eff_1=0.1166 dram_eff_2=0.1569 dram_eff_3=0.228
bk0: 37364a 2176995i bk1: 37642a 2160621i bk2: 38262a 2118950i bk3: 38332a 2103378i bk4: 45362a 1660359i bk5: 45608a 1657981i bk6: 46280a 1854377i bk7: 46112a 1846835i bk8: 47100a 1855008i bk9: 47220a 1826877i bk10: 47168a 1833813i bk11: 47020a 1809258i bk12: 40302a 2107883i bk13: 40124a 2116393i bk14: 37422a 2134797i bk15: 37480a 2124187i 
bw_dist = 0.112	0.151	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330451, Miss = 169440, Miss_rate = 0.513, Pending_hits = 4006, Reservation_fails = 88081
L2_cache_bank[1]: Access = 329541, Miss = 168865, Miss_rate = 0.512, Pending_hits = 4026, Reservation_fails = 88334
L2_cache_bank[2]: Access = 326209, Miss = 169112, Miss_rate = 0.518, Pending_hits = 4078, Reservation_fails = 64390
L2_cache_bank[3]: Access = 327249, Miss = 169271, Miss_rate = 0.517, Pending_hits = 4015, Reservation_fails = 83396
L2_cache_bank[4]: Access = 331087, Miss = 169230, Miss_rate = 0.511, Pending_hits = 4033, Reservation_fails = 96549
L2_cache_bank[5]: Access = 333463, Miss = 168965, Miss_rate = 0.507, Pending_hits = 4123, Reservation_fails = 104882
L2_cache_bank[6]: Access = 325749, Miss = 169602, Miss_rate = 0.521, Pending_hits = 3921, Reservation_fails = 68036
L2_cache_bank[7]: Access = 327991, Miss = 169346, Miss_rate = 0.516, Pending_hits = 4093, Reservation_fails = 76806
L2_cache_bank[8]: Access = 330267, Miss = 169755, Miss_rate = 0.514, Pending_hits = 3942, Reservation_fails = 99004
L2_cache_bank[9]: Access = 332866, Miss = 169322, Miss_rate = 0.509, Pending_hits = 4034, Reservation_fails = 100386
L2_cache_bank[10]: Access = 326168, Miss = 169634, Miss_rate = 0.520, Pending_hits = 3917, Reservation_fails = 76282
L2_cache_bank[11]: Access = 329017, Miss = 169775, Miss_rate = 0.516, Pending_hits = 4191, Reservation_fails = 89142
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330451, Miss = 169440 (0.513), PendingHit = 4006 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329541, Miss = 168865 (0.512), PendingHit = 4026 (0.0122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 326209, Miss = 169112 (0.518), PendingHit = 4078 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327249, Miss = 169271 (0.517), PendingHit = 4015 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331087, Miss = 169230 (0.511), PendingHit = 4033 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333463, Miss = 168965 (0.507), PendingHit = 4123 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325749, Miss = 169602 (0.521), PendingHit = 3921 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327991, Miss = 169346 (0.516), PendingHit = 4093 (0.0125)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330267, Miss = 169755 (0.514), PendingHit = 3942 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332866, Miss = 169322 (0.509), PendingHit = 4034 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 326168, Miss = 169634 (0.52), PendingHit = 3917 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329017, Miss = 169775 (0.516), PendingHit = 4191 (0.0127)
L2 Cache Total Miss Rate = 0.515
Stream 1: L2 Cache Miss Rate = 0.502
Stream 2: L2 Cache Miss Rate = 0.520
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1520846
Stream 1: Misses  = 762821
Stream 2: Accesses  = 1231526
Stream 2: Misses  = 640855
Stream 3: Accesses  = 2718532
Stream 3: Misses  = 1391462
Stream 1+2: Accesses  = 2752372
Stream 1+2: Misses  = 1403676
Stream 1+2+3: Accesses  = 5470904
Stream 1+2+3: Misses  = 2795138
Total Accesses  = 3950058
MPKI-CORES
CORE_L2MPKI_0	40.581
CORE_L2MPKI_1	40.850
CORE_L2MPKI_2	40.017
CORE_L2MPKI_3	40.456
CORE_L2MPKI_4	38.857
CORE_L2MPKI_5	39.768
CORE_L2MPKI_6	40.937
CORE_L2MPKI_7	40.836
CORE_L2MPKI_8	40.022
CORE_L2MPKI_9	40.442
CORE_L2MPKI_10	2.641
CORE_L2MPKI_11	2.643
CORE_L2MPKI_12	2.610
CORE_L2MPKI_13	2.662
CORE_L2MPKI_14	2.700
CORE_L2MPKI_15	2.648
CORE_L2MPKI_16	2.741
CORE_L2MPKI_17	2.677
CORE_L2MPKI_18	2.600
CORE_L2MPKI_19	2.640
CORE_L2MPKI_20	2.592
CORE_L2MPKI_21	2.571
CORE_L2MPKI_22	2.767
CORE_L2MPKI_23	2.596
CORE_L2MPKI_24	2.542
CORE_L2MPKI_25	2.626
CORE_L2MPKI_26	2.622
CORE_L2MPKI_27	2.525
CORE_L2MPKI_28	2.594
CORE_L2MPKI_29	2.614
CORE_L2MPKI_30	2.720
CORE_L2MPKI_31	2.589
CORE_L2MPKI_32	2.581
CORE_L2MPKI_33	2.687
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.573
CORE_L2MPKI_36	2.660
CORE_L2MPKI_37	2.637
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.755
CORE_L2MPKI_40	2.633
CORE_L2MPKI_41	2.546
CORE_L2MPKI_42	2.602
CORE_L2MPKI_43	2.610
CORE_L2MPKI_44	2.550
CORE_L2MPKI_45	2.574
CORE_L2MPKI_46	2.575
CORE_L2MPKI_47	2.543
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.699
CORE_L2MPKI_50	2.563
CORE_L2MPKI_51	2.621
CORE_L2MPKI_52	2.572
CORE_L2MPKI_53	2.546
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.597
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.541
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 21.466
Avg_MPKI_Stream2= 2.629
Avg_MPKI_Stream3= 2.587
MISSES-CORES
CORE_MISSES_0	43497
CORE_MISSES_1	44077
CORE_MISSES_2	45108
CORE_MISSES_3	43897
CORE_MISSES_4	42735
CORE_MISSES_5	44718
CORE_MISSES_6	43645
CORE_MISSES_7	44355
CORE_MISSES_8	43868
CORE_MISSES_9	43172
CORE_MISSES_10	30492
CORE_MISSES_11	32228
CORE_MISSES_12	34301
CORE_MISSES_13	30908
CORE_MISSES_14	33750
CORE_MISSES_15	33287
CORE_MISSES_16	29480
CORE_MISSES_17	32831
CORE_MISSES_18	34998
CORE_MISSES_19	31474
CORE_MISSES_20	32743
CORE_MISSES_21	33406
CORE_MISSES_22	29971
CORE_MISSES_23	32944
CORE_MISSES_24	32410
CORE_MISSES_25	30163
CORE_MISSES_26	34576
CORE_MISSES_27	35236
CORE_MISSES_28	32468
CORE_MISSES_29	32121
CORE_MISSES_30	30161
CORE_MISSES_31	31866
CORE_MISSES_32	32509
CORE_MISSES_33	30397
CORE_MISSES_34	32653
CORE_MISSES_35	34661
CORE_MISSES_36	30311
CORE_MISSES_37	29024
CORE_MISSES_38	33032
CORE_MISSES_39	30203
CORE_MISSES_40	31002
CORE_MISSES_41	30473
CORE_MISSES_42	29665
CORE_MISSES_43	32834
CORE_MISSES_44	30945
CORE_MISSES_45	30781
CORE_MISSES_46	29756
CORE_MISSES_47	34018
CORE_MISSES_48	29152
CORE_MISSES_49	30485
CORE_MISSES_50	31838
CORE_MISSES_51	31534
CORE_MISSES_52	31506
CORE_MISSES_53	33377
CORE_MISSES_54	30037
CORE_MISSES_55	32268
CORE_MISSES_56	33434
CORE_MISSES_57	31565
CORE_MISSES_58	30379
CORE_MISSES_59	33592
L2_MISSES = 2032317
L2_total_cache_accesses = 3950058
L2_total_cache_misses = 2032317
L2_total_cache_miss_rate = 0.5145
L2_total_cache_pending_hits = 48379
L2_total_cache_reservation_fails = 1035288
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1679789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 806793
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5219
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 593
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 970
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1384201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33851
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 199820
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 138901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151433
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3340
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 295
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9505
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18472959
icnt_total_pkts_simt_to_mem=4413393
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8799
gpu_ipc_2 =     110.6798
gpu_ipc_3 =     162.1719
gpu_tot_sim_cycle_stream_1 = 2234347
gpu_tot_sim_cycle_stream_2 = 2234347
gpu_tot_sim_cycle_stream_3 = 2232490
gpu_sim_insn_1 = 10903307
gpu_sim_insn_2 = 247296992
gpu_sim_insn_3 = 362047104
gpu_sim_cycle = 2234348
gpu_sim_insn = 620247403
gpu_ipc =     277.5966
gpu_tot_sim_cycle = 2234348
gpu_tot_sim_insn = 620247403
gpu_tot_ipc =     277.5966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12548024
gpu_stall_icnt2sh    = 19830167
gpu_total_sim_rate=176658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10642914
	L1I_total_cache_misses = 24138
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 110047, Miss = 88002, Miss_rate = 0.800, Pending_hits = 6723, Reservation_fails = 1955693
	L1D_cache_core[1]: Access = 111000, Miss = 88786, Miss_rate = 0.800, Pending_hits = 7021, Reservation_fails = 1983315
	L1D_cache_core[2]: Access = 113148, Miss = 90491, Miss_rate = 0.800, Pending_hits = 7116, Reservation_fails = 1998768
	L1D_cache_core[3]: Access = 110960, Miss = 88387, Miss_rate = 0.797, Pending_hits = 6926, Reservation_fails = 1949077
	L1D_cache_core[4]: Access = 108596, Miss = 87023, Miss_rate = 0.801, Pending_hits = 6749, Reservation_fails = 1940692
	L1D_cache_core[5]: Access = 112278, Miss = 90180, Miss_rate = 0.803, Pending_hits = 6921, Reservation_fails = 1976480
	L1D_cache_core[6]: Access = 111176, Miss = 88688, Miss_rate = 0.798, Pending_hits = 6935, Reservation_fails = 1974525
	L1D_cache_core[7]: Access = 112081, Miss = 89972, Miss_rate = 0.803, Pending_hits = 6984, Reservation_fails = 1979504
	L1D_cache_core[8]: Access = 110734, Miss = 88987, Miss_rate = 0.804, Pending_hits = 7017, Reservation_fails = 1986288
	L1D_cache_core[9]: Access = 108146, Miss = 87112, Miss_rate = 0.806, Pending_hits = 6778, Reservation_fails = 1947878
	L1D_cache_core[10]: Access = 27097, Miss = 27097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35939
	L1D_cache_core[11]: Access = 28702, Miss = 28702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35444
	L1D_cache_core[12]: Access = 30913, Miss = 30913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 27286, Miss = 27286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 29420, Miss = 29420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28808
	L1D_cache_core[15]: Access = 29496, Miss = 29496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24179
	L1D_cache_core[16]: Access = 25251, Miss = 25251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39783
	L1D_cache_core[17]: Access = 28792, Miss = 28792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33746
	L1D_cache_core[18]: Access = 31532, Miss = 31532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 28054, Miss = 28054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38570
	L1D_cache_core[20]: Access = 29648, Miss = 29648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26923
	L1D_cache_core[21]: Access = 30478, Miss = 30478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21414
	L1D_cache_core[22]: Access = 25455, Miss = 25455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 29783, Miss = 29783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[24]: Access = 29870, Miss = 29870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22062
	L1D_cache_core[25]: Access = 27041, Miss = 27041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37452
	L1D_cache_core[26]: Access = 30921, Miss = 30921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14603
	L1D_cache_core[27]: Access = 32675, Miss = 32675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 29444, Miss = 29444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27236
	L1D_cache_core[29]: Access = 28750, Miss = 28750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30971
	L1D_cache_core[30]: Access = 26074, Miss = 26074, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36536
	L1D_cache_core[31]: Access = 28802, Miss = 28802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28535
	L1D_cache_core[32]: Access = 29495, Miss = 29495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24392
	L1D_cache_core[33]: Access = 26617, Miss = 26617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40279
	L1D_cache_core[34]: Access = 28872, Miss = 28872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23377
	L1D_cache_core[35]: Access = 31630, Miss = 31630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12368
	L1D_cache_core[36]: Access = 26738, Miss = 26738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31657
	L1D_cache_core[37]: Access = 25887, Miss = 25887, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39537
	L1D_cache_core[38]: Access = 29320, Miss = 29320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27627
	L1D_cache_core[39]: Access = 25761, Miss = 25761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 27649, Miss = 27649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24654
	L1D_cache_core[41]: Access = 27999, Miss = 27999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26633
	L1D_cache_core[42]: Access = 26814, Miss = 26814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31061
	L1D_cache_core[43]: Access = 29645, Miss = 29645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20281
	L1D_cache_core[44]: Access = 28445, Miss = 28445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24764
	L1D_cache_core[45]: Access = 28057, Miss = 28057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27102
	L1D_cache_core[46]: Access = 27077, Miss = 27077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37829
	L1D_cache_core[47]: Access = 31405, Miss = 31405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13595
	L1D_cache_core[48]: Access = 24409, Miss = 24409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43158
	L1D_cache_core[49]: Access = 26707, Miss = 26707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37086
	L1D_cache_core[50]: Access = 29125, Miss = 29125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25140
	L1D_cache_core[51]: Access = 28324, Miss = 28324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21713
	L1D_cache_core[52]: Access = 28712, Miss = 28712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25735
	L1D_cache_core[53]: Access = 30852, Miss = 30852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15244
	L1D_cache_core[54]: Access = 27795, Miss = 27795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[55]: Access = 29195, Miss = 29195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 31016, Miss = 31016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11330
	L1D_cache_core[57]: Access = 29305, Miss = 29305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25966
	L1D_cache_core[58]: Access = 27960, Miss = 27960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30594
	L1D_cache_core[59]: Access = 30981, Miss = 30981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12524
	L1D_total_cache_accesses = 2539442
	L1D_total_cache_misses = 2318904
	L1D_total_cache_miss_rate = 0.9132
	L1D_total_cache_pending_hits = 69170
	L1D_total_cache_reservation_fails = 21075252
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 998955
	L1C_total_cache_misses = 10416
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4393792
	L1T_total_cache_misses = 1617878
	L1T_total_cache_miss_rate = 0.3682
	L1T_total_cache_pending_hits = 2775914
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2005813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017188
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 988539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10416
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2775914
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3058064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10618776
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24138
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2403, 3511, 2141, 2517, 2526, 2139, 2571, 2595, 2541, 1616, 2539, 2094, 2053, 2042, 2586, 2530, 2448, 2111, 1653, 2580, 2128, 1606, 2113, 2515, 2115, 2137, 2530, 2068, 2139, 2126, 2990, 
gpgpu_n_tot_thrd_icount = 652104800
gpgpu_n_tot_w_icount = 20378275
gpgpu_n_stall_shd_mem = 41460588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2005812
gpgpu_n_mem_write_global = 315814
gpgpu_n_mem_texture = 1617878
gpgpu_n_mem_const = 6782
gpgpu_n_load_insn  = 44466003
gpgpu_n_store_insn = 1659383
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20819648
gpgpu_n_const_mem_insn = 22138144
gpgpu_n_param_mem_insn = 7517641
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21957208
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52332191	W0_Idle:10389171	W0_Scoreboard:185021825	W1:184925	W2:156326	W3:157880	W4:125381	W5:89332	W6:44277	W7:23280	W8:8876	W9:3579	W10:1669	W11:1318	W12:1196	W13:984	W14:1529	W15:1243	W16:1884	W17:2857	W18:3922	W19:9416	W20:11136	W21:18381	W22:26706	W23:24780	W24:27006	W25:26758	W26:20987	W27:12014	W28:5512	W29:2134	W30:776	W31:0	W32:19382509
Warp Occupancy Distribution:
Stall:38743001	W0_Idle:5625577	W0_Scoreboard:40021226	W1:184925	W2:156326	W3:157880	W4:125381	W5:89332	W6:44277	W7:23280	W8:8876	W9:3579	W10:1669	W11:1318	W12:1196	W13:984	W14:1529	W15:1243	W16:1884	W17:2857	W18:3922	W19:9416	W20:11136	W21:18381	W22:26706	W23:24780	W24:27006	W25:26758	W26:20987	W27:12014	W28:5512	W29:2134	W30:776	W31:0	W32:3988052
Warp Occupancy Distribution:
Stall:7504169	W0_Idle:1961679	W0_Scoreboard:72196166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7711906
warp_utilization0: 0.076005
warp_utilization1: 0.055767
warp_utilization2: 0.086288
traffic_breakdown_coretomem[CONST_ACC_R] = 54256 {8:6782,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16046496 {8:2005812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17347856 {40:258075,72:12932,136:44807,}
traffic_breakdown_coretomem[INST_ACC_R] = 31520 {8:3940,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12943024 {8:1617878,}
traffic_breakdown_memtocore[CONST_ACC_R] = 488304 {72:6782,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 272757792 {136:2005572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2526264 {8:315783,}
traffic_breakdown_memtocore[INST_ACC_R] = 535840 {136:3940,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 220028144 {136:1617854,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 633 
averagemflatency_1 = 718 
averagemflatency_2= 581 
averagemflatency_3 = 581 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2234347 
mrq_lat_table:949948 	37665 	47339 	103175 	301345 	331322 	290888 	163821 	40836 	2904 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10547 	37871 	95710 	252136 	1147173 	1945901 	448991 	7366 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	477772 	137494 	203888 	400910 	712436 	1033921 	873694 	106884 	3067 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	129290 	3169050 	328911 	2953 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	15669 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	322 	4143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.329924  1.337289  1.346141  1.346446  1.511435  1.522130  1.389872  1.388148  1.446525  1.445532  1.433917  1.438744  1.324348  1.319678  1.313938  1.321486 
dram[1]:  1.332313  1.343809  1.355914  1.345451  1.522114  1.504131  1.392010  1.378098  1.448187  1.425152  1.435513  1.424787  1.322097  1.318672  1.322240  1.306435 
dram[2]:  1.329758  1.334942  1.353060  1.341383  1.533965  1.510180  1.398022  1.393273  1.440163  1.446650  1.432407  1.427661  1.321043  1.309423  1.310439  1.311046 
dram[3]:  1.324178  1.334203  1.329672  1.352707  1.506297  1.517514  1.377040  1.402287  1.450262  1.460777  1.427557  1.429886  1.315776  1.312369  1.311932  1.316486 
dram[4]:  1.323955  1.326607  1.339690  1.353477  1.526571  1.519688  1.393487  1.394863  1.448089  1.436171  1.425087  1.436780  1.317778  1.306443  1.317456  1.318787 
dram[5]:  1.335407  1.331149  1.342160  1.342311  1.528131  1.498469  1.391646  1.383189  1.445231  1.446874  1.441950  1.447911  1.315063  1.316948  1.318127  1.306873 
average row locality = 2269257/1629411 = 1.392685
average row locality_1 = 960507/606619 = 1.583378
average row locality_2 = 665819/523835 = 1.271047
average row locality_3 = 642931/498957 = 1.288550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18780     18685     19168     19145     22512     22601     23210     22976     23444     23243     23104     23287     20210     20121     19007     18802 
dram[1]:     18755     18735     19060     19179     22586     22508     23018     23176     23359     23266     23321     23425     20208     20201     18800     18778 
dram[2]:     18828     18647     19136     19160     22563     22644     23072     23119     23529     23393     23152     23070     20103     20073     18842     18857 
dram[3]:     18595     18654     19142     19067     22701     22790     23145     23130     23444     23749     23411     23280     20254     20070     18902     18605 
dram[4]:     18686     18646     19303     19213     22658     22832     23198     23232     23393     23461     23301     23143     20198     19876     19013     18914 
dram[5]:     18682     18821     19131     19166     22681     22804     23141     23056     23550     23610     23585     23510     20151     20062     18711     18740 
total reads: 2032265
bank skew: 23749/18595 = 1.28
chip skew: 339401/338188 = 1.00
number of total write accesses:
dram[0]:      1246      1262      1572      1597      5708      5977      2561      2534      3674      3482      3184      3383       867       850       865       867 
dram[1]:      1263      1277      1596      1584      5841      5526      2556      2509      3515      3229      3269      3143       853       816       867       876 
dram[2]:      1254      1265      1578      1559      5913      5616      2660      2481      3752      3574      3200      3130       822       701       867       869 
dram[3]:      1269      1291      1561      1624      6003      5674      2501      2745      3644      3699      3320      3293       830       672       878       879 
dram[4]:      1266      1273      1560      1594      5953      5767      2647      2619      3582      3483      3285      3163       868       643       874       881 
dram[5]:      1285      1290      1600      1617      6028      5577      2745      2533      3603      3652      3453      3453       819       647       879       884 
total reads: 236996
bank skew: 6028/643 = 9.37
chip skew: 40065/38720 = 1.03
average mf latency per bank:
dram[0]:        803       804       929       953      1265      1270      1735      1737      1190      1185      1056      1041       926       927       778       782
dram[1]:        759       787       866       944      1173      1316      1617      1729      1106      1176       971      1004       831       884       701       746
dram[2]:        808       839       949       995      1298      1394      1751      1824      1203      1239      1074      1090       937      1106       791       821
dram[3]:        741       771       877       920      1189      1277      1637      1655      1110      1119       971       991       849       858       708       722
dram[4]:        808       836       949      1006      1282      1379      1739      1808      1209      1230      1064      1088       958       967       789       816
dram[5]:        746       777       883       941      1209      1297      1617      1695      1098      1129       964       983       852       877       706       735
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1673728 n_act=271070 n_pre=271054 n_req=365597 n_req_1=90802 n_req_2=112009 n_req_3=162786 n_rd=676588 n_write=56899 bw_util=0.4807 bw_util_1=0.1111 bw_util_2=0.1507 bw_util_3=0.2189 blp=5.798450 blp_1= 2.072415 blp_2= 2.244217 blp_3= 2.812512
 n_activity=2817512 dram_eff=0.5032 dram_eff_1=0.1163 dram_eff_2=0.1577 dram_eff_3=0.2291
bk0: 37560a 2170232i bk1: 37370a 2168247i bk2: 38336a 2125805i bk3: 38290a 2109444i bk4: 45022a 1662978i bk5: 45202a 1629607i bk6: 46420a 1855555i bk7: 45952a 1846082i bk8: 46888a 1836853i bk9: 46486a 1852425i bk10: 46208a 1858500i bk11: 46574a 1820060i bk12: 40420a 2102518i bk13: 40242a 2097971i bk14: 38014a 2119311i bk15: 37604a 2121798i 
bw_dist = 0.111	0.151	0.219	0.475	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0692
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1674781 n_act=271012 n_pre=270996 n_req=364978 n_req_1=89710 n_req_2=112171 n_req_3=163097 n_rd=676746 n_write=55804 bw_util=0.4803 bw_util_1=0.1101 bw_util_2=0.1509 bw_util_3=0.2193 blp=5.714087 blp_1= 2.031590 blp_2= 2.234822 blp_3= 2.795250
 n_activity=2824648 dram_eff=0.5015 dram_eff_1=0.115 dram_eff_2=0.1575 dram_eff_3=0.229
bk0: 37510a 2176428i bk1: 37470a 2166619i bk2: 38120a 2133162i bk3: 38358a 2112253i bk4: 45172a 1685099i bk5: 45014a 1675314i bk6: 46036a 1879149i bk7: 46352a 1847741i bk8: 46718a 1864193i bk9: 46532a 1871741i bk10: 46642a 1855097i bk11: 46850a 1841730i bk12: 40414a 2107998i bk13: 40402a 2102618i bk14: 37600a 2135785i bk15: 37556a 2120913i 
bw_dist = 0.110	0.151	0.219	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68497
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1674618 n_act=270950 n_pre=270935 n_req=365215 n_req_1=90145 n_req_2=112052 n_req_3=163018 n_rd=676366 n_write=56470 bw_util=0.4804 bw_util_1=0.1104 bw_util_2=0.1508 bw_util_3=0.2192 blp=5.813716 blp_1= 2.052549 blp_2= 2.247269 blp_3= 2.827285
 n_activity=2810456 dram_eff=0.5041 dram_eff_1=0.1159 dram_eff_2=0.1582 dram_eff_3=0.23
bk0: 37656a 2163884i bk1: 37294a 2168097i bk2: 38272a 2115580i bk3: 38320a 2104393i bk4: 45122a 1645905i bk5: 45288a 1647073i bk6: 46144a 1858184i bk7: 46238a 1845579i bk8: 47058a 1827150i bk9: 46786a 1835047i bk10: 46304a 1856423i bk11: 46138a 1851249i bk12: 40202a 2107181i bk13: 40146a 2109531i bk14: 37684a 2127112i bk15: 37714a 2119665i 
bw_dist = 0.110	0.151	0.219	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.14221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1669720 n_act=272188 n_pre=272172 n_req=366333 n_req_1=91118 n_req_2=112159 n_req_3=163056 n_rd=677876 n_write=57383 bw_util=0.4817 bw_util_1=0.1115 bw_util_2=0.1509 bw_util_3=0.2193 blp=5.739048 blp_1= 2.044889 blp_2= 2.224398 blp_3= 2.801368
 n_activity=2833057 dram_eff=0.5014 dram_eff_1=0.1161 dram_eff_2=0.1571 dram_eff_3=0.2283
bk0: 37190a 2175715i bk1: 37308a 2167952i bk2: 38282a 2118670i bk3: 38134a 2121895i bk4: 45402a 1659175i bk5: 45580a 1658231i bk6: 46290a 1872758i bk7: 46260a 1840529i bk8: 46888a 1848177i bk9: 47498a 1827957i bk10: 46822a 1840429i bk11: 46560a 1831424i bk12: 40508a 2102165i bk13: 40140a 2116660i bk14: 37804a 2126064i bk15: 37210a 2133863i 
bw_dist = 0.111	0.151	0.219	0.479	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.74533
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1670836 n_act=271820 n_pre=271806 n_req=366229 n_req_1=91218 n_req_2=112130 n_req_3=162881 n_rd=678130 n_write=56747 bw_util=0.4817 bw_util_1=0.1117 bw_util_2=0.1509 bw_util_3=0.2191 blp=5.824139 blp_1= 2.067728 blp_2= 2.247025 blp_3= 2.821119
 n_activity=2816602 dram_eff=0.5044 dram_eff_1=0.117 dram_eff_2=0.158 dram_eff_3=0.2294
bk0: 37372a 2163830i bk1: 37292a 2156677i bk2: 38606a 2106321i bk3: 38426a 2101030i bk4: 45316a 1644207i bk5: 45664a 1638885i bk6: 46396a 1850728i bk7: 46464a 1830831i bk8: 46786a 1847152i bk9: 46922a 1837742i bk10: 46600a 1837176i bk11: 46286a 1842183i bk12: 40394a 2100295i bk13: 39752a 2118678i bk14: 38026a 2126924i bk15: 37828a 2113681i 
bw_dist = 0.112	0.151	0.219	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.16962
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2949339 n_nop=1668071 n_act=272368 n_pre=272353 n_req=366805 n_req_1=91630 n_req_2=112171 n_req_3=163004 n_rd=678798 n_write=57749 bw_util=0.4823 bw_util_1=0.1122 bw_util_2=0.1509 bw_util_3=0.2192 blp=5.755411 blp_1= 2.056890 blp_2= 2.229147 blp_3= 2.794007
 n_activity=2836089 dram_eff=0.5016 dram_eff_1=0.1166 dram_eff_2=0.1569 dram_eff_3=0.228
bk0: 37364a 2176995i bk1: 37642a 2160621i bk2: 38262a 2118950i bk3: 38332a 2103378i bk4: 45362a 1660359i bk5: 45608a 1657981i bk6: 46280a 1854377i bk7: 46112a 1846835i bk8: 47100a 1855008i bk9: 47220a 1826877i bk10: 47168a 1833813i bk11: 47020a 1809258i bk12: 40302a 2107883i bk13: 40124a 2116393i bk14: 37422a 2134797i bk15: 37480a 2124187i 
bw_dist = 0.112	0.151	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.76465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330451, Miss = 169440, Miss_rate = 0.513, Pending_hits = 4006, Reservation_fails = 88081
L2_cache_bank[1]: Access = 329541, Miss = 168865, Miss_rate = 0.512, Pending_hits = 4026, Reservation_fails = 88334
L2_cache_bank[2]: Access = 326209, Miss = 169112, Miss_rate = 0.518, Pending_hits = 4078, Reservation_fails = 64390
L2_cache_bank[3]: Access = 327249, Miss = 169271, Miss_rate = 0.517, Pending_hits = 4015, Reservation_fails = 83396
L2_cache_bank[4]: Access = 331087, Miss = 169230, Miss_rate = 0.511, Pending_hits = 4033, Reservation_fails = 96549
L2_cache_bank[5]: Access = 333463, Miss = 168965, Miss_rate = 0.507, Pending_hits = 4123, Reservation_fails = 104882
L2_cache_bank[6]: Access = 325749, Miss = 169602, Miss_rate = 0.521, Pending_hits = 3921, Reservation_fails = 68036
L2_cache_bank[7]: Access = 327991, Miss = 169346, Miss_rate = 0.516, Pending_hits = 4093, Reservation_fails = 76806
L2_cache_bank[8]: Access = 330267, Miss = 169755, Miss_rate = 0.514, Pending_hits = 3942, Reservation_fails = 99004
L2_cache_bank[9]: Access = 332866, Miss = 169322, Miss_rate = 0.509, Pending_hits = 4034, Reservation_fails = 100386
L2_cache_bank[10]: Access = 326168, Miss = 169634, Miss_rate = 0.520, Pending_hits = 3917, Reservation_fails = 76282
L2_cache_bank[11]: Access = 329017, Miss = 169775, Miss_rate = 0.516, Pending_hits = 4191, Reservation_fails = 89142
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330451, Miss = 169440 (0.513), PendingHit = 4006 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329541, Miss = 168865 (0.512), PendingHit = 4026 (0.0122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 326209, Miss = 169112 (0.518), PendingHit = 4078 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327249, Miss = 169271 (0.517), PendingHit = 4015 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331087, Miss = 169230 (0.511), PendingHit = 4033 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333463, Miss = 168965 (0.507), PendingHit = 4123 (0.0124)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325749, Miss = 169602 (0.521), PendingHit = 3921 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327991, Miss = 169346 (0.516), PendingHit = 4093 (0.0125)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330267, Miss = 169755 (0.514), PendingHit = 3942 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332866, Miss = 169322 (0.509), PendingHit = 4034 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 326168, Miss = 169634 (0.52), PendingHit = 3917 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329017, Miss = 169775 (0.516), PendingHit = 4191 (0.0127)
L2 Cache Total Miss Rate = 0.515
Stream 1: L2 Cache Miss Rate = 0.502
Stream 2: L2 Cache Miss Rate = 0.520
Stream 3: L2 Cache Miss Rate = 0.512
Stream 1: Accesses  = 1520846
Stream 1: Misses  = 762821
Stream 2: Accesses  = 1231526
Stream 2: Misses  = 640855
Stream 3: Accesses  = 2718532
Stream 3: Misses  = 1391462
Stream 1+2: Accesses  = 2752372
Stream 1+2: Misses  = 1403676
Stream 1+2+3: Accesses  = 5470904
Stream 1+2+3: Misses  = 2795138
Total Accesses  = 3950058
MPKI-CORES
CORE_L2MPKI_0	40.581
CORE_L2MPKI_1	40.850
CORE_L2MPKI_2	40.017
CORE_L2MPKI_3	40.456
CORE_L2MPKI_4	38.857
CORE_L2MPKI_5	39.768
CORE_L2MPKI_6	40.937
CORE_L2MPKI_7	40.836
CORE_L2MPKI_8	40.022
CORE_L2MPKI_9	40.442
CORE_L2MPKI_10	2.641
CORE_L2MPKI_11	2.643
CORE_L2MPKI_12	2.610
CORE_L2MPKI_13	2.662
CORE_L2MPKI_14	2.700
CORE_L2MPKI_15	2.648
CORE_L2MPKI_16	2.741
CORE_L2MPKI_17	2.677
CORE_L2MPKI_18	2.600
CORE_L2MPKI_19	2.640
CORE_L2MPKI_20	2.592
CORE_L2MPKI_21	2.571
CORE_L2MPKI_22	2.767
CORE_L2MPKI_23	2.596
CORE_L2MPKI_24	2.542
CORE_L2MPKI_25	2.626
CORE_L2MPKI_26	2.622
CORE_L2MPKI_27	2.525
CORE_L2MPKI_28	2.594
CORE_L2MPKI_29	2.614
CORE_L2MPKI_30	2.720
CORE_L2MPKI_31	2.589
CORE_L2MPKI_32	2.581
CORE_L2MPKI_33	2.687
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.573
CORE_L2MPKI_36	2.660
CORE_L2MPKI_37	2.637
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.755
CORE_L2MPKI_40	2.633
CORE_L2MPKI_41	2.546
CORE_L2MPKI_42	2.602
CORE_L2MPKI_43	2.610
CORE_L2MPKI_44	2.550
CORE_L2MPKI_45	2.574
CORE_L2MPKI_46	2.575
CORE_L2MPKI_47	2.543
CORE_L2MPKI_48	2.799
CORE_L2MPKI_49	2.699
CORE_L2MPKI_50	2.563
CORE_L2MPKI_51	2.621
CORE_L2MPKI_52	2.572
CORE_L2MPKI_53	2.546
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.597
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.541
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 21.466
Avg_MPKI_Stream2= 2.629
Avg_MPKI_Stream3= 2.587
MISSES-CORES
CORE_MISSES_0	43497
CORE_MISSES_1	44077
CORE_MISSES_2	45108
CORE_MISSES_3	43897
CORE_MISSES_4	42735
CORE_MISSES_5	44718
CORE_MISSES_6	43645
CORE_MISSES_7	44355
CORE_MISSES_8	43868
CORE_MISSES_9	43172
CORE_MISSES_10	30492
CORE_MISSES_11	32228
CORE_MISSES_12	34301
CORE_MISSES_13	30908
CORE_MISSES_14	33750
CORE_MISSES_15	33287
CORE_MISSES_16	29480
CORE_MISSES_17	32831
CORE_MISSES_18	34998
CORE_MISSES_19	31474
CORE_MISSES_20	32743
CORE_MISSES_21	33406
CORE_MISSES_22	29971
CORE_MISSES_23	32944
CORE_MISSES_24	32410
CORE_MISSES_25	30163
CORE_MISSES_26	34576
CORE_MISSES_27	35236
CORE_MISSES_28	32468
CORE_MISSES_29	32121
CORE_MISSES_30	30161
CORE_MISSES_31	31866
CORE_MISSES_32	32509
CORE_MISSES_33	30397
CORE_MISSES_34	32653
CORE_MISSES_35	34661
CORE_MISSES_36	30311
CORE_MISSES_37	29024
CORE_MISSES_38	33032
CORE_MISSES_39	30203
CORE_MISSES_40	31002
CORE_MISSES_41	30473
CORE_MISSES_42	29665
CORE_MISSES_43	32834
CORE_MISSES_44	30945
CORE_MISSES_45	30781
CORE_MISSES_46	29756
CORE_MISSES_47	34018
CORE_MISSES_48	29152
CORE_MISSES_49	30485
CORE_MISSES_50	31838
CORE_MISSES_51	31534
CORE_MISSES_52	31506
CORE_MISSES_53	33377
CORE_MISSES_54	30037
CORE_MISSES_55	32268
CORE_MISSES_56	33434
CORE_MISSES_57	31565
CORE_MISSES_58	30379
CORE_MISSES_59	33592
L2_MISSES = 2032317
L2_total_cache_accesses = 3950058
L2_total_cache_misses = 2032317
L2_total_cache_miss_rate = 0.5145
L2_total_cache_pending_hits = 48379
L2_total_cache_reservation_fails = 1035288
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1679789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 806793
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5219
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 593
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 970
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1384201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 33851
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 199820
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 138901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151433
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3340
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 295
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9505
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18472959
icnt_total_pkts_simt_to_mem=4413393
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8333
gpu_ipc_2 =     113.2484
gpu_ipc_3 =     163.9341
gpu_tot_sim_cycle_stream_1 = 2394391
gpu_tot_sim_cycle_stream_2 = 2394391
gpu_tot_sim_cycle_stream_3 = 2392532
gpu_sim_insn_1 = 11572801
gpu_sim_insn_2 = 271160992
gpu_sim_insn_3 = 392217696
gpu_sim_cycle = 2394392
gpu_sim_insn = 674951489
gpu_ipc =     281.8885
gpu_tot_sim_cycle = 2394392
gpu_tot_sim_insn = 674951489
gpu_tot_ipc =     281.8885
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13309706
gpu_stall_icnt2sh    = 21196503
gpu_total_sim_rate=180709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11553744
	L1I_total_cache_misses = 25261
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 110523, Miss = 88376, Miss_rate = 0.800, Pending_hits = 6783, Reservation_fails = 1968822
	L1D_cache_core[1]: Access = 116059, Miss = 92769, Miss_rate = 0.799, Pending_hits = 7349, Reservation_fails = 2056827
	L1D_cache_core[2]: Access = 123981, Miss = 99239, Miss_rate = 0.800, Pending_hits = 7777, Reservation_fails = 2127360
	L1D_cache_core[3]: Access = 111440, Miss = 88761, Miss_rate = 0.796, Pending_hits = 6994, Reservation_fails = 1961939
	L1D_cache_core[4]: Access = 109156, Miss = 87462, Miss_rate = 0.801, Pending_hits = 6824, Reservation_fails = 1952706
	L1D_cache_core[5]: Access = 112758, Miss = 90558, Miss_rate = 0.803, Pending_hits = 6989, Reservation_fails = 1988510
	L1D_cache_core[6]: Access = 111732, Miss = 89124, Miss_rate = 0.798, Pending_hits = 7010, Reservation_fails = 1985956
	L1D_cache_core[7]: Access = 123104, Miss = 98910, Miss_rate = 0.803, Pending_hits = 7711, Reservation_fails = 2114010
	L1D_cache_core[8]: Access = 111202, Miss = 89354, Miss_rate = 0.804, Pending_hits = 7082, Reservation_fails = 1999409
	L1D_cache_core[9]: Access = 108662, Miss = 87513, Miss_rate = 0.805, Pending_hits = 6846, Reservation_fails = 1960185
	L1D_cache_core[10]: Access = 30098, Miss = 30098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36325
	L1D_cache_core[11]: Access = 31186, Miss = 31186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36768
	L1D_cache_core[12]: Access = 33829, Miss = 33829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 30204, Miss = 30204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 31996, Miss = 31996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30521
	L1D_cache_core[15]: Access = 32398, Miss = 32398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24639
	L1D_cache_core[16]: Access = 28052, Miss = 28052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41474
	L1D_cache_core[17]: Access = 31702, Miss = 31702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34130
	L1D_cache_core[18]: Access = 34419, Miss = 34419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 30637, Miss = 30637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40204
	L1D_cache_core[20]: Access = 32522, Miss = 32522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[21]: Access = 33402, Miss = 33402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21662
	L1D_cache_core[22]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 32723, Miss = 32723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27867
	L1D_cache_core[24]: Access = 32809, Miss = 32809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22083
	L1D_cache_core[25]: Access = 29489, Miss = 29489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38614
	L1D_cache_core[26]: Access = 33789, Miss = 33789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14894
	L1D_cache_core[27]: Access = 35520, Miss = 35520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 32091, Miss = 32091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28062
	L1D_cache_core[29]: Access = 31657, Miss = 31657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31292
	L1D_cache_core[30]: Access = 28033, Miss = 28033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40998
	L1D_cache_core[31]: Access = 31466, Miss = 31466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28745
	L1D_cache_core[32]: Access = 31732, Miss = 31732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26243
	L1D_cache_core[33]: Access = 29107, Miss = 29107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42439
	L1D_cache_core[34]: Access = 31148, Miss = 31148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25748
	L1D_cache_core[35]: Access = 33994, Miss = 33994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13589
	L1D_cache_core[36]: Access = 28814, Miss = 28814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33829
	L1D_cache_core[37]: Access = 28147, Miss = 28147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41291
	L1D_cache_core[38]: Access = 31318, Miss = 31318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31632
	L1D_cache_core[39]: Access = 28530, Miss = 28530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 29958, Miss = 29958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25959
	L1D_cache_core[41]: Access = 30486, Miss = 30486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27976
	L1D_cache_core[42]: Access = 29048, Miss = 29048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33074
	L1D_cache_core[43]: Access = 32163, Miss = 32163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21530
	L1D_cache_core[44]: Access = 30679, Miss = 30679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26170
	L1D_cache_core[45]: Access = 30562, Miss = 30562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27694
	L1D_cache_core[46]: Access = 29335, Miss = 29335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39767
	L1D_cache_core[47]: Access = 33636, Miss = 33636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14835
	L1D_cache_core[48]: Access = 26634, Miss = 26634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47507
	L1D_cache_core[49]: Access = 28989, Miss = 28989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37489
	L1D_cache_core[50]: Access = 31571, Miss = 31571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26219
	L1D_cache_core[51]: Access = 30827, Miss = 30827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22106
	L1D_cache_core[52]: Access = 31037, Miss = 31037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27012
	L1D_cache_core[53]: Access = 33321, Miss = 33321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[54]: Access = 30033, Miss = 30033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35264
	L1D_cache_core[55]: Access = 31884, Miss = 31884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 33455, Miss = 33455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893
	L1D_cache_core[57]: Access = 31809, Miss = 31809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[58]: Access = 30198, Miss = 30198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32631
	L1D_cache_core[59]: Access = 33643, Miss = 33643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857
	L1D_total_cache_accesses = 2697004
	L1D_total_cache_misses = 2470453
	L1D_total_cache_miss_rate = 0.9160
	L1D_total_cache_pending_hits = 71365
	L1D_total_cache_reservation_fails = 21559494
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1084918
	L1C_total_cache_misses = 10644
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4748126
	L1T_total_cache_misses = 1736871
	L1T_total_cache_miss_rate = 0.3658
	L1T_total_cache_pending_hits = 3011255
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2141839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18371708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1074274
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10644
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3011255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1736871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 328614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3187786
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11528483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25261
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3372, 2193, 2221, 2206, 2586, 2614, 2560, 2638, 2625, 2141, 2193, 2619, 2193, 2087, 2210, 2681, 2105, 2459, 3567, 2197, 2573, 2582, 2195, 2627, 2651, 2597, 1672, 2595, 2150, 2109, 2098, 2642, 2586, 2504, 2167, 1709, 2636, 2184, 1662, 2169, 2571, 2171, 2193, 2586, 2124, 2195, 2182, 3046, 
gpgpu_n_tot_thrd_icount = 708091328
gpgpu_n_tot_w_icount = 22127854
gpgpu_n_stall_shd_mem = 42989139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2141839
gpgpu_n_mem_write_global = 331739
gpgpu_n_mem_texture = 1736870
gpgpu_n_mem_const = 6933
gpgpu_n_load_insn  = 48331399
gpgpu_n_store_insn = 1802353
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22661728
gpgpu_n_const_mem_insn = 24098528
gpgpu_n_param_mem_insn = 8196240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22467615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53536718	W0_Idle:13142013	W0_Scoreboard:198455246	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21104848
Warp Occupancy Distribution:
Stall:39286407	W0_Idle:8186162	W0_Scoreboard:42895639	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4378795
Warp Occupancy Distribution:
Stall:7817759	W0_Idle:1985823	W0_Scoreboard:77554858	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8400734
warp_utilization0: 0.077031
warp_utilization1: 0.056406
warp_utilization2: 0.087728
traffic_breakdown_coretomem[CONST_ACC_R] = 55464 {8:6933,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17134712 {8:2141839,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18417272 {40:268707,72:14115,136:48917,}
traffic_breakdown_coretomem[INST_ACC_R] = 32960 {8:4120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13894960 {8:1736870,}
traffic_breakdown_memtocore[CONST_ACC_R] = 499176 {72:6933,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 291270248 {136:2141693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2653720 {8:331715,}
traffic_breakdown_memtocore[INST_ACC_R] = 560320 {136:4120,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 236210920 {136:1736845,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 625 
averagemflatency_1 = 709 
averagemflatency_2= 573 
averagemflatency_3 = 574 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2394391 
mrq_lat_table:1020942 	40365 	50701 	110541 	322179 	354195 	310263 	174680 	43989 	3193 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12535 	44288 	108523 	278781 	1255918 	2048319 	460900 	7619 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	547128 	153275 	223943 	435621 	762590 	1082608 	902951 	110073 	3165 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	141187 	3386912 	353975 	3390 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	31601 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	534 	4251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        24        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3812      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.329625  1.338932  1.348645  1.350779  1.507170  1.514647  1.380496  1.381148  1.433352  1.435038  1.428124  1.434121  1.325150  1.324399  1.315168  1.323010 
dram[1]:  1.334434  1.344509  1.358801  1.352348  1.516976  1.498849  1.383067  1.369809  1.437094  1.412868  1.428956  1.419280  1.321764  1.319184  1.323861  1.305658 
dram[2]:  1.331427  1.336942  1.356042  1.346655  1.527589  1.505859  1.388923  1.383402  1.430399  1.436679  1.428147  1.424080  1.322293  1.311645  1.312662  1.313154 
dram[3]:  1.328270  1.335727  1.336183  1.355728  1.500294  1.511274  1.369014  1.392933  1.439758  1.448771  1.424586  1.426610  1.321765  1.316107  1.315255  1.316872 
dram[4]:  1.325283  1.326128  1.343159  1.356732  1.522244  1.516415  1.385549  1.385105  1.435253  1.424990  1.423114  1.432892  1.318940  1.309375  1.318182  1.319374 
dram[5]:  1.336051  1.331269  1.346797  1.347708  1.521834  1.491980  1.382878  1.377283  1.433736  1.434711  1.437887  1.443392  1.318326  1.321732  1.317720  1.310654 
average row locality = 2431062/1749675 = 1.389436
average row locality_1 = 1011426/642279 = 1.574746
average row locality_2 = 723317/568540 = 1.272236
average row locality_3 = 696319/538856 = 1.292217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20482     20362     20664     20630     24235     24324     24914     24696     25025     24815     24474     24652     21545     21442     20496     20267 
dram[1]:     20415     20393     20550     20640     24318     24235     24731     24908     24971     24835     24697     24774     21549     21540     20368     20310 
dram[2]:     20484     20328     20625     20622     24294     24375     24790     24830     25131     25003     24529     24427     21431     21391     20327     20333 
dram[3]:     20272     20332     20622     20531     24407     24491     24883     24854     25036     25364     24796     24623     21602     21420     20469     20176 
dram[4]:     20381     20307     20796     20656     24372     24591     24911     24939     24990     25046     24673     24494     21520     21194     20504     20399 
dram[5]:     20364     20501     20616     20625     24392     24556     24858     24771     25171     25198     24953     24876     21491     21430     20252     20311 
total reads: 2181193
bank skew: 25364/20176 = 1.26
chip skew: 364365/362920 = 1.00
number of total write accesses:
dram[0]:      1389      1401      1737      1747      5931      6181      2620      2601      3718      3527      3343      3550      1017       992      1007      1007 
dram[1]:      1411      1423      1752      1740      6064      5723      2615      2569      3574      3274      3432      3288       995       960      1015      1014 
dram[2]:      1394      1408      1728      1719      6131      5822      2719      2524      3826      3653      3357      3297       966       844      1010      1011 
dram[3]:      1416      1431      1727      1787      6185      5872      2563      2818      3703      3765      3492      3437       983       813      1017      1023 
dram[4]:      1404      1411      1714      1745      6149      5986      2703      2680      3639      3545      3452      3317      1022       776      1014      1025 
dram[5]:      1431      1429      1757      1782      6241      5768      2812      2597      3660      3710      3625      3618       968       787      1016      1033 
total reads: 249874
bank skew: 6241/776 = 8.04
chip skew: 42234/40849 = 1.03
average mf latency per bank:
dram[0]:        803       803       954       971      1252      1258      1690      1691      1162      1155      1028      1014       902       903       777       777
dram[1]:        758       784       890       965      1163      1299      1574      1683      1075      1145       947       979       812       862       699       741
dram[2]:        805       840       966      1022      1280      1381      1704      1781      1170      1208      1044      1063       913      1111       787       815
dram[3]:        747       764       901       934      1181      1258      1594      1608      1083      1086       948       964       830       834       712       715
dram[4]:        809       824       975      1015      1277      1352      1698      1754      1180      1194      1036      1055       934       937       788       801
dram[5]:        738       794       895       970      1191      1289      1567      1661      1065      1107       937       963       828       863       699       757
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      5015      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1792318 n_act=291085 n_pre=291069 n_req=391896 n_req_1=93332 n_req_2=122339 n_req_3=176225 n_rd=726045 n_write=60080 bw_util=0.4811 bw_util_1=0.1065 bw_util_2=0.1535 bw_util_3=0.2211 blp=5.792051 blp_1= 2.046952 blp_2= 2.267115 blp_3= 2.835845
 n_activity=3020210 dram_eff=0.5035 dram_eff_1=0.1114 dram_eff_2=0.1607 dram_eff_3=0.2314
bk0: 40964a 2306606i bk1: 40724a 2305458i bk2: 41328a 2272278i bk3: 41260a 2256955i bk4: 48470a 1793208i bk5: 48648a 1762502i bk6: 49827a 1994286i bk7: 49392a 1982042i bk8: 50050a 1984214i bk9: 49630a 2001945i bk10: 48948a 2002372i bk11: 49304a 1965085i bk12: 43090a 2250195i bk13: 42884a 2245386i bk14: 40992a 2256935i bk15: 40534a 2260887i 
bw_dist = 0.106	0.154	0.221	0.474	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.05102
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1792781 n_act=291200 n_pre=291184 n_req=391392 n_req_1=92373 n_req_2=122516 n_req_3=176503 n_rd=726466 n_write=58966 bw_util=0.481 bw_util_1=0.1057 bw_util_2=0.1538 bw_util_3=0.2215 blp=5.711133 blp_1= 2.008363 blp_2= 2.258930 blp_3= 2.814039
 n_activity=3027195 dram_eff=0.5021 dram_eff_1=0.1104 dram_eff_2=0.1605 dram_eff_3=0.2312
bk0: 40830a 2314209i bk1: 40786a 2306085i bk2: 41100a 2281134i bk3: 41280a 2262853i bk4: 48636a 1816932i bk5: 48468a 1807096i bk6: 49462a 2018908i bk7: 49816a 1983941i bk8: 49942a 2011150i bk9: 49670a 2019238i bk10: 49394a 1999159i bk11: 49548a 1989704i bk12: 43098a 2253592i bk13: 43080a 2249615i bk14: 40736a 2272616i bk15: 40620a 2256086i 
bw_dist = 0.106	0.154	0.221	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68027
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1793287 n_act=290895 n_pre=290879 n_req=391522 n_req_1=92760 n_req_2=122337 n_req_3=176425 n_rd=725836 n_write=59700 bw_util=0.4809 bw_util_1=0.1059 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.807600 blp_1= 2.029749 blp_2= 2.270491 blp_3= 2.846101
 n_activity=3013005 dram_eff=0.5044 dram_eff_1=0.1111 dram_eff_2=0.1611 dram_eff_3=0.2322
bk0: 40968a 2302491i bk1: 40656a 2305508i bk2: 41250a 2262937i bk3: 41244a 2252630i bk4: 48588a 1776792i bk5: 48750a 1778429i bk6: 49580a 1997149i bk7: 49660a 1984427i bk8: 50262a 1972452i bk9: 50006a 1978051i bk10: 49058a 2002079i bk11: 48854a 1995837i bk12: 42862a 2253947i bk13: 42782a 2255035i bk14: 40650a 2266628i bk15: 40666a 2257577i 
bw_dist = 0.106	0.154	0.221	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1787877 n_act=292212 n_pre=292196 n_req=392882 n_req_1=93880 n_req_2=122477 n_req_3=176525 n_rd=727753 n_write=60559 bw_util=0.4823 bw_util_1=0.1071 bw_util_2=0.1537 bw_util_3=0.2215 blp=5.734856 blp_1= 2.021690 blp_2= 2.248116 blp_3= 2.822439
 n_activity=3035974 dram_eff=0.5021 dram_eff_1=0.1115 dram_eff_2=0.16 dram_eff_3=0.2306
bk0: 40544a 2313282i bk1: 40663a 2306639i bk2: 41244a 2267505i bk3: 41062a 2269834i bk4: 48812a 1793245i bk5: 48982a 1791397i bk6: 49766a 2009971i bk7: 49708a 1977253i bk8: 50072a 1995201i bk9: 50728a 1973790i bk10: 49592a 1982895i bk11: 49246a 1979055i bk12: 43204a 2249708i bk13: 42840a 2264346i bk14: 40938a 2262980i bk15: 40352a 2268529i 
bw_dist = 0.107	0.154	0.222	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73568
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1789614 n_act=291783 n_pre=291768 n_req=392503 n_req_1=93777 n_req_2=122415 n_req_3=176311 n_rd=727539 n_write=59893 bw_util=0.482 bw_util_1=0.1071 bw_util_2=0.1537 bw_util_3=0.2213 blp=5.814749 blp_1= 2.043380 blp_2= 2.269815 blp_3= 2.839936
 n_activity=3019051 dram_eff=0.5046 dram_eff_1=0.1121 dram_eff_2=0.1609 dram_eff_3=0.2316
bk0: 40762a 2301742i bk1: 40612a 2294340i bk2: 41592a 2252348i bk3: 41312a 2251120i bk4: 48744a 1776372i bk5: 49180a 1771404i bk6: 49822a 1989056i bk7: 49878a 1969213i bk8: 49980a 1992968i bk9: 50092a 1984626i bk10: 49344a 1980052i bk11: 48988a 1989337i bk12: 43040a 2246727i bk13: 42388a 2267214i bk14: 41007a 2265623i bk15: 40798a 2252312i 
bw_dist = 0.107	0.154	0.221	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.13551
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1785951 n_act=292500 n_pre=292485 n_req=393369 n_req_1=94407 n_req_2=122492 n_req_3=176470 n_rd=728724 n_write=60937 bw_util=0.4829 bw_util_1=0.1077 bw_util_2=0.1537 bw_util_3=0.2215 blp=5.753854 blp_1= 2.032516 blp_2= 2.254241 blp_3= 2.816409
 n_activity=3039566 dram_eff=0.5022 dram_eff_1=0.112 dram_eff_2=0.1599 dram_eff_3=0.2303
bk0: 40728a 2316826i bk1: 41002a 2297525i bk2: 41232a 2267897i bk3: 41250a 2250211i bk4: 48784a 1795329i bk5: 49110a 1786678i bk6: 49716a 1994285i bk7: 49542a 1982945i bk8: 50342a 2001920i bk9: 50396a 1970188i bk10: 49906a 1977919i bk11: 49752a 1951139i bk12: 42982a 2256979i bk13: 42860a 2261028i bk14: 40502a 2274066i bk15: 40620a 2256277i 
bw_dist = 0.108	0.154	0.221	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353389, Miss = 181839, Miss_rate = 0.515, Pending_hits = 4420, Reservation_fails = 92806
L2_cache_bank[1]: Access = 352022, Miss = 181195, Miss_rate = 0.515, Pending_hits = 4405, Reservation_fails = 94002
L2_cache_bank[2]: Access = 348782, Miss = 181605, Miss_rate = 0.521, Pending_hits = 4498, Reservation_fails = 68566
L2_cache_bank[3]: Access = 349599, Miss = 181638, Miss_rate = 0.520, Pending_hits = 4405, Reservation_fails = 88408
L2_cache_bank[4]: Access = 353661, Miss = 181614, Miss_rate = 0.514, Pending_hits = 4411, Reservation_fails = 102771
L2_cache_bank[5]: Access = 357219, Miss = 181322, Miss_rate = 0.508, Pending_hits = 4493, Reservation_fails = 110888
L2_cache_bank[6]: Access = 348303, Miss = 182089, Miss_rate = 0.523, Pending_hits = 4297, Reservation_fails = 72683
L2_cache_bank[7]: Access = 350139, Miss = 181796, Miss_rate = 0.519, Pending_hits = 4515, Reservation_fails = 81093
L2_cache_bank[8]: Access = 352992, Miss = 182149, Miss_rate = 0.516, Pending_hits = 4327, Reservation_fails = 104712
L2_cache_bank[9]: Access = 355182, Miss = 181634, Miss_rate = 0.511, Pending_hits = 4415, Reservation_fails = 103278
L2_cache_bank[10]: Access = 348211, Miss = 182098, Miss_rate = 0.523, Pending_hits = 4315, Reservation_fails = 78474
L2_cache_bank[11]: Access = 351939, Miss = 182274, Miss_rate = 0.518, Pending_hits = 4596, Reservation_fails = 101953
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353389, Miss = 181839 (0.515), PendingHit = 4420 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 352022, Miss = 181195 (0.515), PendingHit = 4405 (0.0125)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348782, Miss = 181605 (0.521), PendingHit = 4498 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349599, Miss = 181638 (0.52), PendingHit = 4405 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353661, Miss = 181614 (0.514), PendingHit = 4411 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357219, Miss = 181322 (0.508), PendingHit = 4493 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348303, Miss = 182089 (0.523), PendingHit = 4297 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350139, Miss = 181796 (0.519), PendingHit = 4515 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 352992, Miss = 182149 (0.516), PendingHit = 4327 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355182, Miss = 181634 (0.511), PendingHit = 4415 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348211, Miss = 182098 (0.523), PendingHit = 4315 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351939, Miss = 182274 (0.518), PendingHit = 4596 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.505
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1593683
Stream 1: Misses  = 804353
Stream 2: Accesses  = 1330627
Stream 2: Misses  = 696508
Stream 3: Accesses  = 2890811
Stream 3: Misses  = 1484745
Stream 1+2: Accesses  = 2924310
Stream 1+2: Misses  = 1500861
Stream 1+2+3: Accesses  = 5815121
Stream 1+2+3: Misses  = 2985606
Total Accesses  = 4221438
MPKI-CORES
CORE_L2MPKI_0	38.878
CORE_L2MPKI_1	39.752
CORE_L2MPKI_2	40.017
CORE_L2MPKI_3	38.771
CORE_L2MPKI_4	37.029
CORE_L2MPKI_5	38.182
CORE_L2MPKI_6	38.957
CORE_L2MPKI_7	40.934
CORE_L2MPKI_8	38.397
CORE_L2MPKI_9	38.536
CORE_L2MPKI_10	2.627
CORE_L2MPKI_11	2.654
CORE_L2MPKI_12	2.599
CORE_L2MPKI_13	2.636
CORE_L2MPKI_14	2.689
CORE_L2MPKI_15	2.629
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.655
CORE_L2MPKI_18	2.587
CORE_L2MPKI_19	2.628
CORE_L2MPKI_20	2.586
CORE_L2MPKI_21	2.564
CORE_L2MPKI_22	2.737
CORE_L2MPKI_23	2.584
CORE_L2MPKI_24	2.536
CORE_L2MPKI_25	2.635
CORE_L2MPKI_26	2.603
CORE_L2MPKI_27	2.517
CORE_L2MPKI_28	2.586
CORE_L2MPKI_29	2.595
CORE_L2MPKI_30	2.719
CORE_L2MPKI_31	2.584
CORE_L2MPKI_32	2.583
CORE_L2MPKI_33	2.669
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.587
CORE_L2MPKI_36	2.659
CORE_L2MPKI_37	2.631
CORE_L2MPKI_38	2.673
CORE_L2MPKI_39	2.741
CORE_L2MPKI_40	2.629
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.613
CORE_L2MPKI_44	2.545
CORE_L2MPKI_45	2.562
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.563
CORE_L2MPKI_48	2.783
CORE_L2MPKI_49	2.706
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.608
CORE_L2MPKI_52	2.572
CORE_L2MPKI_53	2.542
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.589
CORE_L2MPKI_56	2.524
CORE_L2MPKI_57	2.534
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 20.794
Avg_MPKI_Stream2= 2.623
Avg_MPKI_Stream3= 2.584
MISSES-CORES
CORE_MISSES_0	43565
CORE_MISSES_1	45962
CORE_MISSES_2	49711
CORE_MISSES_3	43967
CORE_MISSES_4	42819
CORE_MISSES_5	44786
CORE_MISSES_6	43726
CORE_MISSES_7	49181
CORE_MISSES_8	43939
CORE_MISSES_9	43248
CORE_MISSES_10	33670
CORE_MISSES_11	35164
CORE_MISSES_12	37390
CORE_MISSES_13	33883
CORE_MISSES_14	36581
CORE_MISSES_15	36297
CORE_MISSES_16	32442
CORE_MISSES_17	35823
CORE_MISSES_18	38004
CORE_MISSES_19	34195
CORE_MISSES_20	35799
CORE_MISSES_21	36508
CORE_MISSES_22	32964
CORE_MISSES_23	36025
CORE_MISSES_24	35511
CORE_MISSES_25	32993
CORE_MISSES_26	37472
CORE_MISSES_27	38167
CORE_MISSES_28	35286
CORE_MISSES_29	35075
CORE_MISSES_30	32389
CORE_MISSES_31	34754
CORE_MISSES_32	35019
CORE_MISSES_33	33017
CORE_MISSES_34	35240
CORE_MISSES_35	37461
CORE_MISSES_36	32611
CORE_MISSES_37	31497
CORE_MISSES_38	35425
CORE_MISSES_39	33295
CORE_MISSES_40	33548
CORE_MISSES_41	33057
CORE_MISSES_42	32038
CORE_MISSES_43	35625
CORE_MISSES_44	33322
CORE_MISSES_45	33385
CORE_MISSES_46	32210
CORE_MISSES_47	36739
CORE_MISSES_48	31573
CORE_MISSES_49	33188
CORE_MISSES_50	34426
CORE_MISSES_51	34167
CORE_MISSES_52	34042
CORE_MISSES_53	35979
CORE_MISSES_54	32467
CORE_MISSES_55	35141
CORE_MISSES_56	35979
CORE_MISSES_57	34195
CORE_MISSES_58	32838
CORE_MISSES_59	36473
L2_MISSES = 2181253
L2_total_cache_accesses = 4221438
L2_total_cache_misses = 2181253
L2_total_cache_miss_rate = 0.5167
L2_total_cache_pending_hits = 53097
L2_total_cache_reservation_fails = 1099634
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1806994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 854469
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5300
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1022
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1486391
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37004
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 213475
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 151010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80273
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3495
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 315
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10063
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19765804
icnt_total_pkts_simt_to_mem=4714106
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8333
gpu_ipc_2 =     113.2484
gpu_ipc_3 =     163.9341
gpu_tot_sim_cycle_stream_1 = 2394391
gpu_tot_sim_cycle_stream_2 = 2394391
gpu_tot_sim_cycle_stream_3 = 2392532
gpu_sim_insn_1 = 11572801
gpu_sim_insn_2 = 271160992
gpu_sim_insn_3 = 392217696
gpu_sim_cycle = 2394392
gpu_sim_insn = 674951489
gpu_ipc =     281.8885
gpu_tot_sim_cycle = 2394392
gpu_tot_sim_insn = 674951489
gpu_tot_ipc =     281.8885
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13309706
gpu_stall_icnt2sh    = 21196503
gpu_total_sim_rate=180709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11553744
	L1I_total_cache_misses = 25261
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 110523, Miss = 88376, Miss_rate = 0.800, Pending_hits = 6783, Reservation_fails = 1968822
	L1D_cache_core[1]: Access = 116059, Miss = 92769, Miss_rate = 0.799, Pending_hits = 7349, Reservation_fails = 2056827
	L1D_cache_core[2]: Access = 123981, Miss = 99239, Miss_rate = 0.800, Pending_hits = 7777, Reservation_fails = 2127360
	L1D_cache_core[3]: Access = 111440, Miss = 88761, Miss_rate = 0.796, Pending_hits = 6994, Reservation_fails = 1961939
	L1D_cache_core[4]: Access = 109156, Miss = 87462, Miss_rate = 0.801, Pending_hits = 6824, Reservation_fails = 1952706
	L1D_cache_core[5]: Access = 112758, Miss = 90558, Miss_rate = 0.803, Pending_hits = 6989, Reservation_fails = 1988510
	L1D_cache_core[6]: Access = 111732, Miss = 89124, Miss_rate = 0.798, Pending_hits = 7010, Reservation_fails = 1985956
	L1D_cache_core[7]: Access = 123104, Miss = 98910, Miss_rate = 0.803, Pending_hits = 7711, Reservation_fails = 2114010
	L1D_cache_core[8]: Access = 111202, Miss = 89354, Miss_rate = 0.804, Pending_hits = 7082, Reservation_fails = 1999409
	L1D_cache_core[9]: Access = 108662, Miss = 87513, Miss_rate = 0.805, Pending_hits = 6846, Reservation_fails = 1960185
	L1D_cache_core[10]: Access = 30098, Miss = 30098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36325
	L1D_cache_core[11]: Access = 31186, Miss = 31186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36768
	L1D_cache_core[12]: Access = 33829, Miss = 33829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 30204, Miss = 30204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 31996, Miss = 31996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30521
	L1D_cache_core[15]: Access = 32398, Miss = 32398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24639
	L1D_cache_core[16]: Access = 28052, Miss = 28052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41474
	L1D_cache_core[17]: Access = 31702, Miss = 31702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34130
	L1D_cache_core[18]: Access = 34419, Miss = 34419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 30637, Miss = 30637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40204
	L1D_cache_core[20]: Access = 32522, Miss = 32522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[21]: Access = 33402, Miss = 33402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21662
	L1D_cache_core[22]: Access = 28307, Miss = 28307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 32723, Miss = 32723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27867
	L1D_cache_core[24]: Access = 32809, Miss = 32809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22083
	L1D_cache_core[25]: Access = 29489, Miss = 29489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38614
	L1D_cache_core[26]: Access = 33789, Miss = 33789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14894
	L1D_cache_core[27]: Access = 35520, Miss = 35520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 32091, Miss = 32091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28062
	L1D_cache_core[29]: Access = 31657, Miss = 31657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31292
	L1D_cache_core[30]: Access = 28033, Miss = 28033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40998
	L1D_cache_core[31]: Access = 31466, Miss = 31466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28745
	L1D_cache_core[32]: Access = 31732, Miss = 31732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26243
	L1D_cache_core[33]: Access = 29107, Miss = 29107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42439
	L1D_cache_core[34]: Access = 31148, Miss = 31148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25748
	L1D_cache_core[35]: Access = 33994, Miss = 33994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13589
	L1D_cache_core[36]: Access = 28814, Miss = 28814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33829
	L1D_cache_core[37]: Access = 28147, Miss = 28147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41291
	L1D_cache_core[38]: Access = 31318, Miss = 31318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31632
	L1D_cache_core[39]: Access = 28530, Miss = 28530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 29958, Miss = 29958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25959
	L1D_cache_core[41]: Access = 30486, Miss = 30486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27976
	L1D_cache_core[42]: Access = 29048, Miss = 29048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33074
	L1D_cache_core[43]: Access = 32163, Miss = 32163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21530
	L1D_cache_core[44]: Access = 30679, Miss = 30679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26170
	L1D_cache_core[45]: Access = 30562, Miss = 30562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27694
	L1D_cache_core[46]: Access = 29335, Miss = 29335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39767
	L1D_cache_core[47]: Access = 33636, Miss = 33636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14835
	L1D_cache_core[48]: Access = 26634, Miss = 26634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47507
	L1D_cache_core[49]: Access = 28989, Miss = 28989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37489
	L1D_cache_core[50]: Access = 31571, Miss = 31571, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26219
	L1D_cache_core[51]: Access = 30827, Miss = 30827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22106
	L1D_cache_core[52]: Access = 31037, Miss = 31037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27012
	L1D_cache_core[53]: Access = 33321, Miss = 33321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[54]: Access = 30033, Miss = 30033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35264
	L1D_cache_core[55]: Access = 31884, Miss = 31884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 33455, Miss = 33455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893
	L1D_cache_core[57]: Access = 31809, Miss = 31809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[58]: Access = 30198, Miss = 30198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32631
	L1D_cache_core[59]: Access = 33643, Miss = 33643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857
	L1D_total_cache_accesses = 2697004
	L1D_total_cache_misses = 2470453
	L1D_total_cache_miss_rate = 0.9160
	L1D_total_cache_pending_hits = 71365
	L1D_total_cache_reservation_fails = 21559494
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1084918
	L1C_total_cache_misses = 10644
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4748126
	L1T_total_cache_misses = 1736871
	L1T_total_cache_miss_rate = 0.3658
	L1T_total_cache_pending_hits = 3011255
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2141839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18371708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1074274
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10644
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3011255
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1736871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 328614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3187786
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11528483
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25261
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3372, 2193, 2221, 2206, 2586, 2614, 2560, 2638, 2625, 2141, 2193, 2619, 2193, 2087, 2210, 2681, 2105, 2459, 3567, 2197, 2573, 2582, 2195, 2627, 2651, 2597, 1672, 2595, 2150, 2109, 2098, 2642, 2586, 2504, 2167, 1709, 2636, 2184, 1662, 2169, 2571, 2171, 2193, 2586, 2124, 2195, 2182, 3046, 
gpgpu_n_tot_thrd_icount = 708091328
gpgpu_n_tot_w_icount = 22127854
gpgpu_n_stall_shd_mem = 42989139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2141839
gpgpu_n_mem_write_global = 331739
gpgpu_n_mem_texture = 1736870
gpgpu_n_mem_const = 6933
gpgpu_n_load_insn  = 48331399
gpgpu_n_store_insn = 1802353
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22661728
gpgpu_n_const_mem_insn = 24098528
gpgpu_n_param_mem_insn = 8196240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22467615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53536718	W0_Idle:13142013	W0_Scoreboard:198455246	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21104848
Warp Occupancy Distribution:
Stall:39286407	W0_Idle:8186162	W0_Scoreboard:42895639	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4378795
Warp Occupancy Distribution:
Stall:7817759	W0_Idle:1985823	W0_Scoreboard:77554858	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8400734
warp_utilization0: 0.077031
warp_utilization1: 0.056406
warp_utilization2: 0.087728
traffic_breakdown_coretomem[CONST_ACC_R] = 55464 {8:6933,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17134712 {8:2141839,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18417272 {40:268707,72:14115,136:48917,}
traffic_breakdown_coretomem[INST_ACC_R] = 32960 {8:4120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13894960 {8:1736870,}
traffic_breakdown_memtocore[CONST_ACC_R] = 499176 {72:6933,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 291270248 {136:2141693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2653720 {8:331715,}
traffic_breakdown_memtocore[INST_ACC_R] = 560320 {136:4120,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 236210920 {136:1736845,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 625 
averagemflatency_1 = 709 
averagemflatency_2= 573 
averagemflatency_3 = 574 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2394391 
mrq_lat_table:1020942 	40365 	50701 	110541 	322179 	354195 	310263 	174680 	43989 	3193 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12535 	44288 	108523 	278781 	1255918 	2048319 	460900 	7619 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	547128 	153275 	223943 	435621 	762590 	1082608 	902951 	110073 	3165 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	141187 	3386912 	353975 	3390 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	31601 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	534 	4251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        24        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3812      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.329625  1.338932  1.348645  1.350779  1.507170  1.514647  1.380496  1.381148  1.433352  1.435038  1.428124  1.434121  1.325150  1.324399  1.315168  1.323010 
dram[1]:  1.334434  1.344509  1.358801  1.352348  1.516976  1.498849  1.383067  1.369809  1.437094  1.412868  1.428956  1.419280  1.321764  1.319184  1.323861  1.305658 
dram[2]:  1.331427  1.336942  1.356042  1.346655  1.527589  1.505859  1.388923  1.383402  1.430399  1.436679  1.428147  1.424080  1.322293  1.311645  1.312662  1.313154 
dram[3]:  1.328270  1.335727  1.336183  1.355728  1.500294  1.511274  1.369014  1.392933  1.439758  1.448771  1.424586  1.426610  1.321765  1.316107  1.315255  1.316872 
dram[4]:  1.325283  1.326128  1.343159  1.356732  1.522244  1.516415  1.385549  1.385105  1.435253  1.424990  1.423114  1.432892  1.318940  1.309375  1.318182  1.319374 
dram[5]:  1.336051  1.331269  1.346797  1.347708  1.521834  1.491980  1.382878  1.377283  1.433736  1.434711  1.437887  1.443392  1.318326  1.321732  1.317720  1.310654 
average row locality = 2431062/1749675 = 1.389436
average row locality_1 = 1011426/642279 = 1.574746
average row locality_2 = 723317/568540 = 1.272236
average row locality_3 = 696319/538856 = 1.292217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20482     20362     20664     20630     24235     24324     24914     24696     25025     24815     24474     24652     21545     21442     20496     20267 
dram[1]:     20415     20393     20550     20640     24318     24235     24731     24908     24971     24835     24697     24774     21549     21540     20368     20310 
dram[2]:     20484     20328     20625     20622     24294     24375     24790     24830     25131     25003     24529     24427     21431     21391     20327     20333 
dram[3]:     20272     20332     20622     20531     24407     24491     24883     24854     25036     25364     24796     24623     21602     21420     20469     20176 
dram[4]:     20381     20307     20796     20656     24372     24591     24911     24939     24990     25046     24673     24494     21520     21194     20504     20399 
dram[5]:     20364     20501     20616     20625     24392     24556     24858     24771     25171     25198     24953     24876     21491     21430     20252     20311 
total reads: 2181193
bank skew: 25364/20176 = 1.26
chip skew: 364365/362920 = 1.00
number of total write accesses:
dram[0]:      1389      1401      1737      1747      5931      6181      2620      2601      3718      3527      3343      3550      1017       992      1007      1007 
dram[1]:      1411      1423      1752      1740      6064      5723      2615      2569      3574      3274      3432      3288       995       960      1015      1014 
dram[2]:      1394      1408      1728      1719      6131      5822      2719      2524      3826      3653      3357      3297       966       844      1010      1011 
dram[3]:      1416      1431      1727      1787      6185      5872      2563      2818      3703      3765      3492      3437       983       813      1017      1023 
dram[4]:      1404      1411      1714      1745      6149      5986      2703      2680      3639      3545      3452      3317      1022       776      1014      1025 
dram[5]:      1431      1429      1757      1782      6241      5768      2812      2597      3660      3710      3625      3618       968       787      1016      1033 
total reads: 249874
bank skew: 6241/776 = 8.04
chip skew: 42234/40849 = 1.03
average mf latency per bank:
dram[0]:        803       803       954       971      1252      1258      1690      1691      1162      1155      1028      1014       902       903       777       777
dram[1]:        758       784       890       965      1163      1299      1574      1683      1075      1145       947       979       812       862       699       741
dram[2]:        805       840       966      1022      1280      1381      1704      1781      1170      1208      1044      1063       913      1111       787       815
dram[3]:        747       764       901       934      1181      1258      1594      1608      1083      1086       948       964       830       834       712       715
dram[4]:        809       824       975      1015      1277      1352      1698      1754      1180      1194      1036      1055       934       937       788       801
dram[5]:        738       794       895       970      1191      1289      1567      1661      1065      1107       937       963       828       863       699       757
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      5015      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1792318 n_act=291085 n_pre=291069 n_req=391896 n_req_1=93332 n_req_2=122339 n_req_3=176225 n_rd=726045 n_write=60080 bw_util=0.4811 bw_util_1=0.1065 bw_util_2=0.1535 bw_util_3=0.2211 blp=5.792051 blp_1= 2.046952 blp_2= 2.267115 blp_3= 2.835845
 n_activity=3020210 dram_eff=0.5035 dram_eff_1=0.1114 dram_eff_2=0.1607 dram_eff_3=0.2314
bk0: 40964a 2306606i bk1: 40724a 2305458i bk2: 41328a 2272278i bk3: 41260a 2256955i bk4: 48470a 1793208i bk5: 48648a 1762502i bk6: 49827a 1994286i bk7: 49392a 1982042i bk8: 50050a 1984214i bk9: 49630a 2001945i bk10: 48948a 2002372i bk11: 49304a 1965085i bk12: 43090a 2250195i bk13: 42884a 2245386i bk14: 40992a 2256935i bk15: 40534a 2260887i 
bw_dist = 0.106	0.154	0.221	0.474	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.05102
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1792781 n_act=291200 n_pre=291184 n_req=391392 n_req_1=92373 n_req_2=122516 n_req_3=176503 n_rd=726466 n_write=58966 bw_util=0.481 bw_util_1=0.1057 bw_util_2=0.1538 bw_util_3=0.2215 blp=5.711133 blp_1= 2.008363 blp_2= 2.258930 blp_3= 2.814039
 n_activity=3027195 dram_eff=0.5021 dram_eff_1=0.1104 dram_eff_2=0.1605 dram_eff_3=0.2312
bk0: 40830a 2314209i bk1: 40786a 2306085i bk2: 41100a 2281134i bk3: 41280a 2262853i bk4: 48636a 1816932i bk5: 48468a 1807096i bk6: 49462a 2018908i bk7: 49816a 1983941i bk8: 49942a 2011150i bk9: 49670a 2019238i bk10: 49394a 1999159i bk11: 49548a 1989704i bk12: 43098a 2253592i bk13: 43080a 2249615i bk14: 40736a 2272616i bk15: 40620a 2256086i 
bw_dist = 0.106	0.154	0.221	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.68027
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1793287 n_act=290895 n_pre=290879 n_req=391522 n_req_1=92760 n_req_2=122337 n_req_3=176425 n_rd=725836 n_write=59700 bw_util=0.4809 bw_util_1=0.1059 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.807600 blp_1= 2.029749 blp_2= 2.270491 blp_3= 2.846101
 n_activity=3013005 dram_eff=0.5044 dram_eff_1=0.1111 dram_eff_2=0.1611 dram_eff_3=0.2322
bk0: 40968a 2302491i bk1: 40656a 2305508i bk2: 41250a 2262937i bk3: 41244a 2252630i bk4: 48588a 1776792i bk5: 48750a 1778429i bk6: 49580a 1997149i bk7: 49660a 1984427i bk8: 50262a 1972452i bk9: 50006a 1978051i bk10: 49058a 2002079i bk11: 48854a 1995837i bk12: 42862a 2253947i bk13: 42782a 2255035i bk14: 40650a 2266628i bk15: 40666a 2257577i 
bw_dist = 0.106	0.154	0.221	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1787877 n_act=292212 n_pre=292196 n_req=392882 n_req_1=93880 n_req_2=122477 n_req_3=176525 n_rd=727753 n_write=60559 bw_util=0.4823 bw_util_1=0.1071 bw_util_2=0.1537 bw_util_3=0.2215 blp=5.734856 blp_1= 2.021690 blp_2= 2.248116 blp_3= 2.822439
 n_activity=3035974 dram_eff=0.5021 dram_eff_1=0.1115 dram_eff_2=0.16 dram_eff_3=0.2306
bk0: 40544a 2313282i bk1: 40663a 2306639i bk2: 41244a 2267505i bk3: 41062a 2269834i bk4: 48812a 1793245i bk5: 48982a 1791397i bk6: 49766a 2009971i bk7: 49708a 1977253i bk8: 50072a 1995201i bk9: 50728a 1973790i bk10: 49592a 1982895i bk11: 49246a 1979055i bk12: 43204a 2249708i bk13: 42840a 2264346i bk14: 40938a 2262980i bk15: 40352a 2268529i 
bw_dist = 0.107	0.154	0.222	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73568
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1789614 n_act=291783 n_pre=291768 n_req=392503 n_req_1=93777 n_req_2=122415 n_req_3=176311 n_rd=727539 n_write=59893 bw_util=0.482 bw_util_1=0.1071 bw_util_2=0.1537 bw_util_3=0.2213 blp=5.814749 blp_1= 2.043380 blp_2= 2.269815 blp_3= 2.839936
 n_activity=3019051 dram_eff=0.5046 dram_eff_1=0.1121 dram_eff_2=0.1609 dram_eff_3=0.2316
bk0: 40762a 2301742i bk1: 40612a 2294340i bk2: 41592a 2252348i bk3: 41312a 2251120i bk4: 48744a 1776372i bk5: 49180a 1771404i bk6: 49822a 1989056i bk7: 49878a 1969213i bk8: 49980a 1992968i bk9: 50092a 1984626i bk10: 49344a 1980052i bk11: 48988a 1989337i bk12: 43040a 2246727i bk13: 42388a 2267214i bk14: 41007a 2265623i bk15: 40798a 2252312i 
bw_dist = 0.107	0.154	0.221	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.13551
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3160597 n_nop=1785951 n_act=292500 n_pre=292485 n_req=393369 n_req_1=94407 n_req_2=122492 n_req_3=176470 n_rd=728724 n_write=60937 bw_util=0.4829 bw_util_1=0.1077 bw_util_2=0.1537 bw_util_3=0.2215 blp=5.753854 blp_1= 2.032516 blp_2= 2.254241 blp_3= 2.816409
 n_activity=3039566 dram_eff=0.5022 dram_eff_1=0.112 dram_eff_2=0.1599 dram_eff_3=0.2303
bk0: 40728a 2316826i bk1: 41002a 2297525i bk2: 41232a 2267897i bk3: 41250a 2250211i bk4: 48784a 1795329i bk5: 49110a 1786678i bk6: 49716a 1994285i bk7: 49542a 1982945i bk8: 50342a 2001920i bk9: 50396a 1970188i bk10: 49906a 1977919i bk11: 49752a 1951139i bk12: 42982a 2256979i bk13: 42860a 2261028i bk14: 40502a 2274066i bk15: 40620a 2256277i 
bw_dist = 0.108	0.154	0.221	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 353389, Miss = 181839, Miss_rate = 0.515, Pending_hits = 4420, Reservation_fails = 92806
L2_cache_bank[1]: Access = 352022, Miss = 181195, Miss_rate = 0.515, Pending_hits = 4405, Reservation_fails = 94002
L2_cache_bank[2]: Access = 348782, Miss = 181605, Miss_rate = 0.521, Pending_hits = 4498, Reservation_fails = 68566
L2_cache_bank[3]: Access = 349599, Miss = 181638, Miss_rate = 0.520, Pending_hits = 4405, Reservation_fails = 88408
L2_cache_bank[4]: Access = 353661, Miss = 181614, Miss_rate = 0.514, Pending_hits = 4411, Reservation_fails = 102771
L2_cache_bank[5]: Access = 357219, Miss = 181322, Miss_rate = 0.508, Pending_hits = 4493, Reservation_fails = 110888
L2_cache_bank[6]: Access = 348303, Miss = 182089, Miss_rate = 0.523, Pending_hits = 4297, Reservation_fails = 72683
L2_cache_bank[7]: Access = 350139, Miss = 181796, Miss_rate = 0.519, Pending_hits = 4515, Reservation_fails = 81093
L2_cache_bank[8]: Access = 352992, Miss = 182149, Miss_rate = 0.516, Pending_hits = 4327, Reservation_fails = 104712
L2_cache_bank[9]: Access = 355182, Miss = 181634, Miss_rate = 0.511, Pending_hits = 4415, Reservation_fails = 103278
L2_cache_bank[10]: Access = 348211, Miss = 182098, Miss_rate = 0.523, Pending_hits = 4315, Reservation_fails = 78474
L2_cache_bank[11]: Access = 351939, Miss = 182274, Miss_rate = 0.518, Pending_hits = 4596, Reservation_fails = 101953
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353389, Miss = 181839 (0.515), PendingHit = 4420 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 352022, Miss = 181195 (0.515), PendingHit = 4405 (0.0125)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348782, Miss = 181605 (0.521), PendingHit = 4498 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349599, Miss = 181638 (0.52), PendingHit = 4405 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353661, Miss = 181614 (0.514), PendingHit = 4411 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357219, Miss = 181322 (0.508), PendingHit = 4493 (0.0126)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348303, Miss = 182089 (0.523), PendingHit = 4297 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350139, Miss = 181796 (0.519), PendingHit = 4515 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 352992, Miss = 182149 (0.516), PendingHit = 4327 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355182, Miss = 181634 (0.511), PendingHit = 4415 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348211, Miss = 182098 (0.523), PendingHit = 4315 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351939, Miss = 182274 (0.518), PendingHit = 4596 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.505
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.514
Stream 1: Accesses  = 1593683
Stream 1: Misses  = 804353
Stream 2: Accesses  = 1330627
Stream 2: Misses  = 696508
Stream 3: Accesses  = 2890811
Stream 3: Misses  = 1484745
Stream 1+2: Accesses  = 2924310
Stream 1+2: Misses  = 1500861
Stream 1+2+3: Accesses  = 5815121
Stream 1+2+3: Misses  = 2985606
Total Accesses  = 4221438
MPKI-CORES
CORE_L2MPKI_0	38.878
CORE_L2MPKI_1	39.752
CORE_L2MPKI_2	40.017
CORE_L2MPKI_3	38.771
CORE_L2MPKI_4	37.029
CORE_L2MPKI_5	38.182
CORE_L2MPKI_6	38.957
CORE_L2MPKI_7	40.934
CORE_L2MPKI_8	38.397
CORE_L2MPKI_9	38.536
CORE_L2MPKI_10	2.627
CORE_L2MPKI_11	2.654
CORE_L2MPKI_12	2.599
CORE_L2MPKI_13	2.636
CORE_L2MPKI_14	2.689
CORE_L2MPKI_15	2.629
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.655
CORE_L2MPKI_18	2.587
CORE_L2MPKI_19	2.628
CORE_L2MPKI_20	2.586
CORE_L2MPKI_21	2.564
CORE_L2MPKI_22	2.737
CORE_L2MPKI_23	2.584
CORE_L2MPKI_24	2.536
CORE_L2MPKI_25	2.635
CORE_L2MPKI_26	2.603
CORE_L2MPKI_27	2.517
CORE_L2MPKI_28	2.586
CORE_L2MPKI_29	2.595
CORE_L2MPKI_30	2.719
CORE_L2MPKI_31	2.584
CORE_L2MPKI_32	2.583
CORE_L2MPKI_33	2.669
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.587
CORE_L2MPKI_36	2.659
CORE_L2MPKI_37	2.631
CORE_L2MPKI_38	2.673
CORE_L2MPKI_39	2.741
CORE_L2MPKI_40	2.629
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.613
CORE_L2MPKI_44	2.545
CORE_L2MPKI_45	2.562
CORE_L2MPKI_46	2.572
CORE_L2MPKI_47	2.563
CORE_L2MPKI_48	2.783
CORE_L2MPKI_49	2.706
CORE_L2MPKI_50	2.557
CORE_L2MPKI_51	2.608
CORE_L2MPKI_52	2.572
CORE_L2MPKI_53	2.542
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.589
CORE_L2MPKI_56	2.524
CORE_L2MPKI_57	2.534
CORE_L2MPKI_58	2.561
CORE_L2MPKI_59	2.548
Avg_MPKI_Stream1= 20.794
Avg_MPKI_Stream2= 2.623
Avg_MPKI_Stream3= 2.584
MISSES-CORES
CORE_MISSES_0	43565
CORE_MISSES_1	45962
CORE_MISSES_2	49711
CORE_MISSES_3	43967
CORE_MISSES_4	42819
CORE_MISSES_5	44786
CORE_MISSES_6	43726
CORE_MISSES_7	49181
CORE_MISSES_8	43939
CORE_MISSES_9	43248
CORE_MISSES_10	33670
CORE_MISSES_11	35164
CORE_MISSES_12	37390
CORE_MISSES_13	33883
CORE_MISSES_14	36581
CORE_MISSES_15	36297
CORE_MISSES_16	32442
CORE_MISSES_17	35823
CORE_MISSES_18	38004
CORE_MISSES_19	34195
CORE_MISSES_20	35799
CORE_MISSES_21	36508
CORE_MISSES_22	32964
CORE_MISSES_23	36025
CORE_MISSES_24	35511
CORE_MISSES_25	32993
CORE_MISSES_26	37472
CORE_MISSES_27	38167
CORE_MISSES_28	35286
CORE_MISSES_29	35075
CORE_MISSES_30	32389
CORE_MISSES_31	34754
CORE_MISSES_32	35019
CORE_MISSES_33	33017
CORE_MISSES_34	35240
CORE_MISSES_35	37461
CORE_MISSES_36	32611
CORE_MISSES_37	31497
CORE_MISSES_38	35425
CORE_MISSES_39	33295
CORE_MISSES_40	33548
CORE_MISSES_41	33057
CORE_MISSES_42	32038
CORE_MISSES_43	35625
CORE_MISSES_44	33322
CORE_MISSES_45	33385
CORE_MISSES_46	32210
CORE_MISSES_47	36739
CORE_MISSES_48	31573
CORE_MISSES_49	33188
CORE_MISSES_50	34426
CORE_MISSES_51	34167
CORE_MISSES_52	34042
CORE_MISSES_53	35979
CORE_MISSES_54	32467
CORE_MISSES_55	35141
CORE_MISSES_56	35979
CORE_MISSES_57	34195
CORE_MISSES_58	32838
CORE_MISSES_59	36473
L2_MISSES = 2181253
L2_total_cache_accesses = 4221438
L2_total_cache_misses = 2181253
L2_total_cache_miss_rate = 0.5167
L2_total_cache_pending_hits = 53097
L2_total_cache_reservation_fails = 1099634
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1806994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 854469
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5300
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1022
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1486391
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37004
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 213475
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 151010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80273
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3495
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 315
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10063
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19765804
icnt_total_pkts_simt_to_mem=4714106
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8605
gpu_ipc_2 =     112.0975
gpu_ipc_3 =     163.0232
gpu_tot_sim_cycle_stream_1 = 2592831
gpu_tot_sim_cycle_stream_2 = 2592831
gpu_tot_sim_cycle_stream_3 = 2590970
gpu_sim_insn_1 = 12602427
gpu_sim_insn_2 = 290649792
gpu_sim_insn_3 = 422388288
gpu_sim_cycle = 2592832
gpu_sim_insn = 725640507
gpu_ipc =     279.8641
gpu_tot_sim_cycle = 2592832
gpu_tot_sim_insn = 725640507
gpu_tot_ipc =     279.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14588228
gpu_stall_icnt2sh    = 23095567
gpu_total_sim_rate=179836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12467084
	L1I_total_cache_misses = 27407
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35597
L1D_cache:
	L1D_cache_core[0]: Access = 121814, Miss = 96715, Miss_rate = 0.794, Pending_hits = 7161, Reservation_fails = 2154678
	L1D_cache_core[1]: Access = 127210, Miss = 100998, Miss_rate = 0.794, Pending_hits = 7729, Reservation_fails = 2243137
	L1D_cache_core[2]: Access = 134903, Miss = 107372, Miss_rate = 0.796, Pending_hits = 8120, Reservation_fails = 2313701
	L1D_cache_core[3]: Access = 122390, Miss = 96884, Miss_rate = 0.792, Pending_hits = 7356, Reservation_fails = 2148424
	L1D_cache_core[4]: Access = 120285, Miss = 95681, Miss_rate = 0.795, Pending_hits = 7203, Reservation_fails = 2138914
	L1D_cache_core[5]: Access = 124014, Miss = 98817, Miss_rate = 0.797, Pending_hits = 7397, Reservation_fails = 2174329
	L1D_cache_core[6]: Access = 122413, Miss = 96983, Miss_rate = 0.792, Pending_hits = 7389, Reservation_fails = 2172766
	L1D_cache_core[7]: Access = 134066, Miss = 106877, Miss_rate = 0.797, Pending_hits = 8078, Reservation_fails = 2300406
	L1D_cache_core[8]: Access = 122086, Miss = 97536, Miss_rate = 0.799, Pending_hits = 7477, Reservation_fails = 2186036
	L1D_cache_core[9]: Access = 119674, Miss = 95732, Miss_rate = 0.800, Pending_hits = 7230, Reservation_fails = 2146618
	L1D_cache_core[10]: Access = 32135, Miss = 32135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40661
	L1D_cache_core[11]: Access = 33441, Miss = 33441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40868
	L1D_cache_core[12]: Access = 36527, Miss = 36527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28767
	L1D_cache_core[13]: Access = 32088, Miss = 32088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39024
	L1D_cache_core[14]: Access = 34717, Miss = 34717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33345
	L1D_cache_core[15]: Access = 34546, Miss = 34546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28787
	L1D_cache_core[16]: Access = 29913, Miss = 29913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47321
	L1D_cache_core[17]: Access = 33910, Miss = 33910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38709
	L1D_cache_core[18]: Access = 37164, Miss = 37164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18033
	L1D_cache_core[19]: Access = 32251, Miss = 32251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47940
	L1D_cache_core[20]: Access = 34775, Miss = 34775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30727
	L1D_cache_core[21]: Access = 35999, Miss = 35999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[22]: Access = 29867, Miss = 29867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48293
	L1D_cache_core[23]: Access = 35134, Miss = 35134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30856
	L1D_cache_core[24]: Access = 35124, Miss = 35124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25537
	L1D_cache_core[25]: Access = 31733, Miss = 31733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42104
	L1D_cache_core[26]: Access = 36521, Miss = 36521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16920
	L1D_cache_core[27]: Access = 38240, Miss = 38240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8173
	L1D_cache_core[28]: Access = 34393, Miss = 34393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30573
	L1D_cache_core[29]: Access = 33878, Miss = 33878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35899
	L1D_cache_core[30]: Access = 30426, Miss = 30426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45116
	L1D_cache_core[31]: Access = 33786, Miss = 33786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32724
	L1D_cache_core[32]: Access = 34077, Miss = 34077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29842
	L1D_cache_core[33]: Access = 31440, Miss = 31440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46551
	L1D_cache_core[34]: Access = 33497, Miss = 33497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29382
	L1D_cache_core[35]: Access = 36378, Miss = 36378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17446
	L1D_cache_core[36]: Access = 31316, Miss = 31316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35987
	L1D_cache_core[37]: Access = 30612, Miss = 30612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45349
	L1D_cache_core[38]: Access = 33775, Miss = 33775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34031
	L1D_cache_core[39]: Access = 30521, Miss = 30521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44619
	L1D_cache_core[40]: Access = 32462, Miss = 32462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29216
	L1D_cache_core[41]: Access = 32931, Miss = 32931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31414
	L1D_cache_core[42]: Access = 31013, Miss = 31013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35730
	L1D_cache_core[43]: Access = 34429, Miss = 34429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24192
	L1D_cache_core[44]: Access = 33109, Miss = 33109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28893
	L1D_cache_core[45]: Access = 32838, Miss = 32838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31096
	L1D_cache_core[46]: Access = 31787, Miss = 31787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43420
	L1D_cache_core[47]: Access = 36013, Miss = 36013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18276
	L1D_cache_core[48]: Access = 28981, Miss = 28981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51506
	L1D_cache_core[49]: Access = 31219, Miss = 31219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41746
	L1D_cache_core[50]: Access = 33953, Miss = 33953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29191
	L1D_cache_core[51]: Access = 33112, Miss = 33112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23415
	L1D_cache_core[52]: Access = 33477, Miss = 33477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31432
	L1D_cache_core[53]: Access = 35778, Miss = 35778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20712
	L1D_cache_core[54]: Access = 32472, Miss = 32472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38851
	L1D_cache_core[55]: Access = 34198, Miss = 34198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25213
	L1D_cache_core[56]: Access = 36118, Miss = 36118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[57]: Access = 34257, Miss = 34257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30591
	L1D_cache_core[58]: Access = 32681, Miss = 32681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35466
	L1D_cache_core[59]: Access = 35790, Miss = 35790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16833
	L1D_total_cache_accesses = 2923657
	L1D_total_cache_misses = 2668397
	L1D_total_cache_miss_rate = 0.9127
	L1D_total_cache_pending_hits = 75140
	L1D_total_cache_reservation_fails = 23599113
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1161304
	L1C_total_cache_misses = 10842
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 53856
L1T_cache:
	L1T_total_cache_accesses = 5130603
	L1T_total_cache_misses = 1883834
	L1T_total_cache_miss_rate = 0.3672
	L1T_total_cache_pending_hits = 3246769
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2332522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20403183
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1150462
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10842
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 53856
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3246769
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1883834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 335875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3195930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12439677
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35597
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3797, 2596, 2646, 2631, 3022, 2988, 2996, 3041, 3061, 2500, 2618, 2977, 2629, 2412, 2635, 3033, 2541, 2784, 4003, 2505, 3009, 2888, 2620, 2924, 3065, 2861, 2097, 2848, 2586, 2362, 2534, 2881, 2901, 2741, 2486, 1946, 2933, 2417, 1979, 2395, 2890, 2393, 2523, 2808, 2236, 2417, 2490, 3257, 
gpgpu_n_tot_thrd_icount = 763263488
gpgpu_n_tot_w_icount = 23851984
gpgpu_n_stall_shd_mem = 47350724
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2332506
gpgpu_n_mem_write_global = 339255
gpgpu_n_mem_texture = 1883834
gpgpu_n_mem_const = 7056
gpgpu_n_load_insn  = 51986519
gpgpu_n_store_insn = 1906124
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24366432
gpgpu_n_const_mem_insn = 25905952
gpgpu_n_param_mem_insn = 8766928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 53856
gpgpu_stall_shd_mem[c_mem][bk_conf] = 53856
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24593821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58913400	W0_Idle:13724577	W0_Scoreboard:214584443	W1:193330	W2:174244	W3:184485	W4:159817	W5:116655	W6:67057	W7:37613	W8:16625	W9:7184	W10:3367	W11:1556	W12:1630	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:22685169
Warp Occupancy Distribution:
Stall:43108376	W0_Idle:8324820	W0_Scoreboard:46416044	W1:193330	W2:174244	W3:184485	W4:159817	W5:116655	W6:67057	W7:37613	W8:16625	W9:7184	W10:3367	W11:1556	W12:1630	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4691327
Warp Occupancy Distribution:
Stall:8699592	W0_Idle:2184786	W0_Scoreboard:83780251	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9032145
warp_utilization0: 0.076677
warp_utilization1: 0.056491
warp_utilization2: 0.087102
traffic_breakdown_coretomem[CONST_ACC_R] = 56448 {8:7056,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18660048 {8:2332506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19074072 {40:271847,72:15114,136:52294,}
traffic_breakdown_coretomem[INST_ACC_R] = 35840 {8:4480,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15070672 {8:1883834,}
traffic_breakdown_memtocore[CONST_ACC_R] = 508032 {72:7056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 317152000 {136:2332000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2714000 {8:339250,}
traffic_breakdown_memtocore[INST_ACC_R] = 609280 {136:4480,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 256196120 {136:1883795,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 628 
averagemflatency_1 = 708 
averagemflatency_2= 578 
averagemflatency_3 = 579 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2592831 
mrq_lat_table:1101852 	43325 	54224 	118105 	342893 	372564 	322448 	179337 	44698 	3241 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	13010 	46105 	114334 	297940 	1350256 	2226041 	505658 	8391 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	579835 	163574 	240446 	468179 	823835 	1169397 	990939 	126977 	3560 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147150 	3689516 	382643 	3536 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	39136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	570 	4612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        17        15        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        15        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        18        13        15        23        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      6660      6729      2771      4256      3523      6323      4347      3087      5331      7549      3002      5250      6159      3931      9906      5025 
dram[1]:      8490      8545      2911      3018      4206      3979      3535      4896      9904     10313      2902      5379      4139      4986      4400      4399 
dram[2]:     11663      6412      3123      2735      3536      4119      3920      3668      4142      9167      2832      5133      3400      4684      5358      5865 
dram[3]:      5779      7119      3122      2930      6857      4590      4446      6590      7102     13301      2555      4597      3553      4053      5127      3601 
dram[4]:      7531      9522      3517      3147      3177      4405      5256      3955      8298      6909      3247      5531      4957      5174      4838      6932 
dram[5]:      7615      6921      2895      3534      2744      4119      3424      3925      8463      5331      4996      2718      4200      4919      4712      5419 
average row accesses per activate:
dram[0]:  1.330090  1.338217  1.346958  1.348253  1.492852  1.499953  1.374353  1.373170  1.427341  1.430721  1.421842  1.429257  1.325300  1.325580  1.315679  1.322769 
dram[1]:  1.333886  1.344500  1.353893  1.349325  1.503142  1.484921  1.376517  1.364866  1.430296  1.408498  1.424708  1.415042  1.322363  1.321167  1.323112  1.307741 
dram[2]:  1.333732  1.337670  1.353392  1.346525  1.513986  1.490450  1.381223  1.376268  1.424912  1.428863  1.422709  1.419929  1.324104  1.312603  1.314432  1.313874 
dram[3]:  1.328764  1.333830  1.333685  1.354136  1.488721  1.497268  1.362881  1.386352  1.433257  1.443016  1.421178  1.422789  1.323554  1.316273  1.316591  1.317328 
dram[4]:  1.326327  1.326469  1.343182  1.354833  1.509422  1.503079  1.379998  1.379818  1.428877  1.421282  1.419315  1.429009  1.319796  1.312025  1.317982  1.320266 
dram[5]:  1.335322  1.331308  1.346531  1.345010  1.506442  1.480017  1.375767  1.371368  1.429214  1.428262  1.432124  1.439615  1.319705  1.322234  1.317038  1.311993 
average row locality = 2582701/1864726 = 1.385030
average row locality_1 = 1055730/677680 = 1.557859
average row locality_2 = 778167/610102 = 1.275470
average row locality_3 = 748804/576944 = 1.297880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21918     21815     22236     22184     25860     25979     26576     26376     26405     26201     25893     26084     22944     22871     22018     21791 
dram[1]:     21857     21824     22064     22215     25926     25891     26404     26576     26375     26195     26101     26187     22941     22910     21868     21848 
dram[2]:     21943     21766     22153     22189     25960     26041     26429     26504     26518     26394     25940     25835     22819     22813     21842     21872 
dram[3]:     21679     21761     22188     22105     26027     26137     26639     26528     26419     26728     26222     26053     22977     22844     21999     21699 
dram[4]:     21814     21710     22347     22189     25995     26181     26550     26625     26367     26418     26065     25902     22899     22599     22006     21936 
dram[5]:     21777     21940     22186     22245     25976     26175     26563     26467     26515     26576     26361     26286     22882     22825     21780     21848 
total reads: 2325361
bank skew: 26728/21679 = 1.23
chip skew: 388402/387018 = 1.00
number of total write accesses:
dram[0]:      1457      1474      1853      1854      5990      6228      2629      2613      3749      3558      3478      3686      1142      1122      1084      1081 
dram[1]:      1482      1495      1862      1861      6124      5769      2624      2583      3604      3306      3560      3427      1126      1089      1088      1095 
dram[2]:      1468      1472      1844      1833      6191      5874      2730      2538      3854      3685      3493      3434      1093       974      1083      1084 
dram[3]:      1488      1497      1845      1893      6244      5924      2573      2828      3731      3799      3627      3580      1113       945      1094      1100 
dram[4]:      1471      1478      1837      1862      6204      6042      2717      2692      3668      3581      3593      3457      1149       902      1089      1100 
dram[5]:      1503      1499      1859      1906      6295      5820      2822      2606      3690      3746      3758      3753      1101       921      1093      1104 
total reads: 257342
bank skew: 6295/902 = 6.98
chip skew: 43476/42095 = 1.03
average mf latency per bank:
dram[0]:        858       865      1052      1056      1302      1304      1734      1729      1162      1147      1020      1007       900       900       804       810
dram[1]:        802       843       948      1045      1192      1345      1596      1711      1061      1134       934       970       803       853       721       773
dram[2]:        854       920      1037      1109      1319      1440      1742      1833      1162      1211      1033      1058       905      1103       817       863
dram[3]:        813       829       992      1014      1229      1299      1635      1636      1078      1077       943       956       827       832       750       745
dram[4]:        862       871      1044      1083      1310      1387      1738      1783      1174      1184      1026      1043       926       927       822       824
dram[5]:        787       849       965      1047      1222      1334      1591      1698      1053      1099       928       953       824       858       722       783
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4640      4181      4044      6004      4491      4736      4709      4451      4168
dram[1]:       5488      5956      4843      4536      4248      4947      5300      5634      4758      5251      4863      4739      5606      5192      4861      4350
dram[2]:       4788      5151      6159      5529      5043      4172      4764      5015      5556      4218      5261      5123      5062      4708      5037      5042
dram[3]:       4624      5743      4009      4582      5386      5994      5057      4633      4358      5145      5165      5451      5772      4775      4856      5374
dram[4]:       5080      5006      5116      5173      4642      4938      4505      4871      5063      4855      4988      4843      5324      6113      5056      5239
dram[5]:       5121      4927      5196      4555      4570      4238      4475      5401      4761      4755      4631      5332      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1965257 n_act=310395 n_pre=310379 n_req=416743 n_req_1=95860 n_req_2=131189 n_req_3=189694 n_rd=774301 n_write=62205 bw_util=0.4732 bw_util_1=0.1013 bw_util_2=0.1521 bw_util_3=0.2198 blp=5.700982 blp_1= 2.024713 blp_2= 2.262624 blp_3= 2.828397
 n_activity=3252282 dram_eff=0.4979 dram_eff_1=0.1066 dram_eff_2=0.16 dram_eff_3=0.2313
bk0: 43836a 2513910i bk1: 43630a 2511249i bk2: 44472a 2472464i bk3: 44368a 2458023i bk4: 51720a 1993481i bk5: 51958a 1960912i bk6: 53152a 2195093i bk7: 52752a 2179800i bk8: 52810a 2196279i bk9: 52402a 2215128i bk10: 51786a 2203913i bk11: 52167a 2166493i bk12: 45888a 2450832i bk13: 45742a 2445319i bk14: 44036a 2457844i bk15: 43582a 2461756i 
bw_dist = 0.101	0.152	0.220	0.477	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.74811
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1966346 n_act=310360 n_pre=310347 n_req=416070 n_req_1=94714 n_req_2=131387 n_req_3=189969 n_rd=774358 n_write=61126 bw_util=0.4728 bw_util_1=0.1004 bw_util_2=0.1523 bw_util_3=0.2201 blp=5.602201 blp_1= 1.987307 blp_2= 2.249483 blp_3= 2.798682
 n_activity=3264603 dram_eff=0.4957 dram_eff_1=0.1052 dram_eff_2=0.1597 dram_eff_3=0.2308
bk0: 43714a 2523359i bk1: 43648a 2515647i bk2: 44128a 2485912i bk3: 44430a 2464489i bk4: 51852a 2021876i bk5: 51782a 2009237i bk6: 52806a 2222267i bk7: 53152a 2185055i bk8: 52750a 2225005i bk9: 52390a 2233646i bk10: 52202a 2205619i bk11: 52372a 2193688i bk12: 45882a 2458069i bk13: 45820a 2452285i bk14: 43736a 2476440i bk15: 43694a 2457333i 
bw_dist = 0.100	0.152	0.220	0.481	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.35968
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1966457 n_act=310120 n_pre=310104 n_req=416351 n_req_1=95225 n_req_2=131250 n_req_3=189876 n_rd=774036 n_write=61820 bw_util=0.4729 bw_util_1=0.1007 bw_util_2=0.1522 bw_util_3=0.22 blp=5.722888 blp_1= 2.008558 blp_2= 2.268842 blp_3= 2.842586
 n_activity=3244423 dram_eff=0.4988 dram_eff_1=0.1062 dram_eff_2=0.1605 dram_eff_3=0.2321
bk0: 43886a 2510159i bk1: 43532a 2510544i bk2: 44306a 2463559i bk3: 44378a 2451554i bk4: 51920a 1975848i bk5: 52082a 1974665i bk6: 52858a 2197328i bk7: 53008a 2182086i bk8: 53036a 2184650i bk9: 52788a 2188046i bk10: 51880a 2202559i bk11: 51670a 2195854i bk12: 45638a 2455254i bk13: 45626a 2451199i bk14: 43684a 2468682i bk15: 43744a 2455917i 
bw_dist = 0.101	0.152	0.220	0.475	0.052
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.84087
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1960946 n_act=311453 n_pre=311439 n_req=417748 n_req_1=96357 n_req_2=131389 n_req_3=190002 n_rd=775999 n_write=62700 bw_util=0.4743 bw_util_1=0.1018 bw_util_2=0.1523 bw_util_3=0.2202 blp=5.639539 blp_1= 2.001133 blp_2= 2.242701 blp_3= 2.811305
 n_activity=3269212 dram_eff=0.4965 dram_eff_1=0.1066 dram_eff_2=0.1595 dram_eff_3=0.2305
bk0: 43358a 2521527i bk1: 43522a 2515393i bk2: 44376a 2466749i bk3: 44210a 2471446i bk4: 52054a 1994089i bk5: 52274a 1992834i bk6: 53278a 2207969i bk7: 53056a 2178550i bk8: 52836a 2208128i bk9: 53454a 2188520i bk10: 52444a 2185655i bk11: 52101a 2182479i bk12: 45954a 2451660i bk13: 45688a 2465958i bk14: 43998a 2463939i bk15: 43396a 2469543i 
bw_dist = 0.102	0.152	0.220	0.481	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44323
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1963921 n_act=310691 n_pre=310675 n_req=417073 n_req_1=96015 n_req_2=131310 n_req_3=189748 n_rd=775206 n_write=62044 bw_util=0.4736 bw_util_1=0.1015 bw_util_2=0.1522 bw_util_3=0.2199 blp=5.719274 blp_1= 2.022688 blp_2= 2.263892 blp_3= 2.833677
 n_activity=3251348 dram_eff=0.4986 dram_eff_1=0.1068 dram_eff_2=0.1602 dram_eff_3=0.2315
bk0: 43628a 2509075i bk1: 43420a 2503359i bk2: 44694a 2453748i bk3: 44378a 2453819i bk4: 51990a 1976725i bk5: 52362a 1973374i bk6: 53100a 2189384i bk7: 53250a 2168028i bk8: 52734a 2204797i bk9: 52836a 2197373i bk10: 52130a 2183793i bk11: 51804a 2190483i bk12: 45798a 2448219i bk13: 45198a 2468526i bk14: 44012a 2467338i bk15: 43872a 2452327i 
bw_dist = 0.101	0.152	0.220	0.476	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81823
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1959280 n_act=311706 n_pre=311690 n_req=418158 n_req_1=96801 n_req_2=131343 n_req_3=190014 n_rd=776800 n_write=63061 bw_util=0.4747 bw_util_1=0.1023 bw_util_2=0.1523 bw_util_3=0.2202 blp=5.654351 blp_1= 2.011076 blp_2= 2.248056 blp_3= 2.805967
 n_activity=3275314 dram_eff=0.4961 dram_eff_1=0.1069 dram_eff_2=0.1591 dram_eff_3=0.2301
bk0: 43554a 2526546i bk1: 43880a 2504728i bk2: 44372a 2470907i bk3: 44490a 2446980i bk4: 51952a 1999130i bk5: 52350a 1987030i bk6: 53126a 2194960i bk7: 52932a 2181434i bk8: 53030a 2217531i bk9: 53150a 2182571i bk10: 52722a 2182592i bk11: 52572a 2155042i bk12: 45764a 2459759i bk13: 45650a 2461176i bk14: 43560a 2475839i bk15: 43696a 2456738i 
bw_dist = 0.102	0.152	0.220	0.482	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 382567, Miss = 193858, Miss_rate = 0.507, Pending_hits = 4681, Reservation_fails = 94461
L2_cache_bank[1]: Access = 380908, Miss = 193302, Miss_rate = 0.507, Pending_hits = 4660, Reservation_fails = 96258
L2_cache_bank[2]: Access = 376743, Miss = 193540, Miss_rate = 0.514, Pending_hits = 4762, Reservation_fails = 68891
L2_cache_bank[3]: Access = 378525, Miss = 193646, Miss_rate = 0.512, Pending_hits = 4654, Reservation_fails = 89210
L2_cache_bank[4]: Access = 382406, Miss = 193605, Miss_rate = 0.506, Pending_hits = 4653, Reservation_fails = 103978
L2_cache_bank[5]: Access = 386758, Miss = 193418, Miss_rate = 0.500, Pending_hits = 4762, Reservation_fails = 114315
L2_cache_bank[6]: Access = 377210, Miss = 194159, Miss_rate = 0.515, Pending_hits = 4540, Reservation_fails = 74403
L2_cache_bank[7]: Access = 378700, Miss = 193856, Miss_rate = 0.512, Pending_hits = 4763, Reservation_fails = 81913
L2_cache_bank[8]: Access = 381734, Miss = 194050, Miss_rate = 0.508, Pending_hits = 4582, Reservation_fails = 106001
L2_cache_bank[9]: Access = 383989, Miss = 193567, Miss_rate = 0.504, Pending_hits = 4646, Reservation_fails = 104530
L2_cache_bank[10]: Access = 376419, Miss = 194040, Miss_rate = 0.515, Pending_hits = 4587, Reservation_fails = 79329
L2_cache_bank[11]: Access = 380794, Miss = 194368, Miss_rate = 0.510, Pending_hits = 4879, Reservation_fails = 103664
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 382567, Miss = 193858 (0.507), PendingHit = 4681 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380908, Miss = 193302 (0.507), PendingHit = 4660 (0.0122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376743, Miss = 193540 (0.514), PendingHit = 4762 (0.0126)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 378525, Miss = 193646 (0.512), PendingHit = 4654 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 382406, Miss = 193605 (0.506), PendingHit = 4653 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386758, Miss = 193418 (0.5), PendingHit = 4762 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 377210, Miss = 194159 (0.515), PendingHit = 4540 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 378700, Miss = 193856 (0.512), PendingHit = 4763 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381734, Miss = 194050 (0.508), PendingHit = 4582 (0.012)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 383989, Miss = 193567 (0.504), PendingHit = 4646 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376419, Miss = 194040 (0.515), PendingHit = 4587 (0.0122)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380794, Miss = 194368 (0.51), PendingHit = 4879 (0.0128)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.488
Stream 2: L2 Cache Miss Rate = 0.522
Stream 3: L2 Cache Miss Rate = 0.503
Stream 1: Accesses  = 1730907
Stream 1: Misses  = 844226
Stream 2: Accesses  = 1435763
Stream 2: Misses  = 749026
Stream 3: Accesses  = 3130990
Stream 3: Misses  = 1576383
Stream 1+2: Accesses  = 3166670
Stream 1+2: Misses  = 1593252
Stream 1+2+3: Accesses  = 6297660
Stream 1+2+3: Misses  = 3169635
Total Accesses  = 4566753
MPKI-CORES
CORE_L2MPKI_0	36.716
CORE_L2MPKI_1	37.550
CORE_L2MPKI_2	37.981
CORE_L2MPKI_3	36.779
CORE_L2MPKI_4	35.099
CORE_L2MPKI_5	36.043
CORE_L2MPKI_6	37.005
CORE_L2MPKI_7	38.781
CORE_L2MPKI_8	36.466
CORE_L2MPKI_9	36.596
CORE_L2MPKI_10	2.629
CORE_L2MPKI_11	2.653
CORE_L2MPKI_12	2.593
CORE_L2MPKI_13	2.646
CORE_L2MPKI_14	2.675
CORE_L2MPKI_15	2.630
CORE_L2MPKI_16	2.716
CORE_L2MPKI_17	2.663
CORE_L2MPKI_18	2.595
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.587
CORE_L2MPKI_21	2.565
CORE_L2MPKI_22	2.759
CORE_L2MPKI_23	2.583
CORE_L2MPKI_24	2.537
CORE_L2MPKI_25	2.633
CORE_L2MPKI_26	2.604
CORE_L2MPKI_27	2.523
CORE_L2MPKI_28	2.585
CORE_L2MPKI_29	2.593
CORE_L2MPKI_30	2.710
CORE_L2MPKI_31	2.579
CORE_L2MPKI_32	2.580
CORE_L2MPKI_33	2.654
CORE_L2MPKI_34	2.654
CORE_L2MPKI_35	2.604
CORE_L2MPKI_36	2.654
CORE_L2MPKI_37	2.621
CORE_L2MPKI_38	2.664
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.619
CORE_L2MPKI_41	2.534
CORE_L2MPKI_42	2.631
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.537
CORE_L2MPKI_45	2.556
CORE_L2MPKI_46	2.564
CORE_L2MPKI_47	2.558
CORE_L2MPKI_48	2.757
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.550
CORE_L2MPKI_51	2.596
CORE_L2MPKI_52	2.567
CORE_L2MPKI_53	2.540
CORE_L2MPKI_54	2.533
CORE_L2MPKI_55	2.599
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.530
CORE_L2MPKI_58	2.555
CORE_L2MPKI_59	2.568
Avg_MPKI_Stream1= 19.773
Avg_MPKI_Stream2= 2.623
Avg_MPKI_Stream3= 2.583
MISSES-CORES
CORE_MISSES_0	45088
CORE_MISSES_1	47308
CORE_MISSES_2	51084
CORE_MISSES_3	45479
CORE_MISSES_4	44275
CORE_MISSES_5	46125
CORE_MISSES_6	45160
CORE_MISSES_7	50659
CORE_MISSES_8	45335
CORE_MISSES_9	44719
CORE_MISSES_10	35991
CORE_MISSES_11	37710
CORE_MISSES_12	40309
CORE_MISSES_13	36160
CORE_MISSES_14	39509
CORE_MISSES_15	38724
CORE_MISSES_16	34600
CORE_MISSES_17	38438
CORE_MISSES_18	41167
CORE_MISSES_19	36386
CORE_MISSES_20	38330
CORE_MISSES_21	39337
CORE_MISSES_22	35045
CORE_MISSES_23	38689
CORE_MISSES_24	38043
CORE_MISSES_25	35484
CORE_MISSES_26	40524
CORE_MISSES_27	41197
CORE_MISSES_28	37813
CORE_MISSES_29	37523
CORE_MISSES_30	35042
CORE_MISSES_31	37251
CORE_MISSES_32	37565
CORE_MISSES_33	35470
CORE_MISSES_34	37788
CORE_MISSES_35	40311
CORE_MISSES_36	35376
CORE_MISSES_37	34123
CORE_MISSES_38	38084
CORE_MISSES_39	36031
CORE_MISSES_40	36194
CORE_MISSES_41	35651
CORE_MISSES_42	34748
CORE_MISSES_43	38091
CORE_MISSES_44	35837
CORE_MISSES_45	35796
CORE_MISSES_46	34779
CORE_MISSES_47	39271
CORE_MISSES_48	34040
CORE_MISSES_49	36009
CORE_MISSES_50	36925
CORE_MISSES_51	36546
CORE_MISSES_52	36654
CORE_MISSES_53	38587
CORE_MISSES_54	35008
CORE_MISSES_55	37786
CORE_MISSES_56	38885
CORE_MISSES_57	36794
CORE_MISSES_58	35454
CORE_MISSES_59	39102
L2_MISSES = 2325409
L2_total_cache_accesses = 4566753
L2_total_cache_misses = 2325409
L2_total_cache_miss_rate = 0.5092
L2_total_cache_pending_hits = 56169
L2_total_cache_reservation_fails = 1116953
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1930874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 865079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5381
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 623
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1052
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1614611
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39435
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 229766
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 155899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80963
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11046
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21461793
icnt_total_pkts_simt_to_mem=5078382
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       4.8605
gpu_ipc_2 =     112.0975
gpu_ipc_3 =     163.0232
gpu_tot_sim_cycle_stream_1 = 2592831
gpu_tot_sim_cycle_stream_2 = 2592831
gpu_tot_sim_cycle_stream_3 = 2590970
gpu_sim_insn_1 = 12602427
gpu_sim_insn_2 = 290649792
gpu_sim_insn_3 = 422388288
gpu_sim_cycle = 2592832
gpu_sim_insn = 725640507
gpu_ipc =     279.8641
gpu_tot_sim_cycle = 2592832
gpu_tot_sim_insn = 725640507
gpu_tot_ipc =     279.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14588228
gpu_stall_icnt2sh    = 23095567
gpu_total_sim_rate=179836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12467084
	L1I_total_cache_misses = 27407
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35597
L1D_cache:
	L1D_cache_core[0]: Access = 121814, Miss = 96715, Miss_rate = 0.794, Pending_hits = 7161, Reservation_fails = 2154678
	L1D_cache_core[1]: Access = 127210, Miss = 100998, Miss_rate = 0.794, Pending_hits = 7729, Reservation_fails = 2243137
	L1D_cache_core[2]: Access = 134903, Miss = 107372, Miss_rate = 0.796, Pending_hits = 8120, Reservation_fails = 2313701
	L1D_cache_core[3]: Access = 122390, Miss = 96884, Miss_rate = 0.792, Pending_hits = 7356, Reservation_fails = 2148424
	L1D_cache_core[4]: Access = 120285, Miss = 95681, Miss_rate = 0.795, Pending_hits = 7203, Reservation_fails = 2138914
	L1D_cache_core[5]: Access = 124014, Miss = 98817, Miss_rate = 0.797, Pending_hits = 7397, Reservation_fails = 2174329
	L1D_cache_core[6]: Access = 122413, Miss = 96983, Miss_rate = 0.792, Pending_hits = 7389, Reservation_fails = 2172766
	L1D_cache_core[7]: Access = 134066, Miss = 106877, Miss_rate = 0.797, Pending_hits = 8078, Reservation_fails = 2300406
	L1D_cache_core[8]: Access = 122086, Miss = 97536, Miss_rate = 0.799, Pending_hits = 7477, Reservation_fails = 2186036
	L1D_cache_core[9]: Access = 119674, Miss = 95732, Miss_rate = 0.800, Pending_hits = 7230, Reservation_fails = 2146618
	L1D_cache_core[10]: Access = 32135, Miss = 32135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40661
	L1D_cache_core[11]: Access = 33441, Miss = 33441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40868
	L1D_cache_core[12]: Access = 36527, Miss = 36527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28767
	L1D_cache_core[13]: Access = 32088, Miss = 32088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39024
	L1D_cache_core[14]: Access = 34717, Miss = 34717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33345
	L1D_cache_core[15]: Access = 34546, Miss = 34546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28787
	L1D_cache_core[16]: Access = 29913, Miss = 29913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47321
	L1D_cache_core[17]: Access = 33910, Miss = 33910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38709
	L1D_cache_core[18]: Access = 37164, Miss = 37164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18033
	L1D_cache_core[19]: Access = 32251, Miss = 32251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47940
	L1D_cache_core[20]: Access = 34775, Miss = 34775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30727
	L1D_cache_core[21]: Access = 35999, Miss = 35999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[22]: Access = 29867, Miss = 29867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48293
	L1D_cache_core[23]: Access = 35134, Miss = 35134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30856
	L1D_cache_core[24]: Access = 35124, Miss = 35124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25537
	L1D_cache_core[25]: Access = 31733, Miss = 31733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42104
	L1D_cache_core[26]: Access = 36521, Miss = 36521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16920
	L1D_cache_core[27]: Access = 38240, Miss = 38240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8173
	L1D_cache_core[28]: Access = 34393, Miss = 34393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30573
	L1D_cache_core[29]: Access = 33878, Miss = 33878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35899
	L1D_cache_core[30]: Access = 30426, Miss = 30426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45116
	L1D_cache_core[31]: Access = 33786, Miss = 33786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32724
	L1D_cache_core[32]: Access = 34077, Miss = 34077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29842
	L1D_cache_core[33]: Access = 31440, Miss = 31440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46551
	L1D_cache_core[34]: Access = 33497, Miss = 33497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29382
	L1D_cache_core[35]: Access = 36378, Miss = 36378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17446
	L1D_cache_core[36]: Access = 31316, Miss = 31316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35987
	L1D_cache_core[37]: Access = 30612, Miss = 30612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45349
	L1D_cache_core[38]: Access = 33775, Miss = 33775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34031
	L1D_cache_core[39]: Access = 30521, Miss = 30521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44619
	L1D_cache_core[40]: Access = 32462, Miss = 32462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29216
	L1D_cache_core[41]: Access = 32931, Miss = 32931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31414
	L1D_cache_core[42]: Access = 31013, Miss = 31013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35730
	L1D_cache_core[43]: Access = 34429, Miss = 34429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24192
	L1D_cache_core[44]: Access = 33109, Miss = 33109, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28893
	L1D_cache_core[45]: Access = 32838, Miss = 32838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31096
	L1D_cache_core[46]: Access = 31787, Miss = 31787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43420
	L1D_cache_core[47]: Access = 36013, Miss = 36013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18276
	L1D_cache_core[48]: Access = 28981, Miss = 28981, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51506
	L1D_cache_core[49]: Access = 31219, Miss = 31219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41746
	L1D_cache_core[50]: Access = 33953, Miss = 33953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29191
	L1D_cache_core[51]: Access = 33112, Miss = 33112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23415
	L1D_cache_core[52]: Access = 33477, Miss = 33477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31432
	L1D_cache_core[53]: Access = 35778, Miss = 35778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20712
	L1D_cache_core[54]: Access = 32472, Miss = 32472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38851
	L1D_cache_core[55]: Access = 34198, Miss = 34198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25213
	L1D_cache_core[56]: Access = 36118, Miss = 36118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[57]: Access = 34257, Miss = 34257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30591
	L1D_cache_core[58]: Access = 32681, Miss = 32681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35466
	L1D_cache_core[59]: Access = 35790, Miss = 35790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16833
	L1D_total_cache_accesses = 2923657
	L1D_total_cache_misses = 2668397
	L1D_total_cache_miss_rate = 0.9127
	L1D_total_cache_pending_hits = 75140
	L1D_total_cache_reservation_fails = 23599113
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1161304
	L1C_total_cache_misses = 10842
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 53856
L1T_cache:
	L1T_total_cache_accesses = 5130603
	L1T_total_cache_misses = 1883834
	L1T_total_cache_miss_rate = 0.3672
	L1T_total_cache_pending_hits = 3246769
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2332522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20403183
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1150462
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10842
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 53856
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3246769
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1883834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 335875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3195930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12439677
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35597
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3797, 2596, 2646, 2631, 3022, 2988, 2996, 3041, 3061, 2500, 2618, 2977, 2629, 2412, 2635, 3033, 2541, 2784, 4003, 2505, 3009, 2888, 2620, 2924, 3065, 2861, 2097, 2848, 2586, 2362, 2534, 2881, 2901, 2741, 2486, 1946, 2933, 2417, 1979, 2395, 2890, 2393, 2523, 2808, 2236, 2417, 2490, 3257, 
gpgpu_n_tot_thrd_icount = 763263488
gpgpu_n_tot_w_icount = 23851984
gpgpu_n_stall_shd_mem = 47350724
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2332506
gpgpu_n_mem_write_global = 339255
gpgpu_n_mem_texture = 1883834
gpgpu_n_mem_const = 7056
gpgpu_n_load_insn  = 51986519
gpgpu_n_store_insn = 1906124
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24366432
gpgpu_n_const_mem_insn = 25905952
gpgpu_n_param_mem_insn = 8766928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 53856
gpgpu_stall_shd_mem[c_mem][bk_conf] = 53856
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24593821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58913400	W0_Idle:13724577	W0_Scoreboard:214584443	W1:193330	W2:174244	W3:184485	W4:159817	W5:116655	W6:67057	W7:37613	W8:16625	W9:7184	W10:3367	W11:1556	W12:1630	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:22685169
Warp Occupancy Distribution:
Stall:43108376	W0_Idle:8324820	W0_Scoreboard:46416044	W1:193330	W2:174244	W3:184485	W4:159817	W5:116655	W6:67057	W7:37613	W8:16625	W9:7184	W10:3367	W11:1556	W12:1630	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4691327
Warp Occupancy Distribution:
Stall:8699592	W0_Idle:2184786	W0_Scoreboard:83780251	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9032145
warp_utilization0: 0.076677
warp_utilization1: 0.056491
warp_utilization2: 0.087102
traffic_breakdown_coretomem[CONST_ACC_R] = 56448 {8:7056,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18660048 {8:2332506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19074072 {40:271847,72:15114,136:52294,}
traffic_breakdown_coretomem[INST_ACC_R] = 35840 {8:4480,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15070672 {8:1883834,}
traffic_breakdown_memtocore[CONST_ACC_R] = 508032 {72:7056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 317152000 {136:2332000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2714000 {8:339250,}
traffic_breakdown_memtocore[INST_ACC_R] = 609280 {136:4480,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 256196120 {136:1883795,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 628 
averagemflatency_1 = 708 
averagemflatency_2= 578 
averagemflatency_3 = 579 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2592831 
mrq_lat_table:1101852 	43325 	54224 	118105 	342893 	372564 	322448 	179337 	44698 	3241 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	13010 	46105 	114334 	297940 	1350256 	2226041 	505658 	8391 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	579835 	163574 	240446 	468179 	823835 	1169397 	990939 	126977 	3560 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	147150 	3689516 	382643 	3536 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	39136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	570 	4612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        17        15        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        15        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        18        13        15        23        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      6660      6729      2771      4256      3523      6323      4347      3087      5331      7549      3002      5250      6159      3931      9906      5025 
dram[1]:      8490      8545      2911      3018      4206      3979      3535      4896      9904     10313      2902      5379      4139      4986      4400      4399 
dram[2]:     11663      6412      3123      2735      3536      4119      3920      3668      4142      9167      2832      5133      3400      4684      5358      5865 
dram[3]:      5779      7119      3122      2930      6857      4590      4446      6590      7102     13301      2555      4597      3553      4053      5127      3601 
dram[4]:      7531      9522      3517      3147      3177      4405      5256      3955      8298      6909      3247      5531      4957      5174      4838      6932 
dram[5]:      7615      6921      2895      3534      2744      4119      3424      3925      8463      5331      4996      2718      4200      4919      4712      5419 
average row accesses per activate:
dram[0]:  1.330090  1.338217  1.346958  1.348253  1.492852  1.499953  1.374353  1.373170  1.427341  1.430721  1.421842  1.429257  1.325300  1.325580  1.315679  1.322769 
dram[1]:  1.333886  1.344500  1.353893  1.349325  1.503142  1.484921  1.376517  1.364866  1.430296  1.408498  1.424708  1.415042  1.322363  1.321167  1.323112  1.307741 
dram[2]:  1.333732  1.337670  1.353392  1.346525  1.513986  1.490450  1.381223  1.376268  1.424912  1.428863  1.422709  1.419929  1.324104  1.312603  1.314432  1.313874 
dram[3]:  1.328764  1.333830  1.333685  1.354136  1.488721  1.497268  1.362881  1.386352  1.433257  1.443016  1.421178  1.422789  1.323554  1.316273  1.316591  1.317328 
dram[4]:  1.326327  1.326469  1.343182  1.354833  1.509422  1.503079  1.379998  1.379818  1.428877  1.421282  1.419315  1.429009  1.319796  1.312025  1.317982  1.320266 
dram[5]:  1.335322  1.331308  1.346531  1.345010  1.506442  1.480017  1.375767  1.371368  1.429214  1.428262  1.432124  1.439615  1.319705  1.322234  1.317038  1.311993 
average row locality = 2582701/1864726 = 1.385030
average row locality_1 = 1055730/677680 = 1.557859
average row locality_2 = 778167/610102 = 1.275470
average row locality_3 = 748804/576944 = 1.297880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21918     21815     22236     22184     25860     25979     26576     26376     26405     26201     25893     26084     22944     22871     22018     21791 
dram[1]:     21857     21824     22064     22215     25926     25891     26404     26576     26375     26195     26101     26187     22941     22910     21868     21848 
dram[2]:     21943     21766     22153     22189     25960     26041     26429     26504     26518     26394     25940     25835     22819     22813     21842     21872 
dram[3]:     21679     21761     22188     22105     26027     26137     26639     26528     26419     26728     26222     26053     22977     22844     21999     21699 
dram[4]:     21814     21710     22347     22189     25995     26181     26550     26625     26367     26418     26065     25902     22899     22599     22006     21936 
dram[5]:     21777     21940     22186     22245     25976     26175     26563     26467     26515     26576     26361     26286     22882     22825     21780     21848 
total reads: 2325361
bank skew: 26728/21679 = 1.23
chip skew: 388402/387018 = 1.00
number of total write accesses:
dram[0]:      1457      1474      1853      1854      5990      6228      2629      2613      3749      3558      3478      3686      1142      1122      1084      1081 
dram[1]:      1482      1495      1862      1861      6124      5769      2624      2583      3604      3306      3560      3427      1126      1089      1088      1095 
dram[2]:      1468      1472      1844      1833      6191      5874      2730      2538      3854      3685      3493      3434      1093       974      1083      1084 
dram[3]:      1488      1497      1845      1893      6244      5924      2573      2828      3731      3799      3627      3580      1113       945      1094      1100 
dram[4]:      1471      1478      1837      1862      6204      6042      2717      2692      3668      3581      3593      3457      1149       902      1089      1100 
dram[5]:      1503      1499      1859      1906      6295      5820      2822      2606      3690      3746      3758      3753      1101       921      1093      1104 
total reads: 257342
bank skew: 6295/902 = 6.98
chip skew: 43476/42095 = 1.03
average mf latency per bank:
dram[0]:        858       865      1052      1056      1302      1304      1734      1729      1162      1147      1020      1007       900       900       804       810
dram[1]:        802       843       948      1045      1192      1345      1596      1711      1061      1134       934       970       803       853       721       773
dram[2]:        854       920      1037      1109      1319      1440      1742      1833      1162      1211      1033      1058       905      1103       817       863
dram[3]:        813       829       992      1014      1229      1299      1635      1636      1078      1077       943       956       827       832       750       745
dram[4]:        862       871      1044      1083      1310      1387      1738      1783      1174      1184      1026      1043       926       927       822       824
dram[5]:        787       849       965      1047      1222      1334      1591      1698      1053      1099       928       953       824       858       722       783
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4640      4181      4044      6004      4491      4736      4709      4451      4168
dram[1]:       5488      5956      4843      4536      4248      4947      5300      5634      4758      5251      4863      4739      5606      5192      4861      4350
dram[2]:       4788      5151      6159      5529      5043      4172      4764      5015      5556      4218      5261      5123      5062      4708      5037      5042
dram[3]:       4624      5743      4009      4582      5386      5994      5057      4633      4358      5145      5165      5451      5772      4775      4856      5374
dram[4]:       5080      5006      5116      5173      4642      4938      4505      4871      5063      4855      4988      4843      5324      6113      5056      5239
dram[5]:       5121      4927      5196      4555      4570      4238      4475      5401      4761      4755      4631      5332      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1965257 n_act=310395 n_pre=310379 n_req=416743 n_req_1=95860 n_req_2=131189 n_req_3=189694 n_rd=774301 n_write=62205 bw_util=0.4732 bw_util_1=0.1013 bw_util_2=0.1521 bw_util_3=0.2198 blp=5.700982 blp_1= 2.024713 blp_2= 2.262624 blp_3= 2.828397
 n_activity=3252282 dram_eff=0.4979 dram_eff_1=0.1066 dram_eff_2=0.16 dram_eff_3=0.2313
bk0: 43836a 2513910i bk1: 43630a 2511249i bk2: 44472a 2472464i bk3: 44368a 2458023i bk4: 51720a 1993481i bk5: 51958a 1960912i bk6: 53152a 2195093i bk7: 52752a 2179800i bk8: 52810a 2196279i bk9: 52402a 2215128i bk10: 51786a 2203913i bk11: 52167a 2166493i bk12: 45888a 2450832i bk13: 45742a 2445319i bk14: 44036a 2457844i bk15: 43582a 2461756i 
bw_dist = 0.101	0.152	0.220	0.477	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.74811
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1966346 n_act=310360 n_pre=310347 n_req=416070 n_req_1=94714 n_req_2=131387 n_req_3=189969 n_rd=774358 n_write=61126 bw_util=0.4728 bw_util_1=0.1004 bw_util_2=0.1523 bw_util_3=0.2201 blp=5.602201 blp_1= 1.987307 blp_2= 2.249483 blp_3= 2.798682
 n_activity=3264603 dram_eff=0.4957 dram_eff_1=0.1052 dram_eff_2=0.1597 dram_eff_3=0.2308
bk0: 43714a 2523359i bk1: 43648a 2515647i bk2: 44128a 2485912i bk3: 44430a 2464489i bk4: 51852a 2021876i bk5: 51782a 2009237i bk6: 52806a 2222267i bk7: 53152a 2185055i bk8: 52750a 2225005i bk9: 52390a 2233646i bk10: 52202a 2205619i bk11: 52372a 2193688i bk12: 45882a 2458069i bk13: 45820a 2452285i bk14: 43736a 2476440i bk15: 43694a 2457333i 
bw_dist = 0.100	0.152	0.220	0.481	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.35968
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1966457 n_act=310120 n_pre=310104 n_req=416351 n_req_1=95225 n_req_2=131250 n_req_3=189876 n_rd=774036 n_write=61820 bw_util=0.4729 bw_util_1=0.1007 bw_util_2=0.1522 bw_util_3=0.22 blp=5.722888 blp_1= 2.008558 blp_2= 2.268842 blp_3= 2.842586
 n_activity=3244423 dram_eff=0.4988 dram_eff_1=0.1062 dram_eff_2=0.1605 dram_eff_3=0.2321
bk0: 43886a 2510159i bk1: 43532a 2510544i bk2: 44306a 2463559i bk3: 44378a 2451554i bk4: 51920a 1975848i bk5: 52082a 1974665i bk6: 52858a 2197328i bk7: 53008a 2182086i bk8: 53036a 2184650i bk9: 52788a 2188046i bk10: 51880a 2202559i bk11: 51670a 2195854i bk12: 45638a 2455254i bk13: 45626a 2451199i bk14: 43684a 2468682i bk15: 43744a 2455917i 
bw_dist = 0.101	0.152	0.220	0.475	0.052
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.84087
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1960946 n_act=311453 n_pre=311439 n_req=417748 n_req_1=96357 n_req_2=131389 n_req_3=190002 n_rd=775999 n_write=62700 bw_util=0.4743 bw_util_1=0.1018 bw_util_2=0.1523 bw_util_3=0.2202 blp=5.639539 blp_1= 2.001133 blp_2= 2.242701 blp_3= 2.811305
 n_activity=3269212 dram_eff=0.4965 dram_eff_1=0.1066 dram_eff_2=0.1595 dram_eff_3=0.2305
bk0: 43358a 2521527i bk1: 43522a 2515393i bk2: 44376a 2466749i bk3: 44210a 2471446i bk4: 52054a 1994089i bk5: 52274a 1992834i bk6: 53278a 2207969i bk7: 53056a 2178550i bk8: 52836a 2208128i bk9: 53454a 2188520i bk10: 52444a 2185655i bk11: 52101a 2182479i bk12: 45954a 2451660i bk13: 45688a 2465958i bk14: 43998a 2463939i bk15: 43396a 2469543i 
bw_dist = 0.102	0.152	0.220	0.481	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.44323
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1963921 n_act=310691 n_pre=310675 n_req=417073 n_req_1=96015 n_req_2=131310 n_req_3=189748 n_rd=775206 n_write=62044 bw_util=0.4736 bw_util_1=0.1015 bw_util_2=0.1522 bw_util_3=0.2199 blp=5.719274 blp_1= 2.022688 blp_2= 2.263892 blp_3= 2.833677
 n_activity=3251348 dram_eff=0.4986 dram_eff_1=0.1068 dram_eff_2=0.1602 dram_eff_3=0.2315
bk0: 43628a 2509075i bk1: 43420a 2503359i bk2: 44694a 2453748i bk3: 44378a 2453819i bk4: 51990a 1976725i bk5: 52362a 1973374i bk6: 53100a 2189384i bk7: 53250a 2168028i bk8: 52734a 2204797i bk9: 52836a 2197373i bk10: 52130a 2183793i bk11: 51804a 2190483i bk12: 45798a 2448219i bk13: 45198a 2468526i bk14: 44012a 2467338i bk15: 43872a 2452327i 
bw_dist = 0.101	0.152	0.220	0.476	0.050
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.81823
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3422537 n_nop=1959280 n_act=311706 n_pre=311690 n_req=418158 n_req_1=96801 n_req_2=131343 n_req_3=190014 n_rd=776800 n_write=63061 bw_util=0.4747 bw_util_1=0.1023 bw_util_2=0.1523 bw_util_3=0.2202 blp=5.654351 blp_1= 2.011076 blp_2= 2.248056 blp_3= 2.805967
 n_activity=3275314 dram_eff=0.4961 dram_eff_1=0.1069 dram_eff_2=0.1591 dram_eff_3=0.2301
bk0: 43554a 2526546i bk1: 43880a 2504728i bk2: 44372a 2470907i bk3: 44490a 2446980i bk4: 51952a 1999130i bk5: 52350a 1987030i bk6: 53126a 2194960i bk7: 52932a 2181434i bk8: 53030a 2217531i bk9: 53150a 2182571i bk10: 52722a 2182592i bk11: 52572a 2155042i bk12: 45764a 2459759i bk13: 45650a 2461176i bk14: 43560a 2475839i bk15: 43696a 2456738i 
bw_dist = 0.102	0.152	0.220	0.482	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.45713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 382567, Miss = 193858, Miss_rate = 0.507, Pending_hits = 4681, Reservation_fails = 94461
L2_cache_bank[1]: Access = 380908, Miss = 193302, Miss_rate = 0.507, Pending_hits = 4660, Reservation_fails = 96258
L2_cache_bank[2]: Access = 376743, Miss = 193540, Miss_rate = 0.514, Pending_hits = 4762, Reservation_fails = 68891
L2_cache_bank[3]: Access = 378525, Miss = 193646, Miss_rate = 0.512, Pending_hits = 4654, Reservation_fails = 89210
L2_cache_bank[4]: Access = 382406, Miss = 193605, Miss_rate = 0.506, Pending_hits = 4653, Reservation_fails = 103978
L2_cache_bank[5]: Access = 386758, Miss = 193418, Miss_rate = 0.500, Pending_hits = 4762, Reservation_fails = 114315
L2_cache_bank[6]: Access = 377210, Miss = 194159, Miss_rate = 0.515, Pending_hits = 4540, Reservation_fails = 74403
L2_cache_bank[7]: Access = 378700, Miss = 193856, Miss_rate = 0.512, Pending_hits = 4763, Reservation_fails = 81913
L2_cache_bank[8]: Access = 381734, Miss = 194050, Miss_rate = 0.508, Pending_hits = 4582, Reservation_fails = 106001
L2_cache_bank[9]: Access = 383989, Miss = 193567, Miss_rate = 0.504, Pending_hits = 4646, Reservation_fails = 104530
L2_cache_bank[10]: Access = 376419, Miss = 194040, Miss_rate = 0.515, Pending_hits = 4587, Reservation_fails = 79329
L2_cache_bank[11]: Access = 380794, Miss = 194368, Miss_rate = 0.510, Pending_hits = 4879, Reservation_fails = 103664
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 382567, Miss = 193858 (0.507), PendingHit = 4681 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380908, Miss = 193302 (0.507), PendingHit = 4660 (0.0122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376743, Miss = 193540 (0.514), PendingHit = 4762 (0.0126)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 378525, Miss = 193646 (0.512), PendingHit = 4654 (0.0123)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 382406, Miss = 193605 (0.506), PendingHit = 4653 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 386758, Miss = 193418 (0.5), PendingHit = 4762 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 377210, Miss = 194159 (0.515), PendingHit = 4540 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 378700, Miss = 193856 (0.512), PendingHit = 4763 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381734, Miss = 194050 (0.508), PendingHit = 4582 (0.012)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 383989, Miss = 193567 (0.504), PendingHit = 4646 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376419, Miss = 194040 (0.515), PendingHit = 4587 (0.0122)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 380794, Miss = 194368 (0.51), PendingHit = 4879 (0.0128)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.488
Stream 2: L2 Cache Miss Rate = 0.522
Stream 3: L2 Cache Miss Rate = 0.503
Stream 1: Accesses  = 1730907
Stream 1: Misses  = 844226
Stream 2: Accesses  = 1435763
Stream 2: Misses  = 749026
Stream 3: Accesses  = 3130990
Stream 3: Misses  = 1576383
Stream 1+2: Accesses  = 3166670
Stream 1+2: Misses  = 1593252
Stream 1+2+3: Accesses  = 6297660
Stream 1+2+3: Misses  = 3169635
Total Accesses  = 4566753
MPKI-CORES
CORE_L2MPKI_0	36.716
CORE_L2MPKI_1	37.550
CORE_L2MPKI_2	37.981
CORE_L2MPKI_3	36.779
CORE_L2MPKI_4	35.099
CORE_L2MPKI_5	36.043
CORE_L2MPKI_6	37.005
CORE_L2MPKI_7	38.781
CORE_L2MPKI_8	36.466
CORE_L2MPKI_9	36.596
CORE_L2MPKI_10	2.629
CORE_L2MPKI_11	2.653
CORE_L2MPKI_12	2.593
CORE_L2MPKI_13	2.646
CORE_L2MPKI_14	2.675
CORE_L2MPKI_15	2.630
CORE_L2MPKI_16	2.716
CORE_L2MPKI_17	2.663
CORE_L2MPKI_18	2.595
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.587
CORE_L2MPKI_21	2.565
CORE_L2MPKI_22	2.759
CORE_L2MPKI_23	2.583
CORE_L2MPKI_24	2.537
CORE_L2MPKI_25	2.633
CORE_L2MPKI_26	2.604
CORE_L2MPKI_27	2.523
CORE_L2MPKI_28	2.585
CORE_L2MPKI_29	2.593
CORE_L2MPKI_30	2.710
CORE_L2MPKI_31	2.579
CORE_L2MPKI_32	2.580
CORE_L2MPKI_33	2.654
CORE_L2MPKI_34	2.654
CORE_L2MPKI_35	2.604
CORE_L2MPKI_36	2.654
CORE_L2MPKI_37	2.621
CORE_L2MPKI_38	2.664
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.619
CORE_L2MPKI_41	2.534
CORE_L2MPKI_42	2.631
CORE_L2MPKI_43	2.608
CORE_L2MPKI_44	2.537
CORE_L2MPKI_45	2.556
CORE_L2MPKI_46	2.564
CORE_L2MPKI_47	2.558
CORE_L2MPKI_48	2.757
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.550
CORE_L2MPKI_51	2.596
CORE_L2MPKI_52	2.567
CORE_L2MPKI_53	2.540
CORE_L2MPKI_54	2.533
CORE_L2MPKI_55	2.599
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.530
CORE_L2MPKI_58	2.555
CORE_L2MPKI_59	2.568
Avg_MPKI_Stream1= 19.773
Avg_MPKI_Stream2= 2.623
Avg_MPKI_Stream3= 2.583
MISSES-CORES
CORE_MISSES_0	45088
CORE_MISSES_1	47308
CORE_MISSES_2	51084
CORE_MISSES_3	45479
CORE_MISSES_4	44275
CORE_MISSES_5	46125
CORE_MISSES_6	45160
CORE_MISSES_7	50659
CORE_MISSES_8	45335
CORE_MISSES_9	44719
CORE_MISSES_10	35991
CORE_MISSES_11	37710
CORE_MISSES_12	40309
CORE_MISSES_13	36160
CORE_MISSES_14	39509
CORE_MISSES_15	38724
CORE_MISSES_16	34600
CORE_MISSES_17	38438
CORE_MISSES_18	41167
CORE_MISSES_19	36386
CORE_MISSES_20	38330
CORE_MISSES_21	39337
CORE_MISSES_22	35045
CORE_MISSES_23	38689
CORE_MISSES_24	38043
CORE_MISSES_25	35484
CORE_MISSES_26	40524
CORE_MISSES_27	41197
CORE_MISSES_28	37813
CORE_MISSES_29	37523
CORE_MISSES_30	35042
CORE_MISSES_31	37251
CORE_MISSES_32	37565
CORE_MISSES_33	35470
CORE_MISSES_34	37788
CORE_MISSES_35	40311
CORE_MISSES_36	35376
CORE_MISSES_37	34123
CORE_MISSES_38	38084
CORE_MISSES_39	36031
CORE_MISSES_40	36194
CORE_MISSES_41	35651
CORE_MISSES_42	34748
CORE_MISSES_43	38091
CORE_MISSES_44	35837
CORE_MISSES_45	35796
CORE_MISSES_46	34779
CORE_MISSES_47	39271
CORE_MISSES_48	34040
CORE_MISSES_49	36009
CORE_MISSES_50	36925
CORE_MISSES_51	36546
CORE_MISSES_52	36654
CORE_MISSES_53	38587
CORE_MISSES_54	35008
CORE_MISSES_55	37786
CORE_MISSES_56	38885
CORE_MISSES_57	36794
CORE_MISSES_58	35454
CORE_MISSES_59	39102
L2_MISSES = 2325409
L2_total_cache_accesses = 4566753
L2_total_cache_misses = 2325409
L2_total_cache_miss_rate = 0.5092
L2_total_cache_pending_hits = 56169
L2_total_cache_reservation_fails = 1116953
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1930874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 865079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5381
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 623
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1052
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1614611
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 39435
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 229766
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 155899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80963
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11046
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21461793
icnt_total_pkts_simt_to_mem=5078382
