$date
	Mon Feb  3 14:37:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ R $end
$var wire 1 % S $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1#
#10000
0#
1%
#15000
1"
1#
#20000
0#
1$
0%
#25000
1!
0"
1#
#30000
0#
1%
#35000
x!
x"
1#
#40000
0#
0$
0%
#45000
1#
#50000
0#
1%
#55000
0!
1"
1#
#60000
0#
1$
0%
#65000
1!
0"
1#
#70000
0#
1%
#75000
x!
x"
1#
#80000
0#
