Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 24 21:37:11 2022
| Host         : AA8B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pdu_cpu_control_sets_placed.rpt
| Design       : pdu_cpu
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   642 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             117 |           50 |
| No           | Yes                   | No                     |             376 |          156 |
| Yes          | No                    | No                     |             512 |          318 |
| Yes          | No                    | Yes                    |             223 |           96 |
| Yes          | Yes                   | No                     |              90 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |                                      Enable Signal                                     |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+
|  p1/btn_db_r_reg[4]_LDC_i_1_n_0 |                                                                                        | p1/btn_db_r_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  p1/btn_db_r_reg[2]_LDC_i_1_n_0 |                                                                                        | p1/btn_db_r_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  p1/btn_db_r_reg[3]_LDC_i_1_n_0 |                                                                                        | p1/btn_db_r_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  p1/btn_db_r_reg[0]_LDC_i_1_n_0 |                                                                                        | p1/btn_db_r_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  p1/btn_db_r_reg[1]_LDC_i_1_n_0 |                                                                                        | p1/btn_db_r_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  p1/x_db_r_reg[1]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[13]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[13]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[10]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[10]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[11]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[11]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[14]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[14]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[0]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[12]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[12]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[15]_LDC_i_1_n_0  |                                                                                        | p1/x_db_r_reg[15]_LDC_i_2_n_0  |                1 |              1 |
|  p1/x_db_r_reg[9]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[9]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[6]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[6]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[5]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[5]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[7]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[7]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[2]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[4]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[4]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[3]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  p1/x_db_r_reg[8]_LDC_i_1_n_0   |                                                                                        | p1/x_db_r_reg[8]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[11]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[13]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[12]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[10]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[14]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[15]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[6]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[9]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[4]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[8]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[5]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         |                                                                                        | p1/x_db_r_reg[7]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[11]_LDC_i_2_n_0  |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[13]_LDC_i_2_n_0  |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[12]_LDC_i_2_n_0  |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[10]_LDC_i_2_n_0  |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[14]_LDC_i_2_n_0  |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[15]_LDC_i_2_n_0  |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_pdu                        |                                                                                        | p1/btn_db_r_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[6]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[3]_LDC_i_2_n_0   |                1 |              1 |
| ~clk_pdu                        |                                                                                        | p1/Q[0]                        |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[9]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[4]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[8]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[5]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[7]_LDC_i_2_n_0   |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/cnt_btn_db_r_reg[4]                                                                 | p1/btn_db_r_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[0]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[1]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[13]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[10]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[11]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[14]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[12]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[15]_LDC_i_1_n_0  |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[9]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[6]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[5]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[2]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[7]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[3]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[8]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         | p1/p_0_in_0                                                                            | p1/x_db_r_reg[4]_LDC_i_1_n_0   |                1 |              2 |
|  clk_db                         |                                                                                        | p1/Q[0]                        |                3 |             11 |
|  clk_pdu                        |                                                                                        | p1/Q[0]                        |                5 |             11 |
|  clk_cpu_BUFG                   |                                                                                        | c1/ctrl[31]_i_1_n_0            |                6 |             12 |
|  clk_cpu_BUFG                   | c1/E[0]                                                                                | p1/Q[0]                        |                5 |             16 |
|  clk_IBUF_BUFG                  |                                                                                        | p1/rstn_r[15]_i_1_n_0          |                2 |             16 |
|  clk_IBUF_BUFG                  |                                                                                        | p1/Q[0]                        |                5 |             20 |
|  clk_pdu                        | p1/chk_addr_r                                                                          | p1/Q[0]                        |                6 |             21 |
|  clk_cpu_BUFG                   | c1/r1/rf[5][31]_i_1_n_0                                                                |                                |               23 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[13][31]_i_1_n_0                                                               |                                |               16 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[3][31]_i_1_n_0                                                                |                                |               16 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[7][31]_i_1_n_0                                                                |                                |               28 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[6][31]_i_1_n_0                                                                |                                |               23 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[9][31]_i_1_n_0                                                                |                                |               29 |             32 |
|  clk_cpu_BUFG                   | c1/y_reg[1]_0[0]                                                                       | p1/Q[0]                        |               17 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[15][31]_i_1_n_0                                                               |                                |               26 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[10][31]_i_1_n_0                                                               |                                |               16 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[14][31]_i_1_n_0                                                               |                                |               15 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[11][31]_i_1_n_0                                                               |                                |               25 |             32 |
|  clk_cpu_BUFG                   | c1/p1/IF_ID_write                                                                      | p1/Q[0]                        |               12 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[1][31]_i_1_n_0                                                                |                                |               23 |             32 |
|  clk_pdu                        | p1/brk_addr_r                                                                          | p1/Q[0]                        |                5 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[2][31]_i_1_n_0                                                                |                                |               13 |             32 |
|  clk_pdu                        | p1/swx_data_r                                                                          |                                |                9 |             32 |
|  clk_pdu                        | p1/tmp_r[31]_i_1_n_0                                                                   | p1/Q[0]                        |                9 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[8][31]_i_1_n_0                                                                |                                |               25 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[4][31]_i_1_n_0                                                                |                                |               15 |             32 |
|  clk_cpu_BUFG                   | c1/r1/rf[12][31]_i_1_n_0                                                               |                                |               16 |             32 |
|  clk_cpu_BUFG                   | c1/p1/IF_ID_write                                                                      | p1/rs2                         |               30 |             90 |
|  clk_cpu_BUFG                   |                                                                                        | p1/rs2                         |               41 |            119 |
|  clk_cpu_BUFG                   | c1/d1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                |               32 |            128 |
|  clk_cpu_BUFG                   | c1/d1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                |               32 |            128 |
|  clk_cpu_BUFG                   |                                                                                        | p1/Q[0]                        |               96 |            256 |
+---------------------------------+----------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+


