#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul  8 23:13:54 2023
# Process ID: 10364
# Current directory: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7144 C:\Users\DELL\Documents\Vivado projects\lab11_shared_adders\lab11_shared_adders.xpr
# Log file: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/vivado.log
# Journal file: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/lab11_shared_adders' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 825.551 ; gain = 151.535
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: Top_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 939.875 ; gain = 101.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v:23]
	Parameter DIVISOR bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'PISO' [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PISO' (2#1) [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (3#1) [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (4#1) [C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v:23]
WARNING: [Synth 8-350] instance 'd1' of module 'DFF' requires 5 connections, but only 4 given [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v:43]
INFO: [Synth 8-6157] synthesizing module 'SIPO' [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SIPO' (5#1) [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'PIPO' [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PIPO' (6#1) [C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (7#1) [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 980.137 ; gain = 141.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 980.137 ; gain = 141.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 980.137 ; gain = 141.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/NUST Semester Docs/Summer 2023/Murabbi internship/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [E:/NUST Semester Docs/Summer 2023/Murabbi internship/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1315.219 ; gain = 476.887
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1315.219 ; gain = 476.887
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  8 23:29:55 2023...
