INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module adder
