-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--ZC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X24_Y7_N52
--register power-up is low

ZC1_W_alu_result[4] = DFFEAS(ZC1L317, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X24_Y7_N43
--register power-up is low

ZC1_W_alu_result[10] = DFFEAS(ZC1L323, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X24_Y7_N4
--register power-up is low

ZC1_W_alu_result[12] = DFFEAS(ZC1L325, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X24_Y7_N55
--register power-up is low

ZC1_W_alu_result[9] = DFFEAS(ZC1L322, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X24_Y7_N17
--register power-up is low

ZC1_W_alu_result[8] = DFFEAS(ZC1L321, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X24_Y7_N14
--register power-up is low

ZC1_W_alu_result[7] = DFFEAS(ZC1L320, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X24_Y7_N22
--register power-up is low

ZC1_W_alu_result[5] = DFFEAS(ZC1L318, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X23_Y5_N16
--register power-up is low

ZC1_W_alu_result[6] = DFFEAS(ZC1L319, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X23_Y6_N40
--register power-up is low

ZC1_W_alu_result[11] = DFFEAS(ZC1L324, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X24_Y7_N37
--register power-up is low

ZC1_W_alu_result[13] = DFFEAS(ZC1L326, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X24_Y7_N40
--register power-up is low

ZC1_W_alu_result[14] = DFFEAS(ZC1L327, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X24_Y7_N32
--register power-up is low

ZC1_W_alu_result[15] = DFFEAS(ZC1L328, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X23_Y5_N31
--register power-up is low

ZC1_W_alu_result[16] = DFFEAS(ZC1L329, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X23_Y6_N10
--register power-up is low

ZC1_W_alu_result[2] = DFFEAS(ZC1L315, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X23_Y6_N1
--register power-up is low

ZC1_W_alu_result[3] = DFFEAS(ZC1L316, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X21_Y8_N29
--register power-up is low

ZC1_d_writedata[8] = DFFEAS(ZC1L1029, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[8],  ,  , ZC1L238);


--ZC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X21_Y8_N22
--register power-up is low

ZC1_d_writedata[9] = DFFEAS(ZC1L1031, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[9],  ,  , ZC1L238);


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y1_N26
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L5, DB1L75, !Q1_clr_reg, !S1_state[4], DB1L63);


--WD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y5_N2
--register power-up is low

WD1_sr[1] = DFFEAS(WD1L58, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--FD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[0] = FD2_q_b[0]_PORT_B_data_out[0];

--FD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[31] = FD2_q_b[0]_PORT_B_data_out[31];

--FD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[30] = FD2_q_b[0]_PORT_B_data_out[30];

--FD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[29] = FD2_q_b[0]_PORT_B_data_out[29];

--FD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[28] = FD2_q_b[0]_PORT_B_data_out[28];

--FD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[27] = FD2_q_b[0]_PORT_B_data_out[27];

--FD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[26] = FD2_q_b[0]_PORT_B_data_out[26];

--FD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[25] = FD2_q_b[0]_PORT_B_data_out[25];

--FD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[24] = FD2_q_b[0]_PORT_B_data_out[24];

--FD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[23] = FD2_q_b[0]_PORT_B_data_out[23];

--FD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[22] = FD2_q_b[0]_PORT_B_data_out[22];

--FD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[21] = FD2_q_b[0]_PORT_B_data_out[21];

--FD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[20] = FD2_q_b[0]_PORT_B_data_out[20];

--FD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[19] = FD2_q_b[0]_PORT_B_data_out[19];

--FD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[18] = FD2_q_b[0]_PORT_B_data_out[18];

--FD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[17] = FD2_q_b[0]_PORT_B_data_out[17];

--FD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[16] = FD2_q_b[0]_PORT_B_data_out[16];

--FD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[15] = FD2_q_b[0]_PORT_B_data_out[15];

--FD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[14] = FD2_q_b[0]_PORT_B_data_out[14];

--FD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[13] = FD2_q_b[0]_PORT_B_data_out[13];

--FD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[12] = FD2_q_b[0]_PORT_B_data_out[12];

--FD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[11] = FD2_q_b[0]_PORT_B_data_out[11];

--FD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[10] = FD2_q_b[0]_PORT_B_data_out[10];

--FD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[9] = FD2_q_b[0]_PORT_B_data_out[9];

--FD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[8] = FD2_q_b[0]_PORT_B_data_out[8];

--FD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[7] = FD2_q_b[0]_PORT_B_data_out[7];

--FD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[6] = FD2_q_b[0]_PORT_B_data_out[6];

--FD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[5] = FD2_q_b[0]_PORT_B_data_out[5];

--FD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[4] = FD2_q_b[0]_PORT_B_data_out[4];

--FD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[3] = FD2_q_b[0]_PORT_B_data_out[3];

--FD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[2] = FD2_q_b[0]_PORT_B_data_out[2];

--FD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[1] = FD2_q_b[0]_PORT_B_data_out[1];


--ZC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X19_Y5_N40
--register power-up is low

ZC1_R_ctrl_st = DFFEAS(ZC1L254, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , !ZC1_D_iw[2],  );


--UB2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[0] at FF_X19_Y6_N14
--register power-up is low

UB2_byteen_reg[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_byteenable[2],  , UB2_use_reg, VCC);


--UB2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[1] at FF_X19_Y6_N31
--register power-up is low

UB2_byteen_reg[1] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_byteenable[3],  , UB2_use_reg, VCC);


--U1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[2] at FF_X17_Y4_N38
--register power-up is low

U1_time_out_counter[2] = DFFEAS(U1L2, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[3] at FF_X17_Y4_N41
--register power-up is low

U1_time_out_counter[3] = DFFEAS(U1L6, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[7] at FF_X17_Y4_N53
--register power-up is low

U1_time_out_counter[7] = DFFEAS(U1L10, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6] at FF_X17_Y4_N50
--register power-up is low

U1_time_out_counter[6] = DFFEAS(U1L14, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[5] at FF_X17_Y4_N47
--register power-up is low

U1_time_out_counter[5] = DFFEAS(U1L18, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[4] at FF_X17_Y4_N44
--register power-up is low

U1_time_out_counter[4] = DFFEAS(U1L22, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[0] at FF_X17_Y4_N31
--register power-up is low

U1_time_out_counter[0] = DFFEAS(U1L26, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--U1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[1] at FF_X17_Y4_N35
--register power-up is low

U1_time_out_counter[1] = DFFEAS(U1L30, GLOBAL(A1L23),  ,  ,  ,  ,  , U1L86,  );


--NC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X16_Y4_N31
--register power-up is low

NC2_burst_uncompress_address_base[1] = DFFEAS(NC2L11, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2L1, SB2_mem[0][19],  ,  , !SB2_mem[0][42]);


--NC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X16_Y4_N5
--register power-up is low

NC2_burst_uncompress_address_offset[1] = DFFEAS(NC2L2, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2L1, A1L109,  ,  , !SB2_mem[0][42]);


--ZC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X25_Y7_N53
--register power-up is low

ZC1_E_shift_rot_result[4] = DFFEAS(ZC1L456, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[4],  ,  , ZC1_E_new_inst);


--ZC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X28_Y7_N15
ZC1L62_adder_eqn = ( ZC1L491Q ) + ( !ZC1_E_src2[4] $ (!ZC1_E_alu_sub) ) + ( ZC1L119 );
ZC1L62 = SUM(ZC1L62_adder_eqn);

--ZC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X28_Y7_N15
ZC1L63_adder_eqn = ( ZC1L491Q ) + ( !ZC1_E_src2[4] $ (!ZC1_E_alu_sub) ) + ( ZC1L119 );
ZC1L63 = CARRY(ZC1L63_adder_eqn);


--ZC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X25_Y7_N20
--register power-up is low

ZC1_E_shift_rot_result[10] = DFFEAS(ZC1L462, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[10],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X27_Y7_N5
--register power-up is low

ZC1_E_src2[10] = DFFEAS(ZC1L551, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[10],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X28_Y7_N33
ZC1L66_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L550Q) ) + ( ZC1_E_src1[10] ) + ( ZC1L75 );
ZC1L66 = SUM(ZC1L66_adder_eqn);

--ZC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X28_Y7_N33
ZC1L67_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L550Q) ) + ( ZC1_E_src1[10] ) + ( ZC1L75 );
ZC1L67 = CARRY(ZC1L67_adder_eqn);


--ZC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X25_Y7_N13
--register power-up is low

ZC1_E_shift_rot_result[12] = DFFEAS(ZC1L464, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[12],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X25_Y8_N28
--register power-up is low

ZC1_E_src2[12] = DFFEAS(ZC1L555, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[12],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X28_Y7_N39
ZC1L70_adder_eqn = ( ZC1_E_src1[12] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[12]) ) + ( ZC1L95 );
ZC1L70 = SUM(ZC1L70_adder_eqn);

--ZC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X28_Y7_N39
ZC1L71_adder_eqn = ( ZC1_E_src1[12] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[12]) ) + ( ZC1L95 );
ZC1L71 = CARRY(ZC1L71_adder_eqn);


--ZC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X25_Y7_N11
--register power-up is low

ZC1_E_shift_rot_result[9] = DFFEAS(ZC1L461, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L501Q,  ,  , ZC1_E_new_inst);


--ZC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X27_Y7_N23
--register power-up is low

ZC1_E_src2[9] = DFFEAS(ZC1L548, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[9],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X28_Y7_N30
ZC1L74_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L547Q) ) + ( ZC1L501Q ) + ( ZC1L79 );
ZC1L74 = SUM(ZC1L74_adder_eqn);

--ZC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X28_Y7_N30
ZC1L75_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L547Q) ) + ( ZC1L501Q ) + ( ZC1L79 );
ZC1L75 = CARRY(ZC1L75_adder_eqn);


--ZC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X25_Y7_N4
--register power-up is low

ZC1_E_shift_rot_result[8] = DFFEAS(ZC1L460, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L499Q,  ,  , ZC1_E_new_inst);


--ZC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X25_Y8_N43
--register power-up is low

ZC1_E_src2[8] = DFFEAS(ZC1L545, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[8],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X28_Y7_N27
ZC1L78_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[8]) ) + ( ZC1L499Q ) + ( ZC1L83 );
ZC1L78 = SUM(ZC1L78_adder_eqn);

--ZC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X28_Y7_N27
ZC1L79_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[8]) ) + ( ZC1L499Q ) + ( ZC1L83 );
ZC1L79 = CARRY(ZC1L79_adder_eqn);


--ZC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X25_Y7_N2
--register power-up is low

ZC1_E_shift_rot_result[7] = DFFEAS(ZC1L459, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L497Q,  ,  , ZC1_E_new_inst);


--ZC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X27_Y7_N53
--register power-up is low

ZC1_E_src2[7] = DFFEAS(ZC1L543, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[7],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X28_Y7_N24
ZC1L82_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L542Q) ) + ( ZC1L497Q ) + ( ZC1L91 );
ZC1L82 = SUM(ZC1L82_adder_eqn);

--ZC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X28_Y7_N24
ZC1L83_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1L542Q) ) + ( ZC1L497Q ) + ( ZC1L91 );
ZC1L83 = CARRY(ZC1L83_adder_eqn);


--ZC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X25_Y7_N32
--register power-up is low

ZC1_E_shift_rot_result[5] = DFFEAS(ZC1L457, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L493Q,  ,  , ZC1_E_new_inst);


--ZC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X27_Y7_N34
--register power-up is low

ZC1_E_src2[5] = DFFEAS(ZC1L538, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[5],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X28_Y7_N18
ZC1L86_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[5]) ) + ( ZC1L493Q ) + ( ZC1L63 );
ZC1L86 = SUM(ZC1L86_adder_eqn);

--ZC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X28_Y7_N18
ZC1L87_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[5]) ) + ( ZC1L493Q ) + ( ZC1L63 );
ZC1L87 = CARRY(ZC1L87_adder_eqn);


--ZC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X25_Y7_N35
--register power-up is low

ZC1_E_shift_rot_result[6] = DFFEAS(ZC1L458, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[6],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X27_Y7_N41
--register power-up is low

ZC1_E_src2[6] = DFFEAS(ZC1L540, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[6],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X28_Y7_N21
ZC1L90_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[6]) ) + ( ZC1L495Q ) + ( ZC1L87 );
ZC1L90 = SUM(ZC1L90_adder_eqn);

--ZC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X28_Y7_N21
ZC1L91_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[6]) ) + ( ZC1L495Q ) + ( ZC1L87 );
ZC1L91 = CARRY(ZC1L91_adder_eqn);


--ZC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X25_Y7_N23
--register power-up is low

ZC1_E_shift_rot_result[11] = DFFEAS(ZC1L463, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[11],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X25_Y8_N4
--register power-up is low

ZC1_E_src2[11] = DFFEAS(ZC1L553, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[11],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X28_Y7_N36
ZC1L94_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[11]) ) + ( ZC1L504Q ) + ( ZC1L67 );
ZC1L94 = SUM(ZC1L94_adder_eqn);

--ZC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X28_Y7_N36
ZC1L95_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[11]) ) + ( ZC1L504Q ) + ( ZC1L67 );
ZC1L95 = CARRY(ZC1L95_adder_eqn);


--ZC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X25_Y7_N17
--register power-up is low

ZC1_E_shift_rot_result[13] = DFFEAS(ZC1L465, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[13],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X25_Y8_N25
--register power-up is low

ZC1_E_src2[13] = DFFEAS(ZC1L557, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[13],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X28_Y7_N42
ZC1L98_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[13]) ) + ( ZC1_E_src1[13] ) + ( ZC1L71 );
ZC1L98 = SUM(ZC1L98_adder_eqn);

--ZC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X28_Y7_N42
ZC1L99_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[13]) ) + ( ZC1_E_src1[13] ) + ( ZC1L71 );
ZC1L99 = CARRY(ZC1L99_adder_eqn);


--ZC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X25_Y7_N25
--register power-up is low

ZC1_E_shift_rot_result[14] = DFFEAS(ZC1L466, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[14],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X25_Y8_N1
--register power-up is low

ZC1_E_src2[14] = DFFEAS(ZC1L559, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[14],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X28_Y7_N45
ZC1L102_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[14]) ) + ( ZC1_E_src1[14] ) + ( ZC1L99 );
ZC1L102 = SUM(ZC1L102_adder_eqn);

--ZC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X28_Y7_N45
ZC1L103_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[14]) ) + ( ZC1_E_src1[14] ) + ( ZC1L99 );
ZC1L103 = CARRY(ZC1L103_adder_eqn);


--ZC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X25_Y7_N29
--register power-up is low

ZC1_E_shift_rot_result[15] = DFFEAS(ZC1L467, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[15],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X25_Y8_N46
--register power-up is low

ZC1_E_src2[15] = DFFEAS(ZC1L562, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[15],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X28_Y7_N48
ZC1L106_adder_eqn = ( ZC1_E_src1[15] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[15]) ) + ( ZC1L103 );
ZC1L106 = SUM(ZC1L106_adder_eqn);

--ZC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X28_Y7_N48
ZC1L107_adder_eqn = ( ZC1_E_src1[15] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[15]) ) + ( ZC1L103 );
ZC1L107 = CARRY(ZC1L107_adder_eqn);


--ZC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X24_Y5_N52
--register power-up is low

ZC1_E_shift_rot_result[16] = DFFEAS(ZC1L468, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[16],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X27_Y8_N1
--register power-up is low

ZC1_E_src2[16] = DFFEAS(ZC1L761, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X28_Y7_N51
ZC1L110_adder_eqn = ( ZC1_E_src1[16] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[16]) ) + ( ZC1L107 );
ZC1L110 = SUM(ZC1L110_adder_eqn);

--ZC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X28_Y7_N51
ZC1L111_adder_eqn = ( ZC1_E_src1[16] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[16]) ) + ( ZC1L107 );
ZC1L111 = CARRY(ZC1L111_adder_eqn);


--ZC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X25_Y7_N7
--register power-up is low

ZC1_E_shift_rot_result[2] = DFFEAS(ZC1L454, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[2],  ,  , ZC1_E_new_inst);


--ZC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X28_Y7_N9
ZC1L114_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[2]) ) + ( ZC1_E_src1[2] ) + ( ZC1L123 );
ZC1L114 = SUM(ZC1L114_adder_eqn);

--ZC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X28_Y7_N9
ZC1L115_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[2]) ) + ( ZC1_E_src1[2] ) + ( ZC1L123 );
ZC1L115 = CARRY(ZC1L115_adder_eqn);


--ZC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X25_Y7_N50
--register power-up is low

ZC1_E_shift_rot_result[3] = DFFEAS(ZC1L455, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[3],  ,  , ZC1_E_new_inst);


--ZC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X28_Y7_N12
ZC1L118_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[3]) ) + ( ZC1_E_src1[3] ) + ( ZC1L115 );
ZC1L118 = SUM(ZC1L118_adder_eqn);

--ZC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X28_Y7_N12
ZC1L119_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[3]) ) + ( ZC1_E_src1[3] ) + ( ZC1L115 );
ZC1L119 = CARRY(ZC1L119_adder_eqn);


--ZC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X18_Y8_N49
--register power-up is low

ZC1_D_iw[0] = DFFEAS(ZC1L637, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X18_Y8_N23
--register power-up is low

ZC1_D_iw[2] = DFFEAS(ZC1L639, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X3_Y1_N44
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L5, DB1_count[0], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y3_N2
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L5, DB1L76, !Q1_clr_reg, !S1_state[4], DB1L63);


--WD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y5_N5
--register power-up is low

WD1_sr[2] = DFFEAS(WD1L59, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X2_Y5_N13
--register power-up is low

JD1_break_readreg[0] = DFFEAS(JD1L3, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--ZC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X18_Y6_N13
--register power-up is low

ZC1_av_ld_byte0_data[0] = DFFEAS(LC1L8, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[0],  ,  , ZC1L1005);


--ZC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X23_Y6_N43
--register power-up is low

ZC1_W_alu_result[0] = DFFEAS(ZC1L313, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X16_Y8_N52
--register power-up is low

ZC1_D_iw[22] = DFFEAS(ZC1L659, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X16_Y8_N19
--register power-up is low

ZC1_D_iw[23] = DFFEAS(ZC1L660, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X16_Y8_N22
--register power-up is low

ZC1_D_iw[24] = DFFEAS(ZC1L661, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X16_Y8_N1
--register power-up is low

ZC1_D_iw[25] = DFFEAS(ZC1L662, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X16_Y8_N4
--register power-up is low

ZC1_D_iw[26] = DFFEAS(ZC1L663, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X28_Y7_N6
ZC1L122_adder_eqn = ( ZC1L487Q ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[1]) ) + ( ZC1L127 );
ZC1L122 = SUM(ZC1L122_adder_eqn);

--ZC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at MLABCELL_X28_Y7_N6
ZC1L123_adder_eqn = ( ZC1L487Q ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[1]) ) + ( ZC1L127 );
ZC1L123 = CARRY(ZC1L123_adder_eqn);


--ZC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X28_Y7_N3
ZC1L126_adder_eqn = ( ZC1_E_src1[0] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[0]) ) + ( ZC1L135 );
ZC1L126 = SUM(ZC1L126_adder_eqn);

--ZC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X28_Y7_N3
ZC1L127_adder_eqn = ( ZC1_E_src1[0] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[0]) ) + ( ZC1L135 );
ZC1L127 = CARRY(ZC1L127_adder_eqn);


--U1L2 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~1 at LABCELL_X17_Y4_N36
U1L2_adder_eqn = ( U1_time_out_counter[2] ) + ( GND ) + ( U1L31 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~2 at LABCELL_X17_Y4_N36
U1L3_adder_eqn = ( U1_time_out_counter[2] ) + ( GND ) + ( U1L31 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~5 at LABCELL_X17_Y4_N39
U1L6_adder_eqn = ( U1_time_out_counter[3] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~6 at LABCELL_X17_Y4_N39
U1L7_adder_eqn = ( U1_time_out_counter[3] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~9 at LABCELL_X17_Y4_N51
U1L10_adder_eqn = ( U1_time_out_counter[7] ) + ( GND ) + ( U1L15 );
U1L10 = SUM(U1L10_adder_eqn);


--U1L14 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~13 at LABCELL_X17_Y4_N48
U1L14_adder_eqn = ( U1_time_out_counter[6] ) + ( GND ) + ( U1L19 );
U1L14 = SUM(U1L14_adder_eqn);

--U1L15 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~14 at LABCELL_X17_Y4_N48
U1L15_adder_eqn = ( U1_time_out_counter[6] ) + ( GND ) + ( U1L19 );
U1L15 = CARRY(U1L15_adder_eqn);


--U1L18 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~17 at LABCELL_X17_Y4_N45
U1L18_adder_eqn = ( U1_time_out_counter[5] ) + ( GND ) + ( U1L23 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~18 at LABCELL_X17_Y4_N45
U1L19_adder_eqn = ( U1_time_out_counter[5] ) + ( GND ) + ( U1L23 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~21 at LABCELL_X17_Y4_N42
U1L22_adder_eqn = ( U1_time_out_counter[4] ) + ( GND ) + ( U1L7 );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~22 at LABCELL_X17_Y4_N42
U1L23_adder_eqn = ( U1_time_out_counter[4] ) + ( GND ) + ( U1L7 );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~25 at LABCELL_X17_Y4_N30
U1L26_adder_eqn = ( U1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~26 at LABCELL_X17_Y4_N30
U1L27_adder_eqn = ( U1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
U1L27 = CARRY(U1L27_adder_eqn);


--U1L30 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~29 at LABCELL_X17_Y4_N33
U1L30_adder_eqn = ( U1_time_out_counter[1] ) + ( GND ) + ( U1L27 );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~30 at LABCELL_X17_Y4_N33
U1L31_adder_eqn = ( U1_time_out_counter[1] ) + ( GND ) + ( U1L27 );
U1L31 = CARRY(U1L31_adder_eqn);


--ZC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X22_Y7_N17
--register power-up is low

ZC1_F_pc[12] = DFFEAS(ZC1L694, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L42,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X22_Y7_N58
--register power-up is low

ZC1_F_pc[14] = DFFEAS(ZC1L699, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L50,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X22_Y7_N38
--register power-up is low

ZC1_F_pc[9] = DFFEAS(ZC1L688, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L34,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X22_Y7_N41
--register power-up is low

ZC1_F_pc[11] = DFFEAS(ZC1L692, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L38,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X22_Y7_N56
--register power-up is low

ZC1_F_pc[13] = DFFEAS(ZC1L696, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L46,  , !ZC1L702, ZC1L703);


--UB2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[1] at FF_X15_Y3_N1
--register power-up is low

UB2_address_reg[1] = DFFEAS(UB2L17, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , VCC,  ,  , !UB2_use_reg);


--NC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X16_Y4_N3
NC2L2_adder_eqn = ( (!RB2L2 & (((NC2_burst_uncompress_address_offset[1])))) # (RB2L2 & ((!SB2_mem_used[0] & ((NC2_burst_uncompress_address_offset[1]))) # (SB2_mem_used[0] & (SB2_mem[0][19])))) ) + ( SB2_mem[0][42] ) + ( NC2L7 );
NC2L2 = SUM(NC2L2_adder_eqn);


--ZC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X18_Y8_N37
--register power-up is low

ZC1_D_iw[12] = DFFEAS(ZC1L649, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X18_Y8_N40
--register power-up is low

ZC1_D_iw[14] = DFFEAS(ZC1L651, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y8_N55
--register power-up is low

ZC1_D_iw[8] = DFFEAS(ZC1L645, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at MLABCELL_X21_Y7_N6
ZC1L2_adder_eqn = ( ZC1_F_pc[2] ) + ( GND ) + ( ZC1L59 );
ZC1L2 = SUM(ZC1L2_adder_eqn);

--ZC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at MLABCELL_X21_Y7_N6
ZC1L3_adder_eqn = ( ZC1_F_pc[2] ) + ( GND ) + ( ZC1L59 );
ZC1L3 = CARRY(ZC1L3_adder_eqn);


--ZC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X18_Y8_N58
--register power-up is low

ZC1_D_iw[10] = DFFEAS(ZC1L647, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at MLABCELL_X21_Y7_N24
ZC1L6_adder_eqn = ( ZC1_F_pc[8] ) + ( GND ) + ( ZC1L15 );
ZC1L6 = SUM(ZC1L6_adder_eqn);

--ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at MLABCELL_X21_Y7_N24
ZC1L7_adder_eqn = ( ZC1_F_pc[8] ) + ( GND ) + ( ZC1L15 );
ZC1L7 = CARRY(ZC1L7_adder_eqn);


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at MLABCELL_X21_Y7_N30
ZC1L10_adder_eqn = ( !ZC1L690Q ) + ( GND ) + ( ZC1L35 );
ZC1L10 = SUM(ZC1L10_adder_eqn);

--ZC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at MLABCELL_X21_Y7_N30
ZC1L11_adder_eqn = ( !ZC1L690Q ) + ( GND ) + ( ZC1L35 );
ZC1L11 = CARRY(ZC1L11_adder_eqn);


--ZC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at MLABCELL_X21_Y7_N21
ZC1L14_adder_eqn = ( ZC1_F_pc[7] ) + ( GND ) + ( ZC1L19 );
ZC1L14 = SUM(ZC1L14_adder_eqn);

--ZC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at MLABCELL_X21_Y7_N21
ZC1L15_adder_eqn = ( ZC1_F_pc[7] ) + ( GND ) + ( ZC1L19 );
ZC1L15 = CARRY(ZC1L15_adder_eqn);


--ZC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at MLABCELL_X21_Y7_N18
ZC1L18_adder_eqn = ( ZC1_F_pc[6] ) + ( GND ) + ( ZC1L23 );
ZC1L18 = SUM(ZC1L18_adder_eqn);

--ZC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at MLABCELL_X21_Y7_N18
ZC1L19_adder_eqn = ( ZC1_F_pc[6] ) + ( GND ) + ( ZC1L23 );
ZC1L19 = CARRY(ZC1L19_adder_eqn);


--ZC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at MLABCELL_X21_Y7_N15
ZC1L22_adder_eqn = ( ZC1_F_pc[5] ) + ( GND ) + ( ZC1L31 );
ZC1L22 = SUM(ZC1L22_adder_eqn);

--ZC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at MLABCELL_X21_Y7_N15
ZC1L23_adder_eqn = ( ZC1_F_pc[5] ) + ( GND ) + ( ZC1L31 );
ZC1L23 = CARRY(ZC1L23_adder_eqn);


--ZC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X18_Y8_N2
--register power-up is low

ZC1_D_iw[9] = DFFEAS(ZC1L646, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at MLABCELL_X21_Y7_N9
ZC1L26_adder_eqn = ( ZC1_F_pc[3] ) + ( GND ) + ( ZC1L3 );
ZC1L26 = SUM(ZC1L26_adder_eqn);

--ZC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at MLABCELL_X21_Y7_N9
ZC1L27_adder_eqn = ( ZC1_F_pc[3] ) + ( GND ) + ( ZC1L3 );
ZC1L27 = CARRY(ZC1L27_adder_eqn);


--ZC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at MLABCELL_X21_Y7_N12
ZC1L30_adder_eqn = ( ZC1_F_pc[4] ) + ( GND ) + ( ZC1L27 );
ZC1L30 = SUM(ZC1L30_adder_eqn);

--ZC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at MLABCELL_X21_Y7_N12
ZC1L31_adder_eqn = ( ZC1_F_pc[4] ) + ( GND ) + ( ZC1L27 );
ZC1L31 = CARRY(ZC1L31_adder_eqn);


--ZC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X18_Y8_N46
--register power-up is low

ZC1_D_iw[17] = DFFEAS(ZC1L654, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at MLABCELL_X21_Y7_N27
ZC1L34_adder_eqn = ( ZC1_F_pc[9] ) + ( GND ) + ( ZC1L7 );
ZC1L34 = SUM(ZC1L34_adder_eqn);

--ZC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at MLABCELL_X21_Y7_N27
ZC1L35_adder_eqn = ( ZC1_F_pc[9] ) + ( GND ) + ( ZC1L7 );
ZC1L35 = CARRY(ZC1L35_adder_eqn);


--ZC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at MLABCELL_X21_Y7_N33
ZC1L38_adder_eqn = ( ZC1_F_pc[11] ) + ( GND ) + ( ZC1L11 );
ZC1L38 = SUM(ZC1L38_adder_eqn);

--ZC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at MLABCELL_X21_Y7_N33
ZC1L39_adder_eqn = ( ZC1_F_pc[11] ) + ( GND ) + ( ZC1L11 );
ZC1L39 = CARRY(ZC1L39_adder_eqn);


--ZC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at MLABCELL_X21_Y7_N36
ZC1L42_adder_eqn = ( ZC1_F_pc[12] ) + ( GND ) + ( ZC1L39 );
ZC1L42 = SUM(ZC1L42_adder_eqn);

--ZC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at MLABCELL_X21_Y7_N36
ZC1L43_adder_eqn = ( ZC1_F_pc[12] ) + ( GND ) + ( ZC1L39 );
ZC1L43 = CARRY(ZC1L43_adder_eqn);


--ZC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at MLABCELL_X21_Y7_N39
ZC1L46_adder_eqn = ( ZC1_F_pc[13] ) + ( GND ) + ( ZC1L43 );
ZC1L46 = SUM(ZC1L46_adder_eqn);

--ZC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at MLABCELL_X21_Y7_N39
ZC1L47_adder_eqn = ( ZC1_F_pc[13] ) + ( GND ) + ( ZC1L43 );
ZC1L47 = CARRY(ZC1L47_adder_eqn);


--ZC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X25_Y6_N26
--register power-up is low

ZC1_E_shift_rot_result[17] = DFFEAS(ZC1L469, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[17],  ,  , ZC1_E_new_inst);


--ZC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at MLABCELL_X21_Y7_N42
ZC1L50_adder_eqn = ( ZC1L698Q ) + ( GND ) + ( ZC1L47 );
ZC1L50 = SUM(ZC1L50_adder_eqn);


--ZC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X18_Y8_N43
--register power-up is low

ZC1_D_iw[6] = DFFEAS(ZC1L643, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X25_Y6_N28
--register power-up is low

ZC1_E_shift_rot_result[1] = DFFEAS(ZC1L453, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[1],  ,  , ZC1_E_new_inst);


--ZC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at MLABCELL_X21_Y7_N0
ZC1L54_adder_eqn = ( ZC1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZC1L54 = SUM(ZC1L54_adder_eqn);

--ZC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at MLABCELL_X21_Y7_N0
ZC1L55_adder_eqn = ( ZC1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZC1L55 = CARRY(ZC1L55_adder_eqn);


--ZC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at MLABCELL_X21_Y7_N3
ZC1L58_adder_eqn = ( ZC1_F_pc[1] ) + ( GND ) + ( ZC1L55 );
ZC1L58 = SUM(ZC1L58_adder_eqn);

--ZC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at MLABCELL_X21_Y7_N3
ZC1L59_adder_eqn = ( ZC1_F_pc[1] ) + ( GND ) + ( ZC1L55 );
ZC1L59 = CARRY(ZC1L59_adder_eqn);


--ZC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X18_Y8_N4
--register power-up is low

ZC1_D_iw[7] = DFFEAS(ZC1L644, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X18_Y6_N19
--register power-up is low

ZC1_av_ld_byte0_data[1] = DFFEAS(LC1L12, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[1],  ,  , ZC1L1005);


--ZC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X23_Y6_N50
--register power-up is low

ZC1_W_alu_result[1] = DFFEAS(ZC1L314, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X18_Y6_N49
--register power-up is low

ZC1_av_ld_byte0_data[2] = DFFEAS(LC1L13, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[2],  ,  , ZC1L1005);


--ZC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X18_Y6_N8
--register power-up is low

ZC1_av_ld_byte0_data[3] = DFFEAS(LC1L16, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[3],  ,  , ZC1L1005);


--ZC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X18_Y6_N37
--register power-up is low

ZC1_av_ld_byte0_data[4] = DFFEAS(LC1L19, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[4],  ,  , ZC1L1005);


--ZC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X18_Y6_N31
--register power-up is low

ZC1_av_ld_byte0_data[5] = DFFEAS(LC1L25, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[5],  ,  , ZC1L1005);


--ZC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X19_Y8_N37
--register power-up is low

ZC1_av_ld_byte0_data[6] = DFFEAS(LC1L26, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[6],  ,  , ZC1L1005);


--ZC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X18_Y6_N2
--register power-up is low

ZC1_av_ld_byte0_data[7] = DFFEAS(LC1L32, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[7],  ,  , ZC1L1005);


--FE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X38_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[4]_PORT_A_data_in = BC2L25;
FE1_q_a[4]_PORT_A_data_in_reg = DFFE(FE1_q_a[4]_PORT_A_data_in, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
FE1_q_a[4]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[4]_PORT_A_address_reg = DFFE(FE1_q_a[4]_PORT_A_address, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
FE1_q_a[4]_PORT_A_write_enable = !AB1L2;
FE1_q_a[4]_PORT_A_write_enable_reg = DFFE(FE1_q_a[4]_PORT_A_write_enable, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
FE1_q_a[4]_PORT_A_read_enable = AB1L2;
FE1_q_a[4]_PORT_A_read_enable_reg = DFFE(FE1_q_a[4]_PORT_A_read_enable, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
FE1_q_a[4]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[4]_PORT_A_byte_mask, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
FE1_q_a[4]_clock_0 = GLOBAL(A1L23);
FE1_q_a[4]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[4]_PORT_A_data_out = MEMORY(FE1_q_a[4]_PORT_A_data_in_reg, , FE1_q_a[4]_PORT_A_address_reg, , FE1_q_a[4]_PORT_A_write_enable_reg, FE1_q_a[4]_PORT_A_read_enable_reg, , , FE1_q_a[4]_PORT_A_byte_mask_reg, , FE1_q_a[4]_clock_0, , FE1_q_a[4]_clock_enable_0, , , , , );
FE1_q_a[4] = FE1_q_a[4]_PORT_A_data_out[0];


--FE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[0]_PORT_A_data_in = BC2L26;
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = !AB1L2;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = AB1L2;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[0] = FE1_q_a[0]_PORT_A_data_out[0];


--FE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[1]_PORT_A_data_in = BC2L27;
FE1_q_a[1]_PORT_A_data_in_reg = DFFE(FE1_q_a[1]_PORT_A_data_in, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
FE1_q_a[1]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[1]_PORT_A_address_reg = DFFE(FE1_q_a[1]_PORT_A_address, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
FE1_q_a[1]_PORT_A_write_enable = !AB1L2;
FE1_q_a[1]_PORT_A_write_enable_reg = DFFE(FE1_q_a[1]_PORT_A_write_enable, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
FE1_q_a[1]_PORT_A_read_enable = AB1L2;
FE1_q_a[1]_PORT_A_read_enable_reg = DFFE(FE1_q_a[1]_PORT_A_read_enable, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
FE1_q_a[1]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[1]_PORT_A_byte_mask, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
FE1_q_a[1]_clock_0 = GLOBAL(A1L23);
FE1_q_a[1]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[1]_PORT_A_data_out = MEMORY(FE1_q_a[1]_PORT_A_data_in_reg, , FE1_q_a[1]_PORT_A_address_reg, , FE1_q_a[1]_PORT_A_write_enable_reg, FE1_q_a[1]_PORT_A_read_enable_reg, , , FE1_q_a[1]_PORT_A_byte_mask_reg, , FE1_q_a[1]_clock_0, , FE1_q_a[1]_clock_enable_0, , , , , );
FE1_q_a[1] = FE1_q_a[1]_PORT_A_data_out[0];


--FE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[2]_PORT_A_data_in = BC2L28;
FE1_q_a[2]_PORT_A_data_in_reg = DFFE(FE1_q_a[2]_PORT_A_data_in, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
FE1_q_a[2]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[2]_PORT_A_address_reg = DFFE(FE1_q_a[2]_PORT_A_address, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
FE1_q_a[2]_PORT_A_write_enable = !AB1L2;
FE1_q_a[2]_PORT_A_write_enable_reg = DFFE(FE1_q_a[2]_PORT_A_write_enable, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
FE1_q_a[2]_PORT_A_read_enable = AB1L2;
FE1_q_a[2]_PORT_A_read_enable_reg = DFFE(FE1_q_a[2]_PORT_A_read_enable, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
FE1_q_a[2]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[2]_PORT_A_byte_mask, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
FE1_q_a[2]_clock_0 = GLOBAL(A1L23);
FE1_q_a[2]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[2]_PORT_A_data_out = MEMORY(FE1_q_a[2]_PORT_A_data_in_reg, , FE1_q_a[2]_PORT_A_address_reg, , FE1_q_a[2]_PORT_A_write_enable_reg, FE1_q_a[2]_PORT_A_read_enable_reg, , , FE1_q_a[2]_PORT_A_byte_mask_reg, , FE1_q_a[2]_clock_0, , FE1_q_a[2]_clock_enable_0, , , , , );
FE1_q_a[2] = FE1_q_a[2]_PORT_A_data_out[0];


--FE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[3]_PORT_A_data_in = BC2L29;
FE1_q_a[3]_PORT_A_data_in_reg = DFFE(FE1_q_a[3]_PORT_A_data_in, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[3]_PORT_A_address_reg = DFFE(FE1_q_a[3]_PORT_A_address, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_write_enable = !AB1L2;
FE1_q_a[3]_PORT_A_write_enable_reg = DFFE(FE1_q_a[3]_PORT_A_write_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_read_enable = AB1L2;
FE1_q_a[3]_PORT_A_read_enable_reg = DFFE(FE1_q_a[3]_PORT_A_read_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[3]_PORT_A_byte_mask, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_clock_0 = GLOBAL(A1L23);
FE1_q_a[3]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[3]_PORT_A_data_out = MEMORY(FE1_q_a[3]_PORT_A_data_in_reg, , FE1_q_a[3]_PORT_A_address_reg, , FE1_q_a[3]_PORT_A_write_enable_reg, FE1_q_a[3]_PORT_A_read_enable_reg, , , FE1_q_a[3]_PORT_A_byte_mask_reg, , FE1_q_a[3]_clock_0, , FE1_q_a[3]_clock_enable_0, , , , , );
FE1_q_a[3] = FE1_q_a[3]_PORT_A_data_out[0];


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X3_Y1_N37
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L5, DB1L19, !Q1_clr_reg, !S1_state[4], DB1L63);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X3_Y1_N11
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X3_Y1_N4
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L5, DB1_count[7], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--WD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y5_N56
--register power-up is low

WD1_sr[3] = DFFEAS(WD1L60, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X3_Y5_N25
--register power-up is low

JD1_break_readreg[1] = DFFEAS(JD1L5, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X4_Y5_N26
--register power-up is low

TD1_MonDReg[1] = DFFEAS(TD1L52, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[1],  , TD1L88, !VD1_take_action_ocimem_b);


--EE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[0] = EE1_q_a[0]_PORT_A_data_out[0];

--EE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[23] = EE1_q_a[0]_PORT_A_data_out[17];

--EE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[22] = EE1_q_a[0]_PORT_A_data_out[16];

--EE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[21] = EE1_q_a[0]_PORT_A_data_out[15];

--EE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[20] = EE1_q_a[0]_PORT_A_data_out[14];

--EE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[19] = EE1_q_a[0]_PORT_A_data_out[13];

--EE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[18] = EE1_q_a[0]_PORT_A_data_out[12];

--EE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[17] = EE1_q_a[0]_PORT_A_data_out[11];

--EE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[16] = EE1_q_a[0]_PORT_A_data_out[10];

--EE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[7] = EE1_q_a[0]_PORT_A_data_out[7];

--EE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[6] = EE1_q_a[0]_PORT_A_data_out[6];

--EE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[5] = EE1_q_a[0]_PORT_A_data_out[5];

--EE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[4] = EE1_q_a[0]_PORT_A_data_out[4];

--EE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[3] = EE1_q_a[0]_PORT_A_data_out[3];

--EE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[2] = EE1_q_a[0]_PORT_A_data_out[2];

--EE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L160, TD1L161, TD1L162, TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, , , TD1L176, TD1L177, TD1L178, TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L193;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L193;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L155, TD1L157);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[1] = EE1_q_a[0]_PORT_A_data_out[1];


--TD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X7_Y5_N31
--register power-up is low

TD1_MonAReg[2] = DFFEAS(TD1L7, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[26],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X7_Y5_N37
--register power-up is low

TD1_MonAReg[4] = DFFEAS(TD1L11, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[28],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X7_Y5_N34
--register power-up is low

TD1_MonAReg[3] = DFFEAS(TD1L15, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[27],  ,  , VD1_take_action_ocimem_a);


--ZC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X24_Y5_N8
--register power-up is low

ZC1_E_shift_rot_cnt[4] = DFFEAS(ZC1L197, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src2[4],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X24_Y5_N11
--register power-up is low

ZC1_E_shift_rot_cnt[3] = DFFEAS(ZC1L198, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src2[3],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X24_Y5_N14
--register power-up is low

ZC1_E_shift_rot_cnt[2] = DFFEAS(ZC1L199, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src2[2],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X24_Y5_N35
--register power-up is low

ZC1_E_shift_rot_cnt[1] = DFFEAS(ZC1L200, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src2[1],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X27_Y9_N41
--register power-up is low

ZC1_E_shift_rot_cnt[0] = DFFEAS(ZC1L398, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L397,  ,  , !ZC1_E_new_inst);


--U1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0] at FF_X16_Y6_N38
--register power-up is low

U1_avalon_readdata[0] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[0],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[0] at FF_X15_Y6_N1
--register power-up is low

UB1_data_reg[0] = DFFEAS(UB1L20, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X9_Y4_N29
--register power-up is low

VB1_av_readdata_pre[0] = DFFEAS(VB1L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , W1_read_0);


--ZC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X28_Y6_N39
ZC1L130_adder_eqn = ( ZC1_E_alu_sub ) + ( GND ) + ( ZC1L139 );
ZC1L130 = SUM(ZC1L130_adder_eqn);


--ZC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X27_Y8_N43
--register power-up is low

ZC1_E_src2[26] = DFFEAS(ZC1L771, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X27_Y6_N25
--register power-up is low

ZC1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[26],  , ZC1L527, VCC);


--ZC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X27_Y8_N46
--register power-up is low

ZC1_E_src2[25] = DFFEAS(ZC1L770, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X27_Y6_N55
--register power-up is low

ZC1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[25],  , ZC1L527, VCC);


--ZC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X27_Y8_N49
--register power-up is low

ZC1_E_src2[24] = DFFEAS(ZC1L769, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X27_Y6_N14
--register power-up is low

ZC1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[24],  , ZC1L527, VCC);


--ZC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X27_Y8_N52
--register power-up is low

ZC1_E_src2[23] = DFFEAS(ZC1L768, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X28_Y6_N47
--register power-up is low

ZC1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[23],  , ZC1L527, VCC);


--ZC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X27_Y6_N31
--register power-up is low

ZC1_E_src1[31] = DFFEAS(ZC1L530, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L527,  );


--ZC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X27_Y8_N7
--register power-up is low

ZC1_E_src2[30] = DFFEAS(ZC1L775, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X27_Y6_N37
--register power-up is low

ZC1_E_src1[30] = DFFEAS(ZC1L528, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L527,  );


--ZC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X27_Y8_N10
--register power-up is low

ZC1_E_src2[29] = DFFEAS(ZC1L774, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X27_Y6_N19
--register power-up is low

ZC1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[29],  , ZC1L527, VCC);


--ZC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X27_Y8_N37
--register power-up is low

ZC1_E_src2[28] = DFFEAS(ZC1L773, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X27_Y6_N41
--register power-up is low

ZC1_E_src1[28] = DFFEAS(ZC1L524, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L527,  );


--ZC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X27_Y8_N41
--register power-up is low

ZC1_E_src2[20] = DFFEAS(ZC1L765, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X28_Y6_N50
--register power-up is low

ZC1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[20],  , ZC1L527, VCC);


--ZC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X27_Y8_N31
--register power-up is low

ZC1_E_src2[19] = DFFEAS(ZC1L764, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X28_Y6_N53
--register power-up is low

ZC1_E_src1[19] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[19],  , ZC1L527, VCC);


--ZC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X27_Y8_N26
--register power-up is low

ZC1_E_src2[18] = DFFEAS(ZC1L763, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X28_Y7_N59
--register power-up is low

ZC1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[18],  , ZC1L527, VCC);


--ZC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X27_Y8_N28
--register power-up is low

ZC1_E_src2[17] = DFFEAS(ZC1L762, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y6_N2
--register power-up is low

ZC1_E_src1[17] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[17],  , ZC1L527, VCC);


--ZC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X27_Y6_N35
--register power-up is low

ZC1_E_src1[1] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[1],  , ZC1L527, VCC);


--ZC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X27_Y8_N34
--register power-up is low

ZC1_E_src2[27] = DFFEAS(ZC1L772, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X28_Y6_N59
--register power-up is low

ZC1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[27],  , ZC1L527, VCC);


--ZC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X28_Y7_N29
--register power-up is low

ZC1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[0],  , ZC1L527, VCC);


--ZC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X27_Y8_N19
--register power-up is low

ZC1_E_src2[22] = DFFEAS(ZC1L767, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X28_Y6_N56
--register power-up is low

ZC1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[22],  , ZC1L527, VCC);


--ZC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X27_Y8_N22
--register power-up is low

ZC1_E_src2[21] = DFFEAS(ZC1L766, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L777,  );


--ZC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X28_Y6_N44
--register power-up is low

ZC1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[21],  , ZC1L527, VCC);


--ZC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X25_Y6_N34
--register power-up is low

ZC1_E_shift_rot_result[0] = DFFEAS(ZC1L452, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[0],  ,  , ZC1_E_new_inst);


--FE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[22]_PORT_A_data_in = BC2L30;
FE1_q_a[22]_PORT_A_data_in_reg = DFFE(FE1_q_a[22]_PORT_A_data_in, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
FE1_q_a[22]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[22]_PORT_A_address_reg = DFFE(FE1_q_a[22]_PORT_A_address, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
FE1_q_a[22]_PORT_A_write_enable = !AB1L2;
FE1_q_a[22]_PORT_A_write_enable_reg = DFFE(FE1_q_a[22]_PORT_A_write_enable, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
FE1_q_a[22]_PORT_A_read_enable = AB1L2;
FE1_q_a[22]_PORT_A_read_enable_reg = DFFE(FE1_q_a[22]_PORT_A_read_enable, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
FE1_q_a[22]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[22]_PORT_A_byte_mask, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
FE1_q_a[22]_clock_0 = GLOBAL(A1L23);
FE1_q_a[22]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[22]_PORT_A_data_out = MEMORY(FE1_q_a[22]_PORT_A_data_in_reg, , FE1_q_a[22]_PORT_A_address_reg, , FE1_q_a[22]_PORT_A_write_enable_reg, FE1_q_a[22]_PORT_A_read_enable_reg, , , FE1_q_a[22]_PORT_A_byte_mask_reg, , FE1_q_a[22]_clock_0, , FE1_q_a[22]_clock_enable_0, , , , , );
FE1_q_a[22] = FE1_q_a[22]_PORT_A_data_out[0];


--FE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[23]_PORT_A_data_in = BC2L31;
FE1_q_a[23]_PORT_A_data_in_reg = DFFE(FE1_q_a[23]_PORT_A_data_in, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
FE1_q_a[23]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[23]_PORT_A_address_reg = DFFE(FE1_q_a[23]_PORT_A_address, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
FE1_q_a[23]_PORT_A_write_enable = !AB1L2;
FE1_q_a[23]_PORT_A_write_enable_reg = DFFE(FE1_q_a[23]_PORT_A_write_enable, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
FE1_q_a[23]_PORT_A_read_enable = AB1L2;
FE1_q_a[23]_PORT_A_read_enable_reg = DFFE(FE1_q_a[23]_PORT_A_read_enable, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
FE1_q_a[23]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[23]_PORT_A_byte_mask, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
FE1_q_a[23]_clock_0 = GLOBAL(A1L23);
FE1_q_a[23]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[23]_PORT_A_data_out = MEMORY(FE1_q_a[23]_PORT_A_data_in_reg, , FE1_q_a[23]_PORT_A_address_reg, , FE1_q_a[23]_PORT_A_write_enable_reg, FE1_q_a[23]_PORT_A_read_enable_reg, , , FE1_q_a[23]_PORT_A_byte_mask_reg, , FE1_q_a[23]_clock_0, , FE1_q_a[23]_clock_enable_0, , , , , );
FE1_q_a[23] = FE1_q_a[23]_PORT_A_data_out[0];


--FE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[24]_PORT_A_data_in = BC2L32;
FE1_q_a[24]_PORT_A_data_in_reg = DFFE(FE1_q_a[24]_PORT_A_data_in, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
FE1_q_a[24]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[24]_PORT_A_address_reg = DFFE(FE1_q_a[24]_PORT_A_address, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
FE1_q_a[24]_PORT_A_write_enable = !AB1L2;
FE1_q_a[24]_PORT_A_write_enable_reg = DFFE(FE1_q_a[24]_PORT_A_write_enable, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
FE1_q_a[24]_PORT_A_read_enable = AB1L2;
FE1_q_a[24]_PORT_A_read_enable_reg = DFFE(FE1_q_a[24]_PORT_A_read_enable, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
FE1_q_a[24]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[24]_PORT_A_byte_mask, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
FE1_q_a[24]_clock_0 = GLOBAL(A1L23);
FE1_q_a[24]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[24]_PORT_A_data_out = MEMORY(FE1_q_a[24]_PORT_A_data_in_reg, , FE1_q_a[24]_PORT_A_address_reg, , FE1_q_a[24]_PORT_A_write_enable_reg, FE1_q_a[24]_PORT_A_read_enable_reg, , , FE1_q_a[24]_PORT_A_byte_mask_reg, , FE1_q_a[24]_clock_0, , FE1_q_a[24]_clock_enable_0, , , , , );
FE1_q_a[24] = FE1_q_a[24]_PORT_A_data_out[0];


--FE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[25]_PORT_A_data_in = BC2L33;
FE1_q_a[25]_PORT_A_data_in_reg = DFFE(FE1_q_a[25]_PORT_A_data_in, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
FE1_q_a[25]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[25]_PORT_A_address_reg = DFFE(FE1_q_a[25]_PORT_A_address, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
FE1_q_a[25]_PORT_A_write_enable = !AB1L2;
FE1_q_a[25]_PORT_A_write_enable_reg = DFFE(FE1_q_a[25]_PORT_A_write_enable, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
FE1_q_a[25]_PORT_A_read_enable = AB1L2;
FE1_q_a[25]_PORT_A_read_enable_reg = DFFE(FE1_q_a[25]_PORT_A_read_enable, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
FE1_q_a[25]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[25]_PORT_A_byte_mask, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
FE1_q_a[25]_clock_0 = GLOBAL(A1L23);
FE1_q_a[25]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[25]_PORT_A_data_out = MEMORY(FE1_q_a[25]_PORT_A_data_in_reg, , FE1_q_a[25]_PORT_A_address_reg, , FE1_q_a[25]_PORT_A_write_enable_reg, FE1_q_a[25]_PORT_A_read_enable_reg, , , FE1_q_a[25]_PORT_A_byte_mask_reg, , FE1_q_a[25]_clock_0, , FE1_q_a[25]_clock_enable_0, , , , , );
FE1_q_a[25] = FE1_q_a[25]_PORT_A_data_out[0];


--FE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[26]_PORT_A_data_in = BC2L34;
FE1_q_a[26]_PORT_A_data_in_reg = DFFE(FE1_q_a[26]_PORT_A_data_in, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
FE1_q_a[26]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[26]_PORT_A_address_reg = DFFE(FE1_q_a[26]_PORT_A_address, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
FE1_q_a[26]_PORT_A_write_enable = !AB1L2;
FE1_q_a[26]_PORT_A_write_enable_reg = DFFE(FE1_q_a[26]_PORT_A_write_enable, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
FE1_q_a[26]_PORT_A_read_enable = AB1L2;
FE1_q_a[26]_PORT_A_read_enable_reg = DFFE(FE1_q_a[26]_PORT_A_read_enable, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
FE1_q_a[26]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[26]_PORT_A_byte_mask, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
FE1_q_a[26]_clock_0 = GLOBAL(A1L23);
FE1_q_a[26]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[26]_PORT_A_data_out = MEMORY(FE1_q_a[26]_PORT_A_data_in_reg, , FE1_q_a[26]_PORT_A_address_reg, , FE1_q_a[26]_PORT_A_write_enable_reg, FE1_q_a[26]_PORT_A_read_enable_reg, , , FE1_q_a[26]_PORT_A_byte_mask_reg, , FE1_q_a[26]_clock_0, , FE1_q_a[26]_clock_enable_0, , , , , );
FE1_q_a[26] = FE1_q_a[26]_PORT_A_data_out[0];


--ZC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X28_Y7_N0
ZC1L135_adder_eqn = ( ZC1_E_alu_sub ) + ( VCC ) + ( !VCC );
ZC1L135 = CARRY(ZC1L135_adder_eqn);


--U1_bus_enable is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|bus_enable at FF_X15_Y4_N26
--register power-up is low

U1_bus_enable = DFFEAS(U1_avalon_waitrequest, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--ZC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X22_Y7_N7
--register power-up is low

ZC1_F_pc[8] = DFFEAS(ZC1L686, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L6,  , !ZC1L702, ZC1L703);


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X7_Y5_N54
TD1L2_adder_eqn = ( TD1_MonAReg[10] ) + ( VCC ) + ( TD1L20 );
TD1L2 = SUM(TD1L2_adder_eqn);


--NC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X16_Y4_N0
NC2L6_adder_eqn = ( (NC2_burst_uncompress_address_offset[0] & ((!RB2L2) # (!SB2_mem_used[0]))) ) + ( !SB2_mem[0][42] ) + ( !VCC );
NC2L6 = SUM(NC2L6_adder_eqn);

--NC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X16_Y4_N0
NC2L7_adder_eqn = ( (NC2_burst_uncompress_address_offset[0] & ((!RB2L2) # (!SB2_mem_used[0]))) ) + ( !SB2_mem[0][42] ) + ( !VCC );
NC2L7 = CARRY(NC2L7_adder_eqn);


--FE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[11]_PORT_A_data_in = BC2L35;
FE1_q_a[11]_PORT_A_data_in_reg = DFFE(FE1_q_a[11]_PORT_A_data_in, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
FE1_q_a[11]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[11]_PORT_A_address_reg = DFFE(FE1_q_a[11]_PORT_A_address, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
FE1_q_a[11]_PORT_A_write_enable = !AB1L2;
FE1_q_a[11]_PORT_A_write_enable_reg = DFFE(FE1_q_a[11]_PORT_A_write_enable, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
FE1_q_a[11]_PORT_A_read_enable = AB1L2;
FE1_q_a[11]_PORT_A_read_enable_reg = DFFE(FE1_q_a[11]_PORT_A_read_enable, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
FE1_q_a[11]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[11]_PORT_A_byte_mask, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
FE1_q_a[11]_clock_0 = GLOBAL(A1L23);
FE1_q_a[11]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[11]_PORT_A_data_out = MEMORY(FE1_q_a[11]_PORT_A_data_in_reg, , FE1_q_a[11]_PORT_A_address_reg, , FE1_q_a[11]_PORT_A_write_enable_reg, FE1_q_a[11]_PORT_A_read_enable_reg, , , FE1_q_a[11]_PORT_A_byte_mask_reg, , FE1_q_a[11]_clock_0, , FE1_q_a[11]_clock_enable_0, , , , , );
FE1_q_a[11] = FE1_q_a[11]_PORT_A_data_out[0];


--FE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[12]_PORT_A_data_in = BC2L36;
FE1_q_a[12]_PORT_A_data_in_reg = DFFE(FE1_q_a[12]_PORT_A_data_in, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
FE1_q_a[12]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[12]_PORT_A_address_reg = DFFE(FE1_q_a[12]_PORT_A_address, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
FE1_q_a[12]_PORT_A_write_enable = !AB1L2;
FE1_q_a[12]_PORT_A_write_enable_reg = DFFE(FE1_q_a[12]_PORT_A_write_enable, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
FE1_q_a[12]_PORT_A_read_enable = AB1L2;
FE1_q_a[12]_PORT_A_read_enable_reg = DFFE(FE1_q_a[12]_PORT_A_read_enable, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
FE1_q_a[12]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[12]_PORT_A_byte_mask, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
FE1_q_a[12]_clock_0 = GLOBAL(A1L23);
FE1_q_a[12]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[12]_PORT_A_data_out = MEMORY(FE1_q_a[12]_PORT_A_data_in_reg, , FE1_q_a[12]_PORT_A_address_reg, , FE1_q_a[12]_PORT_A_write_enable_reg, FE1_q_a[12]_PORT_A_read_enable_reg, , , FE1_q_a[12]_PORT_A_byte_mask_reg, , FE1_q_a[12]_clock_0, , FE1_q_a[12]_clock_enable_0, , , , , );
FE1_q_a[12] = FE1_q_a[12]_PORT_A_data_out[0];


--FE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X5_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[13]_PORT_A_data_in = BC2L37;
FE1_q_a[13]_PORT_A_data_in_reg = DFFE(FE1_q_a[13]_PORT_A_data_in, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[13]_PORT_A_address_reg = DFFE(FE1_q_a[13]_PORT_A_address, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_write_enable = !AB1L2;
FE1_q_a[13]_PORT_A_write_enable_reg = DFFE(FE1_q_a[13]_PORT_A_write_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_read_enable = AB1L2;
FE1_q_a[13]_PORT_A_read_enable_reg = DFFE(FE1_q_a[13]_PORT_A_read_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[13]_PORT_A_byte_mask, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_clock_0 = GLOBAL(A1L23);
FE1_q_a[13]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[13]_PORT_A_data_out = MEMORY(FE1_q_a[13]_PORT_A_data_in_reg, , FE1_q_a[13]_PORT_A_address_reg, , FE1_q_a[13]_PORT_A_write_enable_reg, FE1_q_a[13]_PORT_A_read_enable_reg, , , FE1_q_a[13]_PORT_A_byte_mask_reg, , FE1_q_a[13]_clock_0, , FE1_q_a[13]_clock_enable_0, , , , , );
FE1_q_a[13] = FE1_q_a[13]_PORT_A_data_out[0];


--FE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X14_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[14]_PORT_A_data_in = BC2L38;
FE1_q_a[14]_PORT_A_data_in_reg = DFFE(FE1_q_a[14]_PORT_A_data_in, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
FE1_q_a[14]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[14]_PORT_A_address_reg = DFFE(FE1_q_a[14]_PORT_A_address, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
FE1_q_a[14]_PORT_A_write_enable = !AB1L2;
FE1_q_a[14]_PORT_A_write_enable_reg = DFFE(FE1_q_a[14]_PORT_A_write_enable, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
FE1_q_a[14]_PORT_A_read_enable = AB1L2;
FE1_q_a[14]_PORT_A_read_enable_reg = DFFE(FE1_q_a[14]_PORT_A_read_enable, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
FE1_q_a[14]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[14]_PORT_A_byte_mask, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
FE1_q_a[14]_clock_0 = GLOBAL(A1L23);
FE1_q_a[14]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[14]_PORT_A_data_out = MEMORY(FE1_q_a[14]_PORT_A_data_in_reg, , FE1_q_a[14]_PORT_A_address_reg, , FE1_q_a[14]_PORT_A_write_enable_reg, FE1_q_a[14]_PORT_A_read_enable_reg, , , FE1_q_a[14]_PORT_A_byte_mask_reg, , FE1_q_a[14]_clock_0, , FE1_q_a[14]_clock_enable_0, , , , , );
FE1_q_a[14] = FE1_q_a[14]_PORT_A_data_out[0];


--FE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[15]_PORT_A_data_in = BC2L39;
FE1_q_a[15]_PORT_A_data_in_reg = DFFE(FE1_q_a[15]_PORT_A_data_in, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
FE1_q_a[15]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[15]_PORT_A_address_reg = DFFE(FE1_q_a[15]_PORT_A_address, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
FE1_q_a[15]_PORT_A_write_enable = !AB1L2;
FE1_q_a[15]_PORT_A_write_enable_reg = DFFE(FE1_q_a[15]_PORT_A_write_enable, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
FE1_q_a[15]_PORT_A_read_enable = AB1L2;
FE1_q_a[15]_PORT_A_read_enable_reg = DFFE(FE1_q_a[15]_PORT_A_read_enable, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
FE1_q_a[15]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[15]_PORT_A_byte_mask, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
FE1_q_a[15]_clock_0 = GLOBAL(A1L23);
FE1_q_a[15]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[15]_PORT_A_data_out = MEMORY(FE1_q_a[15]_PORT_A_data_in_reg, , FE1_q_a[15]_PORT_A_address_reg, , FE1_q_a[15]_PORT_A_write_enable_reg, FE1_q_a[15]_PORT_A_read_enable_reg, , , FE1_q_a[15]_PORT_A_byte_mask_reg, , FE1_q_a[15]_clock_0, , FE1_q_a[15]_clock_enable_0, , , , , );
FE1_q_a[15] = FE1_q_a[15]_PORT_A_data_out[0];


--FE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X26_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[16]_PORT_A_data_in = BC2L40;
FE1_q_a[16]_PORT_A_data_in_reg = DFFE(FE1_q_a[16]_PORT_A_data_in, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
FE1_q_a[16]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[16]_PORT_A_address_reg = DFFE(FE1_q_a[16]_PORT_A_address, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
FE1_q_a[16]_PORT_A_write_enable = !AB1L2;
FE1_q_a[16]_PORT_A_write_enable_reg = DFFE(FE1_q_a[16]_PORT_A_write_enable, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
FE1_q_a[16]_PORT_A_read_enable = AB1L2;
FE1_q_a[16]_PORT_A_read_enable_reg = DFFE(FE1_q_a[16]_PORT_A_read_enable, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
FE1_q_a[16]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[16]_PORT_A_byte_mask, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
FE1_q_a[16]_clock_0 = GLOBAL(A1L23);
FE1_q_a[16]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[16]_PORT_A_data_out = MEMORY(FE1_q_a[16]_PORT_A_data_in_reg, , FE1_q_a[16]_PORT_A_address_reg, , FE1_q_a[16]_PORT_A_write_enable_reg, FE1_q_a[16]_PORT_A_read_enable_reg, , , FE1_q_a[16]_PORT_A_byte_mask_reg, , FE1_q_a[16]_clock_0, , FE1_q_a[16]_clock_enable_0, , , , , );
FE1_q_a[16] = FE1_q_a[16]_PORT_A_data_out[0];


--FE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[5]_PORT_A_data_in = BC2L41;
FE1_q_a[5]_PORT_A_data_in_reg = DFFE(FE1_q_a[5]_PORT_A_data_in, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
FE1_q_a[5]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[5]_PORT_A_address_reg = DFFE(FE1_q_a[5]_PORT_A_address, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
FE1_q_a[5]_PORT_A_write_enable = !AB1L2;
FE1_q_a[5]_PORT_A_write_enable_reg = DFFE(FE1_q_a[5]_PORT_A_write_enable, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
FE1_q_a[5]_PORT_A_read_enable = AB1L2;
FE1_q_a[5]_PORT_A_read_enable_reg = DFFE(FE1_q_a[5]_PORT_A_read_enable, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
FE1_q_a[5]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[5]_PORT_A_byte_mask, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
FE1_q_a[5]_clock_0 = GLOBAL(A1L23);
FE1_q_a[5]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[5]_PORT_A_data_out = MEMORY(FE1_q_a[5]_PORT_A_data_in_reg, , FE1_q_a[5]_PORT_A_address_reg, , FE1_q_a[5]_PORT_A_write_enable_reg, FE1_q_a[5]_PORT_A_read_enable_reg, , , FE1_q_a[5]_PORT_A_byte_mask_reg, , FE1_q_a[5]_clock_0, , FE1_q_a[5]_clock_enable_0, , , , , );
FE1_q_a[5] = FE1_q_a[5]_PORT_A_data_out[0];


--FE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[8]_PORT_A_data_in = BC2L42;
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = !AB1L2;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = AB1L2;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[8] = FE1_q_a[8]_PORT_A_data_out[0];


--ZC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X22_Y7_N10
--register power-up is low

ZC1_F_pc[2] = DFFEAS(ZC1L675, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L2,  , !ZC1L702, ZC1L703);


--ZC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X18_Y8_N13
--register power-up is low

ZC1_D_iw[27] = DFFEAS(ZC1L664, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X18_Y8_N16
--register power-up is low

ZC1_D_iw[28] = DFFEAS(ZC1L665, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X16_Y8_N46
--register power-up is low

ZC1_D_iw[29] = DFFEAS(ZC1L666, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X16_Y8_N49
--register power-up is low

ZC1_D_iw[30] = DFFEAS(ZC1L667, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X16_Y8_N43
--register power-up is low

ZC1_D_iw[31] = DFFEAS(ZC1L668, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--FE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X5_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[10]_PORT_A_data_in = BC2L43;
FE1_q_a[10]_PORT_A_data_in_reg = DFFE(FE1_q_a[10]_PORT_A_data_in, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
FE1_q_a[10]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[10]_PORT_A_address_reg = DFFE(FE1_q_a[10]_PORT_A_address, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
FE1_q_a[10]_PORT_A_write_enable = !AB1L2;
FE1_q_a[10]_PORT_A_write_enable_reg = DFFE(FE1_q_a[10]_PORT_A_write_enable, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
FE1_q_a[10]_PORT_A_read_enable = AB1L2;
FE1_q_a[10]_PORT_A_read_enable_reg = DFFE(FE1_q_a[10]_PORT_A_read_enable, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
FE1_q_a[10]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[10]_PORT_A_byte_mask, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
FE1_q_a[10]_clock_0 = GLOBAL(A1L23);
FE1_q_a[10]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[10]_PORT_A_data_out = MEMORY(FE1_q_a[10]_PORT_A_data_in_reg, , FE1_q_a[10]_PORT_A_address_reg, , FE1_q_a[10]_PORT_A_write_enable_reg, FE1_q_a[10]_PORT_A_read_enable_reg, , , FE1_q_a[10]_PORT_A_byte_mask_reg, , FE1_q_a[10]_clock_0, , FE1_q_a[10]_clock_enable_0, , , , , );
FE1_q_a[10] = FE1_q_a[10]_PORT_A_data_out[0];


--FE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[18]_PORT_A_data_in = BC2L44;
FE1_q_a[18]_PORT_A_data_in_reg = DFFE(FE1_q_a[18]_PORT_A_data_in, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
FE1_q_a[18]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[18]_PORT_A_address_reg = DFFE(FE1_q_a[18]_PORT_A_address, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
FE1_q_a[18]_PORT_A_write_enable = !AB1L2;
FE1_q_a[18]_PORT_A_write_enable_reg = DFFE(FE1_q_a[18]_PORT_A_write_enable, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
FE1_q_a[18]_PORT_A_read_enable = AB1L2;
FE1_q_a[18]_PORT_A_read_enable_reg = DFFE(FE1_q_a[18]_PORT_A_read_enable, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
FE1_q_a[18]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[18]_PORT_A_byte_mask, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
FE1_q_a[18]_clock_0 = GLOBAL(A1L23);
FE1_q_a[18]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[18]_PORT_A_data_out = MEMORY(FE1_q_a[18]_PORT_A_data_in_reg, , FE1_q_a[18]_PORT_A_address_reg, , FE1_q_a[18]_PORT_A_write_enable_reg, FE1_q_a[18]_PORT_A_read_enable_reg, , , FE1_q_a[18]_PORT_A_byte_mask_reg, , FE1_q_a[18]_clock_0, , FE1_q_a[18]_clock_enable_0, , , , , );
FE1_q_a[18] = FE1_q_a[18]_PORT_A_data_out[0];


--ZC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X22_Y7_N49
--register power-up is low

ZC1_F_pc[7] = DFFEAS(ZC1L684, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L14,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X22_Y7_N52
--register power-up is low

ZC1_F_pc[6] = DFFEAS(ZC1L682, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L18,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X22_Y7_N43
--register power-up is low

ZC1_F_pc[5] = DFFEAS(ZC1L680, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L22,  , !ZC1L702, ZC1L703);


--FE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[9]_PORT_A_data_in = BC2L45;
FE1_q_a[9]_PORT_A_data_in_reg = DFFE(FE1_q_a[9]_PORT_A_data_in, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
FE1_q_a[9]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[9]_PORT_A_address_reg = DFFE(FE1_q_a[9]_PORT_A_address, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
FE1_q_a[9]_PORT_A_write_enable = !AB1L2;
FE1_q_a[9]_PORT_A_write_enable_reg = DFFE(FE1_q_a[9]_PORT_A_write_enable, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
FE1_q_a[9]_PORT_A_read_enable = AB1L2;
FE1_q_a[9]_PORT_A_read_enable_reg = DFFE(FE1_q_a[9]_PORT_A_read_enable, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
FE1_q_a[9]_PORT_A_byte_mask = BC2_src_data[33];
FE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[9]_PORT_A_byte_mask, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
FE1_q_a[9]_clock_0 = GLOBAL(A1L23);
FE1_q_a[9]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[9]_PORT_A_data_out = MEMORY(FE1_q_a[9]_PORT_A_data_in_reg, , FE1_q_a[9]_PORT_A_address_reg, , FE1_q_a[9]_PORT_A_write_enable_reg, FE1_q_a[9]_PORT_A_read_enable_reg, , , FE1_q_a[9]_PORT_A_byte_mask_reg, , FE1_q_a[9]_clock_0, , FE1_q_a[9]_clock_enable_0, , , , , );
FE1_q_a[9] = FE1_q_a[9]_PORT_A_data_out[0];


--ZC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X22_Y7_N25
--register power-up is low

ZC1_F_pc[4] = DFFEAS(ZC1L678, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L30,  , !ZC1L702, ZC1L703);


--FE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[17]_PORT_A_data_in = BC2L46;
FE1_q_a[17]_PORT_A_data_in_reg = DFFE(FE1_q_a[17]_PORT_A_data_in, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
FE1_q_a[17]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[17]_PORT_A_address_reg = DFFE(FE1_q_a[17]_PORT_A_address, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
FE1_q_a[17]_PORT_A_write_enable = !AB1L2;
FE1_q_a[17]_PORT_A_write_enable_reg = DFFE(FE1_q_a[17]_PORT_A_write_enable, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
FE1_q_a[17]_PORT_A_read_enable = AB1L2;
FE1_q_a[17]_PORT_A_read_enable_reg = DFFE(FE1_q_a[17]_PORT_A_read_enable, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
FE1_q_a[17]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[17]_PORT_A_byte_mask, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
FE1_q_a[17]_clock_0 = GLOBAL(A1L23);
FE1_q_a[17]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[17]_PORT_A_data_out = MEMORY(FE1_q_a[17]_PORT_A_data_in_reg, , FE1_q_a[17]_PORT_A_address_reg, , FE1_q_a[17]_PORT_A_write_enable_reg, FE1_q_a[17]_PORT_A_read_enable_reg, , , FE1_q_a[17]_PORT_A_byte_mask_reg, , FE1_q_a[17]_clock_0, , FE1_q_a[17]_clock_enable_0, , , , , );
FE1_q_a[17] = FE1_q_a[17]_PORT_A_data_out[0];


--FE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[19]_PORT_A_data_in = BC2L47;
FE1_q_a[19]_PORT_A_data_in_reg = DFFE(FE1_q_a[19]_PORT_A_data_in, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
FE1_q_a[19]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[19]_PORT_A_address_reg = DFFE(FE1_q_a[19]_PORT_A_address, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
FE1_q_a[19]_PORT_A_write_enable = !AB1L2;
FE1_q_a[19]_PORT_A_write_enable_reg = DFFE(FE1_q_a[19]_PORT_A_write_enable, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
FE1_q_a[19]_PORT_A_read_enable = AB1L2;
FE1_q_a[19]_PORT_A_read_enable_reg = DFFE(FE1_q_a[19]_PORT_A_read_enable, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
FE1_q_a[19]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[19]_PORT_A_byte_mask, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
FE1_q_a[19]_clock_0 = GLOBAL(A1L23);
FE1_q_a[19]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[19]_PORT_A_data_out = MEMORY(FE1_q_a[19]_PORT_A_data_in_reg, , FE1_q_a[19]_PORT_A_address_reg, , FE1_q_a[19]_PORT_A_write_enable_reg, FE1_q_a[19]_PORT_A_read_enable_reg, , , FE1_q_a[19]_PORT_A_byte_mask_reg, , FE1_q_a[19]_clock_0, , FE1_q_a[19]_clock_enable_0, , , , , );
FE1_q_a[19] = FE1_q_a[19]_PORT_A_data_out[0];


--FE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[20]_PORT_A_data_in = BC2L48;
FE1_q_a[20]_PORT_A_data_in_reg = DFFE(FE1_q_a[20]_PORT_A_data_in, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
FE1_q_a[20]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[20]_PORT_A_address_reg = DFFE(FE1_q_a[20]_PORT_A_address, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
FE1_q_a[20]_PORT_A_write_enable = !AB1L2;
FE1_q_a[20]_PORT_A_write_enable_reg = DFFE(FE1_q_a[20]_PORT_A_write_enable, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
FE1_q_a[20]_PORT_A_read_enable = AB1L2;
FE1_q_a[20]_PORT_A_read_enable_reg = DFFE(FE1_q_a[20]_PORT_A_read_enable, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
FE1_q_a[20]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[20]_PORT_A_byte_mask, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
FE1_q_a[20]_clock_0 = GLOBAL(A1L23);
FE1_q_a[20]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[20]_PORT_A_data_out = MEMORY(FE1_q_a[20]_PORT_A_data_in_reg, , FE1_q_a[20]_PORT_A_address_reg, , FE1_q_a[20]_PORT_A_write_enable_reg, FE1_q_a[20]_PORT_A_read_enable_reg, , , FE1_q_a[20]_PORT_A_byte_mask_reg, , FE1_q_a[20]_clock_0, , FE1_q_a[20]_clock_enable_0, , , , , );
FE1_q_a[20] = FE1_q_a[20]_PORT_A_data_out[0];


--FE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[21]_PORT_A_data_in = BC2L49;
FE1_q_a[21]_PORT_A_data_in_reg = DFFE(FE1_q_a[21]_PORT_A_data_in, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
FE1_q_a[21]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[21]_PORT_A_address_reg = DFFE(FE1_q_a[21]_PORT_A_address, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
FE1_q_a[21]_PORT_A_write_enable = !AB1L2;
FE1_q_a[21]_PORT_A_write_enable_reg = DFFE(FE1_q_a[21]_PORT_A_write_enable, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
FE1_q_a[21]_PORT_A_read_enable = AB1L2;
FE1_q_a[21]_PORT_A_read_enable_reg = DFFE(FE1_q_a[21]_PORT_A_read_enable, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
FE1_q_a[21]_PORT_A_byte_mask = BC2_src_data[34];
FE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[21]_PORT_A_byte_mask, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
FE1_q_a[21]_clock_0 = GLOBAL(A1L23);
FE1_q_a[21]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[21]_PORT_A_data_out = MEMORY(FE1_q_a[21]_PORT_A_data_in_reg, , FE1_q_a[21]_PORT_A_address_reg, , FE1_q_a[21]_PORT_A_write_enable_reg, FE1_q_a[21]_PORT_A_read_enable_reg, , , FE1_q_a[21]_PORT_A_byte_mask_reg, , FE1_q_a[21]_clock_0, , FE1_q_a[21]_clock_enable_0, , , , , );
FE1_q_a[21] = FE1_q_a[21]_PORT_A_data_out[0];


--ZC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X25_Y6_N1
--register power-up is low

ZC1_E_shift_rot_result[18] = DFFEAS(ZC1L470, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[18],  ,  , ZC1_E_new_inst);


--FE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[6]_PORT_A_data_in = BC2L50;
FE1_q_a[6]_PORT_A_data_in_reg = DFFE(FE1_q_a[6]_PORT_A_data_in, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
FE1_q_a[6]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[6]_PORT_A_address_reg = DFFE(FE1_q_a[6]_PORT_A_address, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
FE1_q_a[6]_PORT_A_write_enable = !AB1L2;
FE1_q_a[6]_PORT_A_write_enable_reg = DFFE(FE1_q_a[6]_PORT_A_write_enable, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
FE1_q_a[6]_PORT_A_read_enable = AB1L2;
FE1_q_a[6]_PORT_A_read_enable_reg = DFFE(FE1_q_a[6]_PORT_A_read_enable, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
FE1_q_a[6]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[6]_PORT_A_byte_mask, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
FE1_q_a[6]_clock_0 = GLOBAL(A1L23);
FE1_q_a[6]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[6]_PORT_A_data_out = MEMORY(FE1_q_a[6]_PORT_A_data_in_reg, , FE1_q_a[6]_PORT_A_address_reg, , FE1_q_a[6]_PORT_A_write_enable_reg, FE1_q_a[6]_PORT_A_read_enable_reg, , , FE1_q_a[6]_PORT_A_byte_mask_reg, , FE1_q_a[6]_clock_0, , FE1_q_a[6]_clock_enable_0, , , , , );
FE1_q_a[6] = FE1_q_a[6]_PORT_A_data_out[0];


--ZC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X22_Y7_N46
--register power-up is low

ZC1_F_pc[0] = DFFEAS(ZC1L671, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L54,  , !ZC1L702, ZC1L703);


--ZC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X22_Y7_N22
--register power-up is low

ZC1_F_pc[1] = DFFEAS(ZC1L673, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L58,  , !ZC1L702, ZC1L703);


--FE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[7]_PORT_A_data_in = BC2L51;
FE1_q_a[7]_PORT_A_data_in_reg = DFFE(FE1_q_a[7]_PORT_A_data_in, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
FE1_q_a[7]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[7]_PORT_A_address_reg = DFFE(FE1_q_a[7]_PORT_A_address, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
FE1_q_a[7]_PORT_A_write_enable = !AB1L2;
FE1_q_a[7]_PORT_A_write_enable_reg = DFFE(FE1_q_a[7]_PORT_A_write_enable, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
FE1_q_a[7]_PORT_A_read_enable = AB1L2;
FE1_q_a[7]_PORT_A_read_enable_reg = DFFE(FE1_q_a[7]_PORT_A_read_enable, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
FE1_q_a[7]_PORT_A_byte_mask = BC2_src_data[32];
FE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[7]_PORT_A_byte_mask, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
FE1_q_a[7]_clock_0 = GLOBAL(A1L23);
FE1_q_a[7]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[7]_PORT_A_data_out = MEMORY(FE1_q_a[7]_PORT_A_data_in_reg, , FE1_q_a[7]_PORT_A_address_reg, , FE1_q_a[7]_PORT_A_write_enable_reg, FE1_q_a[7]_PORT_A_read_enable_reg, , , FE1_q_a[7]_PORT_A_byte_mask_reg, , FE1_q_a[7]_clock_0, , FE1_q_a[7]_clock_enable_0, , , , , );
FE1_q_a[7] = FE1_q_a[7]_PORT_A_data_out[0];


--U1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1] at FF_X17_Y6_N2
--register power-up is low

U1_avalon_readdata[1] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[1],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[1] at FF_X15_Y6_N22
--register power-up is low

UB1_data_reg[1] = DFFEAS(UB1L21, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N14
--register power-up is low

VB1_av_readdata_pre[1] = DFFEAS(VB1L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , W1_read_0);


--U1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[2] at FF_X16_Y6_N8
--register power-up is low

U1_avalon_readdata[2] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[2],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[2] at FF_X15_Y6_N25
--register power-up is low

UB1_data_reg[2] = DFFEAS(UB1L22, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X9_Y6_N37
--register power-up is low

VB1_av_readdata_pre[2] = DFFEAS(VB1L7, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , W1_read_0);


--U1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[3] at FF_X16_Y6_N14
--register power-up is low

U1_avalon_readdata[3] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[3],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[3] at FF_X15_Y6_N28
--register power-up is low

UB1_data_reg[3] = DFFEAS(UB1L23, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N8
--register power-up is low

VB1_av_readdata_pre[3] = DFFEAS(VB1L9, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , W1_read_0);


--U1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[4] at FF_X16_Y6_N55
--register power-up is low

U1_avalon_readdata[4] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[4],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[4] at FF_X15_Y6_N56
--register power-up is low

UB1_data_reg[4] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid, UB1L24,  , UB1L2, VCC);


--VB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X9_Y6_N26
--register power-up is low

VB1_av_readdata_pre[4] = DFFEAS(VB1L11, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , W1_read_0);


--U1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5] at FF_X17_Y6_N43
--register power-up is low

U1_avalon_readdata[5] = DFFEAS(U1L56, GLOBAL(A1L23),  ,  , U1L48,  ,  , BB1_r_sync_rst,  );


--UB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[5] at FF_X15_Y6_N58
--register power-up is low

UB1_data_reg[5] = DFFEAS(UB1L25, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X11_Y6_N23
--register power-up is low

VB1_av_readdata_pre[5] = DFFEAS(VB1L13, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , W1_read_0);


--U1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6] at FF_X16_Y6_N50
--register power-up is low

U1_avalon_readdata[6] = DFFEAS(U1L58, GLOBAL(A1L23),  ,  , U1L48,  ,  , BB1_r_sync_rst,  );


--UB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[6] at FF_X15_Y6_N5
--register power-up is low

UB1_data_reg[6] = DFFEAS(UB1L26, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X9_Y6_N47
--register power-up is low

VB1_av_readdata_pre[6] = DFFEAS(VB1L15, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , W1_read_0);


--U1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[7] at FF_X16_Y6_N40
--register power-up is low

U1_avalon_readdata[7] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[7],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[7] at FF_X15_Y6_N19
--register power-up is low

UB1_data_reg[7] = DFFEAS(UB1L27, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--VB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y6_N49
--register power-up is low

VB1_av_readdata_pre[7] = DFFEAS(VB1L17, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , W1_read_0);


--U1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[8] at FF_X15_Y8_N5
--register power-up is low

U1_avalon_readdata[8] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[8],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[8] at FF_X15_Y6_N52
--register power-up is low

UB1_data_reg[8] = DFFEAS(UB1L28, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--CD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y6_N49
--register power-up is low

CD1_readdata[4] = DFFEAS(CD1L25, GLOBAL(A1L23),  ,  ,  , EE1_q_a[4],  ,  , !CD1_address[8]);


--CD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y5_N53
--register power-up is low

CD1_readdata[2] = DFFEAS(CD1L82, GLOBAL(A1L23),  ,  ,  , EE1_q_a[2],  ,  , !CD1_address[8]);


--CD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y5_N49
--register power-up is low

CD1_readdata[3] = DFFEAS(CD1L83, GLOBAL(A1L23),  ,  ,  , EE1_q_a[3],  ,  , !CD1_address[8]);


--U1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9] at FF_X17_Y6_N25
--register power-up is low

U1_avalon_readdata[9] = DFFEAS(U1L62, GLOBAL(A1L23),  ,  , U1L48,  ,  , BB1_r_sync_rst,  );


--UB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[9] at FF_X15_Y6_N7
--register power-up is low

UB1_data_reg[9] = DFFEAS(UB1L29, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X3_Y1_N19
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L5, DB1L15, !Q1_clr_reg, !S1_state[4], DB1L63);


--WD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y5_N59
--register power-up is low

WD1_sr[4] = DFFEAS(WD1L61, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y5_N46
--register power-up is low

JD1_break_readreg[2] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[2],  , JD1L47, VCC);


--TD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X4_Y5_N47
--register power-up is low

TD1_MonDReg[2] = DFFEAS(TD1L54, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[2],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X7_Y5_N40
--register power-up is low

TD1_MonAReg[5] = DFFEAS(TD1L23, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[29],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X7_Y5_N43
--register power-up is low

TD1_MonAReg[6] = DFFEAS(TD1L27, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[30],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X7_Y5_N46
--register power-up is low

TD1_MonAReg[7] = DFFEAS(TD1L31, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[31],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X7_Y5_N49
--register power-up is low

TD1_MonAReg[8] = DFFEAS(TD1L35, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[32],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X7_Y5_N52
--register power-up is low

TD1_MonAReg[9] = DFFEAS(TD1L19, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[33],  ,  , VD1_take_action_ocimem_a);


--TD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X7_Y5_N30
TD1L7_adder_eqn = ( TD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
TD1L7 = SUM(TD1L7_adder_eqn);

--TD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X7_Y5_N30
TD1L8_adder_eqn = ( TD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
TD1L8 = CARRY(TD1L8_adder_eqn);


--TD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X7_Y5_N36
TD1L11_adder_eqn = ( TD1_MonAReg[4] ) + ( GND ) + ( TD1L16 );
TD1L11 = SUM(TD1L11_adder_eqn);

--TD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X7_Y5_N36
TD1L12_adder_eqn = ( TD1_MonAReg[4] ) + ( GND ) + ( TD1L16 );
TD1L12 = CARRY(TD1L12_adder_eqn);


--TD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X7_Y5_N33
TD1L15_adder_eqn = ( TD1_MonAReg[3] ) + ( GND ) + ( TD1L8 );
TD1L15 = SUM(TD1L15_adder_eqn);

--TD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X7_Y5_N33
TD1L16_adder_eqn = ( TD1_MonAReg[3] ) + ( GND ) + ( TD1L8 );
TD1L16 = CARRY(TD1L16_adder_eqn);


--HE1_q_a[0] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
HE1_q_a[0]_PORT_A_data_in = BUS(U1_write_data[0], U1_write_data[1], U1_write_data[2], U1_write_data[3], U1_write_data[4]);
HE1_q_a[0]_PORT_A_data_in_reg = DFFE(HE1_q_a[0]_PORT_A_data_in, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[0]_PORT_A_address_reg = DFFE(HE1_q_a[0]_PORT_A_address, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[0]_PORT_A_write_enable_reg = DFFE(HE1_q_a[0]_PORT_A_write_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_read_enable = VCC;
HE1_q_a[0]_PORT_A_read_enable_reg = DFFE(HE1_q_a[0]_PORT_A_read_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_clock_0 = GLOBAL(A1L23);
HE1_q_a[0]_PORT_A_data_out = MEMORY(HE1_q_a[0]_PORT_A_data_in_reg, , HE1_q_a[0]_PORT_A_address_reg, , HE1_q_a[0]_PORT_A_write_enable_reg, HE1_q_a[0]_PORT_A_read_enable_reg, , , , , HE1_q_a[0]_clock_0, , , , , , , );
HE1_q_a[0]_PORT_A_data_out_reg = DFFE(HE1_q_a[0]_PORT_A_data_out, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0] = HE1_q_a[0]_PORT_A_data_out_reg[0];

--HE1_q_a[4] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4] at M10K_X14_Y4_N0
HE1_q_a[0]_PORT_A_data_in = BUS(U1_write_data[0], U1_write_data[1], U1_write_data[2], U1_write_data[3], U1_write_data[4]);
HE1_q_a[0]_PORT_A_data_in_reg = DFFE(HE1_q_a[0]_PORT_A_data_in, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[0]_PORT_A_address_reg = DFFE(HE1_q_a[0]_PORT_A_address, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[0]_PORT_A_write_enable_reg = DFFE(HE1_q_a[0]_PORT_A_write_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_read_enable = VCC;
HE1_q_a[0]_PORT_A_read_enable_reg = DFFE(HE1_q_a[0]_PORT_A_read_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_clock_0 = GLOBAL(A1L23);
HE1_q_a[0]_PORT_A_data_out = MEMORY(HE1_q_a[0]_PORT_A_data_in_reg, , HE1_q_a[0]_PORT_A_address_reg, , HE1_q_a[0]_PORT_A_write_enable_reg, HE1_q_a[0]_PORT_A_read_enable_reg, , , , , HE1_q_a[0]_clock_0, , , , , , , );
HE1_q_a[0]_PORT_A_data_out_reg = DFFE(HE1_q_a[0]_PORT_A_data_out, HE1_q_a[0]_clock_0, , , );
HE1_q_a[4] = HE1_q_a[0]_PORT_A_data_out_reg[4];

--HE1_q_a[3] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3] at M10K_X14_Y4_N0
HE1_q_a[0]_PORT_A_data_in = BUS(U1_write_data[0], U1_write_data[1], U1_write_data[2], U1_write_data[3], U1_write_data[4]);
HE1_q_a[0]_PORT_A_data_in_reg = DFFE(HE1_q_a[0]_PORT_A_data_in, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[0]_PORT_A_address_reg = DFFE(HE1_q_a[0]_PORT_A_address, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[0]_PORT_A_write_enable_reg = DFFE(HE1_q_a[0]_PORT_A_write_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_read_enable = VCC;
HE1_q_a[0]_PORT_A_read_enable_reg = DFFE(HE1_q_a[0]_PORT_A_read_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_clock_0 = GLOBAL(A1L23);
HE1_q_a[0]_PORT_A_data_out = MEMORY(HE1_q_a[0]_PORT_A_data_in_reg, , HE1_q_a[0]_PORT_A_address_reg, , HE1_q_a[0]_PORT_A_write_enable_reg, HE1_q_a[0]_PORT_A_read_enable_reg, , , , , HE1_q_a[0]_clock_0, , , , , , , );
HE1_q_a[0]_PORT_A_data_out_reg = DFFE(HE1_q_a[0]_PORT_A_data_out, HE1_q_a[0]_clock_0, , , );
HE1_q_a[3] = HE1_q_a[0]_PORT_A_data_out_reg[3];

--HE1_q_a[2] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2] at M10K_X14_Y4_N0
HE1_q_a[0]_PORT_A_data_in = BUS(U1_write_data[0], U1_write_data[1], U1_write_data[2], U1_write_data[3], U1_write_data[4]);
HE1_q_a[0]_PORT_A_data_in_reg = DFFE(HE1_q_a[0]_PORT_A_data_in, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[0]_PORT_A_address_reg = DFFE(HE1_q_a[0]_PORT_A_address, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[0]_PORT_A_write_enable_reg = DFFE(HE1_q_a[0]_PORT_A_write_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_read_enable = VCC;
HE1_q_a[0]_PORT_A_read_enable_reg = DFFE(HE1_q_a[0]_PORT_A_read_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_clock_0 = GLOBAL(A1L23);
HE1_q_a[0]_PORT_A_data_out = MEMORY(HE1_q_a[0]_PORT_A_data_in_reg, , HE1_q_a[0]_PORT_A_address_reg, , HE1_q_a[0]_PORT_A_write_enable_reg, HE1_q_a[0]_PORT_A_read_enable_reg, , , , , HE1_q_a[0]_clock_0, , , , , , , );
HE1_q_a[0]_PORT_A_data_out_reg = DFFE(HE1_q_a[0]_PORT_A_data_out, HE1_q_a[0]_clock_0, , , );
HE1_q_a[2] = HE1_q_a[0]_PORT_A_data_out_reg[2];

--HE1_q_a[1] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1] at M10K_X14_Y4_N0
HE1_q_a[0]_PORT_A_data_in = BUS(U1_write_data[0], U1_write_data[1], U1_write_data[2], U1_write_data[3], U1_write_data[4]);
HE1_q_a[0]_PORT_A_data_in_reg = DFFE(HE1_q_a[0]_PORT_A_data_in, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[0]_PORT_A_address_reg = DFFE(HE1_q_a[0]_PORT_A_address, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[0]_PORT_A_write_enable_reg = DFFE(HE1_q_a[0]_PORT_A_write_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_PORT_A_read_enable = VCC;
HE1_q_a[0]_PORT_A_read_enable_reg = DFFE(HE1_q_a[0]_PORT_A_read_enable, HE1_q_a[0]_clock_0, , , );
HE1_q_a[0]_clock_0 = GLOBAL(A1L23);
HE1_q_a[0]_PORT_A_data_out = MEMORY(HE1_q_a[0]_PORT_A_data_in_reg, , HE1_q_a[0]_PORT_A_address_reg, , HE1_q_a[0]_PORT_A_write_enable_reg, HE1_q_a[0]_PORT_A_read_enable_reg, , , , , HE1_q_a[0]_clock_0, , , , , , , );
HE1_q_a[0]_PORT_A_data_out_reg = DFFE(HE1_q_a[0]_PORT_A_data_out, HE1_q_a[0]_clock_0, , , );
HE1_q_a[1] = HE1_q_a[0]_PORT_A_data_out_reg[1];


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];

--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[0]_PORT_B_data_out[7];

--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[0]_PORT_B_data_out[6];

--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[0]_PORT_B_data_out[5];

--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[0]_PORT_B_data_out[4];

--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[0]_PORT_B_data_out[3];

--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[0]_PORT_B_data_out[2];

--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y6_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = W1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L23);
NB2_q_b[0]_clock_1 = GLOBAL(A1L23);
NB2_q_b[0]_clock_enable_0 = W1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = W1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[0]_PORT_B_data_out[1];


--ZC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X28_Y6_N36
ZC1L138_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_invert_arith_src_msb $ (ZC1_E_src2[31])) ) + ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_src1[31]) ) + ( ZC1L143 );
ZC1L138 = SUM(ZC1L138_adder_eqn);

--ZC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X28_Y6_N36
ZC1L139_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_invert_arith_src_msb $ (ZC1_E_src2[31])) ) + ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_src1[31]) ) + ( ZC1L143 );
ZC1L139 = CARRY(ZC1L139_adder_eqn);


--FD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[0] = FD1_q_b[0]_PORT_B_data_out[0];

--FD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[31] = FD1_q_b[0]_PORT_B_data_out[31];

--FD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[30] = FD1_q_b[0]_PORT_B_data_out[30];

--FD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[29] = FD1_q_b[0]_PORT_B_data_out[29];

--FD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[28] = FD1_q_b[0]_PORT_B_data_out[28];

--FD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[27] = FD1_q_b[0]_PORT_B_data_out[27];

--FD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[26] = FD1_q_b[0]_PORT_B_data_out[26];

--FD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[25] = FD1_q_b[0]_PORT_B_data_out[25];

--FD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[24] = FD1_q_b[0]_PORT_B_data_out[24];

--FD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[23] = FD1_q_b[0]_PORT_B_data_out[23];

--FD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[22] = FD1_q_b[0]_PORT_B_data_out[22];

--FD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[21] = FD1_q_b[0]_PORT_B_data_out[21];

--FD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[20] = FD1_q_b[0]_PORT_B_data_out[20];

--FD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[19] = FD1_q_b[0]_PORT_B_data_out[19];

--FD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[18] = FD1_q_b[0]_PORT_B_data_out[18];

--FD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[17] = FD1_q_b[0]_PORT_B_data_out[17];

--FD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[16] = FD1_q_b[0]_PORT_B_data_out[16];

--FD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[15] = FD1_q_b[0]_PORT_B_data_out[15];

--FD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[14] = FD1_q_b[0]_PORT_B_data_out[14];

--FD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[13] = FD1_q_b[0]_PORT_B_data_out[13];

--FD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[12] = FD1_q_b[0]_PORT_B_data_out[12];

--FD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[11] = FD1_q_b[0]_PORT_B_data_out[11];

--FD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[10] = FD1_q_b[0]_PORT_B_data_out[10];

--FD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[9] = FD1_q_b[0]_PORT_B_data_out[9];

--FD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[8] = FD1_q_b[0]_PORT_B_data_out[8];

--FD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[7] = FD1_q_b[0]_PORT_B_data_out[7];

--FD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[6] = FD1_q_b[0]_PORT_B_data_out[6];

--FD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[5] = FD1_q_b[0]_PORT_B_data_out[5];

--FD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[4] = FD1_q_b[0]_PORT_B_data_out[4];

--FD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[3] = FD1_q_b[0]_PORT_B_data_out[3];

--FD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[2] = FD1_q_b[0]_PORT_B_data_out[2];

--FD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
FD1_q_b[0]_PORT_A_data_in = BUS(ZC1L848, ZC1L852, ZC1L853, ZC1L854, ZC1L855, ZC1L856, ZC1L857, ZC1L858, ZC1L859, ZC1L860, ZC1L861, ZC1L862, ZC1L863, ZC1L864, ZC1L865, ZC1L866, ZC1L867, ZC1L868, ZC1L869, ZC1L870, ZC1L871, ZC1L872, ZC1L873, ZC1L874, ZC1L875, ZC1L876, ZC1L877, ZC1L878, ZC1L879, ZC1L880, ZC1L881, ZC1L882, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[1] = FD1_q_b[0]_PORT_B_data_out[1];


--ZC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X25_Y6_N47
--register power-up is low

ZC1_E_shift_rot_result[31] = DFFEAS(ZC1L483, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[31],  ,  , ZC1_E_new_inst);


--CD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X10_Y5_N52
--register power-up is low

CD1_readdata[22] = DFFEAS(CD1L61, GLOBAL(A1L23),  ,  ,  , EE1_q_a[22],  ,  , !CD1_address[8]);


--ZC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X23_Y8_N26
--register power-up is low

ZC1_d_writedata[22] = DFFEAS(ZC1L1057, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[22],  ,  , ZC1L579);


--CD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X10_Y5_N31
--register power-up is low

CD1_readdata[23] = DFFEAS(CD1L63, GLOBAL(A1L23),  ,  ,  , EE1_q_a[23],  ,  , !CD1_address[8]);


--ZC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X23_Y8_N55
--register power-up is low

ZC1_d_writedata[23] = DFFEAS(ZC1L1059, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[23],  ,  , ZC1L579);


--CD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X10_Y5_N34
--register power-up is low

CD1_readdata[24] = DFFEAS(CD1L65, GLOBAL(A1L23),  ,  ,  , EE1_q_a[24],  ,  , !CD1_address[8]);


--CD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X10_Y5_N1
--register power-up is low

CD1_readdata[25] = DFFEAS(CD1L67, GLOBAL(A1L23),  ,  ,  , EE1_q_a[25],  ,  , !CD1_address[8]);


--CD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X10_Y5_N4
--register power-up is low

CD1_readdata[26] = DFFEAS(CD1L69, GLOBAL(A1L23),  ,  ,  , EE1_q_a[26],  ,  , !CD1_address[8]);


--WD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y4_N29
--register power-up is low

WD1_sr[17] = DFFEAS(WD1L66, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--TD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X7_Y5_N2
--register power-up is low

TD1_MonAReg[10] = DFFEAS(TD1L3, GLOBAL(A1L23),  ,  , VD1L63, VD1_jdo[17],  ,  , VD1_take_action_ocimem_a);


--TD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X7_Y5_N51
TD1L19_adder_eqn = ( TD1_MonAReg[9] ) + ( GND ) + ( TD1L36 );
TD1L19 = SUM(TD1L19_adder_eqn);

--TD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X7_Y5_N51
TD1L20_adder_eqn = ( TD1_MonAReg[9] ) + ( GND ) + ( TD1L36 );
TD1L20 = CARRY(TD1L20_adder_eqn);


--NC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X16_Y4_N2
--register power-up is low

NC2_burst_uncompress_address_offset[0] = DFFEAS(NC2L6, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2L1, A1L109,  ,  , !SB2_mem[0][42]);


--CD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X10_Y5_N19
--register power-up is low

CD1_readdata[11] = DFFEAS(CD1L39, GLOBAL(A1L23),  ,  ,  , EE1_q_a[11],  ,  , !CD1_address[8]);


--ZC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X21_Y8_N16
--register power-up is low

ZC1_d_writedata[11] = DFFEAS(ZC1L1035, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[11],  ,  , ZC1L238);


--CD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y5_N25
--register power-up is low

CD1_readdata[12] = DFFEAS(CD1L41, GLOBAL(A1L23),  ,  ,  , EE1_q_a[12],  ,  , !CD1_address[8]);


--ZC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X21_Y8_N10
--register power-up is low

ZC1_d_writedata[12] = DFFEAS(ZC1L1037, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[12],  ,  , ZC1L238);


--CD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X10_Y5_N22
--register power-up is low

CD1_readdata[13] = DFFEAS(CD1L43, GLOBAL(A1L23),  ,  ,  , EE1_q_a[13],  ,  , !CD1_address[8]);


--ZC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X21_Y8_N5
--register power-up is low

ZC1_d_writedata[13] = DFFEAS(ZC1L1039, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[13],  ,  , ZC1L238);


--CD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X10_Y5_N13
--register power-up is low

CD1_readdata[14] = DFFEAS(CD1L45, GLOBAL(A1L23),  ,  ,  , EE1_q_a[14],  ,  , !CD1_address[8]);


--ZC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X21_Y8_N58
--register power-up is low

ZC1_d_writedata[14] = DFFEAS(ZC1L1041, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[14],  ,  , ZC1L238);


--CD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X10_Y5_N16
--register power-up is low

CD1_readdata[15] = DFFEAS(CD1L47, GLOBAL(A1L23),  ,  ,  , EE1_q_a[15],  ,  , !CD1_address[8]);


--ZC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X21_Y8_N41
--register power-up is low

ZC1_d_writedata[15] = DFFEAS(ZC1L1043, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[15],  ,  , ZC1L238);


--CD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X10_Y5_N43
--register power-up is low

CD1_readdata[16] = DFFEAS(CD1L49, GLOBAL(A1L23),  ,  ,  , EE1_q_a[16],  ,  , !CD1_address[8]);


--ZC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X23_Y8_N28
--register power-up is low

ZC1_d_writedata[16] = DFFEAS(ZC1L1045, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[16],  ,  , ZC1L579);


--CD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X12_Y5_N52
--register power-up is low

CD1_readdata[5] = DFFEAS(CD1L27, GLOBAL(A1L23),  ,  ,  , EE1_q_a[5],  ,  , !CD1_address[8]);


--CD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y5_N10
--register power-up is low

CD1_readdata[8] = DFFEAS(CD1L33, GLOBAL(A1L23),  ,  ,  , EE1_q_a[8],  ,  , !CD1_address[8]);


--FE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[27]_PORT_A_data_in = BC2L52;
FE1_q_a[27]_PORT_A_data_in_reg = DFFE(FE1_q_a[27]_PORT_A_data_in, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
FE1_q_a[27]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[27]_PORT_A_address_reg = DFFE(FE1_q_a[27]_PORT_A_address, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
FE1_q_a[27]_PORT_A_write_enable = !AB1L2;
FE1_q_a[27]_PORT_A_write_enable_reg = DFFE(FE1_q_a[27]_PORT_A_write_enable, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
FE1_q_a[27]_PORT_A_read_enable = AB1L2;
FE1_q_a[27]_PORT_A_read_enable_reg = DFFE(FE1_q_a[27]_PORT_A_read_enable, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
FE1_q_a[27]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[27]_PORT_A_byte_mask, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
FE1_q_a[27]_clock_0 = GLOBAL(A1L23);
FE1_q_a[27]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[27]_PORT_A_data_out = MEMORY(FE1_q_a[27]_PORT_A_data_in_reg, , FE1_q_a[27]_PORT_A_address_reg, , FE1_q_a[27]_PORT_A_write_enable_reg, FE1_q_a[27]_PORT_A_read_enable_reg, , , FE1_q_a[27]_PORT_A_byte_mask_reg, , FE1_q_a[27]_clock_0, , FE1_q_a[27]_clock_enable_0, , , , , );
FE1_q_a[27] = FE1_q_a[27]_PORT_A_data_out[0];


--FE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[28]_PORT_A_data_in = BC2L53;
FE1_q_a[28]_PORT_A_data_in_reg = DFFE(FE1_q_a[28]_PORT_A_data_in, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
FE1_q_a[28]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[28]_PORT_A_address_reg = DFFE(FE1_q_a[28]_PORT_A_address, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
FE1_q_a[28]_PORT_A_write_enable = !AB1L2;
FE1_q_a[28]_PORT_A_write_enable_reg = DFFE(FE1_q_a[28]_PORT_A_write_enable, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
FE1_q_a[28]_PORT_A_read_enable = AB1L2;
FE1_q_a[28]_PORT_A_read_enable_reg = DFFE(FE1_q_a[28]_PORT_A_read_enable, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
FE1_q_a[28]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[28]_PORT_A_byte_mask, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
FE1_q_a[28]_clock_0 = GLOBAL(A1L23);
FE1_q_a[28]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[28]_PORT_A_data_out = MEMORY(FE1_q_a[28]_PORT_A_data_in_reg, , FE1_q_a[28]_PORT_A_address_reg, , FE1_q_a[28]_PORT_A_write_enable_reg, FE1_q_a[28]_PORT_A_read_enable_reg, , , FE1_q_a[28]_PORT_A_byte_mask_reg, , FE1_q_a[28]_clock_0, , FE1_q_a[28]_clock_enable_0, , , , , );
FE1_q_a[28] = FE1_q_a[28]_PORT_A_data_out[0];


--FE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[29]_PORT_A_data_in = BC2L54;
FE1_q_a[29]_PORT_A_data_in_reg = DFFE(FE1_q_a[29]_PORT_A_data_in, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
FE1_q_a[29]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[29]_PORT_A_address_reg = DFFE(FE1_q_a[29]_PORT_A_address, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
FE1_q_a[29]_PORT_A_write_enable = !AB1L2;
FE1_q_a[29]_PORT_A_write_enable_reg = DFFE(FE1_q_a[29]_PORT_A_write_enable, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
FE1_q_a[29]_PORT_A_read_enable = AB1L2;
FE1_q_a[29]_PORT_A_read_enable_reg = DFFE(FE1_q_a[29]_PORT_A_read_enable, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
FE1_q_a[29]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[29]_PORT_A_byte_mask, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
FE1_q_a[29]_clock_0 = GLOBAL(A1L23);
FE1_q_a[29]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[29]_PORT_A_data_out = MEMORY(FE1_q_a[29]_PORT_A_data_in_reg, , FE1_q_a[29]_PORT_A_address_reg, , FE1_q_a[29]_PORT_A_write_enable_reg, FE1_q_a[29]_PORT_A_read_enable_reg, , , FE1_q_a[29]_PORT_A_byte_mask_reg, , FE1_q_a[29]_clock_0, , FE1_q_a[29]_clock_enable_0, , , , , );
FE1_q_a[29] = FE1_q_a[29]_PORT_A_data_out[0];


--FE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[30]_PORT_A_data_in = BC2L55;
FE1_q_a[30]_PORT_A_data_in_reg = DFFE(FE1_q_a[30]_PORT_A_data_in, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
FE1_q_a[30]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[30]_PORT_A_address_reg = DFFE(FE1_q_a[30]_PORT_A_address, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
FE1_q_a[30]_PORT_A_write_enable = !AB1L2;
FE1_q_a[30]_PORT_A_write_enable_reg = DFFE(FE1_q_a[30]_PORT_A_write_enable, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
FE1_q_a[30]_PORT_A_read_enable = AB1L2;
FE1_q_a[30]_PORT_A_read_enable_reg = DFFE(FE1_q_a[30]_PORT_A_read_enable, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
FE1_q_a[30]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[30]_PORT_A_byte_mask, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
FE1_q_a[30]_clock_0 = GLOBAL(A1L23);
FE1_q_a[30]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[30]_PORT_A_data_out = MEMORY(FE1_q_a[30]_PORT_A_data_in_reg, , FE1_q_a[30]_PORT_A_address_reg, , FE1_q_a[30]_PORT_A_write_enable_reg, FE1_q_a[30]_PORT_A_read_enable_reg, , , FE1_q_a[30]_PORT_A_byte_mask_reg, , FE1_q_a[30]_clock_0, , FE1_q_a[30]_clock_enable_0, , , , , );
FE1_q_a[30] = FE1_q_a[30]_PORT_A_data_out[0];


--FE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[31]_PORT_A_data_in = BC2L56;
FE1_q_a[31]_PORT_A_data_in_reg = DFFE(FE1_q_a[31]_PORT_A_data_in, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
FE1_q_a[31]_PORT_A_address = BUS(BC2_src_data[38], BC2_src_data[39], BC2_src_data[40], BC2_src_data[41], BC2_src_data[42], BC2_src_data[43], BC2_src_data[44], BC2_src_data[45], BC2_src_data[46], BC2_src_data[47], BC2_src_data[48], BC2_src_data[49], BC2_src_data[50]);
FE1_q_a[31]_PORT_A_address_reg = DFFE(FE1_q_a[31]_PORT_A_address, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
FE1_q_a[31]_PORT_A_write_enable = !AB1L2;
FE1_q_a[31]_PORT_A_write_enable_reg = DFFE(FE1_q_a[31]_PORT_A_write_enable, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
FE1_q_a[31]_PORT_A_read_enable = AB1L2;
FE1_q_a[31]_PORT_A_read_enable_reg = DFFE(FE1_q_a[31]_PORT_A_read_enable, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
FE1_q_a[31]_PORT_A_byte_mask = BC2_src_data[35];
FE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[31]_PORT_A_byte_mask, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
FE1_q_a[31]_clock_0 = GLOBAL(A1L23);
FE1_q_a[31]_clock_enable_0 = !BB1_r_early_rst;
FE1_q_a[31]_PORT_A_data_out = MEMORY(FE1_q_a[31]_PORT_A_data_in_reg, , FE1_q_a[31]_PORT_A_address_reg, , FE1_q_a[31]_PORT_A_write_enable_reg, FE1_q_a[31]_PORT_A_read_enable_reg, , , FE1_q_a[31]_PORT_A_byte_mask_reg, , FE1_q_a[31]_clock_0, , FE1_q_a[31]_clock_enable_0, , , , , );
FE1_q_a[31] = FE1_q_a[31]_PORT_A_data_out[0];


--CD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X10_Y5_N46
--register power-up is low

CD1_readdata[10] = DFFEAS(CD1L37, GLOBAL(A1L23),  ,  ,  , EE1_q_a[10],  ,  , !CD1_address[8]);


--ZC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X21_Y8_N34
--register power-up is low

ZC1_d_writedata[10] = DFFEAS(ZC1L1033, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[10],  ,  , ZC1L238);


--U1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[10] at FF_X16_Y6_N23
--register power-up is low

U1_avalon_readdata[10] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[10],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[10] at FF_X15_Y6_N11
--register power-up is low

UB1_data_reg[10] = DFFEAS(UB1L30, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--U1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[12] at FF_X15_Y8_N47
--register power-up is low

U1_avalon_readdata[12] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[12],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[12] at FF_X15_Y6_N37
--register power-up is low

UB1_data_reg[12] = DFFEAS(UB1L31, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--CD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X10_Y5_N37
--register power-up is low

CD1_readdata[18] = DFFEAS(CD1L53, GLOBAL(A1L23),  ,  ,  , EE1_q_a[18],  ,  , !CD1_address[8]);


--ZC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X23_Y8_N58
--register power-up is low

ZC1_d_writedata[18] = DFFEAS(ZC1L1049, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[18],  ,  , ZC1L579);


--CD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X10_Y5_N40
--register power-up is low

CD1_readdata[9] = DFFEAS(CD1L35, GLOBAL(A1L23),  ,  ,  , EE1_q_a[9],  ,  , !CD1_address[8]);


--CD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X10_Y5_N7
--register power-up is low

CD1_readdata[17] = DFFEAS(CD1L51, GLOBAL(A1L23),  ,  ,  , EE1_q_a[17],  ,  , !CD1_address[8]);


--ZC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X23_Y8_N49
--register power-up is low

ZC1_d_writedata[17] = DFFEAS(ZC1L1047, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[17],  ,  , ZC1L579);


--U1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[11] at FF_X17_Y6_N55
--register power-up is low

U1_avalon_readdata[11] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[11],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[11] at FF_X15_Y6_N40
--register power-up is low

UB1_data_reg[11] = DFFEAS(UB1L32, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--U1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[13] at FF_X16_Y6_N4
--register power-up is low

U1_avalon_readdata[13] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[13],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[13] at FF_X15_Y6_N43
--register power-up is low

UB1_data_reg[13] = DFFEAS(UB1L33, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--CD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X10_Y5_N11
--register power-up is low

CD1_readdata[19] = DFFEAS(CD1L55, GLOBAL(A1L23),  ,  ,  , EE1_q_a[19],  ,  , !CD1_address[8]);


--ZC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X23_Y8_N52
--register power-up is low

ZC1_d_writedata[19] = DFFEAS(ZC1L1051, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[19],  ,  , ZC1L579);


--U1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14] at FF_X16_Y6_N20
--register power-up is low

U1_avalon_readdata[14] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[14],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[14] at FF_X15_Y6_N50
--register power-up is low

UB1_data_reg[14] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid, UB1L34,  , UB1L2, VCC);


--CD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X10_Y5_N25
--register power-up is low

CD1_readdata[20] = DFFEAS(CD1L57, GLOBAL(A1L23),  ,  ,  , EE1_q_a[20],  ,  , !CD1_address[8]);


--ZC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X23_Y8_N8
--register power-up is low

ZC1_d_writedata[20] = DFFEAS(ZC1L1053, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[20],  ,  , ZC1L579);


--U1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[15] at FF_X13_Y7_N1
--register power-up is low

U1_avalon_readdata[15] = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[15],  , BB1_r_sync_rst, VCC);


--UB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[15] at FF_X15_Y6_N46
--register power-up is low

UB1_data_reg[15] = DFFEAS(UB1L35, GLOBAL(A1L23), !BB1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L2,  );


--CD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X10_Y5_N28
--register power-up is low

CD1_readdata[21] = DFFEAS(CD1L59, GLOBAL(A1L23),  ,  ,  , EE1_q_a[21],  ,  , !CD1_address[8]);


--ZC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X23_Y8_N10
--register power-up is low

ZC1_d_writedata[21] = DFFEAS(ZC1L1055, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[21],  ,  , ZC1L579);


--ZC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X25_Y6_N13
--register power-up is low

ZC1_E_shift_rot_result[19] = DFFEAS(ZC1L471, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[19],  ,  , ZC1_E_new_inst);


--VB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X10_Y8_N31
--register power-up is low

VB1_av_readdata_pre[16] = DFFEAS(W1L30, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , W1_read_0);


--ZC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X12_Y8_N25
--register power-up is low

ZC1_av_ld_byte3_data[0] = DFFEAS(LC1L36, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--CD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X10_Y5_N55
--register power-up is low

CD1_readdata[6] = DFFEAS(CD1L29, GLOBAL(A1L23),  ,  ,  , EE1_q_a[6],  ,  , !CD1_address[8]);


--CD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y6_N58
--register power-up is low

CD1_readdata[7] = DFFEAS(CD1L31, GLOBAL(A1L23),  ,  ,  , EE1_q_a[7],  ,  , !CD1_address[8]);


--HE1_q_a[5] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
HE1_q_a[5]_PORT_A_data_in = BUS(U1_write_data[5], U1_write_data[6], U1_write_data[7], U1_write_data[8], U1_write_data[9]);
HE1_q_a[5]_PORT_A_data_in_reg = DFFE(HE1_q_a[5]_PORT_A_data_in, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[5]_PORT_A_address_reg = DFFE(HE1_q_a[5]_PORT_A_address, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[5]_PORT_A_write_enable_reg = DFFE(HE1_q_a[5]_PORT_A_write_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_read_enable = VCC;
HE1_q_a[5]_PORT_A_read_enable_reg = DFFE(HE1_q_a[5]_PORT_A_read_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_clock_0 = GLOBAL(A1L23);
HE1_q_a[5]_PORT_A_data_out = MEMORY(HE1_q_a[5]_PORT_A_data_in_reg, , HE1_q_a[5]_PORT_A_address_reg, , HE1_q_a[5]_PORT_A_write_enable_reg, HE1_q_a[5]_PORT_A_read_enable_reg, , , , , HE1_q_a[5]_clock_0, , , , , , , );
HE1_q_a[5]_PORT_A_data_out_reg = DFFE(HE1_q_a[5]_PORT_A_data_out, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5] = HE1_q_a[5]_PORT_A_data_out_reg[0];

--HE1_q_a[9] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9] at M10K_X14_Y6_N0
HE1_q_a[5]_PORT_A_data_in = BUS(U1_write_data[5], U1_write_data[6], U1_write_data[7], U1_write_data[8], U1_write_data[9]);
HE1_q_a[5]_PORT_A_data_in_reg = DFFE(HE1_q_a[5]_PORT_A_data_in, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[5]_PORT_A_address_reg = DFFE(HE1_q_a[5]_PORT_A_address, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[5]_PORT_A_write_enable_reg = DFFE(HE1_q_a[5]_PORT_A_write_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_read_enable = VCC;
HE1_q_a[5]_PORT_A_read_enable_reg = DFFE(HE1_q_a[5]_PORT_A_read_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_clock_0 = GLOBAL(A1L23);
HE1_q_a[5]_PORT_A_data_out = MEMORY(HE1_q_a[5]_PORT_A_data_in_reg, , HE1_q_a[5]_PORT_A_address_reg, , HE1_q_a[5]_PORT_A_write_enable_reg, HE1_q_a[5]_PORT_A_read_enable_reg, , , , , HE1_q_a[5]_clock_0, , , , , , , );
HE1_q_a[5]_PORT_A_data_out_reg = DFFE(HE1_q_a[5]_PORT_A_data_out, HE1_q_a[5]_clock_0, , , );
HE1_q_a[9] = HE1_q_a[5]_PORT_A_data_out_reg[4];

--HE1_q_a[8] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8] at M10K_X14_Y6_N0
HE1_q_a[5]_PORT_A_data_in = BUS(U1_write_data[5], U1_write_data[6], U1_write_data[7], U1_write_data[8], U1_write_data[9]);
HE1_q_a[5]_PORT_A_data_in_reg = DFFE(HE1_q_a[5]_PORT_A_data_in, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[5]_PORT_A_address_reg = DFFE(HE1_q_a[5]_PORT_A_address, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[5]_PORT_A_write_enable_reg = DFFE(HE1_q_a[5]_PORT_A_write_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_read_enable = VCC;
HE1_q_a[5]_PORT_A_read_enable_reg = DFFE(HE1_q_a[5]_PORT_A_read_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_clock_0 = GLOBAL(A1L23);
HE1_q_a[5]_PORT_A_data_out = MEMORY(HE1_q_a[5]_PORT_A_data_in_reg, , HE1_q_a[5]_PORT_A_address_reg, , HE1_q_a[5]_PORT_A_write_enable_reg, HE1_q_a[5]_PORT_A_read_enable_reg, , , , , HE1_q_a[5]_clock_0, , , , , , , );
HE1_q_a[5]_PORT_A_data_out_reg = DFFE(HE1_q_a[5]_PORT_A_data_out, HE1_q_a[5]_clock_0, , , );
HE1_q_a[8] = HE1_q_a[5]_PORT_A_data_out_reg[3];

--HE1_q_a[7] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7] at M10K_X14_Y6_N0
HE1_q_a[5]_PORT_A_data_in = BUS(U1_write_data[5], U1_write_data[6], U1_write_data[7], U1_write_data[8], U1_write_data[9]);
HE1_q_a[5]_PORT_A_data_in_reg = DFFE(HE1_q_a[5]_PORT_A_data_in, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[5]_PORT_A_address_reg = DFFE(HE1_q_a[5]_PORT_A_address, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[5]_PORT_A_write_enable_reg = DFFE(HE1_q_a[5]_PORT_A_write_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_read_enable = VCC;
HE1_q_a[5]_PORT_A_read_enable_reg = DFFE(HE1_q_a[5]_PORT_A_read_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_clock_0 = GLOBAL(A1L23);
HE1_q_a[5]_PORT_A_data_out = MEMORY(HE1_q_a[5]_PORT_A_data_in_reg, , HE1_q_a[5]_PORT_A_address_reg, , HE1_q_a[5]_PORT_A_write_enable_reg, HE1_q_a[5]_PORT_A_read_enable_reg, , , , , HE1_q_a[5]_clock_0, , , , , , , );
HE1_q_a[5]_PORT_A_data_out_reg = DFFE(HE1_q_a[5]_PORT_A_data_out, HE1_q_a[5]_clock_0, , , );
HE1_q_a[7] = HE1_q_a[5]_PORT_A_data_out_reg[2];

--HE1_q_a[6] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6] at M10K_X14_Y6_N0
HE1_q_a[5]_PORT_A_data_in = BUS(U1_write_data[5], U1_write_data[6], U1_write_data[7], U1_write_data[8], U1_write_data[9]);
HE1_q_a[5]_PORT_A_data_in_reg = DFFE(HE1_q_a[5]_PORT_A_data_in, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[5]_PORT_A_address_reg = DFFE(HE1_q_a[5]_PORT_A_address, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[5]_PORT_A_write_enable_reg = DFFE(HE1_q_a[5]_PORT_A_write_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_PORT_A_read_enable = VCC;
HE1_q_a[5]_PORT_A_read_enable_reg = DFFE(HE1_q_a[5]_PORT_A_read_enable, HE1_q_a[5]_clock_0, , , );
HE1_q_a[5]_clock_0 = GLOBAL(A1L23);
HE1_q_a[5]_PORT_A_data_out = MEMORY(HE1_q_a[5]_PORT_A_data_in_reg, , HE1_q_a[5]_PORT_A_address_reg, , HE1_q_a[5]_PORT_A_write_enable_reg, HE1_q_a[5]_PORT_A_read_enable_reg, , , , , HE1_q_a[5]_clock_0, , , , , , , );
HE1_q_a[5]_PORT_A_data_out_reg = DFFE(HE1_q_a[5]_PORT_A_data_out, HE1_q_a[5]_clock_0, , , );
HE1_q_a[6] = HE1_q_a[5]_PORT_A_data_out_reg[1];


--W1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X11_Y8_N39
W1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( W1L19 );
W1L2 = SUM(W1L2_adder_eqn);

--W1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X11_Y8_N39
W1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( W1L19 );
W1L3 = CARRY(W1L3_adder_eqn);


--W1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X11_Y8_N42
W1L6_adder_eqn = ( !QB2L33Q ) + ( GND ) + ( W1L3 );
W1L6 = SUM(W1L6_adder_eqn);

--W1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X11_Y8_N42
W1L7_adder_eqn = ( !QB2L33Q ) + ( GND ) + ( W1L3 );
W1L7 = CARRY(W1L7_adder_eqn);


--W1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X11_Y8_N45
W1L10_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( W1L7 );
W1L10 = SUM(W1L10_adder_eqn);

--W1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X11_Y8_N45
W1L11_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( W1L7 );
W1L11 = CARRY(W1L11_adder_eqn);


--W1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X11_Y8_N48
W1L14_adder_eqn = ( VCC ) + ( GND ) + ( W1L11 );
W1L14 = SUM(W1L14_adder_eqn);


--W1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X11_Y8_N36
W1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( W1L27 );
W1L18 = SUM(W1L18_adder_eqn);

--W1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X11_Y8_N36
W1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( W1L27 );
W1L19 = CARRY(W1L19_adder_eqn);


--W1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X11_Y8_N30
W1L22_adder_eqn = ( !QB2L27Q ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
W1L22 = SUM(W1L22_adder_eqn);

--W1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X11_Y8_N30
W1L23_adder_eqn = ( !QB2L27Q ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
W1L23 = CARRY(W1L23_adder_eqn);


--W1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X11_Y8_N33
W1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( W1L23 );
W1L26 = SUM(W1L26_adder_eqn);

--W1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X11_Y8_N33
W1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( W1L23 );
W1L27 = CARRY(W1L27_adder_eqn);


--WD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y4_N53
--register power-up is low

WD1_sr[21] = DFFEAS(WD1L67, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y4_N20
--register power-up is low

WD1_sr[20] = DFFEAS(WD1L68, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--VB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X10_Y8_N34
--register power-up is low

VB1_av_readdata_pre[17] = DFFEAS(W1L34, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , W1_read_0);


--ZC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X16_Y7_N13
--register power-up is low

ZC1_av_ld_byte3_data[1] = DFFEAS(LC1L38, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
DB1_rdata[0] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
DB1_rdata[7] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
DB1_rdata[6] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
DB1_rdata[5] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
DB1_rdata[4] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
DB1_rdata[3] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
DB1_rdata[2] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);

--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
DB1_rdata[1] = AMPP_FUNCTION(W1_fifo_wr, GND, A1L23, A1L23, DB1L26, W1L83, W1_fifo_wr, BB1_r_sync_rst, ZC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, ZC1_d_writedata[1], ZC1_d_writedata[2], ZC1_d_writedata[3], ZC1_d_writedata[4], ZC1_d_writedata[5], ZC1_d_writedata[6], ZC1_d_writedata[7]);


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y1_N23
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L5, DB1L13, !Q1_clr_reg, !S1_state[4], DB1L63);


--WD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y4_N29
--register power-up is low

WD1_sr[25] = DFFEAS(WD1L69, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y5_N53
--register power-up is low

WD1_sr[5] = DFFEAS(WD1L70, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y5_N29
--register power-up is low

JD1_break_readreg[3] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[3],  , JD1L47, VCC);


--TD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X4_Y5_N49
--register power-up is low

TD1_MonDReg[3] = DFFEAS(TD1L56, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[3],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X7_Y5_N39
TD1L23_adder_eqn = ( TD1_MonAReg[5] ) + ( GND ) + ( TD1L12 );
TD1L23 = SUM(TD1L23_adder_eqn);

--TD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X7_Y5_N39
TD1L24_adder_eqn = ( TD1_MonAReg[5] ) + ( GND ) + ( TD1L12 );
TD1L24 = CARRY(TD1L24_adder_eqn);


--TD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X7_Y5_N42
TD1L27_adder_eqn = ( TD1_MonAReg[6] ) + ( GND ) + ( TD1L24 );
TD1L27 = SUM(TD1L27_adder_eqn);

--TD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X7_Y5_N42
TD1L28_adder_eqn = ( TD1_MonAReg[6] ) + ( GND ) + ( TD1L24 );
TD1L28 = CARRY(TD1L28_adder_eqn);


--TD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X7_Y5_N45
TD1L31_adder_eqn = ( TD1_MonAReg[7] ) + ( GND ) + ( TD1L28 );
TD1L31 = SUM(TD1L31_adder_eqn);

--TD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X7_Y5_N45
TD1L32_adder_eqn = ( TD1_MonAReg[7] ) + ( GND ) + ( TD1L28 );
TD1L32 = CARRY(TD1L32_adder_eqn);


--TD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X7_Y5_N48
TD1L35_adder_eqn = ( TD1_MonAReg[8] ) + ( GND ) + ( TD1L32 );
TD1L35 = SUM(TD1L35_adder_eqn);

--TD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X7_Y5_N48
TD1L36_adder_eqn = ( TD1_MonAReg[8] ) + ( GND ) + ( TD1L32 );
TD1L36 = CARRY(TD1L36_adder_eqn);


--WD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y4_N44
--register power-up is low

WD1_sr[26] = DFFEAS(WD1L71, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y4_N2
--register power-up is low

WD1_sr[28] = DFFEAS(WD1L72, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y4_N47
--register power-up is low

WD1_sr[27] = DFFEAS( , A1L5,  ,  , WD1L34, WD1L73,  , WD1L35, VCC);


--U1_rw is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw at FF_X16_Y3_N37
--register power-up is low

U1_rw = DFFEAS(U1L77, GLOBAL(A1L23),  ,  ,  , VCC,  ,  , BB1_r_sync_rst);


--U1_write_data[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0] at FF_X21_Y4_N50
--register power-up is low

U1_write_data[0] = DFFEAS(U1L90, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[0],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|byte_enable[1] at FF_X15_Y5_N40
--register power-up is low

U1_byte_enable[1] = DFFEAS(UB2L44, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[1] at FF_X15_Y5_N44
--register power-up is low

U1_address[1] = DFFEAS(UB2L45, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[2] at FF_X15_Y5_N28
--register power-up is low

U1_address[2] = DFFEAS(UB2L46, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[3] at FF_X15_Y5_N37
--register power-up is low

U1_address[3] = DFFEAS(UB2L47, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[4] at FF_X15_Y5_N22
--register power-up is low

U1_address[4] = DFFEAS(UB2L48, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[5] at FF_X15_Y5_N2
--register power-up is low

U1_address[5] = DFFEAS(UB2L49, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[6] at FF_X15_Y5_N4
--register power-up is low

U1_address[6] = DFFEAS(UB2L50, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[7] at FF_X15_Y5_N55
--register power-up is low

U1_address[7] = DFFEAS(UB2L51, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[8] at FF_X15_Y5_N59
--register power-up is low

U1_address[8] = DFFEAS(UB2L52, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[9] at FF_X15_Y5_N25
--register power-up is low

U1_address[9] = DFFEAS(UB2L53, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--U1_address[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[10] at FF_X15_Y5_N19
--register power-up is low

U1_address[10] = DFFEAS(UB2L54, GLOBAL(A1L23),  ,  ,  ,  ,  , BB1_r_sync_rst,  );


--ZC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X28_Y6_N33
ZC1L142_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[30]) ) + ( ZC1_E_src1[30] ) + ( ZC1L147 );
ZC1L142 = SUM(ZC1L142_adder_eqn);

--ZC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X28_Y6_N33
ZC1L143_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[30]) ) + ( ZC1_E_src1[30] ) + ( ZC1L147 );
ZC1L143 = CARRY(ZC1L143_adder_eqn);


--ZC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X16_Y7_N55
--register power-up is low

ZC1_av_ld_byte3_data[2] = DFFEAS(LC1L40, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X24_Y6_N16
--register power-up is low

ZC1_W_alu_result[26] = DFFEAS(ZC1L339, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X24_Y6_N19
--register power-up is low

ZC1_W_alu_result[25] = DFFEAS(ZC1L338, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X24_Y6_N1
--register power-up is low

ZC1_W_alu_result[24] = DFFEAS(ZC1L337, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X24_Y6_N34
--register power-up is low

ZC1_W_alu_result[23] = DFFEAS(ZC1L336, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X16_Y7_N37
--register power-up is low

ZC1_av_ld_byte3_data[7] = DFFEAS(LC1L41, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X24_Y6_N40
--register power-up is low

ZC1_W_alu_result[31] = DFFEAS(ZC1L344, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X16_Y7_N31
--register power-up is low

ZC1_av_ld_byte3_data[6] = DFFEAS(LC1L43, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X24_Y6_N43
--register power-up is low

ZC1_W_alu_result[30] = DFFEAS(ZC1L343, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X16_Y7_N1
--register power-up is low

ZC1_av_ld_byte3_data[5] = DFFEAS(LC1L45, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X24_Y6_N28
--register power-up is low

ZC1_W_alu_result[29] = DFFEAS(ZC1L342, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X16_Y7_N19
--register power-up is low

ZC1_av_ld_byte3_data[4] = DFFEAS(LC1L46, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X24_Y6_N46
--register power-up is low

ZC1_W_alu_result[28] = DFFEAS(ZC1L341, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X23_Y6_N34
--register power-up is low

ZC1_W_alu_result[20] = DFFEAS(ZC1L333, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X23_Y6_N32
--register power-up is low

ZC1_W_alu_result[19] = DFFEAS(ZC1L332, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X23_Y6_N47
--register power-up is low

ZC1_W_alu_result[18] = DFFEAS(ZC1L331, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X24_Y6_N31
--register power-up is low

ZC1_W_alu_result[17] = DFFEAS(ZC1L330, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X12_Y8_N43
--register power-up is low

ZC1_av_ld_byte3_data[3] = DFFEAS(LC1L47, GLOBAL(A1L23), !BB1_r_sync_rst,  , !ZC1L1005, ZC1L892,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X23_Y6_N25
--register power-up is low

ZC1_W_alu_result[27] = DFFEAS(ZC1L340, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X23_Y6_N28
--register power-up is low

ZC1_W_alu_result[22] = DFFEAS(ZC1L335, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X23_Y6_N58
--register power-up is low

ZC1_W_alu_result[21] = DFFEAS(ZC1L334, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X25_Y6_N44
--register power-up is low

ZC1_E_shift_rot_result[30] = DFFEAS(ZC1L482, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[30],  ,  , ZC1_E_new_inst);


--WD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y4_N23
--register power-up is low

WD1_sr[18] = DFFEAS(WD1L74, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--JD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y5_N16
--register power-up is low

JD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[16],  , JD1L47, VCC);


--TD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X4_Y5_N19
--register power-up is low

TD1_MonDReg[16] = DFFEAS(TD1L89, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[16],  , TD1L88, !VD1_take_action_ocimem_b);


--EE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[8] = EE1_q_a[8]_PORT_A_data_out[0];

--EE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[31] = EE1_q_a[8]_PORT_A_data_out[17];

--EE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[30] = EE1_q_a[8]_PORT_A_data_out[16];

--EE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[29] = EE1_q_a[8]_PORT_A_data_out[15];

--EE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[28] = EE1_q_a[8]_PORT_A_data_out[14];

--EE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[27] = EE1_q_a[8]_PORT_A_data_out[13];

--EE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[26] = EE1_q_a[8]_PORT_A_data_out[12];

--EE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[25] = EE1_q_a[8]_PORT_A_data_out[11];

--EE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[24] = EE1_q_a[8]_PORT_A_data_out[10];

--EE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[15] = EE1_q_a[8]_PORT_A_data_out[7];

--EE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[14] = EE1_q_a[8]_PORT_A_data_out[6];

--EE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[13] = EE1_q_a[8]_PORT_A_data_out[5];

--EE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[12] = EE1_q_a[8]_PORT_A_data_out[4];

--EE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[11] = EE1_q_a[8]_PORT_A_data_out[3];

--EE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[10] = EE1_q_a[8]_PORT_A_data_out[2];

--EE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L168, TD1L169, TD1L170, TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, , , TD1L184, TD1L185, TD1L186, TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L147, TD1L148, TD1L149, TD1L150, TD1L151, TD1L152, TD1L153, TD1L154);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L193;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L193;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L156, TD1L158);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[9] = EE1_q_a[8]_PORT_A_data_out[1];


--CD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X9_Y5_N46
--register power-up is low

CD1_readdata[27] = DFFEAS(CD1L71, GLOBAL(A1L23),  ,  ,  , EE1_q_a[27],  ,  , !CD1_address[8]);


--CD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X10_Y5_N58
--register power-up is low

CD1_readdata[28] = DFFEAS(CD1L73, GLOBAL(A1L23),  ,  ,  , EE1_q_a[28],  ,  , !CD1_address[8]);


--CD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X10_Y5_N49
--register power-up is low

CD1_readdata[29] = DFFEAS(CD1L75, GLOBAL(A1L23),  ,  ,  , EE1_q_a[29],  ,  , !CD1_address[8]);


--CD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y6_N40
--register power-up is low

CD1_readdata[30] = DFFEAS(CD1L77, GLOBAL(A1L23),  ,  ,  , EE1_q_a[30],  ,  , !CD1_address[8]);


--CD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X9_Y5_N4
--register power-up is low

CD1_readdata[31] = DFFEAS(CD1L79, GLOBAL(A1L23),  ,  ,  , EE1_q_a[31],  ,  , !CD1_address[8]);


--HE1_q_a[10] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
HE1_q_a[10]_PORT_A_data_in = BUS(U1_write_data[10], U1_write_data[11], U1_write_data[12], U1_write_data[13], U1_write_data[14]);
HE1_q_a[10]_PORT_A_data_in_reg = DFFE(HE1_q_a[10]_PORT_A_data_in, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[10]_PORT_A_address_reg = DFFE(HE1_q_a[10]_PORT_A_address, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[10]_PORT_A_write_enable_reg = DFFE(HE1_q_a[10]_PORT_A_write_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_read_enable = VCC;
HE1_q_a[10]_PORT_A_read_enable_reg = DFFE(HE1_q_a[10]_PORT_A_read_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_clock_0 = GLOBAL(A1L23);
HE1_q_a[10]_PORT_A_data_out = MEMORY(HE1_q_a[10]_PORT_A_data_in_reg, , HE1_q_a[10]_PORT_A_address_reg, , HE1_q_a[10]_PORT_A_write_enable_reg, HE1_q_a[10]_PORT_A_read_enable_reg, , , , , HE1_q_a[10]_clock_0, , , , , , , );
HE1_q_a[10]_PORT_A_data_out_reg = DFFE(HE1_q_a[10]_PORT_A_data_out, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10] = HE1_q_a[10]_PORT_A_data_out_reg[0];

--HE1_q_a[14] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14] at M10K_X14_Y5_N0
HE1_q_a[10]_PORT_A_data_in = BUS(U1_write_data[10], U1_write_data[11], U1_write_data[12], U1_write_data[13], U1_write_data[14]);
HE1_q_a[10]_PORT_A_data_in_reg = DFFE(HE1_q_a[10]_PORT_A_data_in, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[10]_PORT_A_address_reg = DFFE(HE1_q_a[10]_PORT_A_address, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[10]_PORT_A_write_enable_reg = DFFE(HE1_q_a[10]_PORT_A_write_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_read_enable = VCC;
HE1_q_a[10]_PORT_A_read_enable_reg = DFFE(HE1_q_a[10]_PORT_A_read_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_clock_0 = GLOBAL(A1L23);
HE1_q_a[10]_PORT_A_data_out = MEMORY(HE1_q_a[10]_PORT_A_data_in_reg, , HE1_q_a[10]_PORT_A_address_reg, , HE1_q_a[10]_PORT_A_write_enable_reg, HE1_q_a[10]_PORT_A_read_enable_reg, , , , , HE1_q_a[10]_clock_0, , , , , , , );
HE1_q_a[10]_PORT_A_data_out_reg = DFFE(HE1_q_a[10]_PORT_A_data_out, HE1_q_a[10]_clock_0, , , );
HE1_q_a[14] = HE1_q_a[10]_PORT_A_data_out_reg[4];

--HE1_q_a[13] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13] at M10K_X14_Y5_N0
HE1_q_a[10]_PORT_A_data_in = BUS(U1_write_data[10], U1_write_data[11], U1_write_data[12], U1_write_data[13], U1_write_data[14]);
HE1_q_a[10]_PORT_A_data_in_reg = DFFE(HE1_q_a[10]_PORT_A_data_in, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[10]_PORT_A_address_reg = DFFE(HE1_q_a[10]_PORT_A_address, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[10]_PORT_A_write_enable_reg = DFFE(HE1_q_a[10]_PORT_A_write_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_read_enable = VCC;
HE1_q_a[10]_PORT_A_read_enable_reg = DFFE(HE1_q_a[10]_PORT_A_read_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_clock_0 = GLOBAL(A1L23);
HE1_q_a[10]_PORT_A_data_out = MEMORY(HE1_q_a[10]_PORT_A_data_in_reg, , HE1_q_a[10]_PORT_A_address_reg, , HE1_q_a[10]_PORT_A_write_enable_reg, HE1_q_a[10]_PORT_A_read_enable_reg, , , , , HE1_q_a[10]_clock_0, , , , , , , );
HE1_q_a[10]_PORT_A_data_out_reg = DFFE(HE1_q_a[10]_PORT_A_data_out, HE1_q_a[10]_clock_0, , , );
HE1_q_a[13] = HE1_q_a[10]_PORT_A_data_out_reg[3];

--HE1_q_a[12] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12] at M10K_X14_Y5_N0
HE1_q_a[10]_PORT_A_data_in = BUS(U1_write_data[10], U1_write_data[11], U1_write_data[12], U1_write_data[13], U1_write_data[14]);
HE1_q_a[10]_PORT_A_data_in_reg = DFFE(HE1_q_a[10]_PORT_A_data_in, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[10]_PORT_A_address_reg = DFFE(HE1_q_a[10]_PORT_A_address, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[10]_PORT_A_write_enable_reg = DFFE(HE1_q_a[10]_PORT_A_write_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_read_enable = VCC;
HE1_q_a[10]_PORT_A_read_enable_reg = DFFE(HE1_q_a[10]_PORT_A_read_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_clock_0 = GLOBAL(A1L23);
HE1_q_a[10]_PORT_A_data_out = MEMORY(HE1_q_a[10]_PORT_A_data_in_reg, , HE1_q_a[10]_PORT_A_address_reg, , HE1_q_a[10]_PORT_A_write_enable_reg, HE1_q_a[10]_PORT_A_read_enable_reg, , , , , HE1_q_a[10]_clock_0, , , , , , , );
HE1_q_a[10]_PORT_A_data_out_reg = DFFE(HE1_q_a[10]_PORT_A_data_out, HE1_q_a[10]_clock_0, , , );
HE1_q_a[12] = HE1_q_a[10]_PORT_A_data_out_reg[2];

--HE1_q_a[11] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11] at M10K_X14_Y5_N0
HE1_q_a[10]_PORT_A_data_in = BUS(U1_write_data[10], U1_write_data[11], U1_write_data[12], U1_write_data[13], U1_write_data[14]);
HE1_q_a[10]_PORT_A_data_in_reg = DFFE(HE1_q_a[10]_PORT_A_data_in, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[10]_PORT_A_address_reg = DFFE(HE1_q_a[10]_PORT_A_address, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[10]_PORT_A_write_enable_reg = DFFE(HE1_q_a[10]_PORT_A_write_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_PORT_A_read_enable = VCC;
HE1_q_a[10]_PORT_A_read_enable_reg = DFFE(HE1_q_a[10]_PORT_A_read_enable, HE1_q_a[10]_clock_0, , , );
HE1_q_a[10]_clock_0 = GLOBAL(A1L23);
HE1_q_a[10]_PORT_A_data_out = MEMORY(HE1_q_a[10]_PORT_A_data_in_reg, , HE1_q_a[10]_PORT_A_address_reg, , HE1_q_a[10]_PORT_A_write_enable_reg, HE1_q_a[10]_PORT_A_read_enable_reg, , , , , HE1_q_a[10]_clock_0, , , , , , , );
HE1_q_a[10]_PORT_A_data_out_reg = DFFE(HE1_q_a[10]_PORT_A_data_out, HE1_q_a[10]_clock_0, , , );
HE1_q_a[11] = HE1_q_a[10]_PORT_A_data_out_reg[1];


--VB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X10_Y8_N37
--register power-up is low

VB1_av_readdata_pre[18] = DFFEAS(W1L38, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , W1_read_0);


--VB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X10_Y8_N43
--register power-up is low

VB1_av_readdata_pre[20] = DFFEAS(W1L42, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , W1_read_0);


--VB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X10_Y8_N40
--register power-up is low

VB1_av_readdata_pre[19] = DFFEAS(W1L46, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , W1_read_0);


--VB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X10_Y8_N46
--register power-up is low

VB1_av_readdata_pre[21] = DFFEAS(W1L50, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , QB2L33Q,  ,  , W1_read_0);


--VB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X10_Y8_N49
--register power-up is low

VB1_av_readdata_pre[22] = DFFEAS(W1L54, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , MB2_b_full,  ,  , W1_read_0);


--HE1_q_a[15] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
HE1_q_a[15]_PORT_A_data_in = BUS(U1_write_data[15], , , , );
HE1_q_a[15]_PORT_A_data_in_reg = DFFE(HE1_q_a[15]_PORT_A_data_in, HE1_q_a[15]_clock_0, , , );
HE1_q_a[15]_PORT_A_address = BUS(U1_byte_enable[1], U1_address[1], U1_address[2], U1_address[3], U1_address[4], U1_address[5], U1_address[6], U1_address[7], U1_address[8], U1_address[9], U1_address[10]);
HE1_q_a[15]_PORT_A_address_reg = DFFE(HE1_q_a[15]_PORT_A_address, HE1_q_a[15]_clock_0, , , );
HE1_q_a[15]_PORT_A_write_enable = E1_ram_wren;
HE1_q_a[15]_PORT_A_write_enable_reg = DFFE(HE1_q_a[15]_PORT_A_write_enable, HE1_q_a[15]_clock_0, , , );
HE1_q_a[15]_PORT_A_read_enable = VCC;
HE1_q_a[15]_PORT_A_read_enable_reg = DFFE(HE1_q_a[15]_PORT_A_read_enable, HE1_q_a[15]_clock_0, , , );
HE1_q_a[15]_clock_0 = GLOBAL(A1L23);
HE1_q_a[15]_PORT_A_data_out = MEMORY(HE1_q_a[15]_PORT_A_data_in_reg, , HE1_q_a[15]_PORT_A_address_reg, , HE1_q_a[15]_PORT_A_write_enable_reg, HE1_q_a[15]_PORT_A_read_enable_reg, , , , , HE1_q_a[15]_clock_0, , , , , , , );
HE1_q_a[15]_PORT_A_data_out_reg = DFFE(HE1_q_a[15]_PORT_A_data_out, HE1_q_a[15]_clock_0, , , );
HE1_q_a[15] = HE1_q_a[15]_PORT_A_data_out_reg[0];


--ZC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X25_Y6_N58
--register power-up is low

ZC1_E_shift_rot_result[20] = DFFEAS(ZC1L472, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[20],  ,  , ZC1_E_new_inst);


--W1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X10_Y8_N30
W1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
W1L30 = SUM(W1L30_adder_eqn);

--W1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X10_Y8_N30
W1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
W1L31 = CARRY(W1L31_adder_eqn);


--U1_write_data[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1] at FF_X21_Y4_N56
--register power-up is low

U1_write_data[1] = DFFEAS(U1L92, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[1],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2] at FF_X13_Y4_N26
--register power-up is low

U1_write_data[2] = DFFEAS(U1L94, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[2],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3] at FF_X21_Y4_N38
--register power-up is low

U1_write_data[3] = DFFEAS(U1L96, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[3],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4] at FF_X21_Y4_N47
--register power-up is low

U1_write_data[4] = DFFEAS(U1L98, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[4],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5] at FF_X16_Y5_N5
--register power-up is low

U1_write_data[5] = DFFEAS(U1L100, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[5],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6] at FF_X21_Y4_N29
--register power-up is low

U1_write_data[6] = DFFEAS(U1L102, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[6],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7] at FF_X16_Y5_N35
--register power-up is low

U1_write_data[7] = DFFEAS(U1L104, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[7],  , BB1_r_sync_rst, !UB2_use_reg);


--U1_write_data[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8] at FF_X16_Y5_N53
--register power-up is low

U1_write_data[8] = DFFEAS(U1L106, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[8],  , BB1_r_sync_rst, !UB2_use_reg);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y8_N39
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !W1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y8_N39
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !W1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y8_N30
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y8_N30
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y8_N36
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !W1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y8_N36
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !W1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y8_N33
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !W1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y8_N33
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !W1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y8_N45
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !W1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y8_N42
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !W1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y8_N42
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !W1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y8_N0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y8_N0
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--WD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X3_Y4_N32
--register power-up is low

WD1_sr[22] = DFFEAS(WD1L75, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--JD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y5_N19
--register power-up is low

JD1_break_readreg[20] = DFFEAS(JD1L32, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X4_Y5_N22
--register power-up is low

TD1_MonDReg[20] = DFFEAS(TD1L96, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[20],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X3_Y5_N31
--register power-up is low

JD1_break_readreg[19] = DFFEAS(JD1L30, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X4_Y5_N43
--register power-up is low

TD1_MonDReg[19] = DFFEAS(TD1L94, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[19],  , TD1L88, !VD1_take_action_ocimem_b);


--WD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y4_N14
--register power-up is low

WD1_sr[19] = DFFEAS(WD1L76, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--U1_write_data[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9] at FF_X16_Y5_N56
--register power-up is low

U1_write_data[9] = DFFEAS(U1L108, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[9],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X10_Y8_N33
W1L34_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( W1L31 );
W1L34 = SUM(W1L34_adder_eqn);

--W1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X10_Y8_N33
W1L35_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( W1L31 );
W1L35 = CARRY(W1L35_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y3_N30
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y3_N33
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y3_N36
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y3_N39
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y3_N42
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y3_N45
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N0
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N3
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N3
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N6
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N6
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N9
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N9
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N12
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N12
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N15
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y8_N3
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !W1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y8_N3
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !W1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y8_N12
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !W1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y8_N12
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !W1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y8_N9
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !W1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y8_N9
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !W1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y8_N6
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !W1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y8_N6
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !W1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y8_N15
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !W1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X3_Y1_N8
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L5, DB1_count[4], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--JD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X3_Y5_N13
--register power-up is low

JD1_break_readreg[24] = DFFEAS(JD1L38, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X6_Y5_N16
--register power-up is low

TD1_MonDReg[24] = DFFEAS(TD1L104, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[24],  , TD1L88, !VD1_take_action_ocimem_b);


--WD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y5_N50
--register power-up is low

WD1_sr[6] = DFFEAS(WD1L77, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y5_N23
--register power-up is low

JD1_break_readreg[4] = DFFEAS(JD1L9, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--WD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y4_N5
--register power-up is low

WD1_sr[29] = DFFEAS(WD1L78, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y4_N50
--register power-up is low

WD1_sr[30] = DFFEAS(WD1L79, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--WD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y4_N26
--register power-up is low

WD1_sr[32] = DFFEAS(WD1L83, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--JD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X2_Y5_N4
--register power-up is low

JD1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[25],  , JD1L47, VCC);


--TD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y5_N13
--register power-up is low

TD1_MonDReg[25] = DFFEAS(TD1L106, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[25],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N10
--register power-up is low

JD1_break_readreg[27] = DFFEAS(JD1L42, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y5_N37
--register power-up is low

TD1_MonDReg[27] = DFFEAS(TD1L110, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[27],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y5_N52
--register power-up is low

JD1_break_readreg[26] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[26],  , JD1L47, VCC);


--TD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X6_Y5_N46
--register power-up is low

TD1_MonDReg[26] = DFFEAS(TD1L108, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[26],  , TD1L88, !VD1_take_action_ocimem_b);


--UB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[0] at FF_X22_Y4_N5
--register power-up is low

UB2_data_reg[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[16],  , UB2_use_reg, VCC);


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X4_Y6_N30
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X4_Y6_N30
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X4_Y6_N33
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X4_Y6_N33
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X4_Y6_N36
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X4_Y6_N36
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X4_Y6_N39
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X4_Y6_N39
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X4_Y6_N42
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X4_Y6_N42
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X4_Y6_N45
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X4_Y6_N0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X4_Y6_N0
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X4_Y6_N3
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X4_Y6_N3
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X4_Y6_N6
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X4_Y6_N6
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X4_Y6_N9
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X4_Y6_N9
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X4_Y6_N12
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X4_Y6_N12
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X4_Y6_N15
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--ZC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X28_Y6_N30
ZC1L146_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[29]) ) + ( ZC1_E_src1[29] ) + ( ZC1L167 );
ZC1L146 = SUM(ZC1L146_adder_eqn);

--ZC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X28_Y6_N30
ZC1L147_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[29]) ) + ( ZC1_E_src1[29] ) + ( ZC1L167 );
ZC1L147 = CARRY(ZC1L147_adder_eqn);


--ZC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X25_Y6_N16
--register power-up is low

ZC1_E_shift_rot_result[26] = DFFEAS(ZC1L478, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[26],  ,  , ZC1_E_new_inst);


--ZC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X28_Y6_N21
ZC1L150_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[26]) ) + ( ZC1_E_src1[26] ) + ( ZC1L155 );
ZC1L150 = SUM(ZC1L150_adder_eqn);

--ZC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X28_Y6_N21
ZC1L151_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[26]) ) + ( ZC1_E_src1[26] ) + ( ZC1L155 );
ZC1L151 = CARRY(ZC1L151_adder_eqn);


--ZC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X25_Y6_N53
--register power-up is low

ZC1_E_shift_rot_result[25] = DFFEAS(ZC1L477, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[25],  ,  , ZC1_E_new_inst);


--ZC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X28_Y6_N18
ZC1L154_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[25]) ) + ( ZC1_E_src1[25] ) + ( ZC1L159 );
ZC1L154 = SUM(ZC1L154_adder_eqn);

--ZC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X28_Y6_N18
ZC1L155_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[25]) ) + ( ZC1_E_src1[25] ) + ( ZC1L159 );
ZC1L155 = CARRY(ZC1L155_adder_eqn);


--ZC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X25_Y6_N49
--register power-up is low

ZC1_E_shift_rot_result[24] = DFFEAS(ZC1L476, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[24],  ,  , ZC1_E_new_inst);


--ZC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X28_Y6_N15
ZC1L158_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[24]) ) + ( ZC1_E_src1[24] ) + ( ZC1L163 );
ZC1L158 = SUM(ZC1L158_adder_eqn);

--ZC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X28_Y6_N15
ZC1L159_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[24]) ) + ( ZC1_E_src1[24] ) + ( ZC1L163 );
ZC1L159 = CARRY(ZC1L159_adder_eqn);


--ZC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X25_Y6_N10
--register power-up is low

ZC1_E_shift_rot_result[23] = DFFEAS(ZC1L475, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[23],  ,  , ZC1_E_new_inst);


--ZC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X28_Y6_N12
ZC1L162_adder_eqn = ( ZC1_E_src1[23] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[23]) ) + ( ZC1L191 );
ZC1L162 = SUM(ZC1L162_adder_eqn);

--ZC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X28_Y6_N12
ZC1L163_adder_eqn = ( ZC1_E_src1[23] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[23]) ) + ( ZC1L191 );
ZC1L163 = CARRY(ZC1L163_adder_eqn);


--ZC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X25_Y6_N5
--register power-up is low

ZC1_E_shift_rot_result[29] = DFFEAS(ZC1L481, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[29],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X25_Y6_N40
--register power-up is low

ZC1_E_shift_rot_result[28] = DFFEAS(ZC1L480, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L523Q,  ,  , ZC1_E_new_inst);


--ZC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X28_Y6_N27
ZC1L166_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[28]) ) + ( ZC1L523Q ) + ( ZC1L187 );
ZC1L166 = SUM(ZC1L166_adder_eqn);

--ZC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X28_Y6_N27
ZC1L167_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[28]) ) + ( ZC1L523Q ) + ( ZC1L187 );
ZC1L167 = CARRY(ZC1L167_adder_eqn);


--ZC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X28_Y6_N3
ZC1L170_adder_eqn = ( ZC1_E_src1[20] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[20]) ) + ( ZC1L175 );
ZC1L170 = SUM(ZC1L170_adder_eqn);

--ZC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X28_Y6_N3
ZC1L171_adder_eqn = ( ZC1_E_src1[20] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[20]) ) + ( ZC1L175 );
ZC1L171 = CARRY(ZC1L171_adder_eqn);


--ZC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X28_Y6_N0
ZC1L174_adder_eqn = ( ZC1_E_src1[19] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[19]) ) + ( ZC1L179 );
ZC1L174 = SUM(ZC1L174_adder_eqn);

--ZC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X28_Y6_N0
ZC1L175_adder_eqn = ( ZC1_E_src1[19] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[19]) ) + ( ZC1L179 );
ZC1L175 = CARRY(ZC1L175_adder_eqn);


--ZC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X28_Y7_N57
ZC1L178_adder_eqn = ( ZC1_E_src1[18] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[18]) ) + ( ZC1L183 );
ZC1L178 = SUM(ZC1L178_adder_eqn);

--ZC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X28_Y7_N57
ZC1L179_adder_eqn = ( ZC1_E_src1[18] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[18]) ) + ( ZC1L183 );
ZC1L179 = CARRY(ZC1L179_adder_eqn);


--ZC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X28_Y7_N54
ZC1L182_adder_eqn = ( ZC1L511Q ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[17]) ) + ( ZC1L111 );
ZC1L182 = SUM(ZC1L182_adder_eqn);

--ZC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X28_Y7_N54
ZC1L183_adder_eqn = ( ZC1L511Q ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[17]) ) + ( ZC1L111 );
ZC1L183 = CARRY(ZC1L183_adder_eqn);


--ZC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X25_Y6_N37
--register power-up is low

ZC1_E_shift_rot_result[27] = DFFEAS(ZC1L479, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[27],  ,  , ZC1_E_new_inst);


--ZC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X28_Y6_N24
ZC1L186_adder_eqn = ( ZC1_E_src1[27] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[27]) ) + ( ZC1L151 );
ZC1L186 = SUM(ZC1L186_adder_eqn);

--ZC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X28_Y6_N24
ZC1L187_adder_eqn = ( ZC1_E_src1[27] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[27]) ) + ( ZC1L151 );
ZC1L187 = CARRY(ZC1L187_adder_eqn);


--ZC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X25_Y6_N56
--register power-up is low

ZC1_E_shift_rot_result[22] = DFFEAS(ZC1L474, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[22],  ,  , ZC1_E_new_inst);


--ZC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X28_Y6_N9
ZC1L190_adder_eqn = ( ZC1_E_src1[22] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[22]) ) + ( ZC1L195 );
ZC1L190 = SUM(ZC1L190_adder_eqn);

--ZC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X28_Y6_N9
ZC1L191_adder_eqn = ( ZC1_E_src1[22] ) + ( !ZC1_E_alu_sub $ (!ZC1_E_src2[22]) ) + ( ZC1L195 );
ZC1L191 = CARRY(ZC1L191_adder_eqn);


--ZC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X25_Y6_N7
--register power-up is low

ZC1_E_shift_rot_result[21] = DFFEAS(ZC1L473, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[21],  ,  , ZC1_E_new_inst);


--ZC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X28_Y6_N6
ZC1L194_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[21]) ) + ( ZC1_E_src1[21] ) + ( ZC1L171 );
ZC1L194 = SUM(ZC1L194_adder_eqn);

--ZC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X28_Y6_N6
ZC1L195_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[21]) ) + ( ZC1_E_src1[21] ) + ( ZC1L171 );
ZC1L195 = CARRY(ZC1L195_adder_eqn);


--TD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X4_Y5_N52
--register power-up is low

TD1_MonDReg[22] = DFFEAS(TD1L100, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[22],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y5_N29
--register power-up is low

TD1_MonDReg[23] = DFFEAS(TD1L102, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[23],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X3_Y5_N22
--register power-up is low

JD1_break_readreg[17] = DFFEAS(JD1L27, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X6_Y5_N58
--register power-up is low

TD1_MonDReg[17] = DFFEAS(TD1L91, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[17],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y5_N44
--register power-up is low

TD1_MonDReg[11] = DFFEAS(TD1L74, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[11],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X4_Y5_N40
--register power-up is low

TD1_MonDReg[13] = DFFEAS(TD1L82, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[13],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X6_Y5_N49
--register power-up is low

TD1_MonDReg[14] = DFFEAS(TD1L84, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[14],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y5_N52
--register power-up is low

TD1_MonDReg[15] = DFFEAS(TD1L86, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[15],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X4_Y5_N31
--register power-up is low

TD1_MonDReg[10] = DFFEAS(TD1L71, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[10],  , TD1L88, !VD1_take_action_ocimem_b);


--U1_write_data[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10] at FF_X16_Y5_N29
--register power-up is low

U1_write_data[10] = DFFEAS(U1L110, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[10],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X10_Y8_N36
W1L38_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( W1L35 );
W1L38 = SUM(W1L38_adder_eqn);

--W1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X10_Y8_N36
W1L39_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( W1L35 );
W1L39 = CARRY(W1L39_adder_eqn);


--U1_write_data[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12] at FF_X16_Y5_N44
--register power-up is low

U1_write_data[12] = DFFEAS(U1L114, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[12],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X10_Y8_N42
W1L42_adder_eqn = ( !QB1L31Q ) + ( GND ) + ( W1L47 );
W1L42 = SUM(W1L42_adder_eqn);

--W1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X10_Y8_N42
W1L43_adder_eqn = ( !QB1L31Q ) + ( GND ) + ( W1L47 );
W1L43 = CARRY(W1L43_adder_eqn);


--TD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y5_N35
--register power-up is low

TD1_MonDReg[9] = DFFEAS(TD1L69, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[9],  , TD1L88, !VD1_take_action_ocimem_b);


--U1_write_data[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11] at FF_X16_Y5_N41
--register power-up is low

U1_write_data[11] = DFFEAS(U1L112, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[11],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X10_Y8_N39
W1L46_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( W1L39 );
W1L46 = SUM(W1L46_adder_eqn);

--W1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X10_Y8_N39
W1L47_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( W1L39 );
W1L47 = CARRY(W1L47_adder_eqn);


--U1_write_data[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13] at FF_X16_Y5_N20
--register power-up is low

U1_write_data[13] = DFFEAS(U1L116, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[13],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X10_Y8_N45
W1L50_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( W1L43 );
W1L50 = SUM(W1L50_adder_eqn);

--W1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X10_Y8_N45
W1L51_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( W1L43 );
W1L51 = CARRY(W1L51_adder_eqn);


--U1_write_data[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14] at FF_X16_Y5_N17
--register power-up is low

U1_write_data[14] = DFFEAS(U1L118, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[14],  , BB1_r_sync_rst, !UB2_use_reg);


--W1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X10_Y8_N48
W1L54_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( W1L51 );
W1L54 = SUM(W1L54_adder_eqn);


--U1_write_data[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15] at FF_X16_Y5_N8
--register power-up is low

U1_write_data[15] = DFFEAS(U1L120, GLOBAL(A1L23),  ,  ,  , ZC1_d_writedata[15],  , BB1_r_sync_rst, !UB2_use_reg);


--TD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X6_Y5_N56
--register power-up is low

TD1_MonDReg[21] = DFFEAS(TD1L98, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[21],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X4_Y5_N4
--register power-up is low

TD1_MonDReg[6] = DFFEAS(TD1L62, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[6],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X4_Y5_N55
--register power-up is low

TD1_MonDReg[7] = DFFEAS(TD1L64, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[7],  , TD1L88, !VD1_take_action_ocimem_b);


--UB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[1] at FF_X18_Y7_N5
--register power-up is low

UB2_data_reg[1] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[17],  , UB2_use_reg, VCC);


--UB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[2] at FF_X22_Y4_N22
--register power-up is low

UB2_data_reg[2] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[18],  , UB2_use_reg, VCC);


--UB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[3] at FF_X22_Y4_N17
--register power-up is low

UB2_data_reg[3] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[19],  , UB2_use_reg, VCC);


--UB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4] at FF_X22_Y4_N35
--register power-up is low

UB2_data_reg[4] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[20],  , UB2_use_reg, VCC);


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y3_N23
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L5, DB1L85, !Q1_clr_reg, !S1_state[4], DB1L63);


--UB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[5] at FF_X21_Y5_N4
--register power-up is low

UB2_data_reg[5] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[21],  , UB2_use_reg, VCC);


--UB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[6] at FF_X21_Y6_N40
--register power-up is low

UB2_data_reg[6] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[22],  , UB2_use_reg, VCC);


--UB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[7] at FF_X18_Y7_N46
--register power-up is low

UB2_data_reg[7] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[23],  , UB2_use_reg, VCC);


--UB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[8] at FF_X18_Y5_N40
--register power-up is low

UB2_data_reg[8] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[24],  , UB2_use_reg, VCC);


--WD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y4_N35
--register power-up is low

WD1_sr[23] = DFFEAS(WD1L85, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--JD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X3_Y5_N28
--register power-up is low

JD1_break_readreg[21] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[21],  , JD1L47, VCC);


--JD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N1
--register power-up is low

JD1_break_readreg[18] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[18],  , JD1L47, VCC);


--UB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[9] at FF_X18_Y7_N52
--register power-up is low

UB2_data_reg[9] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[25],  , UB2_use_reg, VCC);


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X3_Y1_N52
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L5, DB1_count[3], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--JD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y5_N35
--register power-up is low

JD1_break_readreg[5] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[5],  , JD1L47, VCC);


--JD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y5_N25
--register power-up is low

JD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[28],  , JD1L47, VCC);


--TD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X4_Y5_N13
--register power-up is low

TD1_MonDReg[28] = DFFEAS(TD1L112, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[28],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X3_Y5_N4
--register power-up is low

JD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[29],  , JD1L47, VCC);


--TD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X6_Y5_N32
--register power-up is low

TD1_MonDReg[30] = DFFEAS(TD1L116, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[30],  , TD1L88, !VD1_take_action_ocimem_b);


--JD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y5_N32
--register power-up is low

JD1_break_readreg[30] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[30],  , JD1L47, VCC);


--JD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X3_Y5_N19
--register power-up is low

JD1_break_readreg[31] = DFFEAS(JD1L49, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--TD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X6_Y5_N34
--register power-up is low

TD1_MonDReg[31] = DFFEAS(TD1L118, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[31],  , TD1L88, !VD1_take_action_ocimem_b);


--WD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y4_N14
--register power-up is low

WD1_sr[16] = DFFEAS(WD1L88, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--UB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[10] at FF_X18_Y7_N10
--register power-up is low

UB2_data_reg[10] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[26],  , UB2_use_reg, VCC);


--UB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[12] at FF_X18_Y7_N16
--register power-up is low

UB2_data_reg[12] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[28],  , UB2_use_reg, VCC);


--UB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[11] at FF_X18_Y5_N58
--register power-up is low

UB2_data_reg[11] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[27],  , UB2_use_reg, VCC);


--UB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[13] at FF_X19_Y6_N40
--register power-up is low

UB2_data_reg[13] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[29],  , UB2_use_reg, VCC);


--UB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[14] at FF_X19_Y6_N46
--register power-up is low

UB2_data_reg[14] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[30],  , UB2_use_reg, VCC);


--UB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[15] at FF_X19_Y6_N49
--register power-up is low

UB2_data_reg[15] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_d_writedata[31],  , UB2_use_reg, VCC);


--WD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y4_N26
--register power-up is low

WD1_sr[24] = DFFEAS(WD1L89, A1L5,  ,  , WD1L34,  ,  , WD1L35,  );


--JD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X3_Y5_N7
--register power-up is low

JD1_break_readreg[22] = DFFEAS(JD1L35, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X3_Y1_N47
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L5, DB1_count[2], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--WD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y5_N8
--register power-up is low

WD1_sr[8] = DFFEAS(WD1L90, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y5_N37
--register power-up is low

JD1_break_readreg[6] = DFFEAS(JD1L12, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--JD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X3_Y5_N1
--register power-up is low

JD1_break_readreg[15] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[15],  , JD1L47, VCC);


--WD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y5_N38
--register power-up is low

WD1_sr[14] = DFFEAS(WD1L91, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--WD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y5_N35
--register power-up is low

WD1_sr[11] = DFFEAS(WD1L94, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--WD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y5_N29
--register power-up is low

WD1_sr[13] = DFFEAS(WD1L95, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--WD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y5_N26
--register power-up is low

WD1_sr[12] = DFFEAS(WD1L96, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--WD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y5_N11
--register power-up is low

WD1_sr[9] = DFFEAS(WD1L97, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--WD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y5_N32
--register power-up is low

WD1_sr[10] = DFFEAS(WD1L98, A1L5,  ,  , WD1L22,  ,  , WD1L21,  );


--JD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X2_Y5_N59
--register power-up is low

JD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[23],  , JD1L47, VCC);


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X3_Y1_N28
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L5, DB1_count[1], !Q1_clr_reg, !S1_state[4], GND, DB1L63);


--JD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X3_Y5_N16
--register power-up is low

JD1_break_readreg[7] = DFFEAS(JD1L14, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--JD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y5_N7
--register power-up is low

JD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[13],  , JD1L47, VCC);


--JD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X2_Y5_N44
--register power-up is low

JD1_break_readreg[14] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[14],  , JD1L47, VCC);


--JD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X2_Y5_N49
--register power-up is low

JD1_break_readreg[10] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[10],  , JD1L47, VCC);


--JD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y5_N55
--register power-up is low

JD1_break_readreg[12] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[12],  , JD1L47, VCC);


--JD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X3_Y5_N34
--register power-up is low

JD1_break_readreg[11] = DFFEAS(JD1L20, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--JD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X3_Y5_N10
--register power-up is low

JD1_break_readreg[8] = DFFEAS(JD1L16, GLOBAL(A1L23),  ,  , JD1L46,  ,  , JD1L47,  );


--JD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y5_N40
--register power-up is low

JD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L46, VD1_jdo[9],  , JD1L47, VCC);


--TD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y5_N48
TD1L122 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (TD1_MonAReg[4] & (!TD1_MonAReg[3] & (!TD1_MonAReg[2])))) # (VD1_take_action_ocimem_b & ((((VD1_jdo[32]))))) ) ) # ( TD1_jtag_ram_rd_d1 & ( (((!VD1_take_action_ocimem_b & (EE1_q_a[29])) # (VD1_take_action_ocimem_b & ((VD1_jdo[32]))))) ) );


--TD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at MLABCELL_X8_Y5_N30
TD1L126 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (!TD1_MonAReg[4] & (TD1_MonAReg[3] & (!TD1_MonAReg[2])))) # (VD1_take_action_ocimem_b & ((((VD1_jdo[21]))))) ) ) # ( TD1_jtag_ram_rd_d1 & ( (((!VD1_take_action_ocimem_b & (EE1_q_a[18])) # (VD1_take_action_ocimem_b & ((VD1_jdo[21]))))) ) );


--TD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X8_Y5_N0
TD1L130 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (!TD1_MonAReg[4] & (!TD1_MonAReg[3] & (!TD1_MonAReg[2])))) # (VD1_take_action_ocimem_b & ((((VD1_jdo[8]))))) ) ) # ( TD1_jtag_ram_rd_d1 & ( (((!VD1_take_action_ocimem_b & (EE1_q_a[5])) # (VD1_take_action_ocimem_b & ((VD1_jdo[8]))))) ) );


--TD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~19 at MLABCELL_X8_Y5_N18
TD1L77 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (((!TD1_MonAReg[3] & ((!TD1_MonAReg[4]) # (TD1_MonAReg[2])))))) # (VD1_take_action_ocimem_b & (VD1_jdo[15])) ) ) # ( TD1_jtag_ram_rd_d1 & ( ((!VD1_take_action_ocimem_b & (((EE1_q_a[12])))) # (VD1_take_action_ocimem_b & (VD1_jdo[15]))) ) );


--ZC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22 at LABCELL_X17_Y8_N12
ZC1L992 = ( !ZC1L706 & ( (!ZC1_av_ld_aligning_data & ((((ZB3L1 & FE1_q_a[23])) # (ZC1L991)))) # (ZC1_av_ld_aligning_data & (((ZC1L892)))) ) ) # ( ZC1L706 & ( (!ZC1_av_ld_aligning_data & ((((ZB3L1 & FE1_q_a[23])) # (ZC1L991)))) # (ZC1_av_ld_aligning_data & (((ZC1_av_ld_byte3_data[7])))) ) );


--ZC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N0
ZC1L829 = ( !ZC1_R_ctrl_break & ( (!ZC1L636 & (ZC1_W_bstatus_reg)) # (ZC1L636 & ((!ZC1_R_ctrl_wrctl_inst & (ZC1_W_bstatus_reg)) # (ZC1_R_ctrl_wrctl_inst & ((!ZC1_D_iw[6] & ((ZC1_E_src1[0]))) # (ZC1_D_iw[6] & (ZC1_W_bstatus_reg)))))) ) ) # ( ZC1_R_ctrl_break & ( (((ZC1_W_status_reg_pie))) ) );


--ZC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X22_Y8_N18
ZC1L886 = ( !ZC1L623 & ( (ZC1L702 & ((!ZC1L624 & (((ZC1L885)))) # (ZC1L624 & ((!ZC1L594 & ((ZC1L885))) # (ZC1L594 & (ZC1_W_bstatus_reg)))))) ) ) # ( ZC1L623 & ( ((ZC1L702 & ((!ZC1L594 & ((ZC1L885))) # (ZC1L594 & (ZC1_W_estatus_reg))))) ) );


--ZC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X21_Y6_N6
ZC1L786 = ( !ZC1_D_iw[14] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[13] & (!ZC1_D_iw[16] & (ZC1L594 & ZC1_D_iw[12])))) ) ) # ( ZC1_D_iw[14] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[13] & (ZC1_D_iw[15] & (ZC1L594 & ZC1_D_iw[12])))) ) );


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y1_N54
DB1L51 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_0[3], !S1_state[3], !A1L6, !DB1_state, !S1_state[4], !Q1_irf_reg[1][0]);


--ZC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X23_Y7_N24
ZC1L848 = ( !ZC1_R_ctrl_rd_ctl_reg & ( (!ZC1_R_ctrl_ld & (((!ZC1_R_ctrl_br_cmp & (ZC1_W_alu_result[0])) # (ZC1_R_ctrl_br_cmp & ((ZC1_W_cmp_result)))))) # (ZC1_R_ctrl_ld & (ZC1_av_ld_byte0_data[0])) ) ) # ( ZC1_R_ctrl_rd_ctl_reg & ( (!ZC1_R_ctrl_ld & (((!ZC1_R_ctrl_br_cmp & (ZC1_W_control_rd_data[0])) # (ZC1_R_ctrl_br_cmp & ((ZC1_W_cmp_result)))))) # (ZC1_R_ctrl_ld & (ZC1_av_ld_byte0_data[0])) ) );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X13_Y5_N48
DC1L2 = ( !ZC1_d_read & ( ((!ZC1_d_write) # ((!DC1_write_accepted & ((!DC1_end_begintransfer) # (!DB1_rst1))))) ) ) # ( ZC1_d_read & ( ((!UB1L36 & (LC1L3))) ) );


--X1_data_out[0] is nios_system:u0|nios_system_LEDR:ledr|data_out[0] at FF_X13_Y5_N58
--register power-up is low

X1_data_out[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[0],  ,  , VCC);


--X1_data_out[1] is nios_system:u0|nios_system_LEDR:ledr|data_out[1] at FF_X13_Y5_N4
--register power-up is low

X1_data_out[1] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[1],  ,  , VCC);


--X1_data_out[2] is nios_system:u0|nios_system_LEDR:ledr|data_out[2] at FF_X12_Y6_N28
--register power-up is low

X1_data_out[2] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[2],  ,  , VCC);


--X1_data_out[3] is nios_system:u0|nios_system_LEDR:ledr|data_out[3] at FF_X15_Y4_N22
--register power-up is low

X1_data_out[3] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[3],  ,  , VCC);


--X1_data_out[4] is nios_system:u0|nios_system_LEDR:ledr|data_out[4] at FF_X15_Y4_N52
--register power-up is low

X1_data_out[4] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[4],  ,  , VCC);


--X1_data_out[5] is nios_system:u0|nios_system_LEDR:ledr|data_out[5] at FF_X12_Y5_N20
--register power-up is low

X1_data_out[5] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[5],  ,  , VCC);


--X1_data_out[6] is nios_system:u0|nios_system_LEDR:ledr|data_out[6] at FF_X7_Y4_N40
--register power-up is low

X1_data_out[6] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[6],  ,  , VCC);


--X1_data_out[7] is nios_system:u0|nios_system_LEDR:ledr|data_out[7] at FF_X15_Y4_N7
--register power-up is low

X1_data_out[7] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[7],  ,  , VCC);


--X1_data_out[8] is nios_system:u0|nios_system_LEDR:ledr|data_out[8] at FF_X13_Y5_N10
--register power-up is low

X1_data_out[8] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[8],  ,  , VCC);


--X1_data_out[9] is nios_system:u0|nios_system_LEDR:ledr|data_out[9] at FF_X11_Y6_N31
--register power-up is low

X1_data_out[9] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , X1L3, ZC1_d_writedata[9],  ,  , VCC);


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y3_N26
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L5, DB1L2, !Q1_clr_reg);


--WD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y3_N35
--register power-up is low

WD1_sr[0] = DFFEAS(WD1L57, A1L5,  ,  ,  ,  ,  ,  ,  );


--WD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X1_Y3_N41
--register power-up is low

WD1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , YD3_dreg[0],  ,  , VCC);


--WD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y4_N23
--register power-up is low

WD1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , YD2_dreg[0],  ,  , VCC);


--ZC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X19_Y6_N56
--register power-up is low

ZC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[0],  ,  , VCC);


--BB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X10_Y4_N14
--register power-up is low

BB1_r_sync_rst = DFFEAS(BB1L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X13_Y5_N26
--register power-up is low

ZC1_d_write = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_st_stall,  ,  , VCC);


--DC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X13_Y5_N20
--register power-up is low

DC1_write_accepted = DFFEAS(DC1L12, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L1 is nios_system:u0|nios_system_LEDR:ledr|always0~0 at LABCELL_X13_Y5_N36
X1L1 = ( !DC1_write_accepted & ( ZC1_d_write ) );


--SB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1] at FF_X9_Y6_N13
--register power-up is low

SB6_mem_used[1] = DFFEAS(SB6L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X12_Y6_N24
EC1L3 = ( !ZC1_W_alu_result[5] & ( !ZC1_W_alu_result[10] & ( (!ZC1_W_alu_result[7] & (!ZC1_W_alu_result[9] & (ZC1_W_alu_result[12] & !ZC1L803Q))) ) ) );


--EC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X17_Y7_N24
EC1L4 = ( ZC1_W_alu_result[11] & ( !ZC1_W_alu_result[6] & ( (!ZC1_W_alu_result[13] & (!ZC1L811Q & (!ZC1_W_alu_result[16] & !ZC1_W_alu_result[14]))) ) ) );


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X9_Y4_N25
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(A1L23, DB1L43, !BB1_r_sync_rst);


--VB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1] at FF_X13_Y6_N53
--register power-up is low

VB6_wait_latency_counter[1] = DFFEAS(VB6L19, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0] at FF_X13_Y6_N11
--register power-up is low

VB6_wait_latency_counter[0] = DFFEAS(VB6L20, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L2 is nios_system:u0|nios_system_LEDR:ledr|always0~1 at LABCELL_X13_Y6_N6
X1L2 = ( !VB6_wait_latency_counter[0] & ( (!VB6_wait_latency_counter[1] & (!ZC1_W_alu_result[3] & (!ZC1_W_alu_result[2] & DB1_rst1))) ) );


--X1L3 is nios_system:u0|nios_system_LEDR:ledr|always0~2 at LABCELL_X12_Y6_N54
X1L3 = ( X1L2 & ( !SB6_mem_used[1] & ( (EC1L3 & (EC1L4 & (!ZC1_W_alu_result[4] & X1L1))) ) ) );


--ZC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X19_Y6_N25
--register power-up is low

ZC1_d_writedata[1] = DFFEAS(ZC1L1020, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X19_Y6_N22
--register power-up is low

ZC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[2],  ,  , VCC);


--ZC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X21_Y4_N7
--register power-up is low

ZC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[3],  ,  , VCC);


--ZC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X21_Y4_N13
--register power-up is low

ZC1_d_writedata[4] = DFFEAS(ZC1L1024, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X22_Y4_N52
--register power-up is low

ZC1_d_writedata[5] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[5],  ,  , VCC);


--ZC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X21_Y4_N22
--register power-up is low

ZC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[6],  ,  , VCC);


--ZC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X21_Y4_N1
--register power-up is low

ZC1_d_writedata[7] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[7],  ,  , VCC);


--UD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X1_Y3_N57
UD1L3 = (K1_splitter_nodes_receive_1[3] & (S1_state[4] & !Q1_virtual_ir_scan_reg));


--WD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y3_N12
WD1L55 = ( K1_splitter_nodes_receive_1[3] & ( S1_state[3] & ( (Q1_virtual_ir_scan_reg & WD1_sr[0]) ) ) ) # ( !K1_splitter_nodes_receive_1[3] & ( S1_state[3] & ( WD1_sr[0] ) ) ) # ( K1_splitter_nodes_receive_1[3] & ( !S1_state[3] & ( WD1_sr[0] ) ) ) # ( !K1_splitter_nodes_receive_1[3] & ( !S1_state[3] & ( WD1_sr[0] ) ) );


--YD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y3_N56
--register power-up is low

YD3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , YD3_din_s1,  ,  , VCC);


--WD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y3_N39
WD1L56 = ( K1_splitter_nodes_receive_1[3] & ( YD3_dreg[0] & ( (!Q1_irf_reg[2][0] & (!Q1_irf_reg[2][1] & (S1_state[3] & !Q1_virtual_ir_scan_reg))) ) ) );


--WD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y3_N43
--register power-up is low

WD1_DRsize.000 = DFFEAS(WD1L2, A1L5,  ,  , UD1_virtual_state_uir,  ,  ,  ,  );


--WD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y3_N33
WD1L57 = ( WD1L55 & ( WD1L56 & ( (!UD1L3) # ((!WD1_DRsize.000 & ((A1L6))) # (WD1_DRsize.000 & (WD1_sr[1]))) ) ) ) # ( !WD1L55 & ( WD1L56 & ( (!UD1L3) # ((!WD1_DRsize.000 & ((A1L6))) # (WD1_DRsize.000 & (WD1_sr[1]))) ) ) ) # ( WD1L55 & ( !WD1L56 & ( (!UD1L3) # ((!WD1_DRsize.000 & ((A1L6))) # (WD1_DRsize.000 & (WD1_sr[1]))) ) ) ) # ( !WD1L55 & ( !WD1L56 & ( (UD1L3 & ((!WD1_DRsize.000 & ((A1L6))) # (WD1_DRsize.000 & (WD1_sr[1])))) ) ) );


--YD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y4_N53
--register power-up is low

YD2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , YD2_din_s1,  ,  , VCC);


--BB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X10_Y4_N17
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(BB1L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X10_Y4_N20
--register power-up is low

BB1_r_sync_rst_chain[1] = DFFEAS(BB1L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X10_Y4_N12
BB1L1 = ( BB1_altera_reset_synchronizer_int_chain[4] ) # ( !BB1_altera_reset_synchronizer_int_chain[4] & ( (!BB1_r_sync_rst_chain[1] & BB1_r_sync_rst) ) );


--ZC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X24_Y5_N26
--register power-up is low

ZC1_E_new_inst = DFFEAS(ZC1L393, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X12_Y5_N18
ZC1L1016 = ( ZC1_R_ctrl_st & ( ZC1_E_new_inst ) );


--ZC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X15_Y6_N14
--register power-up is low

ZC1_d_read = DFFEAS(ZC1_d_read_nxt, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X13_Y5_N30
DC1L1 = (!DC1_write_accepted & !ZC1_d_read);


--SB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1] at FF_X16_Y4_N49
--register power-up is low

SB2_mem_used[1] = DFFEAS(SB2L17, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X17_Y7_N27
EC1L2 = ( ZC1_W_alu_result[12] & ( !ZC1_W_alu_result[11] & ( (!ZC1_W_alu_result[13] & (!ZC1L811Q & (!ZC1_W_alu_result[14] & !ZC1_W_alu_result[16]))) ) ) );


--DC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X13_Y5_N13
--register power-up is low

DC1_read_accepted = DFFEAS(DC1L9, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~0 at LABCELL_X12_Y6_N12
EC1L11 = ( ZC1_W_alu_result[3] & ( EC1L4 & ( (EC1L3 & ((!ZC1_W_alu_result[4]) # ((!DC1_read_accepted & ZC1_d_read)))) ) ) ) # ( !ZC1_W_alu_result[3] & ( EC1L4 & ( EC1L3 ) ) );


--EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X17_Y7_N54
EC1L9 = ( !ZC1_W_alu_result[12] & ( !ZC1_W_alu_result[14] & ( (!ZC1_W_alu_result[13] & (!ZC1L811Q & (!ZC1_W_alu_result[16] & !ZC1_W_alu_result[11]))) ) ) );


--EC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X17_Y4_N27
EC1L10 = ( !EC1L2 & ( (!EC1L11 & EC1L9) ) );


--VB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y5_N39
VB6L15 = (DB1_rst1 & (ZC1_d_read & !DC1_read_accepted));


--UB2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg at FF_X15_Y4_N38
--register power-up is low

UB2_use_reg = DFFEAS(UB2L57, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X21_Y8_N49
--register power-up is low

ZC1_d_byteenable[0] = DFFEAS(ZC1L391, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X21_Y8_N52
--register power-up is low

ZC1_d_byteenable[1] = DFFEAS(ZC1L388, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_WideOr0 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideOr0 at LABCELL_X19_Y6_N12
U1_WideOr0 = ( !UB2_byteen_reg[0] & ( UB2_use_reg & ( !UB2_byteen_reg[1] ) ) ) # ( UB2_byteen_reg[0] & ( !UB2_use_reg & ( (!ZC1_d_byteenable[1] & !ZC1_d_byteenable[0]) ) ) ) # ( !UB2_byteen_reg[0] & ( !UB2_use_reg & ( (!ZC1_d_byteenable[1] & !ZC1_d_byteenable[0]) ) ) );


--VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y4_N45
VB2L3 = ( !U1_WideOr0 & ( !EC1L2 & ( (EC1L9 & (VB6L15 & (!SB2_mem_used[1] & !EC1L11))) ) ) );


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X13_Y5_N33
YB1L7 = ( ZC1_d_write & ( (DB1_rst1 & ((!DC1_write_accepted) # ((ZC1_d_read & !DC1_read_accepted)))) ) ) # ( !ZC1_d_write & ( (ZC1_d_read & (!DC1_read_accepted & DB1_rst1)) ) );


--RB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~0 at LABCELL_X19_Y6_N0
RB2L3 = ( ZC1_d_byteenable[0] & ( UB2_use_reg & ( (!SB2_mem_used[1] & ((UB2_byteen_reg[1]) # (UB2_byteen_reg[0]))) ) ) ) # ( !ZC1_d_byteenable[0] & ( UB2_use_reg & ( (!SB2_mem_used[1] & ((UB2_byteen_reg[1]) # (UB2_byteen_reg[0]))) ) ) ) # ( ZC1_d_byteenable[0] & ( !UB2_use_reg & ( !SB2_mem_used[1] ) ) ) # ( !ZC1_d_byteenable[0] & ( !UB2_use_reg & ( (ZC1_d_byteenable[1] & !SB2_mem_used[1]) ) ) );


--RB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~1 at MLABCELL_X15_Y4_N57
RB2L4 = ( !EC1L2 & ( !EC1L11 & ( (EC1L9 & (RB2L3 & (YB1L7 & X1L1))) ) ) );


--E1_bridge_acknowledge is RAM_controller:u1|bridge_acknowledge at FF_X17_Y4_N22
--register power-up is low

E1_bridge_acknowledge = DFFEAS(E1L1, GLOBAL(A1L23), A1L78,  ,  ,  ,  ,  ,  );


--U1L33 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideAnd0~0 at LABCELL_X17_Y4_N18
U1L33 = ( U1_time_out_counter[6] & ( (U1_time_out_counter[1] & (U1_time_out_counter[4] & (U1_time_out_counter[0] & U1_time_out_counter[5]))) ) );


--U1L71 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~0 at LABCELL_X17_Y4_N0
U1L71 = ( !U1_WideOr0 & ( U1_time_out_counter[7] & ( (!E1_bridge_acknowledge & ((!U1_time_out_counter[2]) # ((!U1_time_out_counter[3]) # (!U1L33)))) ) ) ) # ( !U1_WideOr0 & ( !U1_time_out_counter[7] & ( !E1_bridge_acknowledge ) ) );


--UB2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0] at FF_X15_Y4_N2
--register power-up is low

UB2_count[0] = DFFEAS(UB2L23, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at MLABCELL_X15_Y4_N48
YB1L4 = ( UB2_count[0] & ( !SB2_mem_used[1] & ( (EC1L10 & ((!U1L71) # ((!VB2L3 & !RB2L4)))) ) ) );


--SB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y6_N16
--register power-up is low

SB3_mem_used[1] = DFFEAS(SB3L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X12_Y6_N6
EC1L8 = ( ZC1_W_alu_result[3] & ( EC1L4 & ( (EC1L3 & (!DC1_read_accepted & (ZC1_W_alu_result[4] & ZC1_d_read))) ) ) );


--VB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X13_Y6_N17
--register power-up is low

VB3_wait_latency_counter[1] = DFFEAS(VB3L9, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X13_Y6_N44
--register power-up is low

VB3_wait_latency_counter[0] = DFFEAS(VB3L10, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X13_Y5_N6
RB3L1 = ( ZC1_d_read & ( ZC1_d_write & ( (!SB3_mem_used[1] & (DB1_rst1 & ((!DC1_write_accepted) # (!DC1_read_accepted)))) ) ) ) # ( !ZC1_d_read & ( ZC1_d_write & ( (!DC1_write_accepted & (!SB3_mem_used[1] & DB1_rst1)) ) ) ) # ( ZC1_d_read & ( !ZC1_d_write & ( (!DC1_read_accepted & (!SB3_mem_used[1] & DB1_rst1)) ) ) );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X13_Y6_N0
YB1L5 = ( DB1_rst1 & ( X1L1 & ( (EC1L8 & (!VB3_wait_latency_counter[1] & (!RB3L1 $ (!VB3_wait_latency_counter[0])))) ) ) ) # ( DB1_rst1 & ( !X1L1 & ( (VB3_wait_latency_counter[0] & (EC1L8 & !VB3_wait_latency_counter[1])) ) ) );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X17_Y7_N3
EC1L1 = ( !ZC1_W_alu_result[13] & ( (!ZC1_W_alu_result[16] & (!ZC1L811Q & (!ZC1_W_alu_result[14] & !ZC1_W_alu_result[11]))) ) );


--EC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X17_Y7_N0
EC1L7 = (ZC1_W_alu_result[16] & !ZC1L811Q);


--SB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X17_Y7_N35
--register power-up is low

SB5_mem_used[1] = DFFEAS(SB5L15, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X13_Y7_N43
--register power-up is low

BC2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , BC2L58, SC2L2,  ,  , VCC);


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X17_Y7_N15
YB1L1 = ( EC1L7 & ( (!SB5_mem_used[1] & BC2_saved_grant[0]) ) ) # ( !EC1L7 & ( (!SB5_mem_used[1] & (!EC1L11 & (BC2_saved_grant[0] & !EC1L1))) ) );


--X1L4 is nios_system:u0|nios_system_LEDR:ledr|always0~3 at LABCELL_X12_Y6_N39
X1L4 = ( EC1L3 & ( (!ZC1_W_alu_result[4] & (EC1L4 & !SB6_mem_used[1])) ) );


--SB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~0 at LABCELL_X13_Y6_N30
SB6L6 = ( !VB6_wait_latency_counter[1] & ( (X1L4 & (!VB6_wait_latency_counter[0] $ (((!X1L1) # (!YB1L7))))) ) );


--SB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X9_Y8_N50
--register power-up is low

SB1_mem_used[1] = DFFEAS(SB1L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X9_Y8_N22
--register power-up is low

W1_av_waitrequest = DFFEAS(W1L68, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X12_Y6_N36
EC1L6 = ( EC1L3 & ( (ZC1_W_alu_result[4] & (EC1L4 & !ZC1_W_alu_result[3])) ) );


--BC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X12_Y7_N26
--register power-up is low

BC1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , BC1L55, SC1L2,  ,  , VCC);


--TD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X10_Y6_N50
--register power-up is low

TD1_waitrequest = DFFEAS(TD1L196, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--SB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X10_Y6_N32
--register power-up is low

SB4_mem_used[1] = DFFEAS(SB4L11, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X10_Y6_N15
SB4L15 = (!TD1_waitrequest & !SB4_mem_used[1]);


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X12_Y7_N6
YB1L2 = ( EC1L2 & ( EC1L6 & ( (!BC1_saved_grant[0] & (((W1_av_waitrequest & !SB1L6Q)))) # (BC1_saved_grant[0] & (((W1_av_waitrequest & !SB1L6Q)) # (SB4L15))) ) ) ) # ( !EC1L2 & ( EC1L6 & ( (W1_av_waitrequest & !SB1L6Q) ) ) ) # ( EC1L2 & ( !EC1L6 & ( (BC1_saved_grant[0] & SB4L15) ) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X13_Y5_N0
YB1L3 = ( !DB1_rst1 & ( SB6L6 & ( (!YB1L2 & ((!YB1L5) # (SB3_mem_used[1]))) ) ) ) # ( DB1_rst1 & ( !SB6L6 & ( (!YB1L1 & (!YB1L2 & ((!YB1L5) # (SB3_mem_used[1])))) ) ) ) # ( !DB1_rst1 & ( !SB6L6 & ( (!YB1L2 & ((!YB1L5) # (SB3_mem_used[1]))) ) ) );


--VB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg[0] at FF_X16_Y4_N26
--register power-up is low

VB2_read_latency_shift_reg[0] = DFFEAS(VB2L4, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_mem[0][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][75] at FF_X16_Y4_N59
--register power-up is low

SB2_mem[0][75] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB2L15, SB2L18,  ,  , VCC);


--SB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0] at FF_X16_Y4_N43
--register power-up is low

SB2_mem_used[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , SB2L13,  ,  , VCC);


--RB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~0 at LABCELL_X16_Y4_N33
RB2L1 = (SB2_mem_used[0] & ((SB2_mem[0][75]) # (VB2_read_latency_shift_reg[0])));


--SB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][19] at FF_X15_Y4_N55
--register power-up is low

SB2_mem[0][19] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB2L15, SB2L19,  ,  , VCC);


--SB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][76] at FF_X16_Y4_N41
--register power-up is low

SB2_mem[0][76] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB2L15, SB2L20,  ,  , VCC);


--SB2_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][42] at FF_X15_Y4_N32
--register power-up is low

SB2_mem[0][42] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB2L15, SB2L21,  ,  , VCC);


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~0 at LABCELL_X16_Y4_N39
UB1L1 = ( SB2_mem[0][42] & ( !SB2_mem[0][76] ) );


--UB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|out_valid~0 at LABCELL_X16_Y4_N54
UB1L36 = ( NC2_burst_uncompress_address_offset[1] & ( RB2L1 & ( (!UB1L1) # (SB2_mem[0][19]) ) ) ) # ( !NC2_burst_uncompress_address_offset[1] & ( RB2L1 & ( (!UB1L1) # (SB2_mem[0][19]) ) ) ) # ( NC2_burst_uncompress_address_offset[1] & ( !RB2L1 & ( VB2_read_latency_shift_reg[0] ) ) ) # ( !NC2_burst_uncompress_address_offset[1] & ( !RB2L1 & ( (VB2_read_latency_shift_reg[0] & ((!UB1L1) # (NC2_burst_uncompress_address_base[1]))) ) ) );


--VB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X17_Y7_N10
--register power-up is low

VB5_read_latency_shift_reg[0] = DFFEAS(VB5L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X17_Y7_N53
--register power-up is low

SB5_mem[0][74] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB5L13, SB5L18,  ,  , VCC);


--SB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X17_Y7_N49
--register power-up is low

SB5_mem[0][56] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB5L13, SB5L19,  ,  , VCC);


--ZB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X17_Y7_N51
ZB3L1 = (VB5L3Q & ((!SB5_mem[0][56]) # (!SB5_mem[0][74])));


--VB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X9_Y8_N14
--register power-up is low

VB1_read_latency_shift_reg[0] = DFFEAS(VB1L36, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X15_Y6_N34
--register power-up is low

VB3_read_latency_shift_reg[0] = DFFEAS(YB1L6, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0] at FF_X9_Y6_N55
--register power-up is low

VB6_read_latency_shift_reg[0] = DFFEAS(SB6L7, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X10_Y6_N8
--register power-up is low

VB4_read_latency_shift_reg[0] = DFFEAS(VB4L39, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X10_Y6_N38
--register power-up is low

SB4_mem[0][74] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB4L12, SB4L13,  ,  , VCC);


--SB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X10_Y6_N41
--register power-up is low

SB4_mem[0][56] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , SB4L12, SB4L14,  ,  , VCC);


--LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X10_Y6_N54
LC1L2 = ( !VB1_read_latency_shift_reg[0] & ( VB4_read_latency_shift_reg[0] & ( (SB4_mem[0][74] & (SB4_mem[0][56] & (!VB6_read_latency_shift_reg[0] & !VB3_read_latency_shift_reg[0]))) ) ) ) # ( !VB1_read_latency_shift_reg[0] & ( !VB4_read_latency_shift_reg[0] & ( (!VB6_read_latency_shift_reg[0] & !VB3_read_latency_shift_reg[0]) ) ) );


--LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X13_Y4_N33
LC1L3 = ( LC1L2 & ( !ZB3L1 ) );


--DC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X13_Y5_N43
--register power-up is low

DC1_end_begintransfer = DFFEAS(DC1L7, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X13_Y5_N27
ZC1_E_st_stall = ( YB1L3 & ( YB1L4 & ( ((ZC1_d_write & DC1L2)) # (ZC1L1016) ) ) ) # ( !YB1L3 & ( YB1L4 & ( ((ZC1_d_write & DC1L2)) # (ZC1L1016) ) ) ) # ( YB1L3 & ( !YB1L4 & ( ((ZC1_d_write & ((DC1L2) # (DC1L1)))) # (ZC1L1016) ) ) ) # ( !YB1L3 & ( !YB1L4 & ( ((ZC1_d_write & DC1L2)) # (ZC1L1016) ) ) );


--EC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2 at LABCELL_X12_Y6_N30
EC1L5 = ( EC1L3 & ( (!ZC1_W_alu_result[4] & EC1L4) ) );


--VB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0 at LABCELL_X13_Y6_N33
VB6L12 = ( !VB6_wait_latency_counter[1] & ( !VB6_wait_latency_counter[0] $ (((!X1L1) # ((!YB1L7) # (!X1L4)))) ) );


--SB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0] at FF_X9_Y6_N58
--register power-up is low

SB6_mem_used[0] = DFFEAS(SB6L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y6_N12
SB6L5 = ( SB6_mem_used[1] & ( VB6L12 & ( (!SB6_mem_used[0]) # (!VB6_read_latency_shift_reg[0]) ) ) ) # ( !SB6_mem_used[1] & ( VB6L12 & ( (EC1L5 & (VB6L15 & (SB6_mem_used[0] & !VB6_read_latency_shift_reg[0]))) ) ) ) # ( SB6_mem_used[1] & ( !VB6L12 & ( (!SB6_mem_used[0]) # (!VB6_read_latency_shift_reg[0]) ) ) );


--ZC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X24_Y6_N59
--register power-up is low

ZC1_R_ctrl_shift_rot = DFFEAS(ZC1L250, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y5_N19
--register power-up is low

ZC1_R_ctrl_logic = DFFEAS(ZC1L235, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X27_Y9_N8
--register power-up is low

ZC1_R_logic_op[1] = DFFEAS(ZC1L304, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X27_Y9_N17
--register power-up is low

ZC1_R_logic_op[0] = DFFEAS(ZC1L303, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X25_Y7_N59
--register power-up is low

ZC1_E_src1[4] = DFFEAS(ZC1L746, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X23_Y8_N40
--register power-up is low

ZC1_E_src2[4] = DFFEAS(ZC1L782, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0 at LABCELL_X27_Y9_N21
ZC1L360 = ( ZC1L491Q & ( ZC1_E_src2[4] & ( !ZC1_R_logic_op[1] $ (!ZC1_R_logic_op[0]) ) ) ) # ( !ZC1L491Q & ( ZC1_E_src2[4] & ( ZC1_R_logic_op[1] ) ) ) # ( ZC1L491Q & ( !ZC1_E_src2[4] & ( ZC1_R_logic_op[1] ) ) ) # ( !ZC1L491Q & ( !ZC1_E_src2[4] & ( (!ZC1_R_logic_op[1] & !ZC1_R_logic_op[0]) ) ) );


--ZC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0 at LABCELL_X24_Y7_N51
ZC1L317 = ( ZC1L62 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q & ((ZC1L360))) # (ZC1L729Q & (ZC1L411Q)) ) ) ) # ( !ZC1L62 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q & ((ZC1L360))) # (ZC1L729Q & (ZC1L411Q)) ) ) ) # ( ZC1L62 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q) # (ZC1L411Q) ) ) ) # ( !ZC1L62 & ( !ZC1_R_ctrl_logic & ( (ZC1L411Q & ZC1L729Q) ) ) );


--ZC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X21_Y6_N52
--register power-up is low

ZC1_R_ctrl_rd_ctl_reg = DFFEAS(ZC1_D_op_rdctl, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X18_Y5_N50
--register power-up is low

ZC1_R_ctrl_br_cmp = DFFEAS(ZC1L211, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X22_Y6_N48
ZC1L345 = ( ZC1_R_ctrl_rd_ctl_reg ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( ZC1_R_ctrl_br_cmp ) );


--ZC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X27_Y7_N55
--register power-up is low

ZC1_E_src1[10] = DFFEAS(ZC1L752, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~1 at LABCELL_X27_Y7_N0
ZC1L366 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src1[10] & (ZC1_E_src2[10])) # (ZC1_E_src1[10] & ((!ZC1_E_src2[10]) # (!ZC1_R_logic_op[0]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src1[10] & (!ZC1_E_src2[10] & !ZC1_R_logic_op[0])) # (ZC1_E_src1[10] & (ZC1_E_src2[10] & ZC1_R_logic_op[0])) ) );


--ZC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~2 at LABCELL_X24_Y7_N42
ZC1L323 = ( ZC1L421Q & ( ZC1L366 & ( ((ZC1L729Q) # (ZC1L66)) # (ZC1_R_ctrl_logic) ) ) ) # ( !ZC1L421Q & ( ZC1L366 & ( (!ZC1L729Q & ((ZC1L66) # (ZC1_R_ctrl_logic))) ) ) ) # ( ZC1L421Q & ( !ZC1L366 & ( ((!ZC1_R_ctrl_logic & ZC1L66)) # (ZC1L729Q) ) ) ) # ( !ZC1L421Q & ( !ZC1L366 & ( (!ZC1_R_ctrl_logic & (ZC1L66 & !ZC1L729Q)) ) ) );


--ZC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X27_Y7_N58
--register power-up is low

ZC1_E_src1[12] = DFFEAS(ZC1L754, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2 at MLABCELL_X28_Y8_N0
ZC1L368 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src1[12] & ((ZC1_E_src2[12]))) # (ZC1_E_src1[12] & ((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[12]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_R_logic_op[0] & (!ZC1_E_src1[12] & !ZC1_E_src2[12])) # (ZC1_R_logic_op[0] & (ZC1_E_src1[12] & ZC1_E_src2[12])) ) );


--ZC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3 at LABCELL_X24_Y7_N3
ZC1L325 = ( ZC1_E_shift_rot_result[12] & ( ((!ZC1_R_ctrl_logic & (ZC1L70)) # (ZC1_R_ctrl_logic & ((ZC1L368)))) # (ZC1L729Q) ) ) # ( !ZC1_E_shift_rot_result[12] & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic & (ZC1L70)) # (ZC1_R_ctrl_logic & ((ZC1L368))))) ) );


--ZC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X27_Y7_N14
--register power-up is low

ZC1_E_src1[9] = DFFEAS(ZC1L751, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~3 at LABCELL_X27_Y7_N18
ZC1L365 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src1[9] & (ZC1_E_src2[9])) # (ZC1_E_src1[9] & ((!ZC1_E_src2[9]) # (!ZC1_R_logic_op[0]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src1[9] & (!ZC1_E_src2[9] & !ZC1_R_logic_op[0])) # (ZC1_E_src1[9] & (ZC1_E_src2[9] & ZC1_R_logic_op[0])) ) );


--ZC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~4 at LABCELL_X24_Y7_N54
ZC1L322 = ( ZC1_E_shift_rot_result[9] & ( ZC1L365 & ( ((ZC1_R_ctrl_logic) # (ZC1L729Q)) # (ZC1L74) ) ) ) # ( !ZC1_E_shift_rot_result[9] & ( ZC1L365 & ( (!ZC1L729Q & ((ZC1_R_ctrl_logic) # (ZC1L74))) ) ) ) # ( ZC1_E_shift_rot_result[9] & ( !ZC1L365 & ( ((ZC1L74 & !ZC1_R_ctrl_logic)) # (ZC1L729Q) ) ) ) # ( !ZC1_E_shift_rot_result[9] & ( !ZC1L365 & ( (ZC1L74 & (!ZC1L729Q & !ZC1_R_ctrl_logic)) ) ) );


--ZC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X27_Y7_N17
--register power-up is low

ZC1_E_src1[8] = DFFEAS(ZC1L750, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4 at LABCELL_X27_Y7_N9
ZC1L364 = ( ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( !ZC1_E_src2[8] $ (!ZC1_E_src1[8]) ) ) ) # ( !ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( (ZC1_E_src1[8]) # (ZC1_E_src2[8]) ) ) ) # ( ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (ZC1_E_src2[8] & ZC1_E_src1[8]) ) ) ) # ( !ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[8] & !ZC1_E_src1[8]) ) ) );


--ZC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5 at LABCELL_X24_Y7_N15
ZC1L321 = ( ZC1_E_shift_rot_result[8] & ( ((!ZC1_R_ctrl_logic & ((ZC1L78))) # (ZC1_R_ctrl_logic & (ZC1L364))) # (ZC1L729Q) ) ) # ( !ZC1_E_shift_rot_result[8] & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic & ((ZC1L78))) # (ZC1_R_ctrl_logic & (ZC1L364)))) ) );


--ZC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X27_Y7_N26
--register power-up is low

ZC1_E_src1[7] = DFFEAS(ZC1L749, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~5 at LABCELL_X27_Y7_N48
ZC1L363 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src2[7] & ((ZC1_E_src1[7]))) # (ZC1_E_src2[7] & ((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[7]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[7] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[7])) # (ZC1_E_src2[7] & (ZC1_R_logic_op[0] & ZC1_E_src1[7])) ) );


--ZC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~6 at LABCELL_X24_Y7_N12
ZC1L320 = ( ZC1L363 & ( (!ZC1L729Q & (((ZC1L82)) # (ZC1_R_ctrl_logic))) # (ZC1L729Q & (((ZC1L417Q)))) ) ) # ( !ZC1L363 & ( (!ZC1L729Q & (!ZC1_R_ctrl_logic & (ZC1L82))) # (ZC1L729Q & (((ZC1L417Q)))) ) );


--ZC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X27_Y7_N29
--register power-up is low

ZC1_E_src1[5] = DFFEAS(ZC1L747, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~6 at LABCELL_X27_Y7_N30
ZC1L361 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src1[5] & ((ZC1_E_src2[5]))) # (ZC1_E_src1[5] & ((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[5]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_R_logic_op[0] & (!ZC1_E_src1[5] & !ZC1_E_src2[5])) # (ZC1_R_logic_op[0] & (ZC1_E_src1[5] & ZC1_E_src2[5])) ) );


--ZC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~7 at LABCELL_X24_Y7_N21
ZC1L318 = ( ZC1L361 & ( ZC1L413Q & ( ((ZC1L729Q) # (ZC1L86)) # (ZC1_R_ctrl_logic) ) ) ) # ( !ZC1L361 & ( ZC1L413Q & ( ((!ZC1_R_ctrl_logic & ZC1L86)) # (ZC1L729Q) ) ) ) # ( ZC1L361 & ( !ZC1L413Q & ( (!ZC1L729Q & ((ZC1L86) # (ZC1_R_ctrl_logic))) ) ) ) # ( !ZC1L361 & ( !ZC1L413Q & ( (!ZC1_R_ctrl_logic & (ZC1L86 & !ZC1L729Q)) ) ) );


--ZC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X25_Y7_N38
--register power-up is low

ZC1_E_src1[6] = DFFEAS(ZC1L748, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~7 at LABCELL_X27_Y9_N3
ZC1L362 = ( ZC1_R_logic_op[1] & ( (!ZC1L495Q & ((ZC1_E_src2[6]))) # (ZC1L495Q & ((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[6]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1L495Q & (!ZC1_R_logic_op[0] & !ZC1_E_src2[6])) # (ZC1L495Q & (ZC1_R_logic_op[0] & ZC1_E_src2[6])) ) );


--ZC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~8 at LABCELL_X23_Y5_N15
ZC1L319 = ( ZC1L362 & ( ZC1L729Q & ( ZC1L415Q ) ) ) # ( !ZC1L362 & ( ZC1L729Q & ( ZC1L415Q ) ) ) # ( ZC1L362 & ( !ZC1L729Q & ( (ZC1L90) # (ZC1_R_ctrl_logic) ) ) ) # ( !ZC1L362 & ( !ZC1L729Q & ( (!ZC1_R_ctrl_logic & ZC1L90) ) ) );


--ZC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X25_Y7_N41
--register power-up is low

ZC1_E_src1[11] = DFFEAS(ZC1L753, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8 at LABCELL_X27_Y6_N45
ZC1L367 = ( ZC1L504Q & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[11]))) ) ) # ( !ZC1L504Q & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[11])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[11]))) ) );


--ZC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9 at LABCELL_X23_Y6_N39
ZC1L324 = ( ZC1L729Q & ( ZC1L423Q ) ) # ( !ZC1L729Q & ( (!ZC1_R_ctrl_logic & ((ZC1L94))) # (ZC1_R_ctrl_logic & (ZC1L367)) ) );


--ZC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X22_Y8_N49
--register power-up is low

ZC1_E_src1[13] = DFFEAS(ZC1L755, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~9 at MLABCELL_X28_Y8_N9
ZC1L369 = ( ZC1_E_src2[13] & ( ZC1_R_logic_op[0] & ( !ZC1_E_src1[13] $ (!ZC1_R_logic_op[1]) ) ) ) # ( !ZC1_E_src2[13] & ( ZC1_R_logic_op[0] & ( (ZC1_E_src1[13] & ZC1_R_logic_op[1]) ) ) ) # ( ZC1_E_src2[13] & ( !ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] ) ) ) # ( !ZC1_E_src2[13] & ( !ZC1_R_logic_op[0] & ( !ZC1_E_src1[13] $ (ZC1_R_logic_op[1]) ) ) );


--ZC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~10 at LABCELL_X24_Y7_N36
ZC1L326 = ( ZC1L98 & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic) # ((ZC1L369)))) # (ZC1L729Q & (((ZC1_E_shift_rot_result[13])))) ) ) # ( !ZC1L98 & ( (!ZC1L729Q & (ZC1_R_ctrl_logic & (ZC1L369))) # (ZC1L729Q & (((ZC1_E_shift_rot_result[13])))) ) );


--ZC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X25_Y7_N55
--register power-up is low

ZC1_E_src1[14] = DFFEAS(ZC1L756, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10 at LABCELL_X27_Y9_N33
ZC1L370 = ( ZC1_E_src2[14] & ( !ZC1_R_logic_op[1] $ (((!ZC1_E_src1[14]) # (!ZC1_R_logic_op[0]))) ) ) # ( !ZC1_E_src2[14] & ( (!ZC1_E_src1[14] & (!ZC1_R_logic_op[0] & !ZC1_R_logic_op[1])) # (ZC1_E_src1[14] & ((ZC1_R_logic_op[1]))) ) );


--ZC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11 at LABCELL_X24_Y7_N39
ZC1L327 = ( ZC1L102 & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic) # ((ZC1L370)))) # (ZC1L729Q & (((ZC1_E_shift_rot_result[14])))) ) ) # ( !ZC1L102 & ( (!ZC1L729Q & (ZC1_R_ctrl_logic & ((ZC1L370)))) # (ZC1L729Q & (((ZC1_E_shift_rot_result[14])))) ) );


--ZC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X25_Y7_N46
--register power-up is low

ZC1_E_src1[15] = DFFEAS(ZC1L757, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X27_Y9_N51
ZC1L371 = ( ZC1_E_src1[15] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[15]))) ) ) # ( !ZC1_E_src1[15] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[15])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[15]))) ) );


--ZC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at LABCELL_X24_Y7_N30
ZC1L328 = ( ZC1L371 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q) # (ZC1_E_shift_rot_result[15]) ) ) ) # ( !ZC1L371 & ( ZC1_R_ctrl_logic & ( (ZC1_E_shift_rot_result[15] & ZC1L729Q) ) ) ) # ( ZC1L371 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q & (ZC1L106)) # (ZC1L729Q & ((ZC1_E_shift_rot_result[15]))) ) ) ) # ( !ZC1L371 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q & (ZC1L106)) # (ZC1L729Q & ((ZC1_E_shift_rot_result[15]))) ) ) );


--ZC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X27_Y9_N43
--register power-up is low

ZC1_E_src1[16] = DFFEAS(ZC1L758, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12 at LABCELL_X27_Y7_N36
ZC1L372 = (!ZC1_E_src1[16] & ((!ZC1_R_logic_op[1] & (!ZC1_E_src2[16] & !ZC1_R_logic_op[0])) # (ZC1_R_logic_op[1] & (ZC1_E_src2[16])))) # (ZC1_E_src1[16] & (!ZC1_R_logic_op[1] $ (((!ZC1_E_src2[16]) # (!ZC1_R_logic_op[0])))));


--ZC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13 at LABCELL_X23_Y5_N30
ZC1L329 = ( ZC1_E_shift_rot_result[16] & ( ZC1_R_ctrl_logic & ( (ZC1L372) # (ZC1L729Q) ) ) ) # ( !ZC1_E_shift_rot_result[16] & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q & ZC1L372) ) ) ) # ( ZC1_E_shift_rot_result[16] & ( !ZC1_R_ctrl_logic & ( (ZC1L110) # (ZC1L729Q) ) ) ) # ( !ZC1_E_shift_rot_result[16] & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q & ZC1L110) ) ) );


--RB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|m0_write~0 at MLABCELL_X15_Y4_N33
RB6L1 = (X1L4 & YB1L7);


--VB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~0 at LABCELL_X13_Y6_N51
VB6L19 = ( VB6_wait_latency_counter[0] & ( (X1L1 & (RB6L1 & !VB6_wait_latency_counter[1])) ) ) # ( !VB6_wait_latency_counter[0] & ( (RB6L1 & VB6_wait_latency_counter[1]) ) );


--VB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N9
VB6L20 = ( !VB6L12 & ( (RB6L1 & !VB6_wait_latency_counter[0]) ) );


--ZC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X25_Y7_N43
--register power-up is low

ZC1_E_src1[2] = DFFEAS(ZC1L744, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X23_Y8_N31
--register power-up is low

ZC1_E_src2[2] = DFFEAS(ZC1L780, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at LABCELL_X27_Y9_N24
ZC1L358 = ( ZC1_E_src1[2] & ( ZC1_R_logic_op[1] & ( (!ZC1_E_src2[2]) # (!ZC1_R_logic_op[0]) ) ) ) # ( !ZC1_E_src1[2] & ( ZC1_R_logic_op[1] & ( ZC1_E_src2[2] ) ) ) # ( ZC1_E_src1[2] & ( !ZC1_R_logic_op[1] & ( (ZC1_E_src2[2] & ZC1_R_logic_op[0]) ) ) ) # ( !ZC1_E_src1[2] & ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[2] & !ZC1_R_logic_op[0]) ) ) );


--ZC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at LABCELL_X23_Y6_N9
ZC1L315 = ( ZC1L358 & ( ZC1L729Q & ( ZC1_E_shift_rot_result[2] ) ) ) # ( !ZC1L358 & ( ZC1L729Q & ( ZC1_E_shift_rot_result[2] ) ) ) # ( ZC1L358 & ( !ZC1L729Q & ( (ZC1L114) # (ZC1_R_ctrl_logic) ) ) ) # ( !ZC1L358 & ( !ZC1L729Q & ( (!ZC1_R_ctrl_logic & ZC1L114) ) ) );


--ZC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X22_Y8_N52
--register power-up is low

ZC1_E_src1[3] = DFFEAS(ZC1L745, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X23_Y8_N34
--register power-up is low

ZC1_E_src2[3] = DFFEAS(ZC1L781, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14 at LABCELL_X27_Y9_N54
ZC1L359 = ( ZC1_E_src2[3] & ( ZC1_R_logic_op[1] & ( (!ZC1_E_src1[3]) # (!ZC1_R_logic_op[0]) ) ) ) # ( !ZC1_E_src2[3] & ( ZC1_R_logic_op[1] & ( ZC1_E_src1[3] ) ) ) # ( ZC1_E_src2[3] & ( !ZC1_R_logic_op[1] & ( (ZC1_E_src1[3] & ZC1_R_logic_op[0]) ) ) ) # ( !ZC1_E_src2[3] & ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src1[3] & !ZC1_R_logic_op[0]) ) ) );


--ZC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15 at LABCELL_X23_Y6_N0
ZC1L316 = ( ZC1L118 & ( ZC1L729Q & ( ZC1L409Q ) ) ) # ( !ZC1L118 & ( ZC1L729Q & ( ZC1L409Q ) ) ) # ( ZC1L118 & ( !ZC1L729Q & ( (!ZC1_R_ctrl_logic) # (ZC1L359) ) ) ) # ( !ZC1L118 & ( !ZC1L729Q & ( (ZC1_R_ctrl_logic & ZC1L359) ) ) );


--ZC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X19_Y8_N43
--register power-up is low

ZC1_D_iw[4] = DFFEAS(ZC1L641, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X19_Y8_N52
--register power-up is low

ZC1_D_iw[1] = DFFEAS(ZC1L638, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X19_Y8_N7
--register power-up is low

ZC1_D_iw[3] = DFFEAS(ZC1L640, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X19_Y5_N27
ZC1L237 = ( ZC1_D_iw[2] & ( (ZC1_D_iw[0] & !ZC1_D_iw[3]) ) ) # ( !ZC1_D_iw[2] & ( (ZC1_D_iw[1] & (ZC1_D_iw[0] & !ZC1_D_iw[3])) ) );


--ZC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X23_Y8_N3
ZC1L238 = ( ZC1_D_iw[4] ) # ( !ZC1_D_iw[4] & ( !ZC1L237 ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y1_N56
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L5, DB1L51, !Q1_clr_reg);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X3_Y1_N14
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, DB1L87, !Q1_clr_reg, GND);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X3_Y1_N42
DB1L74 = AMPP_FUNCTION(!DB1_state, !A1L6, !DB1_td_shift[9], !DB1_user_saw_rvalid, !DB1_count[1], !Q1_irf_reg[1][0]);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X3_Y1_N32
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L5, DB1L60, !Q1_clr_reg);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X4_Y3_N49
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L5, DB1L78, !Q1_clr_reg, DB1L63);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X3_Y1_N41
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L5, DB1L18, !Q1_clr_reg, DB1L63);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X9_Y4_N56
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(A1L23, DB1_rvalid0, !BB1_r_sync_rst, GND);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X3_Y1_N24
DB1L75 = AMPP_FUNCTION(!DB1_td_shift[1], !DB1_state, !DB1_count[9], !DB1_rvalid, !DB1L74, !DB1_tck_t_dav);


--DB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y1_N33
DB1L63 = AMPP_FUNCTION(!S1_state[3], !S1_state[4], !K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg);


--YD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y3_N31
--register power-up is low

YD3_din_s1 = DFFEAS( , A1L5,  ,  ,  , LD1L11Q,  ,  , VCC);


--TD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X2_Y4_N40
--register power-up is low

TD1_MonDReg[0] = DFFEAS(TD1L120, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--WD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y5_N0
WD1L58 = ( TD1_MonDReg[0] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[0])))) # (UD1L3 & (((WD1_sr[2])))) ) ) # ( !TD1_MonDReg[0] & ( (!UD1L3 & (Q1_irf_reg[2][1] & ((JD1_break_readreg[0])))) # (UD1L3 & (((WD1_sr[2])))) ) );


--WD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~9 at LABCELL_X1_Y3_N3
WD1L21 = ( K1_splitter_nodes_receive_1[3] & ( Q1_irf_reg[2][0] & ( (!S1_state[4]) # (Q1_virtual_ir_scan_reg) ) ) ) # ( !K1_splitter_nodes_receive_1[3] & ( Q1_irf_reg[2][0] ) );


--WD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~10 at LABCELL_X4_Y3_N45
WD1L22 = ( S1_state[3] & ( (K1_splitter_nodes_receive_1[3] & !Q1_virtual_ir_scan_reg) ) ) # ( !S1_state[3] & ( (K1_splitter_nodes_receive_1[3] & (S1_state[4] & !Q1_virtual_ir_scan_reg)) ) );


--UD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X4_Y3_N27
UD1_virtual_state_uir = ( K1_splitter_nodes_receive_1[3] & ( (Q1_virtual_ir_scan_reg & S1_state[8]) ) );


--YD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y4_N10
--register power-up is low

YD2_din_s1 = DFFEAS( , A1L5,  ,  ,  , ZC1_hbreak_enabled,  ,  , VCC);


--ZC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X25_Y8_N56
--register power-up is low

ZC1_R_wr_dst_reg = DFFEAS(ZC1_D_wr_dst_reg, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X24_Y5_N23
--register power-up is low

ZC1_W_valid = DFFEAS(ZC1L891, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X25_Y8_N39
ZC1_W_rf_wren = ((ZC1_R_wr_dst_reg & ZC1_W_valid)) # (BB1_r_sync_rst);


--ZC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X19_Y5_N55
--register power-up is low

ZC1_R_ctrl_ld = DFFEAS(ZC1L233, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X24_Y6_N49
--register power-up is low

ZC1_W_cmp_result = DFFEAS(ZC1L348, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X22_Y8_N31
--register power-up is low

ZC1_W_control_rd_data[0] = DFFEAS(ZC1L351, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X25_Y8_N23
--register power-up is low

ZC1_R_dst_regnum[0] = DFFEAS(ZC1L259, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X25_Y8_N14
--register power-up is low

ZC1_R_dst_regnum[1] = DFFEAS(ZC1L261, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X25_Y8_N20
--register power-up is low

ZC1_R_dst_regnum[2] = DFFEAS(ZC1L263, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X25_Y8_N11
--register power-up is low

ZC1_R_dst_regnum[3] = DFFEAS(ZC1L265, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X25_Y8_N8
--register power-up is low

ZC1_R_dst_regnum[4] = DFFEAS(ZC1L267, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X10_Y4_N23
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--BB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X10_Y4_N29
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BB1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--BB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X10_Y4_N35
--register power-up is low

BB1_r_sync_rst_chain[2] = DFFEAS(BB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BB1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X10_Y4_N18
BB1L21 = ( BB1_altera_reset_synchronizer_int_chain[2] & ( BB1_r_sync_rst_chain[2] ) );


--ZC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X19_Y7_N49
--register power-up is low

ZC1_R_valid = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_D_valid,  ,  , VCC);


--ZC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X19_Y5_N39
ZC1L254 = ( !ZC1_D_iw[1] & ( (ZC1_D_iw[0] & ((!ZC1_D_iw[3]) # (!ZC1_D_iw[4]))) ) );


--RB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|rp_valid at LABCELL_X16_Y4_N18
RB2_rp_valid = ((SB2_mem[0][75] & SB2_mem_used[0])) # (VB2_read_latency_shift_reg[0]);


--NC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X16_Y4_N12
NC2L15 = ( SB2_mem[0][75] & ( VB2_read_latency_shift_reg[0] & ( (!SB2_mem_used[0] & (!NC2_burst_uncompress_address_offset[1] & ((!NC2_burst_uncompress_address_base[1])))) # (SB2_mem_used[0] & (((!SB2_mem[0][19])))) ) ) ) # ( !SB2_mem[0][75] & ( VB2_read_latency_shift_reg[0] & ( (!SB2_mem_used[0] & (!NC2_burst_uncompress_address_offset[1] & ((!NC2_burst_uncompress_address_base[1])))) # (SB2_mem_used[0] & (((!SB2_mem[0][19])))) ) ) ) # ( SB2_mem[0][75] & ( !VB2_read_latency_shift_reg[0] & ( (!SB2_mem_used[0] & (!NC2_burst_uncompress_address_offset[1] & ((!NC2_burst_uncompress_address_base[1])))) # (SB2_mem_used[0] & (((!SB2_mem[0][19])))) ) ) ) # ( !SB2_mem[0][75] & ( !VB2_read_latency_shift_reg[0] & ( (!NC2_burst_uncompress_address_offset[1] & !NC2_burst_uncompress_address_base[1]) ) ) );


--LC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at MLABCELL_X15_Y6_N30
LC1_WideOr1 = ( NC2L15 & ( (LC1L2 & (!ZB3L1 & ((!RB2_rp_valid) # (UB1L1)))) ) ) # ( !NC2L15 & ( (!RB2_rp_valid & (LC1L2 & !ZB3L1)) ) );


--ZC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at MLABCELL_X15_Y6_N12
ZC1_d_read_nxt = ( ZC1_E_new_inst & ( ((LC1_WideOr1 & ZC1_d_read)) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_E_new_inst & ( (LC1_WideOr1 & ZC1_d_read) ) );


--SB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y4_N21
SB2L15 = ((!SB2_mem_used[0]) # (SB2_mem[0][75])) # (VB2_read_latency_shift_reg[0]);


--SB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y4_N9
SB2L16 = ( EC1L9 & ( (!EC1L11 & (VB6L15 & (!EC1L2 & !SB2L15))) ) );


--SB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X16_Y4_N48
SB2L17 = ( SB2_mem_used[1] & ( SB2L16 & ( (!RB2L1) # ((!U1L71) # ((!VB2L3 & !RB2L4))) ) ) ) # ( !SB2_mem_used[1] & ( SB2L16 & ( (!U1L71) # ((!VB2L3 & !RB2L4)) ) ) ) # ( SB2_mem_used[1] & ( !SB2L16 & ( !RB2L1 ) ) );


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X13_Y5_N12
DC1L9 = ( DC1_read_accepted & ( LC1_WideOr1 ) ) # ( !DC1_read_accepted & ( LC1_WideOr1 & ( (ZC1_d_read & (DB1_rst1 & ((!YB1L3) # (YB1L4)))) ) ) );


--UB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~0 at MLABCELL_X15_Y4_N18
UB2L56 = ( UB2_count[0] & ( YB1L7 & ( (EC1L9 & (!UB2_use_reg & (!EC1L2 & !EC1L11))) ) ) ) # ( !UB2_count[0] & ( YB1L7 & ( ((EC1L9 & (!EC1L2 & !EC1L11))) # (UB2_use_reg) ) ) ) # ( !UB2_count[0] & ( !YB1L7 & ( UB2_use_reg ) ) );


--UB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~1 at MLABCELL_X15_Y4_N36
UB2L57 = ( UB2_use_reg & ( UB2L56 ) ) # ( !UB2_use_reg & ( UB2L56 & ( (!SB2_mem_used[1] & ((!U1L71) # ((!VB2L3 & !RB2L4)))) ) ) ) # ( UB2_use_reg & ( !UB2L56 & ( ((U1L71 & ((RB2L4) # (VB2L3)))) # (SB2_mem_used[1]) ) ) );


--ZC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X21_Y8_N43
--register power-up is low

ZC1_d_byteenable[2] = DFFEAS(ZC1L389, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]~0 at LABCELL_X17_Y4_N24
UB2L30 = ( VB2L3 & ( (!UB2_use_reg) # ((!U1L71 & !SB2_mem_used[1])) ) ) # ( !VB2L3 & ( (!UB2_use_reg) # ((!SB2_mem_used[1] & ((!RB2L4) # (!U1L71)))) ) );


--ZC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X17_Y6_N51
ZC1L239 = ( ZC1_D_iw[2] & ( (ZC1_D_iw[3] & ZC1_D_iw[0]) ) ) # ( !ZC1_D_iw[2] & ( (ZC1_D_iw[3] & (ZC1_D_iw[1] & ZC1_D_iw[0])) ) );


--ZC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X16_Y7_N15
ZC1L240 = (!ZC1_D_iw[4] & ZC1L239);


--ZC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at MLABCELL_X21_Y8_N48
ZC1L391 = ( ZC1L126 & ( (!ZC1L238 & ((ZC1L240))) # (ZC1L238 & ((!ZC1L122) # (!ZC1L240))) ) ) # ( !ZC1L126 & ( (!ZC1L122) # (!ZC1L238 $ (!ZC1L240)) ) );


--ZC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X21_Y8_N46
--register power-up is low

ZC1_d_byteenable[3] = DFFEAS(ZC1L390, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at MLABCELL_X21_Y8_N51
ZC1L388 = ( ZC1L126 & ( (!ZC1L122) # (!ZC1L238 $ (!ZC1L240)) ) ) # ( !ZC1L126 & ( (!ZC1L238 & ((ZC1L240))) # (ZC1L238 & ((!ZC1L122) # (!ZC1L240))) ) );


--U1L86 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]~0 at LABCELL_X17_Y4_N6
U1L86 = ( VB2L3 & ( (!U1L71) # (BB1_r_sync_rst) ) ) # ( !VB2L3 & ( (!U1L71) # ((!RB2L4) # (BB1_r_sync_rst)) ) );


--E1_bus_enable_d1 is RAM_controller:u1|bus_enable_d1 at FF_X17_Y4_N5
--register power-up is low

E1_bus_enable_d1 = DFFEAS( , GLOBAL(A1L23), A1L78,  ,  , U1_bus_enable,  ,  , VCC);


--E1_bus_enable_d2 is RAM_controller:u1|bus_enable_d2 at FF_X17_Y4_N17
--register power-up is low

E1_bus_enable_d2 = DFFEAS( , GLOBAL(A1L23), A1L78,  ,  , E1_bus_enable_d1,  ,  , VCC);


--E1L1 is RAM_controller:u1|ack_process~0 at LABCELL_X17_Y4_N21
E1L1 = (!E1_bus_enable_d2 & E1_bus_enable_d1);


--U1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest at MLABCELL_X15_Y4_N24
U1_avalon_waitrequest = ( U1L71 & ( (VB2L3) # (RB2L4) ) );


--UB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]~0 at MLABCELL_X15_Y4_N0
UB2L23 = ( UB2_count[0] & ( U1_avalon_waitrequest ) ) # ( UB2_count[0] & ( !U1_avalon_waitrequest & ( (!UB2_use_reg) # (SB2_mem_used[1]) ) ) ) # ( !UB2_count[0] & ( !U1_avalon_waitrequest & ( (!SB2_mem_used[1] & (((EC1L10 & YB1L7)) # (UB2_use_reg))) ) ) );


--SB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N46
--register power-up is low

SB3_mem_used[0] = DFFEAS(SB3L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y6_N15
SB3L5 = ( SB3_mem_used[0] & ( (!VB3_read_latency_shift_reg[0] & ((SB3_mem_used[1]) # (YB1L5))) ) ) # ( !SB3_mem_used[0] & ( SB3_mem_used[1] ) );


--VB3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at LABCELL_X13_Y6_N12
VB3L7 = ( VB3_wait_latency_counter[1] & ( (RB3L1 & EC1L8) ) ) # ( !VB3_wait_latency_counter[1] & ( (RB3L1 & (EC1L8 & (!X1L1 $ (VB3_wait_latency_counter[0])))) ) );


--VB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N15
VB3L9 = (VB3L7 & (!VB3_wait_latency_counter[0] $ (!VB3_wait_latency_counter[1])));


--VB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X13_Y6_N42
VB3L10 = ( VB3L7 & ( !VB3_wait_latency_counter[0] ) );


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X10_Y4_N39
YB1L9 = ( YB1L7 & ( ((!EC1L11 & !EC1L1)) # (EC1L7) ) );


--ZC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X13_Y6_N50
--register power-up is low

ZC1_i_read = DFFEAS(ZC1L1074, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y6_N37
--register power-up is low

DC2_read_accepted = DFFEAS(DC2L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X10_Y6_N27
CC2L1 = ( DB1_rst1 & ( (!ZC1L1075Q & !DC2_read_accepted) ) );


--ZC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X22_Y7_N5
--register power-up is low

ZC1_F_pc[10] = DFFEAS(ZC1L701, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid,  ,  ,  ,  );


--FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal0~0 at LABCELL_X22_Y7_N30
FC1L1 = ( !ZC1_F_pc[9] & ( !ZC1_F_pc[14] & ( (!ZC1_F_pc[13] & (!ZC1_F_pc[11] & (!ZC1_F_pc[10] & !ZC1_F_pc[12]))) ) ) );


--BC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X13_Y7_N47
--register power-up is low

BC2_saved_grant[1] = DFFEAS(SC2L3, GLOBAL(A1L23), !BB1_r_sync_rst,  , BC2L58,  ,  ,  ,  );


--BC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0 at LABCELL_X12_Y7_N0
BC2L57 = ( BC2_saved_grant[1] & ( (!FC1L1 & CC2L1) ) );


--DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X11_Y5_N36
DC1L10 = ( ZC1_d_read & ( !DC1_read_accepted ) );


--SB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X12_Y7_N18
SB5L17 = ( BC2_saved_grant[0] & ( BC2_saved_grant[1] & ( ((!DC2_read_accepted & !ZC1L1075Q)) # (DC1L10) ) ) ) # ( !BC2_saved_grant[0] & ( BC2_saved_grant[1] & ( (!DC2_read_accepted & !ZC1L1075Q) ) ) ) # ( BC2_saved_grant[0] & ( !BC2_saved_grant[1] & ( DC1L10 ) ) );


--SB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X17_Y7_N31
--register power-up is low

SB5_mem_used[0] = DFFEAS(SB5L10, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y7_N12
SB5L12 = ( VB5L3Q & ( (SB5_mem_used[1] & !SB5_mem_used[0]) ) ) # ( !VB5L3Q & ( SB5_mem_used[1] ) );


--SB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X17_Y7_N21
SB5L13 = ( SB5_mem_used[0] & ( VB5L3Q ) ) # ( !SB5_mem_used[0] );


--SB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X17_Y7_N36
SB5L14 = ( DB1_rst1 & ( !SB5L13 ) );


--SB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X17_Y7_N33
SB5L15 = ( SB5L14 & ( SB5L12 ) ) # ( !SB5L14 & ( SB5L12 ) ) # ( SB5L14 & ( !SB5L12 & ( (SB5L17 & (((YB1L9 & BC2_saved_grant[0])) # (BC2L57))) ) ) );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X12_Y7_N3
ZB1L2 = ( !FC1L1 & ( CC2L1 ) );


--SC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X17_Y7_N43
--register power-up is low

SC2_top_priority_reg[0] = DFFEAS(SC2L7, GLOBAL(A1L23), !BB1_r_sync_rst,  , SC2L6,  ,  ,  ,  );


--SC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X17_Y7_N46
--register power-up is low

SC2_top_priority_reg[1] = DFFEAS(SC2L2, GLOBAL(A1L23), !BB1_r_sync_rst,  , SC2L6,  ,  ,  ,  );


--SC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X17_Y7_N45
SC2L2 = ( ZB1L2 & ( (!SC2_top_priority_reg[0] & YB1L9) ) ) # ( !ZB1L2 & ( (YB1L9 & ((!SC2_top_priority_reg[0]) # (SC2_top_priority_reg[1]))) ) );


--BC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X13_Y7_N38
--register power-up is low

BC2_packet_in_progress = DFFEAS(BC2L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y7_N57
VB5L4 = (DB1_rst1 & !SB5L16Q);


--BC2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at LABCELL_X13_Y7_N24
BC2L58 = ( VB5L4 & ( BC2L57 & ( (BC2_saved_grant[1]) # (BC2_saved_grant[0]) ) ) ) # ( VB5L4 & ( !BC2L57 & ( (!BC2_packet_in_progress) # ((YB1L9 & BC2_saved_grant[0])) ) ) ) # ( !VB5L4 & ( !BC2L57 & ( (!BC2_packet_in_progress & ((!YB1L9) # (!BC2_saved_grant[0]))) ) ) );


--SB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X9_Y8_N17
--register power-up is low

SB1_mem_used[0] = DFFEAS(SB1L3, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y8_N48
SB1L5 = ( SB1_mem_used[1] & ( VB6L15 & ( (!SB1_mem_used[0]) # (!VB1_read_latency_shift_reg[0]) ) ) ) # ( !SB1_mem_used[1] & ( VB6L15 & ( (EC1L6 & (SB1_mem_used[0] & (!VB1_read_latency_shift_reg[0] & W1_av_waitrequest))) ) ) ) # ( SB1_mem_used[1] & ( !VB6L15 & ( (!SB1_mem_used[0]) # (!VB1_read_latency_shift_reg[0]) ) ) );


--W1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X9_Y8_N57
W1L67 = ( EC1L6 & ( (!W1_av_waitrequest & (!SB1L6Q & DB1_rst1)) ) );


--W1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X9_Y8_N21
W1L68 = ( DC1L10 & ( W1L67 ) ) # ( !DC1L10 & ( (X1L1 & W1L67) ) );


--YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1 at LABCELL_X13_Y5_N54
YB1L8 = ( ZC1_d_read & ( ZC1_d_write & ( (EC1L2 & (DB1_rst1 & ((!DC1_read_accepted) # (!DC1_write_accepted)))) ) ) ) # ( !ZC1_d_read & ( ZC1_d_write & ( (EC1L2 & (!DC1_write_accepted & DB1_rst1)) ) ) ) # ( ZC1_d_read & ( !ZC1_d_write & ( (!DC1_read_accepted & (EC1L2 & DB1_rst1)) ) ) );


--SC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X12_Y7_N17
--register power-up is low

SC1_top_priority_reg[0] = DFFEAS(SC1L7, GLOBAL(A1L23), !BB1_r_sync_rst,  , SC1L6,  ,  ,  ,  );


--SC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X12_Y7_N13
--register power-up is low

SC1_top_priority_reg[1] = DFFEAS(SC1L2, GLOBAL(A1L23), !BB1_r_sync_rst,  , SC1L6,  ,  ,  ,  );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X12_Y7_N57
ZB1L1 = ( CC2L1 & ( FC1L1 ) );


--SC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X12_Y7_N12
SC1L2 = ( SC1_top_priority_reg[0] & ( (!ZB1L1 & (YB1L8 & SC1_top_priority_reg[1])) ) ) # ( !SC1_top_priority_reg[0] & ( YB1L8 ) );


--BC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X12_Y7_N38
--register power-up is low

BC1_packet_in_progress = DFFEAS(BC1L4, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X12_Y7_N56
--register power-up is low

BC1_saved_grant[1] = DFFEAS(SC1L3, GLOBAL(A1L23), !BB1_r_sync_rst,  , BC1L55,  ,  ,  ,  );


--BC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1 at LABCELL_X12_Y7_N42
BC1_WideOr1 = ( YB1L7 & ( BC1_saved_grant[1] & ( (!FC1L1 & (((EC1L2 & BC1_saved_grant[0])))) # (FC1L1 & (((EC1L2 & BC1_saved_grant[0])) # (CC2L1))) ) ) ) # ( !YB1L7 & ( BC1_saved_grant[1] & ( (FC1L1 & CC2L1) ) ) ) # ( YB1L7 & ( !BC1_saved_grant[1] & ( (EC1L2 & BC1_saved_grant[0]) ) ) );


--BC1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X12_Y7_N51
BC1L55 = ( BC1_saved_grant[0] & ( (!BC1_WideOr1 & ((!BC1_packet_in_progress))) # (BC1_WideOr1 & (SB4L15)) ) ) # ( !BC1_saved_grant[0] & ( (!BC1_WideOr1 & (((!BC1_packet_in_progress)))) # (BC1_WideOr1 & (BC1_saved_grant[1] & (SB4L15))) ) );


--CD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X10_Y6_N43
--register power-up is low

CD1_write = DFFEAS(CD1L131, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X12_Y6_N5
--register power-up is low

CD1_address[8] = DFFEAS(BC1_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y5_N19
--register power-up is low

TD1_jtag_ram_access = DFFEAS(TD1L137, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X12_Y7_N48
TD1L195 = ( !CD1_address[8] & ( TD1_jtag_ram_access ) );


--CD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X10_Y6_N14
--register power-up is low

CD1_read = DFFEAS(CD1L84, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X10_Y6_N53
--register power-up is low

TD1_avalon_ociram_readdata_ready = DFFEAS(TD1L135, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X10_Y6_N48
TD1L196 = ( CD1_read & ( (!TD1_waitrequest) # ((!CD1_write & ((!TD1_avalon_ociram_readdata_ready))) # (CD1_write & (TD1L195))) ) ) # ( !CD1_read & ( ((!CD1_write) # (!TD1_waitrequest)) # (TD1L195) ) );


--RB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X10_Y6_N36
RB4L1 = (BC1_saved_grant[0] & DC1L10);


--RB4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~1 at LABCELL_X10_Y6_N9
RB4L2 = ( ZC1L1075Q & ( (RB4L1 & BC1_WideOr1) ) ) # ( !ZC1L1075Q & ( (BC1_WideOr1 & (((BC1_saved_grant[1] & !DC2_read_accepted)) # (RB4L1))) ) );


--SB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X10_Y6_N35
--register power-up is low

SB4_mem_used[0] = DFFEAS(SB4L9, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y6_N30
SB4L11 = ( SB4_mem_used[0] & ( (!VB4_read_latency_shift_reg[0] & (((!TD1_waitrequest & RB4L2)) # (SB4_mem_used[1]))) ) ) # ( !SB4_mem_used[0] & ( SB4_mem_used[1] ) );


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~1 at LABCELL_X16_Y4_N24
VB2L4 = (VB2L3 & !U1L71);


--VB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~2 at LABCELL_X16_Y4_N6
VB2L5 = ( !EC1L2 & ( (!EC1L11 & (VB6L15 & (EC1L9 & !SB2_mem_used[1]))) ) );


--SB2_mem[1][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][75] at FF_X16_Y4_N29
--register power-up is low

SB2_mem[1][75] = DFFEAS(SB2L18, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~0 at LABCELL_X16_Y4_N27
SB2L18 = ( VB2L5 & ( ((SB2_mem_used[1] & SB2_mem[1][75])) # (U1_WideOr0) ) ) # ( !VB2L5 & ( (SB2_mem_used[1] & SB2_mem[1][75]) ) );


--U1L72 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~1 at LABCELL_X17_Y4_N12
U1L72 = ( U1_time_out_counter[2] & ( U1_time_out_counter[3] & ( (!E1_bridge_acknowledge & ((!U1L33) # (!U1_time_out_counter[7]))) ) ) ) # ( !U1_time_out_counter[2] & ( U1_time_out_counter[3] & ( !E1_bridge_acknowledge ) ) ) # ( U1_time_out_counter[2] & ( !U1_time_out_counter[3] & ( !E1_bridge_acknowledge ) ) ) # ( !U1_time_out_counter[2] & ( !U1_time_out_counter[3] & ( !E1_bridge_acknowledge ) ) );


--RB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~1 at MLABCELL_X15_Y4_N27
RB2L2 = ( VB2_read_latency_shift_reg[0] ) # ( !VB2_read_latency_shift_reg[0] & ( SB2_mem[0][75] ) );


--SB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X17_Y4_N54
SB2L13 = ( SB2_mem_used[0] & ( RB2L2 & ( ((VB2L5 & ((!U1L72) # (U1_WideOr0)))) # (SB2_mem_used[1]) ) ) ) # ( !SB2_mem_used[0] & ( RB2L2 & ( (VB2L5 & ((!U1L72) # (U1_WideOr0))) ) ) ) # ( SB2_mem_used[0] & ( !RB2L2 ) ) # ( !SB2_mem_used[0] & ( !RB2L2 & ( (VB2L5 & ((!U1L72) # (U1_WideOr0))) ) ) );


--SB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][19] at FF_X15_Y4_N14
--register power-up is low

SB2_mem[1][19] = DFFEAS(SB2L19, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[19]~0 at MLABCELL_X15_Y5_N42
UB2L45 = ( UB2_address_reg[1] & ( UB2_use_reg ) );


--SB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~1 at MLABCELL_X15_Y4_N12
SB2L19 = ( UB2L45 & ( (!SB2_mem_used[1]) # (SB2_mem[1][19]) ) ) # ( !UB2L45 & ( (SB2_mem_used[1] & SB2_mem[1][19]) ) );


--SB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][76] at FF_X15_Y4_N44
--register power-up is low

SB2_mem[1][76] = DFFEAS(SB2L20, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg at FF_X15_Y4_N47
--register power-up is low

UB2_endofpacket_reg = DFFEAS(UB2L43, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~2 at MLABCELL_X15_Y4_N42
SB2L20 = ( SB2_mem_used[1] & ( SB2_mem[1][76] ) ) # ( !SB2_mem_used[1] & ( (UB2_use_reg & (UB2_endofpacket_reg & UB2_count[0])) ) );


--SB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][73] at FF_X15_Y4_N17
--register power-up is low

SB2_mem[1][73] = DFFEAS(SB2L21, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~3 at MLABCELL_X15_Y4_N15
SB2L21 = (!SB2_mem_used[1]) # (SB2_mem[1][73]);


--VB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X17_Y7_N9
VB5L5 = ( SB5L17 & ( (VB5L4 & (((BC2_saved_grant[0] & YB1L9)) # (BC2L57))) ) );


--SB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X17_Y7_N41
--register power-up is low

SB5_mem[1][74] = DFFEAS(SB5L18, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X17_Y7_N39
SB5L18 = ( SB5_mem_used[1] & ( SB5_mem[1][74] ) ) # ( !SB5_mem_used[1] & ( BC2_saved_grant[1] ) );


--SB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X17_Y7_N20
--register power-up is low

SB5_mem[1][56] = DFFEAS(SB5L19, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X17_Y7_N18
SB5L19 = ( SB5_mem_used[1] & ( SB5_mem[1][56] ) ) # ( !SB5_mem_used[1] & ( SB5L17 ) );


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X9_Y8_N24
VB1L35 = ( !SB1_mem_used[1] & ( DB1_rst1 ) );


--VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X9_Y8_N12
VB1L36 = ( EC1L6 & ( (W1_av_waitrequest & (DC1L10 & VB1L35)) ) );


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at MLABCELL_X15_Y6_N33
YB1L6 = ( !SB3_mem_used[1] & ( YB1L5 ) );


--SB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~1 at LABCELL_X9_Y6_N54
SB6L7 = (SB6L6 & VB6L15);


--VB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X10_Y6_N6
VB4L39 = ( SB4L15 & ( (DB1_rst1 & RB4L2) ) );


--SB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X10_Y6_N2
--register power-up is low

SB4_mem[1][74] = DFFEAS(SB4L13, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X10_Y6_N0
SB4L13 = ( SB4_mem_used[1] & ( SB4_mem[1][74] ) ) # ( !SB4_mem_used[1] & ( BC1_saved_grant[1] ) );


--SB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y6_N39
SB4L12 = ( SB4_mem_used[0] & ( VB4_read_latency_shift_reg[0] ) ) # ( !SB4_mem_used[0] );


--SB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X10_Y6_N20
--register power-up is low

SB4_mem[1][56] = DFFEAS(SB4L14, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X10_Y6_N18
SB4L14 = ( SB4_mem[1][56] & ( ZC1L1075Q & ( (SB4_mem_used[1]) # (RB4L1) ) ) ) # ( !SB4_mem[1][56] & ( ZC1L1075Q & ( (RB4L1 & !SB4_mem_used[1]) ) ) ) # ( SB4_mem[1][56] & ( !ZC1L1075Q & ( (((!DC2_read_accepted & BC1_saved_grant[1])) # (SB4_mem_used[1])) # (RB4L1) ) ) ) # ( !SB4_mem[1][56] & ( !ZC1L1075Q & ( (!SB4_mem_used[1] & (((!DC2_read_accepted & BC1_saved_grant[1])) # (RB4L1))) ) ) );


--DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X13_Y5_N42
DC1L7 = ( DC1_end_begintransfer & ( YB1L4 & ( !DB1_rst1 ) ) ) # ( !DC1_end_begintransfer & ( YB1L4 & ( (!DB1_rst1 & ((X1L1) # (DC1L10))) ) ) ) # ( DC1_end_begintransfer & ( !YB1L4 & ( (!DB1_rst1) # (YB1L3) ) ) ) # ( !DC1_end_begintransfer & ( !YB1L4 & ( (!YB1L3 & (!DB1_rst1 & ((X1L1) # (DC1L10)))) # (YB1L3 & (((X1L1) # (DC1L10)))) ) ) );


--SB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X9_Y6_N57
SB6L3 = ( SB6_mem_used[1] & ( ((SB6L6 & VB6L15)) # (SB6_mem_used[0]) ) ) # ( !SB6_mem_used[1] & ( (!SB6L6 & (((!VB6_read_latency_shift_reg[0] & SB6_mem_used[0])))) # (SB6L6 & (((!VB6_read_latency_shift_reg[0] & SB6_mem_used[0])) # (VB6L15))) ) );


--ZC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X19_Y8_N4
--register power-up is low

ZC1_D_iw[11] = DFFEAS(ZC1L648, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X19_Y8_N31
--register power-up is low

ZC1_D_iw[13] = DFFEAS(ZC1L650, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X19_Y8_N25
--register power-up is low

ZC1_D_iw[15] = DFFEAS(ZC1L652, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X12_Y8_N4
--register power-up is low

ZC1_D_iw[16] = DFFEAS(ZC1L653, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X24_Y8_N48
ZC1L609 = ( !ZC1_D_iw[13] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[16] & (ZC1_D_iw[14] & ZC1_D_iw[12]))) ) ) );


--ZC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X12_Y5_N28
--register power-up is low

ZC1_D_iw[5] = DFFEAS(ZC1L642, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X18_Y7_N0
ZC1L594 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (ZC1_D_iw[1] & (!ZC1_D_iw[0] & (ZC1_D_iw[5] & ZC1_D_iw[3]))) ) ) );


--ZC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X24_Y8_N9
ZC1L610 = ( !ZC1_D_iw[15] & ( ZC1_D_iw[12] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[16] & (ZC1_D_iw[14] & ZC1_D_iw[11]))) ) ) );


--ZC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X24_Y5_N3
ZC1L212 = ( !ZC1_D_iw[14] & ( ZC1_D_iw[15] ) );


--ZC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X21_Y6_N30
ZC1L234 = ( ZC1_D_iw[13] & ( ZC1L594 & ( (ZC1_D_iw[12] & (!ZC1_D_iw[16] & !ZC1_D_iw[11])) ) ) );


--ZC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X21_Y6_N4
--register power-up is low

ZC1_R_ctrl_shift_rot_right = DFFEAS(ZC1L248, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0 at MLABCELL_X25_Y7_N51
ZC1L456 = ( ZC1_E_shift_rot_result[3] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[5]) ) ) # ( !ZC1_E_shift_rot_result[3] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[5]) ) );


--ZC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X24_Y6_N9
ZC1L306 = ( ZC1L594 & ( ZC1_D_iw[15] ) ) # ( !ZC1L594 & ( ZC1_D_iw[4] ) );


--ZC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X24_Y8_N39
ZC1L611 = ( ZC1_D_iw[14] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[12] & (!ZC1_D_iw[15] & (!ZC1_D_iw[16] & !ZC1_D_iw[13]))) ) ) );


--ZC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X18_Y5_N45
ZC1L595 = ( ZC1_D_iw[5] & ( !ZC1_D_iw[4] & ( (ZC1_D_iw[3] & (!ZC1_D_iw[2] & (!ZC1_D_iw[0] & !ZC1_D_iw[1]))) ) ) );


--ZC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X18_Y7_N54
ZC1L596 = ( !ZC1_D_iw[1] & ( ZC1_D_iw[3] & ( (!ZC1_D_iw[5] & (!ZC1_D_iw[2] & (!ZC1_D_iw[0] & !ZC1_D_iw[4]))) ) ) );


--ZC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X18_Y7_N24
ZC1L597 = ( ZC1_D_iw[2] & ( !ZC1_D_iw[5] & ( (ZC1_D_iw[1] & (!ZC1_D_iw[4] & (ZC1_D_iw[3] & !ZC1_D_iw[0]))) ) ) );


--ZC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X19_Y5_N0
ZC1L598 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[1] & ( (ZC1_D_iw[2] & (!ZC1_D_iw[5] & (!ZC1_D_iw[3] & !ZC1_D_iw[0]))) ) ) );


--ZC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X18_Y5_N42
ZC1L599 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (ZC1_D_iw[3] & (!ZC1_D_iw[2] & (!ZC1_D_iw[1] & !ZC1_D_iw[0]))) ) ) );


--ZC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X18_Y5_N24
ZC1L600 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[3] & (!ZC1_D_iw[2] & (!ZC1_D_iw[1] & !ZC1_D_iw[0]))) ) ) );


--ZC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X27_Y9_N6
ZC1L304 = ( ZC1L306 ) # ( !ZC1L306 & ( ZC1L203 ) );


--ZC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X24_Y6_N54
ZC1L305 = ( ZC1_D_iw[14] & ( (ZC1_D_iw[3]) # (ZC1L594) ) ) # ( !ZC1_D_iw[14] & ( (!ZC1L594 & ZC1_D_iw[3]) ) );


--ZC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X27_Y9_N15
ZC1L303 = ( ZC1L305 & ( ZC1L203 ) ) # ( !ZC1L305 & ( ZC1L203 ) ) # ( ZC1L305 & ( !ZC1L203 ) );


--ZC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X24_Y5_N44
--register power-up is low

ZC1_E_valid_from_R = DFFEAS(ZC1L593, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X18_Y5_N31
--register power-up is low

ZC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L712,  ,  , VCC);


--ZC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X19_Y7_N43
--register power-up is low

ZC1_R_ctrl_retaddr = DFFEAS(ZC1L243, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X24_Y5_N39
ZC1L759 = ( ZC1_R_valid & ( ((ZC1_R_ctrl_br & ZC1_E_valid_from_R)) # (ZC1_R_ctrl_retaddr) ) ) # ( !ZC1_R_valid & ( (ZC1_R_ctrl_br & ZC1_E_valid_from_R) ) );


--ZC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X19_Y5_N25
--register power-up is low

ZC1_R_ctrl_jmp_direct = DFFEAS(ZC1L231, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at MLABCELL_X21_Y5_N45
ZC1L760 = ( ZC1_R_ctrl_jmp_direct & ( ZC1_E_valid_from_R ) );


--ZC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2 at MLABCELL_X25_Y7_N57
ZC1L746 = ( ZC1L2 & ( ((!ZC1L760 & (FD1_q_b[4])) # (ZC1L760 & ((ZC1_D_iw[8])))) # (ZC1L759) ) ) # ( !ZC1L2 & ( (!ZC1L759 & ((!ZC1L760 & (FD1_q_b[4])) # (ZC1L760 & ((ZC1_D_iw[8]))))) ) );


--ZC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X18_Y5_N17
--register power-up is low

ZC1_R_src2_use_imm = DFFEAS(ZC1L785, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X23_Y8_N47
--register power-up is low

ZC1_R_ctrl_src_imm5_shift_rot = DFFEAS(ZC1L253, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X23_Y8_N42
ZC1L783 = (!ZC1_R_src2_use_imm & !ZC1_R_ctrl_src_imm5_shift_rot);


--ZC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X19_Y5_N7
--register power-up is low

ZC1_R_ctrl_hi_imm16 = DFFEAS(ZC1L224, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X19_Y7_N13
--register power-up is low

ZC1_R_ctrl_force_src2_zero = DFFEAS(ZC1L223, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X23_Y8_N39
ZC1L782 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L783 & (ZC1_D_iw[10])) # (ZC1L783 & ((FD2_q_b[4]))))) ) );


--ZC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X22_Y4_N43
--register power-up is low

ZC1_E_alu_sub = DFFEAS(ZC1L347, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X24_Y8_N42
ZC1L612 = ( ZC1_D_iw[12] & ( !ZC1_D_iw[15] & ( (!ZC1_D_iw[14] & (ZC1_D_iw[16] & (ZC1_D_iw[13] & !ZC1_D_iw[11]))) ) ) );


--ZC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X21_Y6_N51
ZC1_D_op_rdctl = ( ZC1L612 & ( ZC1L594 ) );


--ZC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y4_N30
ZC1L613 = ( !ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[16] & (!ZC1_D_iw[12] & !ZC1_D_iw[14]))) ) ) );


--ZC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X27_Y7_N42
ZC1L614 = ( !ZC1_D_iw[14] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & (ZC1_D_iw[16] & !ZC1_D_iw[11]))) ) ) );


--ZC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X18_Y5_N21
ZC1L209 = ( ZC1L614 & ( ZC1L594 ) ) # ( !ZC1L614 & ( (ZC1L594 & ((ZC1L204) # (ZC1L613))) ) );


--ZC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X18_Y7_N33
ZC1L601 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & (!ZC1_D_iw[3] & ZC1_D_iw[5]))) ) ) );


--ZC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X18_Y5_N27
ZC1L602 = ( !ZC1_D_iw[5] & ( ZC1_D_iw[4] & ( (!ZC1_D_iw[3] & (!ZC1_D_iw[2] & (!ZC1_D_iw[0] & !ZC1_D_iw[1]))) ) ) );


--ZC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X18_Y5_N33
ZC1L712 = ( ZC1_D_iw[3] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[1] & (ZC1_D_iw[2] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[5])))) ) ) ) # ( !ZC1_D_iw[3] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[1] & ZC1_D_iw[2]) ) ) );


--ZC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X18_Y5_N3
ZC1L210 = ( !ZC1L712 & ( (!ZC1L602 & !ZC1L596) ) );


--ZC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X18_Y5_N48
ZC1L211 = ( ZC1L210 & ( ZC1L599 ) ) # ( !ZC1L210 & ( ZC1L599 ) ) # ( ZC1L210 & ( !ZC1L599 & ( (((ZC1L595) # (ZC1L600)) # (ZC1L601)) # (ZC1L209) ) ) ) # ( !ZC1L210 & ( !ZC1L599 ) );


--ZC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~1 at MLABCELL_X25_Y7_N18
ZC1L462 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[9])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[11])));


--ZC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~3 at LABCELL_X27_Y7_N54
ZC1L752 = ( FD1_q_b[10] & ( (!ZC1L759 & ((!ZC1L760) # ((ZC1_D_iw[14])))) # (ZC1L759 & (((ZC1L6)))) ) ) # ( !FD1_q_b[10] & ( (!ZC1L759 & (ZC1L760 & (ZC1_D_iw[14]))) # (ZC1L759 & (((ZC1L6)))) ) );


--ZC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0 at LABCELL_X23_Y8_N15
ZC1L561 = ( ZC1_R_ctrl_hi_imm16 ) # ( !ZC1_R_ctrl_hi_imm16 & ( (ZC1_R_ctrl_src_imm5_shift_rot) # (ZC1_R_ctrl_force_src2_zero) ) );


--ZC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2 at MLABCELL_X25_Y7_N12
ZC1L464 = ( ZC1_E_shift_rot_result[13] & ( (ZC1_E_shift_rot_result[11]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[13] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[11]) ) );


--ZC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4 at LABCELL_X27_Y7_N57
ZC1L754 = ( FD1_q_b[12] & ( (!ZC1L759 & ((!ZC1L760) # ((ZC1_D_iw[16])))) # (ZC1L759 & (((ZC1L10)))) ) ) # ( !FD1_q_b[12] & ( (!ZC1L759 & (ZC1L760 & ((ZC1_D_iw[16])))) # (ZC1L759 & (((ZC1L10)))) ) );


--ZC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X16_Y8_N37
--register power-up is low

ZC1_D_iw[18] = DFFEAS(ZC1L655, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~3 at MLABCELL_X25_Y7_N9
ZC1L461 = ( ZC1_E_shift_rot_result[10] & ( (ZC1_E_shift_rot_result[8]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[10] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[8]) ) );


--ZC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~5 at LABCELL_X27_Y7_N12
ZC1L751 = ( ZC1_D_iw[13] & ( (!ZC1L759 & (((FD1_q_b[9])) # (ZC1L760))) # (ZC1L759 & (((ZC1L14)))) ) ) # ( !ZC1_D_iw[13] & ( (!ZC1L759 & (!ZC1L760 & (FD1_q_b[9]))) # (ZC1L759 & (((ZC1L14)))) ) );


--ZC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4 at MLABCELL_X25_Y7_N3
ZC1L460 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[7]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[9]));


--ZC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6 at LABCELL_X27_Y7_N15
ZC1L750 = ( ZC1_D_iw[12] & ( (!ZC1L759 & (((FD1_q_b[8])) # (ZC1L760))) # (ZC1L759 & (((ZC1L18)))) ) ) # ( !ZC1_D_iw[12] & ( (!ZC1L759 & (!ZC1L760 & (FD1_q_b[8]))) # (ZC1L759 & (((ZC1L18)))) ) );


--ZC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~5 at MLABCELL_X25_Y7_N0
ZC1L459 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[6]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[8]));


--ZC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~7 at LABCELL_X27_Y7_N24
ZC1L749 = ( ZC1_D_iw[11] & ( (!ZC1L759 & (((FD1_q_b[7])) # (ZC1L760))) # (ZC1L759 & (((ZC1L22)))) ) ) # ( !ZC1_D_iw[11] & ( (!ZC1L759 & (!ZC1L760 & (FD1_q_b[7]))) # (ZC1L759 & (((ZC1L22)))) ) );


--ZC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~6 at MLABCELL_X25_Y7_N30
ZC1L457 = ( ZC1_E_shift_rot_result[4] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[6]) ) ) # ( !ZC1_E_shift_rot_result[4] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[6]) ) );


--ZC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~8 at LABCELL_X27_Y7_N27
ZC1L747 = ( FD1_q_b[5] & ( (!ZC1L759 & ((!ZC1L760) # ((ZC1L280Q)))) # (ZC1L759 & (((ZC1L26)))) ) ) # ( !FD1_q_b[5] & ( (!ZC1L759 & (ZC1L760 & (ZC1L280Q))) # (ZC1L759 & (((ZC1L26)))) ) );


--ZC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~7 at MLABCELL_X25_Y7_N33
ZC1L458 = ( ZC1_E_shift_rot_result[5] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1L417Q) ) ) # ( !ZC1_E_shift_rot_result[5] & ( (ZC1_R_ctrl_shift_rot_right & ZC1L417Q) ) );


--ZC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~9 at MLABCELL_X25_Y7_N36
ZC1L748 = ( ZC1_D_iw[10] & ( (!ZC1L759 & (((FD1_q_b[6])) # (ZC1L760))) # (ZC1L759 & (((ZC1L30)))) ) ) # ( !ZC1_D_iw[10] & ( (!ZC1L759 & (!ZC1L760 & (FD1_q_b[6]))) # (ZC1L759 & (((ZC1L30)))) ) );


--ZC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8 at MLABCELL_X25_Y7_N21
ZC1L463 = ( ZC1_E_shift_rot_result[10] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[12]) ) ) # ( !ZC1_E_shift_rot_result[10] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[12]) ) );


--ZC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10 at MLABCELL_X25_Y7_N39
ZC1L753 = ( FD1_q_b[11] & ( (!ZC1L759 & ((!ZC1L760) # ((ZC1_D_iw[15])))) # (ZC1L759 & (((ZC1L34)))) ) ) # ( !FD1_q_b[11] & ( (!ZC1L759 & (ZC1L760 & ((ZC1_D_iw[15])))) # (ZC1L759 & (((ZC1L34)))) ) );


--ZC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~9 at MLABCELL_X25_Y7_N15
ZC1L465 = ( ZC1L427Q & ( (ZC1_E_shift_rot_result[12]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1L427Q & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[12]) ) );


--ZC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~11 at LABCELL_X22_Y8_N48
ZC1L755 = ( FD1_q_b[13] & ( (!ZC1L759 & ((!ZC1L760) # ((ZC1_D_iw[17])))) # (ZC1L759 & (((ZC1L38)))) ) ) # ( !FD1_q_b[13] & ( (!ZC1L759 & (ZC1L760 & (ZC1_D_iw[17]))) # (ZC1L759 & (((ZC1L38)))) ) );


--ZC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X12_Y8_N31
--register power-up is low

ZC1_D_iw[19] = DFFEAS(ZC1L656, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10 at MLABCELL_X25_Y7_N24
ZC1L466 = ( ZC1_E_shift_rot_result[13] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[15]) ) ) # ( !ZC1_E_shift_rot_result[13] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[15]) ) );


--ZC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12 at MLABCELL_X25_Y7_N54
ZC1L756 = ( ZC1L42 & ( ((!ZC1L760 & ((FD1_q_b[14]))) # (ZC1L760 & (ZC1_D_iw[18]))) # (ZC1L759) ) ) # ( !ZC1L42 & ( (!ZC1L759 & ((!ZC1L760 & ((FD1_q_b[14]))) # (ZC1L760 & (ZC1_D_iw[18])))) ) );


--ZC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X19_Y8_N22
--register power-up is low

ZC1_D_iw[20] = DFFEAS(ZC1L657, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at MLABCELL_X25_Y7_N27
ZC1L467 = ( ZC1L427Q & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[16]) ) ) # ( !ZC1L427Q & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[16]) ) );


--ZC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at MLABCELL_X25_Y7_N45
ZC1L757 = ( ZC1L46 & ( ((!ZC1L760 & (FD1_q_b[15])) # (ZC1L760 & ((ZC1_D_iw[19])))) # (ZC1L759) ) ) # ( !ZC1L46 & ( (!ZC1L759 & ((!ZC1L760 & (FD1_q_b[15])) # (ZC1L760 & ((ZC1_D_iw[19]))))) ) );


--ZC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X19_Y8_N16
--register power-up is low

ZC1_D_iw[21] = DFFEAS(ZC1L658, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  ,  ,  );


--ZC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12 at LABCELL_X24_Y5_N51
ZC1L468 = ( ZC1L429Q & ( ZC1L432Q ) ) # ( !ZC1L429Q & ( ZC1L432Q & ( ZC1_R_ctrl_shift_rot_right ) ) ) # ( ZC1L429Q & ( !ZC1L432Q & ( !ZC1_R_ctrl_shift_rot_right ) ) );


--ZC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14 at LABCELL_X27_Y9_N42
ZC1L758 = ( ZC1L50 & ( FD1_q_b[16] & ( ((!ZC1L760) # (ZC1_D_iw[20])) # (ZC1L759) ) ) ) # ( !ZC1L50 & ( FD1_q_b[16] & ( (!ZC1L759 & ((!ZC1L760) # (ZC1_D_iw[20]))) ) ) ) # ( ZC1L50 & ( !FD1_q_b[16] & ( ((ZC1L760 & ZC1_D_iw[20])) # (ZC1L759) ) ) ) # ( !ZC1L50 & ( !FD1_q_b[16] & ( (!ZC1L759 & (ZC1L760 & ZC1_D_iw[20])) ) ) );


--ZC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X27_Y8_N0
ZC1L761 = ( FD2_q_b[16] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[6])))) ) ) # ( !FD2_q_b[16] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & ((ZC1_R_src2_use_imm)))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[6])))) ) );


--ZC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X18_Y5_N13
--register power-up is low

ZC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(ZC1L257, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X23_Y8_N18
ZC1L777 = ( ZC1_R_ctrl_force_src2_zero ) # ( !ZC1_R_ctrl_force_src2_zero & ( ZC1_R_ctrl_unsigned_lo_imm16 ) );


--ZC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at MLABCELL_X25_Y7_N6
ZC1L454 = ( ZC1_E_shift_rot_result[3] & ( (ZC1_E_shift_rot_result[1]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[3] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[1]) ) );


--ZC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at MLABCELL_X25_Y7_N42
ZC1L744 = ( ZC1_D_iw[6] & ( (!ZC1L759 & (((FD1_q_b[2])) # (ZC1L760))) # (ZC1L759 & (((ZC1L54)))) ) ) # ( !ZC1_D_iw[6] & ( (!ZC1L759 & (!ZC1L760 & ((FD1_q_b[2])))) # (ZC1L759 & (((ZC1L54)))) ) );


--ZC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X23_Y8_N30
ZC1L780 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L783 & (ZC1_D_iw[8])) # (ZC1L783 & ((FD2_q_b[2]))))) ) );


--ZC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14 at MLABCELL_X25_Y7_N48
ZC1L455 = ( ZC1_E_shift_rot_result[4] & ( (ZC1_E_shift_rot_result[2]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[4] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[2]) ) );


--ZC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16 at LABCELL_X22_Y8_N51
ZC1L745 = ( ZC1L58 & ( ((!ZC1L760 & ((FD1_q_b[3]))) # (ZC1L760 & (ZC1_D_iw[7]))) # (ZC1L759) ) ) # ( !ZC1L58 & ( (!ZC1L759 & ((!ZC1L760 & ((FD1_q_b[3]))) # (ZC1L760 & (ZC1_D_iw[7])))) ) );


--ZC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X23_Y8_N33
ZC1L781 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L783 & (ZC1L280Q)) # (ZC1L783 & ((FD2_q_b[3]))))) ) );


--ZC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X22_Y8_N28
--register power-up is low

ZC1_W_control_rd_data[1] = DFFEAS(ZC1L352, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X22_Y6_N54
ZC1L852 = ( ZC1_W_control_rd_data[1] & ( ZC1_av_ld_byte0_data[1] & ( ((!ZC1_R_ctrl_br_cmp & ((ZC1_R_ctrl_rd_ctl_reg) # (ZC1_W_alu_result[1])))) # (ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_W_control_rd_data[1] & ( ZC1_av_ld_byte0_data[1] & ( ((ZC1_W_alu_result[1] & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_rd_ctl_reg))) # (ZC1_R_ctrl_ld) ) ) ) # ( ZC1_W_control_rd_data[1] & ( !ZC1_av_ld_byte0_data[1] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_br_cmp & ((ZC1_R_ctrl_rd_ctl_reg) # (ZC1_W_alu_result[1])))) ) ) ) # ( !ZC1_W_control_rd_data[1] & ( !ZC1_av_ld_byte0_data[1] & ( (!ZC1_R_ctrl_ld & (ZC1_W_alu_result[1] & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_rd_ctl_reg))) ) ) );


--ZC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X22_Y6_N27
ZC1L853 = ( ZC1_R_ctrl_rd_ctl_reg & ( ZC1_R_ctrl_br_cmp & ( (ZC1_av_ld_byte0_data[2] & ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( ZC1_R_ctrl_br_cmp & ( (ZC1_av_ld_byte0_data[2] & ZC1_R_ctrl_ld) ) ) ) # ( ZC1_R_ctrl_rd_ctl_reg & ( !ZC1_R_ctrl_br_cmp & ( (ZC1_av_ld_byte0_data[2] & ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( !ZC1_R_ctrl_br_cmp & ( (!ZC1_R_ctrl_ld & ((ZC1_W_alu_result[2]))) # (ZC1_R_ctrl_ld & (ZC1_av_ld_byte0_data[2])) ) ) );


--ZC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X18_Y6_N57
ZC1L854 = ( ZC1_R_ctrl_ld & ( ZC1_W_alu_result[3] & ( ZC1_av_ld_byte0_data[3] ) ) ) # ( !ZC1_R_ctrl_ld & ( ZC1_W_alu_result[3] & ( (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_rd_ctl_reg) ) ) ) # ( ZC1_R_ctrl_ld & ( !ZC1_W_alu_result[3] & ( ZC1_av_ld_byte0_data[3] ) ) );


--ZC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X23_Y7_N42
ZC1L855 = ( ZC1_av_ld_byte0_data[4] & ( ZC1_W_alu_result[4] & ( ((!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp)) # (ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_av_ld_byte0_data[4] & ( ZC1_W_alu_result[4] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp)) ) ) ) # ( ZC1_av_ld_byte0_data[4] & ( !ZC1_W_alu_result[4] & ( ZC1_R_ctrl_ld ) ) );


--ZC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X22_Y6_N30
ZC1L856 = ( ZC1_W_alu_result[5] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte0_data[5])))) ) ) # ( !ZC1_W_alu_result[5] & ( (ZC1_av_ld_byte0_data[5] & ZC1_R_ctrl_ld) ) );


--ZC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X23_Y7_N12
ZC1L857 = ( ZC1_W_alu_result[6] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & ((!ZC1_R_ctrl_br_cmp)))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte0_data[6])))) ) ) # ( !ZC1_W_alu_result[6] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte0_data[6]) ) );


--ZC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X23_Y7_N21
ZC1L858 = ( ZC1_W_alu_result[7] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1L911Q)))) ) ) # ( !ZC1_W_alu_result[7] & ( (ZC1L911Q & ZC1_R_ctrl_ld) ) );


--ZC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X15_Y8_N25
--register power-up is low

ZC1_av_ld_byte1_data[0] = DFFEAS(ZC1L923, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~7 at LABCELL_X23_Y7_N0
ZC1L859 = ( ZC1_R_ctrl_br_cmp & ( ZC1_av_ld_byte1_data[0] & ( ZC1_R_ctrl_ld ) ) ) # ( !ZC1_R_ctrl_br_cmp & ( ZC1_av_ld_byte1_data[0] & ( ((!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[8])) # (ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_R_ctrl_br_cmp & ( !ZC1_av_ld_byte1_data[0] & ( (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & ZC1_W_alu_result[8])) ) ) );


--VB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X9_Y6_N49
--register power-up is low

VB4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[4],  ,  , VCC);


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X10_Y6_N24
ZB2L2 = ( VB4_read_latency_shift_reg[0] & ( (SB4_mem[0][56] & SB4_mem[0][74]) ) );


--ZB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X17_Y7_N48
ZB3L2 = (VB5L3Q & (SB5_mem[0][74] & SB5_mem[0][56]));


--ZC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X22_Y8_N19
--register power-up is low

ZC1_W_status_reg_pie = DFFEAS(ZC1L886, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X11_Y6_N16
--register power-up is low

ZC1_W_ipending_reg[0] = DFFEAS(ZC1L847, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X18_Y8_N33
ZC1_intr_req = ( ZC1_W_ipending_reg[0] & ( ZC1_W_status_reg_pie ) );


--ZC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X27_Y7_N46
--register power-up is low

ZC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_E_valid_from_R, ZC1L1069,  ,  , VCC);


--ZC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X9_Y5_N35
--register power-up is low

ZC1_hbreak_pending = DFFEAS(ZC1L1071, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X9_Y5_N38
--register power-up is low

LD1_jtag_break = DFFEAS(LD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X9_Y5_N8
--register power-up is low

ZC1_wait_for_one_post_bret_inst = DFFEAS(ZC1L1082, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L1072 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X9_Y5_N9
ZC1L1072 = ( ZC1_hbreak_pending & ( (!ZC1_hbreak_enabled & ((!ZC1_wait_for_one_post_bret_inst) # (ZC1_W_valid))) ) ) # ( !ZC1_hbreak_pending & ( (LD1_jtag_break & (!ZC1_hbreak_enabled & ((!ZC1_wait_for_one_post_bret_inst) # (ZC1_W_valid)))) ) );


--ZC1L271 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0 at LABCELL_X18_Y8_N27
ZC1L271 = ( !ZC1L1072 & ( !ZC1_intr_req ) );


--ZC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at LABCELL_X19_Y8_N42
ZC1L641 = ( ZB3L2 & ( FE1_q_a[4] ) ) # ( !ZB3L2 & ( FE1_q_a[4] & ( (!ZC1L271) # ((VB4_av_readdata_pre[4] & ZB2L2)) ) ) ) # ( ZB3L2 & ( !FE1_q_a[4] & ( (!ZC1L271) # ((VB4_av_readdata_pre[4] & ZB2L2)) ) ) ) # ( !ZB3L2 & ( !FE1_q_a[4] & ( (!ZC1L271) # ((VB4_av_readdata_pre[4] & ZB2L2)) ) ) );


--ZC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X13_Y6_N54
ZC1L705 = ( ZB3L2 & ( !ZC1_i_read ) ) # ( !ZB3L2 & ( (!ZC1_i_read & ZB2L2) ) );


--VB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X11_Y6_N25
--register power-up is low

VB4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[0],  ,  , VCC);


--ZC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at LABCELL_X18_Y8_N48
ZC1L637 = ( ZB3L2 & ( !ZC1_intr_req & ( ((VB4_av_readdata_pre[0] & ZB2L2)) # (FE1_q_a[0]) ) ) ) # ( !ZB3L2 & ( !ZC1_intr_req & ( (VB4_av_readdata_pre[0] & ZB2L2) ) ) );


--VB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N55
--register power-up is low

VB4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[1],  ,  , VCC);


--ZC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at LABCELL_X19_Y8_N51
ZC1L638 = ( ZB3L2 & ( ZB2L2 & ( ((!ZC1L271) # (FE1_q_a[1])) # (VB4_av_readdata_pre[1]) ) ) ) # ( !ZB3L2 & ( ZB2L2 & ( (!ZC1L271) # (VB4_av_readdata_pre[1]) ) ) ) # ( ZB3L2 & ( !ZB2L2 & ( (!ZC1L271) # (FE1_q_a[1]) ) ) ) # ( !ZB3L2 & ( !ZB2L2 & ( !ZC1L271 ) ) );


--VB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X9_Y6_N31
--register power-up is low

VB4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[2],  ,  , VCC);


--ZC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at LABCELL_X18_Y8_N21
ZC1L639 = ( ZB3L2 & ( FE1_q_a[2] & ( !ZC1_intr_req ) ) ) # ( !ZB3L2 & ( FE1_q_a[2] & ( (!ZC1_intr_req & (ZB2L2 & VB4_av_readdata_pre[2])) ) ) ) # ( ZB3L2 & ( !FE1_q_a[2] & ( (!ZC1_intr_req & (ZB2L2 & VB4_av_readdata_pre[2])) ) ) ) # ( !ZB3L2 & ( !FE1_q_a[2] & ( (!ZC1_intr_req & (ZB2L2 & VB4_av_readdata_pre[2])) ) ) );


--VB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N1
--register power-up is low

VB4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[3],  ,  , VCC);


--ZC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at LABCELL_X19_Y8_N6
ZC1L640 = ( ZB3L2 & ( ZB2L2 & ( ((!ZC1L271) # (VB4_av_readdata_pre[3])) # (FE1_q_a[3]) ) ) ) # ( !ZB3L2 & ( ZB2L2 & ( (!ZC1L271) # (VB4_av_readdata_pre[3]) ) ) ) # ( ZB3L2 & ( !ZB2L2 & ( (!ZC1L271) # (FE1_q_a[3]) ) ) ) # ( !ZB3L2 & ( !ZB2L2 & ( !ZC1L271 ) ) );


--ZC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X17_Y8_N43
--register power-up is low

ZC1_av_ld_byte1_data[1] = DFFEAS(ZC1L928, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~8 at LABCELL_X23_Y7_N33
ZC1L860 = ( ZC1_W_alu_result[9] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte1_data[1])))) ) ) # ( !ZC1_W_alu_result[9] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte1_data[1]) ) );


--DB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X3_Y1_N15
DB1L50 = AMPP_FUNCTION(!S1_state[4], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_0[3]);


--DB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y1_N48
DB1L87 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !DB1_user_saw_rvalid, !DB1_count[0], !DB1L50, !DB1_state, !DB1_td_shift[0]);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y3_N0
DB1L76 = AMPP_FUNCTION(!DB1_td_shift[10], !DB1_count[9], !DB1_rdata[7]);


--W1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X9_Y4_N53
--register power-up is low

W1_t_dav = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , MB2_b_full,  ,  , VCC);


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X4_Y4_N14
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L5, DB1L110, !Q1_clr_reg, DB1L109);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X3_Y1_N12
DB1L77 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !DB1_count[1], !DB1_td_shift[9], !DB1_user_saw_rvalid, !DB1_state);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y3_N52
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L5, DB1L79, !Q1_clr_reg, DB1L63);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y3_N48
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !Q1_irf_reg[1][0], !DB1L77, !S1_state[4], !DB1_write_stalled, !DB1_td_shift[2]);


--DB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X3_Y1_N39
DB1L18 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !S1_state[4], !DB1_state, !A1L6, !DB1_count[8]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X9_Y4_N23
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(A1L23, DB1L48, !BB1_r_sync_rst);


--LD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X3_Y4_N8
--register power-up is low

LD1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LD1L10,  ,  , VCC);


--WD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y5_N3
WD1L59 = ( JD1_break_readreg[1] & ( (!UD1L3 & (((TD1_MonDReg[1])) # (Q1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[3])))) ) ) # ( !JD1_break_readreg[1] & ( (!UD1L3 & (!Q1_irf_reg[2][1] & ((TD1_MonDReg[1])))) # (UD1L3 & (((WD1_sr[3])))) ) );


--VD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X2_Y4_N55
--register power-up is low

VD1_jdo[0] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[0],  ,  , VCC);


--VD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X2_Y4_N5
--register power-up is low

VD1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[36],  ,  , VCC);


--VD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y4_N2
--register power-up is low

VD1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[37],  ,  , VCC);


--VD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X3_Y5_N50
--register power-up is low

VD1_ir[1] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_jxuir, Q1_irf_reg[2][1],  ,  , VCC);


--VD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X3_Y5_N53
--register power-up is low

VD1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_jxuir, Q1_irf_reg[2][0],  ,  , VCC);


--VD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X7_Y5_N59
--register power-up is low

VD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , VD1_update_jdo_strobe,  ,  , VCC);


--JD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0 at MLABCELL_X3_Y5_N45
JD1L46 = ( !VD1_ir[0] & ( (VD1_ir[1] & VD1_enable_action_strobe) ) );


--JD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1 at LABCELL_X2_Y4_N0
JD1L47 = ( !VD1_jdo[37] & ( (!VD1_jdo[36] & JD1L46) ) );


--VD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y5_N14
--register power-up is low

VD1_jdo[35] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[35],  ,  , VCC);


--VD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y5_N51
VD1_take_action_ocimem_b = ( !VD1_ir[0] & ( (!VD1_ir[1] & (VD1_jdo[35] & VD1_enable_action_strobe)) ) );


--VD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N19
--register power-up is low

VD1_jdo[3] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[3],  ,  , VCC);


--TD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y5_N7
--register power-up is low

TD1_jtag_ram_rd_d1 = DFFEAS(TD1L140, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X7_Y5_N3
TD1L119 = (TD1_MonAReg[2] & (!TD1_MonAReg[3] & (!TD1_MonAReg[4] & !TD1_jtag_ram_rd_d1)));


--TD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X2_Y4_N39
TD1L120 = ( VD1_jdo[3] & ( (((TD1_jtag_ram_rd_d1 & EE1_q_a[0])) # (VD1_take_action_ocimem_b)) # (TD1L119) ) ) # ( !VD1_jdo[3] & ( (!VD1_take_action_ocimem_b & (((TD1_jtag_ram_rd_d1 & EE1_q_a[0])) # (TD1L119))) ) );


--TD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y5_N8
--register power-up is low

TD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , TD1_jtag_rd,  ,  , VCC);


--TD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y5_N12
TD1L50 = ( TD1_jtag_rd_d1 & ( ((!VD1_enable_action_strobe) # ((VD1_jdo[35]) # (VD1_ir[1]))) # (VD1_ir[0]) ) ) # ( !TD1_jtag_rd_d1 & ( (!VD1_ir[0] & (VD1_enable_action_strobe & (!VD1_ir[1] & VD1_jdo[35]))) ) );


--ZC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X19_Y5_N48
ZC1L603 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[2] & (!ZC1_D_iw[5] & (!ZC1_D_iw[3] & !ZC1_D_iw[0]))) ) ) );


--ZC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X24_Y8_N24
ZC1L615 = ( !ZC1_D_iw[11] & ( ZC1_D_iw[12] & ( (ZC1_D_iw[13] & (ZC1_D_iw[14] & (ZC1_D_iw[15] & ZC1_D_iw[16]))) ) ) );


--ZC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X22_Y4_N48
ZC1L616 = ( ZC1_D_iw[11] & ( ZC1_D_iw[16] & ( (ZC1_D_iw[12] & (ZC1_D_iw[15] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X18_Y7_N57
ZC1L604 = ( !ZC1_D_iw[3] & ( ZC1_D_iw[1] & ( (!ZC1_D_iw[5] & (!ZC1_D_iw[2] & (!ZC1_D_iw[4] & !ZC1_D_iw[0]))) ) ) );


--ZC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X18_Y7_N30
ZC1L605 = ( ZC1_D_iw[2] & ( !ZC1_D_iw[4] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & (ZC1_D_iw[5] & !ZC1_D_iw[3]))) ) ) );


--ZC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X18_Y7_N27
ZC1L606 = ( ZC1_D_iw[5] & ( !ZC1_D_iw[2] & ( (ZC1_D_iw[1] & (!ZC1_D_iw[4] & (!ZC1_D_iw[0] & ZC1_D_iw[3]))) ) ) );


--ZC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X19_Y7_N6
ZC1L214 = ( !ZC1L220 & ( !ZC1L219 & ( (!ZC1L605 & (!ZC1L604 & (!ZC1L218 & !ZC1L606))) ) ) );


--ZC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X18_Y7_N42
ZC1L208 = ( ZC1_D_iw[2] & ( ZC1_D_iw[1] & ( (ZC1_D_iw[0] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3]))) ) ) ) # ( !ZC1_D_iw[2] & ( ZC1_D_iw[1] & ( ZC1_D_iw[0] ) ) ) # ( ZC1_D_iw[2] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[0] & (((!ZC1_D_iw[5]) # (ZC1_D_iw[3])) # (ZC1_D_iw[4]))) ) ) ) # ( !ZC1_D_iw[2] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[0] & ((!ZC1_D_iw[4]) # ((!ZC1_D_iw[5]) # (!ZC1_D_iw[3])))) # (ZC1_D_iw[0] & (!ZC1_D_iw[4] & (!ZC1_D_iw[5] & !ZC1_D_iw[3]))) ) ) );


--ZC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X25_Y8_N48
ZC1L260 = ( ZC1_D_iw[18] & ( (!ZC1L208) # (ZC1_D_iw[23]) ) ) # ( !ZC1_D_iw[18] & ( (ZC1L208 & ZC1_D_iw[23]) ) );


--ZC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X25_Y8_N12
ZC1L261 = ( ZC1L603 & ( ZC1L260 ) ) # ( !ZC1L603 & ( ZC1L260 & ( (ZC1L214 & ((!ZC1L594) # ((!ZC1L226 & !ZC1L227)))) ) ) ) # ( ZC1L603 & ( !ZC1L260 ) );


--ZC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2 at MLABCELL_X25_Y8_N30
ZC1L262 = (!ZC1L208 & ((ZC1_D_iw[19]))) # (ZC1L208 & (ZC1_D_iw[24]));


--ZC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3 at MLABCELL_X25_Y8_N18
ZC1L263 = ( ZC1L603 & ( ZC1L262 ) ) # ( !ZC1L603 & ( ZC1L262 ) ) # ( ZC1L603 & ( !ZC1L262 ) ) # ( !ZC1L603 & ( !ZC1L262 & ( (!ZC1L214) # ((ZC1L594 & ((ZC1L226) # (ZC1L227)))) ) ) );


--ZC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4 at MLABCELL_X25_Y8_N51
ZC1L258 = ( ZC1_D_iw[17] & ( (!ZC1L208) # (ZC1_D_iw[22]) ) ) # ( !ZC1_D_iw[17] & ( (ZC1L208 & ZC1_D_iw[22]) ) );


--ZC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5 at MLABCELL_X25_Y8_N21
ZC1L259 = ( ZC1L603 & ( ZC1L258 ) ) # ( !ZC1L603 & ( ZC1L258 ) ) # ( ZC1L603 & ( !ZC1L258 ) ) # ( !ZC1L603 & ( !ZC1L258 & ( (!ZC1L214) # ((ZC1L594 & ((ZC1L227) # (ZC1L226)))) ) ) );


--ZC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6 at LABCELL_X23_Y8_N21
ZC1L266 = ( ZC1_D_iw[26] & ( (ZC1_D_iw[21]) # (ZC1L208) ) ) # ( !ZC1_D_iw[26] & ( (!ZC1L208 & ZC1_D_iw[21]) ) );


--ZC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7 at MLABCELL_X25_Y8_N6
ZC1L267 = ( ZC1L603 & ( ZC1L266 ) ) # ( !ZC1L603 & ( ZC1L266 ) ) # ( ZC1L603 & ( !ZC1L266 ) ) # ( !ZC1L603 & ( !ZC1L266 & ( (!ZC1L214) # ((ZC1L594 & ((ZC1L226) # (ZC1L227)))) ) ) );


--ZC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at MLABCELL_X25_Y8_N33
ZC1L264 = ( ZC1_D_iw[20] & ( (!ZC1L208) # (ZC1_D_iw[25]) ) ) # ( !ZC1_D_iw[20] & ( (ZC1L208 & ZC1_D_iw[25]) ) );


--ZC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at MLABCELL_X25_Y8_N9
ZC1L265 = ( ZC1L603 & ( ZC1L264 ) ) # ( !ZC1L603 & ( ZC1L264 ) ) # ( ZC1L603 & ( !ZC1L264 ) ) # ( !ZC1L603 & ( !ZC1L264 & ( (!ZC1L214) # ((ZC1L594 & ((ZC1L227) # (ZC1L226)))) ) ) );


--ZC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X19_Y5_N42
ZC1L607 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[2] & (!ZC1_D_iw[5] & (!ZC1_D_iw[3] & ZC1_D_iw[0]))) ) ) );


--ZC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X19_Y5_N12
ZC1L312 = ( !ZC1L607 & ( (!ZC1L790 & !ZC1L712) ) );


--ZC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X25_Y8_N54
ZC1_D_wr_dst_reg = ( ZC1L259 & ( ZC1L261 & ( ZC1L312 ) ) ) # ( !ZC1L259 & ( ZC1L261 & ( ZC1L312 ) ) ) # ( ZC1L259 & ( !ZC1L261 & ( ZC1L312 ) ) ) # ( !ZC1L259 & ( !ZC1L261 & ( (ZC1L312 & (((ZC1L265) # (ZC1L263)) # (ZC1L267))) ) ) );


--ZC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X18_Y7_N36
ZC1L241 = ( ZC1_D_iw[4] & ( ZC1_D_iw[2] & ( (ZC1_D_iw[0] & !ZC1_D_iw[3]) ) ) );


--ZC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X16_Y7_N29
--register power-up is low

ZC1_av_ld_aligning_data = DFFEAS(ZC1L900, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X16_Y7_N26
--register power-up is low

ZC1_av_ld_align_cycle[1] = DFFEAS(ZC1L897, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X16_Y7_N44
--register power-up is low

ZC1_av_ld_align_cycle[0] = DFFEAS(ZC1L896, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X16_Y7_N51
ZC1L899 = ( ZC1_D_iw[4] & ( (ZC1_av_ld_align_cycle[1] & ZC1_av_ld_align_cycle[0]) ) ) # ( !ZC1_D_iw[4] & ( (ZC1_av_ld_align_cycle[1] & (!ZC1_av_ld_align_cycle[0] $ (!ZC1L239))) ) );


--ZC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X16_Y7_N27
ZC1L900 = ( ZC1L899 & ( (!LC1_WideOr1 & (ZC1_d_read & (!ZC1L241 & !ZC1_av_ld_aligning_data))) ) ) # ( !ZC1L899 & ( ((!LC1_WideOr1 & (ZC1_d_read & !ZC1L241))) # (ZC1_av_ld_aligning_data) ) );


--ZC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X21_Y5_N26
--register power-up is low

ZC1_av_ld_waiting_for_data = DFFEAS(ZC1L1007, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at MLABCELL_X21_Y5_N24
ZC1L1007 = ( ZC1_av_ld_waiting_for_data & ( ZC1_R_ctrl_ld & ( (!ZC1_d_read) # ((!UB1L36 & LC1L3)) ) ) ) # ( !ZC1_av_ld_waiting_for_data & ( ZC1_R_ctrl_ld & ( ZC1_E_new_inst ) ) ) # ( ZC1_av_ld_waiting_for_data & ( !ZC1_R_ctrl_ld & ( (!ZC1_d_read) # ((!UB1L36 & LC1L3)) ) ) );


--ZC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at MLABCELL_X21_Y5_N30
ZC1L589 = ( ZC1_E_valid_from_R & ( ZC1_E_new_inst & ( ZC1_R_ctrl_ld ) ) ) # ( !ZC1_E_valid_from_R & ( ZC1_E_new_inst & ( ZC1_R_ctrl_ld ) ) ) # ( ZC1_E_valid_from_R & ( !ZC1_E_new_inst & ( (ZC1_R_ctrl_ld & (((ZC1L900 & !ZC1L241)) # (ZC1L1007))) ) ) );


--ZC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X24_Y5_N54
ZC1L590 = ( !ZC1_E_shift_rot_cnt[3] & ( (!ZC1_E_shift_rot_cnt[1] & (!ZC1_E_shift_rot_cnt[2] & !ZC1L396Q)) ) );


--ZC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X24_Y5_N18
ZC1L591 = ( ZC1_E_shift_rot_cnt[4] & ( (ZC1_E_valid_from_R & ZC1L729Q) ) ) # ( !ZC1_E_shift_rot_cnt[4] & ( (ZC1_E_valid_from_R & (ZC1L729Q & ((!ZC1L590) # (ZC1_E_new_inst)))) ) );


--ZC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X24_Y5_N21
ZC1L891 = ( !ZC1L591 & ( (ZC1_E_valid_from_R & (!ZC1_E_st_stall & !ZC1L589)) ) );


--ZC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X18_Y5_N6
ZC1L232 = ( ZC1_D_iw[0] & ( (ZC1_D_iw[2] & (ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3])))) ) );


--LC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X16_Y6_N33
LC1L5 = ( UB1_data_reg[0] & ( ((U1_avalon_readdata[0] & NC2L15)) # (SB2_mem[0][42]) ) ) # ( !UB1_data_reg[0] & ( (U1_avalon_readdata[0] & NC2L15) ) );


--ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X10_Y6_N3
ZB2L1 = ( VB4_read_latency_shift_reg[0] & ( (!SB4_mem[0][74]) # (!SB4_mem[0][56]) ) );


--VB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[0] at FF_X11_Y6_N5
--register power-up is low

VB6_av_readdata_pre[0] = DFFEAS(X1_readdata[0], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X11_Y6_N29
--register power-up is low

VB3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_W_alu_result[2],  ,  , VCC);


--LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X11_Y6_N0
LC1L6 = ( VB1_av_readdata_pre[0] & ( ((VB3_read_latency_shift_reg[0] & VB3_av_readdata_pre[30])) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[0] & ( (VB3_read_latency_shift_reg[0] & VB3_av_readdata_pre[30]) ) );


--LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at LABCELL_X11_Y6_N24
LC1L7 = ( VB6_read_latency_shift_reg[0] & ( (!VB6_av_readdata_pre[0] & (!LC1L6 & ((!ZB2L1) # (!VB4_av_readdata_pre[0])))) ) ) # ( !VB6_read_latency_shift_reg[0] & ( (!LC1L6 & ((!ZB2L1) # (!VB4_av_readdata_pre[0]))) ) );


--LC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at LABCELL_X18_Y6_N12
LC1L8 = ( ZB3L1 & ( ((!LC1L7) # ((LC1L5 & UB1L36))) # (FE1_q_a[0]) ) ) # ( !ZB3L1 & ( (!LC1L7) # ((LC1L5 & UB1L36)) ) );


--ZC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X16_Y7_N6
ZC1L1005 = ( ZC1_W_alu_result[0] & ( (ZC1_av_ld_aligning_data & ((!ZC1_W_alu_result[1] & (!ZC1_av_ld_align_cycle[0] & !ZC1_av_ld_align_cycle[1])) # (ZC1_W_alu_result[1] & ((!ZC1_av_ld_align_cycle[0]) # (!ZC1_av_ld_align_cycle[1]))))) ) ) # ( !ZC1_W_alu_result[0] & ( (ZC1_W_alu_result[1] & (!ZC1_av_ld_align_cycle[1] & ZC1_av_ld_aligning_data)) ) );


--ZC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0 at LABCELL_X16_Y7_N9
ZC1L908 = ( ZC1_av_ld_align_cycle[1] & ( (!ZC1_av_ld_aligning_data) # ((ZC1_W_alu_result[1] & (!ZC1_av_ld_align_cycle[0] & ZC1_W_alu_result[0]))) ) ) # ( !ZC1_av_ld_align_cycle[1] & ( ((!ZC1_av_ld_aligning_data) # ((!ZC1_av_ld_align_cycle[0] & ZC1_W_alu_result[0]))) # (ZC1_W_alu_result[1]) ) );


--ZC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X24_Y6_N56
--register power-up is low

ZC1_R_compare_op[0] = DFFEAS(ZC1L305, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~15 at LABCELL_X27_Y6_N42
ZC1L382 = ( ZC1_E_src1[26] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[26]))) ) ) # ( !ZC1_E_src1[26] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[26])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[26]))) ) );


--ZC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16 at LABCELL_X27_Y6_N51
ZC1L381 = ( ZC1_E_src2[25] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[25]))) ) ) # ( !ZC1_E_src2[25] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[25])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[25]))) ) );


--ZC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~17 at LABCELL_X27_Y6_N6
ZC1L380 = ( ZC1_E_src2[24] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[24]))) ) ) # ( !ZC1_E_src2[24] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[24])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[24]))) ) );


--ZC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~18 at MLABCELL_X28_Y6_N45
ZC1L379 = (!ZC1_E_src2[23] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[23])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[23]))))) # (ZC1_E_src2[23] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[23])))));


--ZC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X27_Y8_N16
--register power-up is low

ZC1_E_src2[31] = DFFEAS(ZC1L776, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~19 at LABCELL_X27_Y6_N9
ZC1L387 = (!ZC1_E_src1[31] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[31])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[31]))))) # (ZC1_E_src1[31] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[31])))));


--ZC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~20 at LABCELL_X27_Y6_N21
ZC1L386 = ( ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( !ZC1_E_src2[30] $ (!ZC1_E_src1[30]) ) ) ) # ( !ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( (ZC1_E_src1[30]) # (ZC1_E_src2[30]) ) ) ) # ( ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (ZC1_E_src2[30] & ZC1_E_src1[30]) ) ) ) # ( !ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[30] & !ZC1_E_src1[30]) ) ) );


--ZC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~21 at LABCELL_X27_Y6_N48
ZC1L385 = ( ZC1_E_src1[29] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[29]))) ) ) # ( !ZC1_E_src1[29] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[29])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[29]))) ) );


--ZC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~22 at LABCELL_X27_Y6_N57
ZC1L384 = ( ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( !ZC1_E_src2[28] $ (!ZC1_E_src1[28]) ) ) ) # ( !ZC1_R_logic_op[0] & ( ZC1_R_logic_op[1] & ( (ZC1_E_src1[28]) # (ZC1_E_src2[28]) ) ) ) # ( ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (ZC1_E_src2[28] & ZC1_E_src1[28]) ) ) ) # ( !ZC1_R_logic_op[0] & ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[28] & !ZC1_E_src1[28]) ) ) );


--ZC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X24_Y6_N24
ZC1L626 = ( !ZC1L387 & ( (!ZC1L385 & (!ZC1L386 & !ZC1L384)) ) );


--ZC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X24_Y6_N6
ZC1L627 = ( ZC1L626 & ( (!ZC1L380 & (!ZC1L381 & (!ZC1L379 & !ZC1L382))) ) );


--ZC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X23_Y5_N36
ZC1L628 = ( !ZC1L362 & ( !ZC1L372 ) );


--ZC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X24_Y7_N24
ZC1L629 = ( !ZC1L368 & ( !ZC1L363 & ( (!ZC1L360 & (!ZC1L366 & (!ZC1L365 & !ZC1L364))) ) ) );


--ZC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X24_Y7_N6
ZC1L630 = ( !ZC1L371 & ( ZC1L628 & ( (ZC1L629 & (!ZC1L370 & (!ZC1L369 & !ZC1L361))) ) ) );


--ZC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~23 at MLABCELL_X28_Y6_N48
ZC1L376 = ( ZC1_E_src2[20] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[20]))) ) ) # ( !ZC1_E_src2[20] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[20])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[20]))) ) );


--ZC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~24 at MLABCELL_X28_Y6_N51
ZC1L375 = ( ZC1_E_src2[19] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[19]))) ) ) # ( !ZC1_E_src2[19] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[19])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[19]))) ) );


--ZC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~25 at LABCELL_X27_Y6_N3
ZC1L374 = ( ZC1_R_logic_op[0] & ( ZC1_E_src2[18] & ( !ZC1_R_logic_op[1] $ (!ZC1_E_src1[18]) ) ) ) # ( !ZC1_R_logic_op[0] & ( ZC1_E_src2[18] & ( ZC1_R_logic_op[1] ) ) ) # ( ZC1_R_logic_op[0] & ( !ZC1_E_src2[18] & ( (ZC1_R_logic_op[1] & ZC1_E_src1[18]) ) ) ) # ( !ZC1_R_logic_op[0] & ( !ZC1_E_src2[18] & ( !ZC1_R_logic_op[1] $ (ZC1_E_src1[18]) ) ) );


--ZC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~26 at LABCELL_X27_Y6_N15
ZC1L373 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src2[17] & (ZC1L511Q)) # (ZC1_E_src2[17] & ((!ZC1L511Q) # (!ZC1_R_logic_op[0]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_E_src2[17] & (!ZC1L511Q & !ZC1_R_logic_op[0])) # (ZC1_E_src2[17] & (ZC1L511Q & ZC1_R_logic_op[0])) ) );


--ZC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X23_Y8_N13
--register power-up is low

ZC1_E_src2[1] = DFFEAS(ZC1L779, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~27 at LABCELL_X27_Y6_N27
ZC1L357 = ( ZC1_R_logic_op[0] & ( ZC1_E_src1[1] & ( !ZC1_R_logic_op[1] $ (!ZC1_E_src2[1]) ) ) ) # ( !ZC1_R_logic_op[0] & ( ZC1_E_src1[1] & ( ZC1_R_logic_op[1] ) ) ) # ( ZC1_R_logic_op[0] & ( !ZC1_E_src1[1] & ( (ZC1_R_logic_op[1] & ZC1_E_src2[1]) ) ) ) # ( !ZC1_R_logic_op[0] & ( !ZC1_E_src1[1] & ( !ZC1_R_logic_op[1] $ (ZC1_E_src2[1]) ) ) );


--ZC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at MLABCELL_X28_Y6_N57
ZC1L383 = ( ZC1_E_src2[27] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[27]))) ) ) # ( !ZC1_E_src2[27] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[27])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[27]))) ) );


--ZC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X23_Y6_N51
ZC1L631 = (!ZC1L357 & !ZC1L383);


--ZC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X23_Y8_N37
--register power-up is low

ZC1_E_src2[0] = DFFEAS(ZC1L778, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29 at LABCELL_X27_Y9_N48
ZC1L356 = (!ZC1_E_src1[0] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[0])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[0]))))) # (ZC1_E_src1[0] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[0])))));


--ZC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30 at MLABCELL_X28_Y6_N54
ZC1L378 = ( ZC1_E_src2[22] & ( !ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[22]))) ) ) # ( !ZC1_E_src2[22] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[22])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[22]))) ) );


--ZC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31 at MLABCELL_X28_Y6_N42
ZC1L377 = ( ZC1_R_logic_op[1] & ( (!ZC1_E_src2[21] & ((ZC1_E_src1[21]))) # (ZC1_E_src2[21] & ((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[21]))) ) ) # ( !ZC1_R_logic_op[1] & ( (!ZC1_R_logic_op[0] & (!ZC1_E_src2[21] & !ZC1_E_src1[21])) # (ZC1_R_logic_op[0] & (ZC1_E_src2[21] & ZC1_E_src1[21])) ) );


--ZC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X23_Y6_N12
ZC1L632 = ( !ZC1L358 & ( !ZC1L378 & ( (!ZC1L367 & (!ZC1L377 & (!ZC1L356 & !ZC1L359))) ) ) );


--ZC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X23_Y6_N18
ZC1L633 = ( !ZC1L373 & ( !ZC1L374 & ( (ZC1L631 & (ZC1L632 & (!ZC1L375 & !ZC1L376))) ) ) );


--ZC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X24_Y6_N11
--register power-up is low

ZC1_R_compare_op[1] = DFFEAS(ZC1L306, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X24_Y6_N48
ZC1L348 = ( ZC1L630 & ( ZC1L633 & ( (!ZC1_R_compare_op[0] & ((!ZC1_R_compare_op[1] & (ZC1L627)) # (ZC1_R_compare_op[1] & ((ZC1L130))))) # (ZC1_R_compare_op[0] & ((!ZC1_R_compare_op[1] & ((!ZC1L130))) # (ZC1_R_compare_op[1] & (!ZC1L627)))) ) ) ) # ( !ZC1L630 & ( ZC1L633 & ( (!ZC1L130 & (ZC1_R_compare_op[0])) # (ZC1L130 & ((ZC1_R_compare_op[1]))) ) ) ) # ( ZC1L630 & ( !ZC1L633 & ( (!ZC1L130 & (ZC1_R_compare_op[0])) # (ZC1L130 & ((ZC1_R_compare_op[1]))) ) ) ) # ( !ZC1L630 & ( !ZC1L633 & ( (!ZC1L130 & (ZC1_R_compare_op[0])) # (ZC1L130 & ((ZC1_R_compare_op[1]))) ) ) );


--ZC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X22_Y8_N6
ZC1L634 = ( !ZC1_D_iw[8] & ( !ZC1_D_iw[7] & ( (!ZC1_D_iw[10] & (!ZC1_D_iw[6] & !ZC1L280Q)) ) ) );


--ZC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X22_Y8_N13
--register power-up is low

ZC1_W_estatus_reg = DFFEAS(ZC1L838, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X22_Y8_N54
ZC1L635 = ( !ZC1_D_iw[8] & ( !ZC1_D_iw[7] & ( (!ZC1_D_iw[10] & (ZC1_D_iw[6] & !ZC1L280Q)) ) ) );


--ZC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y8_N2
--register power-up is low

ZC1_W_bstatus_reg = DFFEAS(ZC1L829, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X18_Y8_N30
ZC1L636 = (!ZC1_D_iw[9] & (!ZC1_D_iw[8] & (!ZC1_D_iw[10] & ZC1_D_iw[7])));


--ZC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y8_N37
--register power-up is low

ZC1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L844, ZC1_E_src1[0],  ,  , VCC);


--ZC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X18_Y8_N6
ZC1L349 = ( ZC1_D_iw[8] & ( !ZC1_D_iw[10] & ( (!ZC1_D_iw[9] & (!ZC1_D_iw[6] & (!ZC1_D_iw[7] & ZC1_W_ipending_reg[0]))) ) ) );


--ZC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X22_Y8_N36
ZC1L350 = ( ZC1L349 & ( (!ZC1_D_iw[6] & (ZC1L636 & !ZC1_W_bstatus_reg)) ) ) # ( !ZC1L349 & ( (!ZC1L636) # ((!ZC1_D_iw[6] & (!ZC1_W_bstatus_reg)) # (ZC1_D_iw[6] & ((!ZC1_W_ienable_reg[0])))) ) );


--ZC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X22_Y8_N30
ZC1L351 = ( ZC1L839Q & ( (!ZC1L634 & (((!ZC1L350) # (ZC1L635)))) # (ZC1L634 & (ZC1_W_status_reg_pie)) ) ) # ( !ZC1L839Q & ( (!ZC1L634 & (((!ZC1L350 & !ZC1L635)))) # (ZC1L634 & (ZC1_W_status_reg_pie)) ) );


--ZC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X23_Y6_N42
ZC1L313 = ( ZC1_E_shift_rot_result[0] & ( ((!ZC1_R_ctrl_logic & (ZC1L126)) # (ZC1_R_ctrl_logic & ((ZC1L356)))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[0] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & (ZC1L126)) # (ZC1_R_ctrl_logic & ((ZC1L356))))) ) );


--VB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X16_Y8_N8
--register power-up is low

VB4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[22],  ,  , VCC);


--ZC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~5 at LABCELL_X16_Y8_N51
ZC1L659 = ( VB4_av_readdata_pre[22] & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[22])) # (ZB2L2))) ) ) # ( !VB4_av_readdata_pre[22] & ( (ZB3L2 & (FE1_q_a[22] & !ZC1_intr_req)) ) );


--VB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X16_Y8_N29
--register power-up is low

VB4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[23],  ,  , VCC);


--ZC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~6 at LABCELL_X16_Y8_N18
ZC1L660 = ( FE1_q_a[23] & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[23])) # (ZB3L2))) ) ) # ( !FE1_q_a[23] & ( (ZB2L2 & (VB4_av_readdata_pre[23] & !ZC1_intr_req)) ) );


--VB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X16_Y8_N32
--register power-up is low

VB4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[24],  ,  , VCC);


--ZC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~7 at LABCELL_X16_Y8_N21
ZC1L661 = ( VB4_av_readdata_pre[24] & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[24])) # (ZB2L2))) ) ) # ( !VB4_av_readdata_pre[24] & ( (ZB3L2 & (!ZC1_intr_req & FE1_q_a[24])) ) );


--VB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X16_Y8_N35
--register power-up is low

VB4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[25],  ,  , VCC);


--ZC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~8 at LABCELL_X16_Y8_N0
ZC1L662 = ( ZB3L2 & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[25])) # (FE1_q_a[25]))) ) ) # ( !ZB3L2 & ( (ZB2L2 & (!ZC1_intr_req & VB4_av_readdata_pre[25])) ) );


--VB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X16_Y8_N17
--register power-up is low

VB4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[26],  ,  , VCC);


--ZC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9 at LABCELL_X16_Y8_N3
ZC1L663 = ( ZB3L2 & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[26])) # (FE1_q_a[26]))) ) ) # ( !ZB3L2 & ( (ZB2L2 & (!ZC1_intr_req & VB4_av_readdata_pre[26])) ) );


--BB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N59
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[1] = DFFEAS(BB1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X10_Y4_N32
--register power-up is low

BB1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--BB1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X10_Y4_N33
BB1L22 = ( BB1_altera_reset_synchronizer_int_chain[2] & ( BB1_r_sync_rst_chain[3] ) );


--ZC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X19_Y7_N5
--register power-up is low

ZC1_D_valid = DFFEAS(ZC1L310, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at MLABCELL_X21_Y8_N42
ZC1L389 = ( ZC1L126 & ( (!ZC1L238 & ((ZC1L240))) # (ZC1L238 & ((!ZC1L240) # (ZC1L122))) ) ) # ( !ZC1L126 & ( (!ZC1L238 $ (!ZC1L240)) # (ZC1L122) ) );


--ZC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at MLABCELL_X21_Y8_N45
ZC1L390 = ( ZC1L126 & ( (!ZC1L238 $ (!ZC1L240)) # (ZC1L122) ) ) # ( !ZC1L126 & ( (!ZC1L238 & ((ZC1L240))) # (ZC1L238 & ((!ZC1L240) # (ZC1L122))) ) );


--SB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y6_N45
SB3L3 = ( VB3_read_latency_shift_reg[0] & ( (!SB3_mem_used[1] & (YB1L5)) # (SB3_mem_used[1] & ((SB3_mem_used[0]))) ) ) # ( !VB3_read_latency_shift_reg[0] & ( ((!SB3_mem_used[1] & YB1L5)) # (SB3_mem_used[0]) ) );


--ZC1L1074 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X13_Y6_N48
ZC1L1074 = ( !ZC1_W_valid & ( ((ZC1_i_read) # (ZB3L2)) # (ZB2L2) ) );


--DC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X12_Y7_N39
DC2L2 = ( BC2_saved_grant[1] & ( (!FC1L1 & (((!SB5L16Q)))) # (FC1L1 & (BC1_saved_grant[1] & ((SB4L15)))) ) ) # ( !BC2_saved_grant[1] & ( (BC1_saved_grant[1] & (FC1L1 & SB4L15)) ) );


--DC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y6_N36
DC2L3 = ( DC2_read_accepted & ( !ZB3L2 & ( !ZB2L2 ) ) ) # ( !DC2_read_accepted & ( !ZB3L2 & ( (DB1_rst1 & (!ZC1L1075Q & (DC2L2 & !ZB2L2))) ) ) );


--ZC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X19_Y7_N58
--register power-up is low

ZC1_R_ctrl_uncond_cti_non_br = DFFEAS(ZC1L256, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X19_Y5_N1
--register power-up is low

ZC1_R_ctrl_br_uncond = DFFEAS(ZC1L598, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at MLABCELL_X21_Y5_N12
ZC1L704 = ( !ZC1_R_ctrl_br & ( ZC1_W_cmp_result & ( (!ZC1_R_ctrl_uncond_cti_non_br & !ZC1_R_ctrl_br_uncond) ) ) ) # ( ZC1_R_ctrl_br & ( !ZC1_W_cmp_result & ( (!ZC1_R_ctrl_uncond_cti_non_br & !ZC1_R_ctrl_br_uncond) ) ) ) # ( !ZC1_R_ctrl_br & ( !ZC1_W_cmp_result & ( (!ZC1_R_ctrl_uncond_cti_non_br & !ZC1_R_ctrl_br_uncond) ) ) );


--ZC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X25_Y8_N37
--register power-up is low

ZC1_R_ctrl_exception = DFFEAS(ZC1L216, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X21_Y6_N22
--register power-up is low

ZC1_R_ctrl_break = DFFEAS(ZC1L213, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X22_Y8_N45
ZC1L702 = ( !ZC1_R_ctrl_break & ( !ZC1_R_ctrl_exception ) );


--ZC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at LABCELL_X22_Y7_N3
ZC1L701 = ( ZC1L10 & ( (ZC1L702 & (!ZC1L704 & !ZC1L70)) ) ) # ( !ZC1L10 & ( (ZC1L702 & ((!ZC1L70) # (ZC1L704))) ) );


--ZC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at LABCELL_X22_Y7_N18
ZC1L703 = (!ZC1L702) # (ZC1L704);


--SC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y7_N45
SC2L3 = ( ZB1L2 & ( ((!SC2_top_priority_reg[0] & !YB1L9)) # (SC2_top_priority_reg[1]) ) );


--SB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X17_Y7_N6
SB5L9 = ( SB5_mem_used[0] & ( (!VB5_read_latency_shift_reg[0]) # (SB5_mem_used[1]) ) );


--SB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X17_Y7_N30
SB5L10 = ( VB5L4 & ( SB5L9 ) ) # ( !VB5L4 & ( SB5L9 ) ) # ( VB5L4 & ( !SB5L9 & ( (SB5L17 & (((YB1L9 & BC2_saved_grant[0])) # (BC2L57))) ) ) );


--SC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y7_N6
SC2L6 = ( BC2_saved_grant[0] & ( ZB1L2 & ( (!YB1L9 & ((!BC2_saved_grant[1] & ((!BC2_packet_in_progress))) # (BC2_saved_grant[1] & (VB5L4)))) # (YB1L9 & (VB5L4)) ) ) ) # ( !BC2_saved_grant[0] & ( ZB1L2 & ( (!BC2_saved_grant[1] & ((!BC2_packet_in_progress))) # (BC2_saved_grant[1] & (VB5L4)) ) ) ) # ( BC2_saved_grant[0] & ( !ZB1L2 & ( (YB1L9 & VB5L4) ) ) ) # ( !BC2_saved_grant[0] & ( !ZB1L2 & ( (YB1L9 & !BC2_packet_in_progress) ) ) );


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X9_Y8_N15
SB1L3 = ( VB1L36 ) # ( !VB1L36 & ( (SB1_mem_used[0] & ((!VB1_read_latency_shift_reg[0]) # (SB1L6Q))) ) );


--SC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X12_Y7_N54
SC1L3 = ( SC1_top_priority_reg[1] & ( ZB1L1 ) ) # ( !SC1_top_priority_reg[1] & ( (!SC1_top_priority_reg[0] & (!YB1L8 & ZB1L1)) ) );


--SC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X12_Y7_N24
SC1L6 = ( BC1_saved_grant[0] & ( YB1L8 & ( SB4L15 ) ) ) # ( !BC1_saved_grant[0] & ( YB1L8 & ( (!BC1_saved_grant[1] & (((!BC1_packet_in_progress)))) # (BC1_saved_grant[1] & ((!ZB1L1 & (!BC1_packet_in_progress)) # (ZB1L1 & ((SB4L15))))) ) ) ) # ( BC1_saved_grant[0] & ( !YB1L8 & ( (ZB1L1 & ((!BC1_saved_grant[1] & (!BC1_packet_in_progress)) # (BC1_saved_grant[1] & ((SB4L15))))) ) ) ) # ( !BC1_saved_grant[0] & ( !YB1L8 & ( (ZB1L1 & ((!BC1_saved_grant[1] & (!BC1_packet_in_progress)) # (BC1_saved_grant[1] & ((SB4L15))))) ) ) );


--CD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X10_Y6_N42
CD1L131 = ( CD1_write & ( TD1_waitrequest ) ) # ( !CD1_write & ( TD1_waitrequest & ( (BC1_saved_grant[0] & (!SB4_mem_used[1] & (BC1_WideOr1 & X1L1))) ) ) ) # ( !CD1_write & ( !TD1_waitrequest & ( (BC1_saved_grant[0] & (!SB4_mem_used[1] & (BC1_WideOr1 & X1L1))) ) ) );


--BC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X12_Y6_N3
BC1_src_data[46] = ( ZC1_W_alu_result[10] & ( ((ZC1_F_pc[8] & BC1_saved_grant[1])) # (BC1_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[10] & ( (ZC1_F_pc[8] & BC1_saved_grant[1]) ) );


--VD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X7_Y5_N9
VD1L63 = (!VD1_ir[0] & (VD1_enable_action_strobe & !VD1_ir[1]));


--VD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X7_Y5_N17
--register power-up is low

VD1_jdo[34] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[34],  ,  , VCC);


--VD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X2_Y4_N23
--register power-up is low

VD1_jdo[17] = DFFEAS(VD1L30, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y5_N18
TD1L137 = ( VD1L63 & ( (!VD1_jdo[35] & ((!VD1_jdo[34] & (TD1L2)) # (VD1_jdo[34] & ((!VD1_jdo[17]))))) # (VD1_jdo[35] & (TD1L2)) ) );


--CD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X10_Y6_N12
CD1L84 = ( RB4L2 & ( (!CD1_read & ((!SB4_mem_used[1]))) # (CD1_read & (TD1_waitrequest)) ) ) # ( !RB4L2 & ( (TD1_waitrequest & CD1_read) ) );


--TD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X10_Y6_N51
TD1L135 = ( TD1_waitrequest & ( (!CD1_write & (!TD1L195 & (CD1_read))) # (CD1_write & (((TD1_avalon_ociram_readdata_ready)))) ) );


--SB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X10_Y6_N33
SB4L9 = ( SB4_mem_used[1] & ( SB4_mem_used[0] ) ) # ( !SB4_mem_used[1] & ( (!TD1_waitrequest & (((!VB4_read_latency_shift_reg[0] & SB4_mem_used[0])) # (RB4L2))) # (TD1_waitrequest & (!VB4_read_latency_shift_reg[0] & ((SB4_mem_used[0])))) ) );


--UB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg~0 at MLABCELL_X15_Y3_N0
UB2L17 = ( UB2_address_reg[1] & ( VB2L3 & ( (U1L71) # (SB2_mem_used[1]) ) ) ) # ( !UB2_address_reg[1] & ( VB2L3 & ( (!SB2_mem_used[1] & !U1L71) ) ) ) # ( UB2_address_reg[1] & ( !VB2L3 & ( ((RB2L4 & U1L71)) # (SB2_mem_used[1]) ) ) ) # ( !UB2_address_reg[1] & ( !VB2L3 & ( (!SB2_mem_used[1] & ((!RB2L4) # (!U1L71))) ) ) );


--UB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg~0 at MLABCELL_X15_Y4_N45
UB2L43 = (!UB2_use_reg) # (UB2_endofpacket_reg);


--VB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X17_Y6_N7
--register power-up is low

VB4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[11],  ,  , VCC);


--ZC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10 at LABCELL_X19_Y8_N3
ZC1L648 = ( VB4_av_readdata_pre[11] & ( ZB2L2 ) ) # ( !VB4_av_readdata_pre[11] & ( ZB2L2 & ( (!ZC1L271) # ((FE1_q_a[11] & ZB3L2)) ) ) ) # ( VB4_av_readdata_pre[11] & ( !ZB2L2 & ( (!ZC1L271) # ((FE1_q_a[11] & ZB3L2)) ) ) ) # ( !VB4_av_readdata_pre[11] & ( !ZB2L2 & ( (!ZC1L271) # ((FE1_q_a[11] & ZB3L2)) ) ) );


--VB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X9_Y4_N40
--register power-up is low

VB4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[12],  ,  , VCC);


--ZC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11 at LABCELL_X18_Y8_N36
ZC1L649 = ( ZB2L2 & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[12])) # (VB4_av_readdata_pre[12]))) ) ) # ( !ZB2L2 & ( (!ZC1_intr_req & (ZB3L2 & FE1_q_a[12])) ) );


--VB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X12_Y8_N49
--register power-up is low

VB4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[13],  ,  , VCC);


--ZC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12 at LABCELL_X19_Y8_N30
ZC1L650 = ( ZC1L271 & ( VB4_av_readdata_pre[13] & ( ((FE1_q_a[13] & ZB3L2)) # (ZB2L2) ) ) ) # ( !ZC1L271 & ( VB4_av_readdata_pre[13] ) ) # ( ZC1L271 & ( !VB4_av_readdata_pre[13] & ( (FE1_q_a[13] & ZB3L2) ) ) ) # ( !ZC1L271 & ( !VB4_av_readdata_pre[13] ) );


--VB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X9_Y8_N53
--register power-up is low

VB4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[14],  ,  , VCC);


--ZC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13 at LABCELL_X18_Y8_N39
ZC1L651 = ( VB4L17Q & ( (((ZB3L2 & FE1_q_a[14])) # (ZB2L2)) # (ZC1_intr_req) ) ) # ( !VB4L17Q & ( ((ZB3L2 & FE1_q_a[14])) # (ZC1_intr_req) ) );


--VB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X8_Y6_N22
--register power-up is low

VB4_av_readdata_pre[15] = DFFEAS(VB4L19, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14 at LABCELL_X19_Y8_N24
ZC1L652 = ( ZC1L271 & ( ZB2L2 & ( ((ZB3L2 & FE1_q_a[15])) # (VB4_av_readdata_pre[15]) ) ) ) # ( !ZC1L271 & ( ZB2L2 ) ) # ( ZC1L271 & ( !ZB2L2 & ( (ZB3L2 & FE1_q_a[15]) ) ) ) # ( !ZC1L271 & ( !ZB2L2 ) );


--VB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X12_Y8_N11
--register power-up is low

VB4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[16],  ,  , VCC);


--ZC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15 at LABCELL_X12_Y8_N3
ZC1L653 = ( VB4_av_readdata_pre[16] & ( (!ZC1L271) # (((ZB3L2 & FE1_q_a[16])) # (ZB2L2)) ) ) # ( !VB4_av_readdata_pre[16] & ( (!ZC1L271) # ((ZB3L2 & FE1_q_a[16])) ) );


--VB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X12_Y5_N35
--register power-up is low

VB4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[5],  ,  , VCC);


--ZC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X12_Y5_N27
ZC1L642 = ( FE1_q_a[5] & ( VB4_av_readdata_pre[5] & ( ((!ZC1L271) # (ZB3L2)) # (ZB2L2) ) ) ) # ( !FE1_q_a[5] & ( VB4_av_readdata_pre[5] & ( (!ZC1L271) # (ZB2L2) ) ) ) # ( FE1_q_a[5] & ( !VB4_av_readdata_pre[5] & ( (!ZC1L271) # (ZB3L2) ) ) ) # ( !FE1_q_a[5] & ( !VB4_av_readdata_pre[5] & ( !ZC1L271 ) ) );


--ZC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X21_Y6_N0
ZC1L247 = ( ZC1_D_iw[12] & ( ((ZC1_D_iw[11] & !ZC1_D_iw[16])) # (ZC1_D_iw[15]) ) );


--ZC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X21_Y6_N3
ZC1L248 = ( ZC1L594 & ( (ZC1_D_iw[14] & (!ZC1_D_iw[13] & ZC1L247)) ) );


--ZC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X24_Y5_N42
ZC1L593 = ( ZC1L591 ) # ( !ZC1L591 & ( ((ZC1L589) # (ZC1_E_st_stall)) # (ZC1_R_valid) ) );


--ZC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X19_Y7_N27
ZC1L215 = ( !ZC1L219 & ( (!ZC1L220 & (!ZC1L606 & !ZC1L218)) ) );


--ZC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X24_Y8_N45
ZC1L617 = ( ZC1_D_iw[15] & ( !ZC1_D_iw[12] & ( (!ZC1_D_iw[14] & (ZC1_D_iw[16] & (!ZC1_D_iw[11] & ZC1_D_iw[13]))) ) ) );


--ZC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X24_Y8_N33
ZC1L618 = ( ZC1_D_iw[16] & ( !ZC1_D_iw[14] & ( (ZC1_D_iw[13] & (!ZC1_D_iw[12] & (ZC1_D_iw[11] & ZC1_D_iw[15]))) ) ) );


--ZC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X24_Y8_N27
ZC1L619 = ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[13] & (ZC1_D_iw[14] & (ZC1_D_iw[16] & ZC1_D_iw[15]))) ) ) );


--ZC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X24_Y8_N30
ZC1L620 = ( ZC1_D_iw[14] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[13] & (!ZC1_D_iw[12] & (ZC1_D_iw[15] & ZC1_D_iw[11]))) ) ) );


--ZC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X19_Y7_N21
ZC1L242 = ( !ZC1L603 & ( ZC1L594 & ( (!ZC1L244 & !ZC1L604) ) ) ) # ( !ZC1L603 & ( !ZC1L594 & ( !ZC1L604 ) ) );


--ZC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X19_Y7_N42
ZC1L243 = ( ZC1L242 & ( ZC1L594 & ( (((!ZC1L215) # (ZC1L227)) # (ZC1L245)) # (ZC1L605) ) ) ) # ( !ZC1L242 & ( ZC1L594 ) ) # ( ZC1L242 & ( !ZC1L594 & ( (!ZC1L215) # (ZC1L605) ) ) ) # ( !ZC1L242 & ( !ZC1L594 ) );


--ZC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X19_Y5_N24
ZC1L231 = ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[3] & (!ZC1_D_iw[1] & (!ZC1_D_iw[4] & !ZC1_D_iw[5]))) ) );


--VB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X15_Y8_N58
--register power-up is low

VB4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[8],  ,  , VCC);


--ZC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17 at LABCELL_X18_Y8_N54
ZC1L645 = ( FE1_q_a[8] & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[8])) # (ZB3L2))) ) ) # ( !FE1_q_a[8] & ( (!ZC1_intr_req & (ZB2L2 & VB4_av_readdata_pre[8])) ) );


--ZC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X18_Y5_N15
ZC1L785 = ( ZC1_R_valid & ( (((ZC1L712) # (ZC1L208)) # (ZC1L790)) # (ZC1L786) ) ) # ( !ZC1_R_valid & ( ((ZC1L208) # (ZC1L790)) # (ZC1L786) ) );


--ZC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X27_Y8_N54
ZC1L252 = ( !ZC1_D_iw[11] & ( ZC1_D_iw[14] & ( ZC1_D_iw[15] ) ) ) # ( !ZC1_D_iw[11] & ( !ZC1_D_iw[14] & ( !ZC1_D_iw[16] ) ) );


--ZC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X23_Y8_N45
ZC1L253 = ( ZC1L594 & ( (ZC1_D_iw[12] & (ZC1L252 & !ZC1_D_iw[13])) ) );


--ZC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X19_Y5_N6
ZC1L224 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (ZC1_D_iw[2] & (!ZC1_D_iw[0] & ZC1_D_iw[5])) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (ZC1_D_iw[2] & (!ZC1_D_iw[0] & (ZC1_D_iw[3] & ZC1_D_iw[5]))) ) ) );


--ZC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X22_Y4_N36
ZC1L225 = ( !ZC1L615 & ( (!ZC1L229 & (!ZC1L230 & (!ZC1L616 & !ZC1L228))) ) );


--ZC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X24_Y8_N15
ZC1L621 = ( !ZC1_D_iw[14] & ( ZC1_D_iw[13] & ( (!ZC1_D_iw[12] & (!ZC1_D_iw[15] & (!ZC1_D_iw[16] & ZC1_D_iw[11]))) ) ) );


--ZC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X24_Y8_N18
ZC1L622 = ( ZC1_D_iw[13] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[14] & (!ZC1_D_iw[16] & (ZC1_D_iw[11] & !ZC1_D_iw[12]))) ) ) );


--ZC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X24_Y8_N0
ZC1L221 = ( !ZC1L618 & ( (!ZC1L622 & (!ZC1L621 & (!ZC1L619 & !ZC1L617))) ) );


--ZC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X24_Y8_N36
ZC1L623 = ( ZC1_D_iw[11] & ( !ZC1_D_iw[14] & ( (!ZC1_D_iw[12] & (!ZC1_D_iw[15] & (!ZC1_D_iw[13] & !ZC1_D_iw[16]))) ) ) );


--ZC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X24_Y8_N12
ZC1L624 = ( !ZC1_D_iw[13] & ( ZC1_D_iw[14] & ( (!ZC1_D_iw[12] & (!ZC1_D_iw[15] & (ZC1_D_iw[11] & !ZC1_D_iw[16]))) ) ) );


--ZC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X19_Y7_N24
ZC1L222 = ( ZC1L594 & ( (!ZC1L624 & (!ZC1L607 & !ZC1L623)) ) ) # ( !ZC1L594 & ( !ZC1L607 ) );


--ZC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X19_Y7_N12
ZC1L223 = ( ZC1L225 & ( ZC1L221 & ( (!ZC1L215) # ((!ZC1L242) # (!ZC1L222)) ) ) ) # ( !ZC1L225 & ( ZC1L221 & ( (!ZC1L215) # (((!ZC1L242) # (!ZC1L222)) # (ZC1L594)) ) ) ) # ( ZC1L225 & ( !ZC1L221 & ( (!ZC1L215) # (((!ZC1L242) # (!ZC1L222)) # (ZC1L594)) ) ) ) # ( !ZC1L225 & ( !ZC1L221 & ( (!ZC1L215) # (((!ZC1L242) # (!ZC1L222)) # (ZC1L594)) ) ) );


--VB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y8_N52
--register power-up is low

VB4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[10],  ,  , VCC);


--ZC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X18_Y8_N57
ZC1L647 = ( VB4_av_readdata_pre[10] & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[10])) # (ZB2L2))) ) ) # ( !VB4_av_readdata_pre[10] & ( (!ZC1_intr_req & (ZB3L2 & FE1_q_a[10])) ) );


--ZC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X18_Y5_N36
ZC1L608 = ( !ZC1_D_iw[3] & ( !ZC1_D_iw[5] & ( (ZC1_D_iw[1] & (ZC1_D_iw[2] & (ZC1_D_iw[4] & !ZC1_D_iw[0]))) ) ) );


--ZC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X22_Y4_N42
ZC1L347 = ( ZC1L205 & ( ZC1_R_valid ) ) # ( !ZC1L205 & ( (ZC1_R_valid & (((ZC1L594 & ZC1L206)) # (ZC1L207))) ) );


--ZC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X13_Y8_N46
--register power-up is low

ZC1_av_ld_byte1_data[2] = DFFEAS(ZC1L933, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9 at MLABCELL_X15_Y5_N45
ZC1L861 = ( ZC1_R_ctrl_br_cmp & ( (ZC1_av_ld_byte1_data[2] & ZC1_R_ctrl_ld) ) ) # ( !ZC1_R_ctrl_br_cmp & ( (!ZC1_R_ctrl_ld & (ZC1_W_alu_result[10] & ((!ZC1_R_ctrl_rd_ctl_reg)))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte1_data[2])))) ) );


--ZC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X15_Y8_N49
--register power-up is low

ZC1_av_ld_byte1_data[4] = DFFEAS(ZC1L941, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10 at LABCELL_X23_Y7_N39
ZC1L863 = ( ZC1_av_ld_byte1_data[4] & ( ((!ZC1_R_ctrl_rd_ctl_reg & (ZC1_W_alu_result[12] & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[4] & ( (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & (ZC1_W_alu_result[12] & !ZC1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X16_Y8_N59
--register power-up is low

VB4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[18],  ,  , VCC);


--ZC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~19 at LABCELL_X16_Y8_N36
ZC1L655 = ( ZB2L2 & ( FE1_q_a[18] & ( ((!ZC1_intr_req & ((VB4_av_readdata_pre[18]) # (ZB3L2)))) # (ZC1L1072) ) ) ) # ( !ZB2L2 & ( FE1_q_a[18] & ( ((ZB3L2 & !ZC1_intr_req)) # (ZC1L1072) ) ) ) # ( ZB2L2 & ( !FE1_q_a[18] & ( ((VB4_av_readdata_pre[18] & !ZC1_intr_req)) # (ZC1L1072) ) ) ) # ( !ZB2L2 & ( !FE1_q_a[18] & ( ZC1L1072 ) ) );


--VB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X17_Y6_N10
--register power-up is low

VB4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[9],  ,  , VCC);


--ZC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20 at LABCELL_X18_Y8_N0
ZC1L646 = ( FE1_q_a[9] & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[9])) # (ZB3L2))) ) ) # ( !FE1_q_a[9] & ( (!ZC1_intr_req & (ZB2L2 & VB4_av_readdata_pre[9])) ) );


--ZC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X22_Y7_N1
--register power-up is low

ZC1_F_pc[3] = DFFEAS(ZC1L700, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid,  ,  ,  ,  );


--VB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X16_Y8_N10
--register power-up is low

VB4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[17],  ,  , VCC);


--ZC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21 at LABCELL_X18_Y8_N45
ZC1L654 = ( ZB2L2 & ( (((ZB3L2 & FE1_q_a[17])) # (VB4_av_readdata_pre[17])) # (ZC1_intr_req) ) ) # ( !ZB2L2 & ( ((ZB3L2 & FE1_q_a[17])) # (ZC1_intr_req) ) );


--ZC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y8_N46
--register power-up is low

ZC1_av_ld_byte1_data[3] = DFFEAS(ZC1L937, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11 at LABCELL_X23_Y7_N6
ZC1L862 = ( ZC1_W_alu_result[11] & ( ZC1_av_ld_byte1_data[3] & ( ((!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp)) # (ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_W_alu_result[11] & ( ZC1_av_ld_byte1_data[3] & ( ZC1_R_ctrl_ld ) ) ) # ( ZC1_W_alu_result[11] & ( !ZC1_av_ld_byte1_data[3] & ( (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & !ZC1_R_ctrl_br_cmp)) ) ) );


--ZC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X17_Y8_N4
--register power-up is low

ZC1_av_ld_byte1_data[5] = DFFEAS(ZC1L945, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~12 at LABCELL_X23_Y7_N51
ZC1L864 = ( ZC1_R_ctrl_rd_ctl_reg & ( ZC1_av_ld_byte1_data[5] & ( ZC1_R_ctrl_ld ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( ZC1_av_ld_byte1_data[5] & ( ((ZC1_W_alu_result[13] & !ZC1_R_ctrl_br_cmp)) # (ZC1_R_ctrl_ld) ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( !ZC1_av_ld_byte1_data[5] & ( (ZC1_W_alu_result[13] & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld)) ) ) );


--VB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X8_Y6_N13
--register power-up is low

VB4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[19],  ,  , VCC);


--ZC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22 at LABCELL_X12_Y8_N30
ZC1L656 = ( ZC1L271 & ( ZB2L2 & ( ((FE1_q_a[19] & ZB3L2)) # (VB4_av_readdata_pre[19]) ) ) ) # ( !ZC1L271 & ( ZB2L2 ) ) # ( ZC1L271 & ( !ZB2L2 & ( (FE1_q_a[19] & ZB3L2) ) ) ) # ( !ZC1L271 & ( !ZB2L2 ) );


--ZC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X17_Y8_N19
--register power-up is low

ZC1_av_ld_byte1_data[6] = DFFEAS(ZC1L949, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at LABCELL_X23_Y7_N57
ZC1L865 = ( ZC1_R_ctrl_rd_ctl_reg & ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte1_data[6] ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte1_data[6] ) ) ) # ( !ZC1_R_ctrl_rd_ctl_reg & ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & ZC1_W_alu_result[14]) ) ) );


--VB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X15_Y8_N7
--register power-up is low

VB4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[20],  ,  , VCC);


--ZC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~23 at LABCELL_X19_Y8_N21
ZC1L657 = ( ZC1L271 & ( VB4_av_readdata_pre[20] & ( ((FE1_q_a[20] & ZB3L2)) # (ZB2L2) ) ) ) # ( !ZC1L271 & ( VB4_av_readdata_pre[20] ) ) # ( ZC1L271 & ( !VB4_av_readdata_pre[20] & ( (FE1_q_a[20] & ZB3L2) ) ) ) # ( !ZC1L271 & ( !VB4_av_readdata_pre[20] ) );


--ZC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X17_Y8_N1
--register power-up is low

ZC1_av_ld_byte1_data[7] = DFFEAS(ZC1L953, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L921,  ,  ,  ,  );


--ZC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~14 at LABCELL_X23_Y7_N36
ZC1L866 = ( ZC1_W_alu_result[15] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & ((!ZC1_R_ctrl_br_cmp)))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte1_data[7])))) ) ) # ( !ZC1_W_alu_result[15] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte1_data[7]) ) );


--VB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X16_Y8_N13
--register power-up is low

VB4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[21],  ,  , VCC);


--ZC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24 at LABCELL_X19_Y8_N15
ZC1L658 = ( ZC1L271 & ( (!FE1_q_a[21] & (((ZB2L2 & VB4_av_readdata_pre[21])))) # (FE1_q_a[21] & (((ZB2L2 & VB4_av_readdata_pre[21])) # (ZB3L2))) ) ) # ( !ZC1L271 );


--ZC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at MLABCELL_X25_Y6_N24
ZC1L469 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[16]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[18]));


--ZC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X15_Y8_N14
--register power-up is low

ZC1_av_ld_byte2_data[0] = DFFEAS(ZC1L970, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X23_Y7_N18
ZC1L867 = ( ZC1_R_ctrl_ld & ( ZC1L959Q ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & ZC1_W_alu_result[16])) ) );


--VB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X9_Y6_N19
--register power-up is low

VB4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[6],  ,  , VCC);


--ZC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25 at LABCELL_X18_Y8_N42
ZC1L643 = ( ZB2L2 & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[6])) # (VB4_av_readdata_pre[6]))) ) ) # ( !ZB2L2 & ( (!ZC1_intr_req & (ZB3L2 & FE1_q_a[6])) ) );


--ZC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X18_Y5_N12
ZC1L257 = ( ZC1L595 ) # ( !ZC1L595 & ( ((ZC1L601) # (ZC1L236)) # (ZC1L786) ) );


--ZC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16 at MLABCELL_X25_Y6_N27
ZC1L453 = ( ZC1_E_shift_rot_result[2] & ( (ZC1_E_shift_rot_result[0]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[2] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[0]) ) );


--VB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X11_Y6_N52
--register power-up is low

VB4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[7],  ,  , VCC);


--ZC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26 at LABCELL_X18_Y8_N3
ZC1L644 = ( VB4_av_readdata_pre[7] & ( (!ZC1_intr_req & (((FE1_q_a[7] & ZB3L2)) # (ZB2L2))) ) ) # ( !VB4_av_readdata_pre[7] & ( (!ZC1_intr_req & (FE1_q_a[7] & ZB3L2)) ) );


--LC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4 at LABCELL_X17_Y6_N12
LC1L9 = (!NC2L15 & (SB2_mem[0][42] & (UB1_data_reg[1]))) # (NC2L15 & (((SB2_mem[0][42] & UB1_data_reg[1])) # (U1_avalon_readdata[1])));


--VB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[1] at FF_X11_Y6_N58
--register power-up is low

VB6_av_readdata_pre[1] = DFFEAS(X1_readdata[1], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5 at LABCELL_X11_Y6_N33
LC1L10 = ( VB1_read_latency_shift_reg[0] & ( ((VB3_av_readdata_pre[30] & VB3_read_latency_shift_reg[0])) # (VB1_av_readdata_pre[1]) ) ) # ( !VB1_read_latency_shift_reg[0] & ( (VB3_av_readdata_pre[30] & VB3_read_latency_shift_reg[0]) ) );


--LC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~6 at LABCELL_X11_Y6_N54
LC1L11 = ( VB6_read_latency_shift_reg[0] & ( (!LC1L10 & (!VB6_av_readdata_pre[1] & ((!ZB2L1) # (!VB4_av_readdata_pre[1])))) ) ) # ( !VB6_read_latency_shift_reg[0] & ( (!LC1L10 & ((!ZB2L1) # (!VB4_av_readdata_pre[1]))) ) );


--LC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7 at LABCELL_X18_Y6_N18
LC1L12 = ( UB1L36 & ( FE1_q_a[1] & ( ((!LC1L11) # (LC1L9)) # (ZB3L1) ) ) ) # ( !UB1L36 & ( FE1_q_a[1] & ( (!LC1L11) # (ZB3L1) ) ) ) # ( UB1L36 & ( !FE1_q_a[1] & ( (!LC1L11) # (LC1L9) ) ) ) # ( !UB1L36 & ( !FE1_q_a[1] & ( !LC1L11 ) ) );


--ZC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X22_Y9_N5
--register power-up is low

ZC1_W_ienable_reg[1] = DFFEAS(ZC1L843, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L844,  ,  ,  ,  );


--ZC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X22_Y8_N27
ZC1L352 = ( ZC1_W_ienable_reg[1] & ( (ZC1_D_iw[6] & ZC1L636) ) );


--ZC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X23_Y6_N48
ZC1L314 = ( ZC1_E_shift_rot_result[1] & ( ((!ZC1_R_ctrl_logic & ((ZC1L122))) # (ZC1_R_ctrl_logic & (ZC1L357))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[1] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L122))) # (ZC1_R_ctrl_logic & (ZC1L357)))) ) );


--VB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[2] at FF_X9_Y6_N41
--register power-up is low

VB6_av_readdata_pre[2] = DFFEAS(X1_readdata[2], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~8 at LABCELL_X18_Y6_N48
LC1L13 = ( UB1L36 & ( ((!LC1L14) # ((ZB3L1 & FE1_q_a[2]))) # (LC1L15) ) ) # ( !UB1L36 & ( (!LC1L14) # ((ZB3L1 & FE1_q_a[2])) ) );


--VB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[3] at FF_X9_Y6_N11
--register power-up is low

VB6_av_readdata_pre[3] = DFFEAS(X1_readdata[3], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~9 at LABCELL_X18_Y6_N6
LC1L16 = ( LC1L17 & ( FE1_q_a[3] & ( ((UB1L36 & LC1L18)) # (ZB3L1) ) ) ) # ( !LC1L17 & ( FE1_q_a[3] ) ) # ( LC1L17 & ( !FE1_q_a[3] & ( (UB1L36 & LC1L18) ) ) ) # ( !LC1L17 & ( !FE1_q_a[3] ) );


--VB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4] at FF_X9_Y6_N28
--register power-up is low

VB6_av_readdata_pre[4] = DFFEAS(X1_readdata[4], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~10 at LABCELL_X18_Y6_N36
LC1L19 = ( UB1L36 & ( LC1L21 ) ) # ( !UB1L36 & ( LC1L21 & ( (!LC1L20) # ((FE1_q_a[4] & ZB3L1)) ) ) ) # ( UB1L36 & ( !LC1L21 & ( (!LC1L20) # ((FE1_q_a[4] & ZB3L1)) ) ) ) # ( !UB1L36 & ( !LC1L21 & ( (!LC1L20) # ((FE1_q_a[4] & ZB3L1)) ) ) );


--LC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11 at LABCELL_X17_Y6_N15
LC1L22 = (!NC2L15 & (SB2_mem[0][42] & (UB1_data_reg[5]))) # (NC2L15 & (((SB2_mem[0][42] & UB1_data_reg[5])) # (U1_avalon_readdata[5])));


--VB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5] at FF_X12_Y5_N32
--register power-up is low

VB6_av_readdata_pre[5] = DFFEAS(X1_readdata[5], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~12 at LABCELL_X11_Y6_N6
LC1L23 = ( VB3_read_latency_shift_reg[0] & ( ((VB1_av_readdata_pre[5] & VB1_read_latency_shift_reg[0])) # (VB3_av_readdata_pre[30]) ) ) # ( !VB3_read_latency_shift_reg[0] & ( (VB1_av_readdata_pre[5] & VB1_read_latency_shift_reg[0]) ) );


--LC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~13 at LABCELL_X12_Y5_N33
LC1L24 = ( !LC1L23 & ( (!VB6_read_latency_shift_reg[0] & ((!ZB2L1) # ((!VB4_av_readdata_pre[5])))) # (VB6_read_latency_shift_reg[0] & (!VB6_av_readdata_pre[5] & ((!ZB2L1) # (!VB4_av_readdata_pre[5])))) ) );


--LC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~14 at LABCELL_X18_Y6_N30
LC1L25 = ( FE1_q_a[5] & ( LC1L22 & ( ((!LC1L24) # (ZB3L1)) # (UB1L36) ) ) ) # ( !FE1_q_a[5] & ( LC1L22 & ( (!LC1L24) # (UB1L36) ) ) ) # ( FE1_q_a[5] & ( !LC1L22 & ( (!LC1L24) # (ZB3L1) ) ) ) # ( !FE1_q_a[5] & ( !LC1L22 & ( !LC1L24 ) ) );


--VB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[6] at FF_X9_Y6_N44
--register power-up is low

VB6_av_readdata_pre[6] = DFFEAS(X1_readdata[6], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~15 at LABCELL_X19_Y8_N36
LC1L26 = ( LC1L27 & ( FE1_q_a[6] & ( ((UB1L36 & LC1L28)) # (ZB3L1) ) ) ) # ( !LC1L27 & ( FE1_q_a[6] ) ) # ( LC1L27 & ( !FE1_q_a[6] & ( (UB1L36 & LC1L28) ) ) ) # ( !LC1L27 & ( !FE1_q_a[6] ) );


--LC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~16 at LABCELL_X16_Y6_N57
LC1L29 = ( SB2_mem[0][42] & ( UB1_data_reg[7] ) ) # ( !SB2_mem[0][42] & ( UB1_data_reg[7] & ( (NC2L15 & U1_avalon_readdata[7]) ) ) ) # ( SB2_mem[0][42] & ( !UB1_data_reg[7] & ( (NC2L15 & U1_avalon_readdata[7]) ) ) ) # ( !SB2_mem[0][42] & ( !UB1_data_reg[7] & ( (NC2L15 & U1_avalon_readdata[7]) ) ) );


--VB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7] at FF_X13_Y6_N25
--register power-up is low

VB6_av_readdata_pre[7] = DFFEAS(X1_readdata[7], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~17 at LABCELL_X11_Y6_N9
LC1L30 = ( VB3_read_latency_shift_reg[0] & ( ((VB1_av_readdata_pre[7] & VB1_read_latency_shift_reg[0])) # (VB3_av_readdata_pre[30]) ) ) # ( !VB3_read_latency_shift_reg[0] & ( (VB1_av_readdata_pre[7] & VB1_read_latency_shift_reg[0]) ) );


--LC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~18 at LABCELL_X11_Y6_N51
LC1L31 = ( VB6_read_latency_shift_reg[0] & ( (!VB6_av_readdata_pre[7] & (!LC1L30 & ((!ZB2L1) # (!VB4_av_readdata_pre[7])))) ) ) # ( !VB6_read_latency_shift_reg[0] & ( (!LC1L30 & ((!ZB2L1) # (!VB4_av_readdata_pre[7]))) ) );


--LC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~19 at LABCELL_X18_Y6_N0
LC1L32 = ( LC1L31 & ( LC1L29 & ( ((FE1_q_a[7] & ZB3L1)) # (UB1L36) ) ) ) # ( !LC1L31 & ( LC1L29 ) ) # ( LC1L31 & ( !LC1L29 & ( (FE1_q_a[7] & ZB3L1) ) ) ) # ( !LC1L31 & ( !LC1L29 ) );


--ZC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X16_Y7_N48
ZC1L706 = ( ZC1_W_alu_result[0] & ( (!ZC1_av_ld_align_cycle[1] & ((!ZC1_av_ld_align_cycle[0]) # (ZC1_W_alu_result[1]))) # (ZC1_av_ld_align_cycle[1] & (!ZC1_av_ld_align_cycle[0] & ZC1_W_alu_result[1])) ) ) # ( !ZC1_W_alu_result[0] & ( (!ZC1_av_ld_align_cycle[1] & ZC1_W_alu_result[1]) ) );


--VB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X11_Y8_N22
--register power-up is low

VB1_av_readdata_pre[8] = DFFEAS(W1L64, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8] at FF_X13_Y6_N28
--register power-up is low

VB6_av_readdata_pre[8] = DFFEAS(X1_readdata[8], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0 at LABCELL_X13_Y8_N36
ZC1L922 = ( VB6_av_readdata_pre[8] & ( ((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[8])) # (VB6_read_latency_shift_reg[0]) ) ) # ( !VB6_av_readdata_pre[8] & ( (VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[8]) ) );


--ZC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X18_Y5_N7
--register power-up is low

ZC1_R_ctrl_ld_signed = DFFEAS(ZC1L232, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X18_Y6_N24
ZC1L892 = ( ZC1L240 & ( ZC1_R_ctrl_ld_signed & ( ZC1_av_ld_byte1_data[7] ) ) ) # ( !ZC1L240 & ( ZC1_R_ctrl_ld_signed & ( ZC1_av_ld_byte0_data[7] ) ) );


--ZC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at MLABCELL_X15_Y8_N24
ZC1L923 = ( FE1_q_a[8] & ( (!ZC1_av_ld_aligning_data & (((!ZC1L925) # (ZB3L1)))) # (ZC1_av_ld_aligning_data & (ZC1L926)) ) ) # ( !FE1_q_a[8] & ( (!ZC1_av_ld_aligning_data & ((!ZC1L925))) # (ZC1_av_ld_aligning_data & (ZC1L926)) ) );


--ZC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X19_Y8_N57
ZC1L921 = ( ZC1L908 ) # ( !ZC1L908 & ( (!ZC1L239) # (ZC1_D_iw[4]) ) );


--AB1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X13_Y7_N51
AB1L2 = ( BC2L57 & ( (!BC2_saved_grant[0]) # ((!X1L1) # (SB5L16Q)) ) ) # ( !BC2L57 & ( (!YB1L9) # ((!BC2_saved_grant[0]) # ((!X1L1) # (SB5L16Q))) ) );


--BB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X10_Y4_N52
--register power-up is low

BB1_r_early_rst = DFFEAS(BB1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at MLABCELL_X21_Y4_N24
BC2L25 = (ZC1_d_writedata[4] & BC2_saved_grant[0]);


--BC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at LABCELL_X13_Y7_N21
BC2_src_data[38] = ( BC2_saved_grant[0] & ( ((ZC1_F_pc[0] & BC2_saved_grant[1])) # (ZC1_W_alu_result[2]) ) ) # ( !BC2_saved_grant[0] & ( (ZC1_F_pc[0] & BC2_saved_grant[1]) ) );


--BC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at LABCELL_X12_Y5_N21
BC2_src_data[39] = ( ZC1_W_alu_result[3] & ( ((BC2_saved_grant[1] & ZC1_F_pc[1])) # (BC2_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[3] & ( (BC2_saved_grant[1] & ZC1_F_pc[1]) ) );


--BC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at LABCELL_X12_Y6_N42
BC2_src_data[40] = ( ZC1_W_alu_result[4] & ( ((ZC1_F_pc[2] & BC2_saved_grant[1])) # (BC2_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[4] & ( (ZC1_F_pc[2] & BC2_saved_grant[1]) ) );


--BC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at LABCELL_X12_Y6_N0
BC2_src_data[41] = ( BC2_saved_grant[1] & ( ((BC2_saved_grant[0] & ZC1_W_alu_result[5])) # (ZC1_F_pc[3]) ) ) # ( !BC2_saved_grant[1] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[5]) ) );


--BC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at LABCELL_X19_Y5_N36
BC2_src_data[42] = ( ZC1_W_alu_result[6] & ( ((BC2_saved_grant[1] & ZC1_F_pc[4])) # (BC2_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[6] & ( (BC2_saved_grant[1] & ZC1_F_pc[4]) ) );


--BC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at LABCELL_X12_Y5_N15
BC2_src_data[43] = ( ZC1_F_pc[5] & ( ((BC2_saved_grant[0] & ZC1_W_alu_result[7])) # (BC2_saved_grant[1]) ) ) # ( !ZC1_F_pc[5] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[7]) ) );


--BC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X12_Y5_N12
BC2_src_data[44] = ( ZC1_F_pc[6] & ( ((BC2_saved_grant[0] & ZC1L803Q)) # (BC2_saved_grant[1]) ) ) # ( !ZC1_F_pc[6] & ( (BC2_saved_grant[0] & ZC1L803Q) ) );


--BC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at LABCELL_X12_Y5_N45
BC2_src_data[45] = ( ZC1_W_alu_result[9] & ( ((ZC1_F_pc[7] & BC2_saved_grant[1])) # (BC2_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[9] & ( (ZC1_F_pc[7] & BC2_saved_grant[1]) ) );


--BC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at LABCELL_X12_Y6_N48
BC2_src_data[46] = ( BC2_saved_grant[1] & ( ZC1_F_pc[8] ) ) # ( !BC2_saved_grant[1] & ( ZC1_F_pc[8] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[10]) ) ) ) # ( BC2_saved_grant[1] & ( !ZC1_F_pc[8] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[10]) ) ) ) # ( !BC2_saved_grant[1] & ( !ZC1_F_pc[8] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[10]) ) ) );


--BC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at MLABCELL_X21_Y7_N48
BC2_src_data[47] = ( ZC1_F_pc[9] & ( ZC1_W_alu_result[11] & ( (BC2_saved_grant[1]) # (BC2_saved_grant[0]) ) ) ) # ( !ZC1_F_pc[9] & ( ZC1_W_alu_result[11] & ( BC2_saved_grant[0] ) ) ) # ( ZC1_F_pc[9] & ( !ZC1_W_alu_result[11] & ( BC2_saved_grant[1] ) ) );


--BC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48] at MLABCELL_X21_Y9_N15
BC2_src_data[48] = ( ZC1L690Q & ( BC2_saved_grant[1] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[12]) ) ) ) # ( !ZC1L690Q & ( BC2_saved_grant[1] ) ) # ( ZC1L690Q & ( !BC2_saved_grant[1] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[12]) ) ) ) # ( !ZC1L690Q & ( !BC2_saved_grant[1] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[12]) ) ) );


--BC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49] at MLABCELL_X21_Y7_N57
BC2_src_data[49] = ( ZC1_F_pc[11] & ( ((BC2_saved_grant[0] & ZC1_W_alu_result[13])) # (BC2_saved_grant[1]) ) ) # ( !ZC1_F_pc[11] & ( (BC2_saved_grant[0] & ZC1_W_alu_result[13]) ) );


--BC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50] at MLABCELL_X21_Y7_N54
BC2_src_data[50] = ( ZC1_W_alu_result[14] & ( ((BC2_saved_grant[1] & ZC1_F_pc[12])) # (BC2_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[14] & ( (BC2_saved_grant[1] & ZC1_F_pc[12]) ) );


--BC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32] at LABCELL_X19_Y6_N33
BC2_src_data[32] = ( ZC1_d_byteenable[0] & ( BC2_saved_grant[1] ) ) # ( !ZC1_d_byteenable[0] & ( BC2_saved_grant[1] ) ) # ( ZC1_d_byteenable[0] & ( !BC2_saved_grant[1] & ( BC2_saved_grant[0] ) ) );


--ZC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y4_N41
--register power-up is low

ZC1_R_ctrl_wrctl_inst = DFFEAS(ZC1_D_op_wrctl, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X22_Y8_N33
ZC1L885 = ( ZC1_E_src1[0] & ( ((ZC1L634 & ZC1_R_ctrl_wrctl_inst)) # (ZC1_W_status_reg_pie) ) ) # ( !ZC1_E_src1[0] & ( (ZC1_W_status_reg_pie & ((!ZC1L634) # (!ZC1_R_ctrl_wrctl_inst))) ) );


--HD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X6_Y6_N25
--register power-up is low

HD1_oci_ienable[0] = DFFEAS(HD1L5, GLOBAL(A1L23), !BB1_r_sync_rst,  , HD1L13,  ,  ,  ,  );


--W1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X12_Y8_N13
--register power-up is low

W1_fifo_AE = DFFEAS(W1L58, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X11_Y8_N28
--register power-up is low

W1_ien_AE = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L77, ZC1_d_writedata[1],  ,  , VCC);


--W1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X11_Y6_N39
W1_av_readdata[9] = (W1_fifo_AE & W1_ien_AE);


--W1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X11_Y8_N52
--register power-up is low

W1_ien_AF = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L77, ZC1_d_writedata[0],  ,  , VCC);


--W1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X12_Y8_N58
--register power-up is low

W1_pause_irq = DFFEAS(W1L81, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X11_Y8_N19
--register power-up is low

W1_fifo_AF = DFFEAS(W1L60, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X11_Y8_N21
W1L64 = ( W1_pause_irq & ( W1_ien_AF ) ) # ( !W1_pause_irq & ( (W1_fifo_AF & W1_ien_AF) ) );


--ZC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X11_Y6_N15
ZC1L847 = (!HD1_oci_ienable[0] & (ZC1_W_ienable_reg[0] & ((W1L64) # (W1_av_readdata[9]))));


--ZC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X19_Y7_N36
ZC1L1069 = ( ZC1_R_ctrl_break & ( ZC1L624 ) ) # ( !ZC1_R_ctrl_break & ( ZC1L624 & ( (!ZC1L594 & ZC1_hbreak_enabled) ) ) ) # ( ZC1_R_ctrl_break & ( !ZC1L624 ) ) # ( !ZC1_R_ctrl_break & ( !ZC1L624 & ( ZC1_hbreak_enabled ) ) );


--ZC1L1071 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X9_Y5_N33
ZC1L1071 = ( ZC1L1072 & ( (!ZC1_hbreak_enabled) # (!ZC1_hbreak_pending) ) ) # ( !ZC1L1072 & ( (!ZC1_hbreak_enabled & ZC1_hbreak_pending) ) );


--VD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X7_Y5_N15
VD1_take_action_ocimem_a = ( !VD1_ir[1] & ( (!VD1_ir[0] & (VD1_enable_action_strobe & (!VD1_jdo[35] & VD1_jdo[34]))) ) );


--VD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X3_Y4_N41
--register power-up is low

VD1_jdo[21] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[21],  ,  , VCC);


--VD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X3_Y4_N59
--register power-up is low

VD1_jdo[20] = DFFEAS(VD1L34, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X9_Y5_N14
--register power-up is low

LD1_break_on_reset = DFFEAS(LD1L2, GLOBAL(A1L23),  ,  , VD1_take_action_ocimem_a,  ,  ,  ,  );


--YD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X10_Y6_N29
--register power-up is low

YD1_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD1_din_s1,  ,  , VCC);


--LD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X9_Y5_N36
LD1L4 = ( LD1_jtag_break & ( LD1_break_on_reset & ( (!VD1_take_action_ocimem_a) # ((!VD1_jdo[20]) # (VD1_jdo[21])) ) ) ) # ( !LD1_jtag_break & ( LD1_break_on_reset & ( (!VD1_take_action_ocimem_a & (YD1_dreg[0])) # (VD1_take_action_ocimem_a & ((VD1_jdo[21]))) ) ) ) # ( LD1_jtag_break & ( !LD1_break_on_reset & ( (!VD1_take_action_ocimem_a & (!YD1_dreg[0])) # (VD1_take_action_ocimem_a & (((!VD1_jdo[20]) # (VD1_jdo[21])))) ) ) ) # ( !LD1_jtag_break & ( !LD1_break_on_reset & ( (VD1_take_action_ocimem_a & VD1_jdo[21]) ) ) );


--HD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X6_Y4_N40
--register power-up is low

HD1_oci_single_step_mode = DFFEAS(HD1L12, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L1082 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X9_Y5_N6
ZC1L1082 = ( HD1_oci_single_step_mode & ( ((!ZC1L705 & ZC1_wait_for_one_post_bret_inst)) # (ZC1_hbreak_enabled) ) );


--CD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X6_Y6_N46
--register power-up is low

CD1_readdata[0] = DFFEAS(CD1L80, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X19_Y6_N6
BC2L26 = ( ZC1_d_writedata[0] & ( BC2_saved_grant[0] ) );


--CD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X6_Y4_N19
--register power-up is low

CD1_readdata[1] = DFFEAS(CD1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at LABCELL_X19_Y6_N51
BC2L27 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[1] ) );


--BC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at LABCELL_X19_Y6_N57
BC2L28 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[2] ) );


--BC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at MLABCELL_X21_Y4_N30
BC2L29 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[3] ) );


--VB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X11_Y6_N40
--register power-up is low

VB1_av_readdata_pre[9] = DFFEAS(W1_av_readdata[9], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9] at FF_X11_Y6_N38
--register power-up is low

VB6_av_readdata_pre[9] = DFFEAS(X1_readdata[9], GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2 at LABCELL_X11_Y6_N45
ZC1L927 = ( VB6_read_latency_shift_reg[0] & ( ((VB1_av_readdata_pre[9] & VB1_read_latency_shift_reg[0])) # (VB6_av_readdata_pre[9]) ) ) # ( !VB6_read_latency_shift_reg[0] & ( (VB1_av_readdata_pre[9] & VB1_read_latency_shift_reg[0]) ) );


--ZC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X17_Y8_N38
--register power-up is low

ZC1_av_ld_byte2_data[1] = DFFEAS(ZC1L973, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3 at LABCELL_X17_Y8_N42
ZC1L928 = ( FE1_q_a[9] & ( (!ZC1_av_ld_aligning_data & (((!ZC1L930)) # (ZB3L1))) # (ZC1_av_ld_aligning_data & (((ZC1L931)))) ) ) # ( !FE1_q_a[9] & ( (!ZC1_av_ld_aligning_data & (!ZC1L930)) # (ZC1_av_ld_aligning_data & ((ZC1L931))) ) );


--W1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X10_Y8_N28
--register power-up is low

W1_r_val = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , W1L83,  ,  , VCC);


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X9_Y4_N44
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(A1L23, DB1L47, !BB1_r_sync_rst);


--DB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X9_Y4_N45
DB1L26 = AMPP_FUNCTION(!W1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y8_N55
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X3_Y1_N9
DB1L108 = AMPP_FUNCTION(!DB1_write_stalled, !DB1_td_shift[10], !A1L6, !DB1_tck_t_dav);


--DB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X3_Y1_N0
DB1L109 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !S1_state[4], !Q1_virtual_ir_scan_reg, !DB1_state, !K1_splitter_nodes_receive_0[3], !DB1_count[1]);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X4_Y3_N34
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L5, DB1L80, !Q1_clr_reg, DB1L63);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y3_N51
DB1L79 = AMPP_FUNCTION(!DB1_count[9], !Q1_irf_reg[1][0], !S1_state[4], !DB1L77, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X9_Y4_N42
DB1L47 = AMPP_FUNCTION(!W1_r_val, !DB1_rvalid0, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X4_Y4_N43
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L5, DB1L40, !Q1_clr_reg, DB1L109);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X10_Y8_N59
--register power-up is low

DB1_read1 = AMPP_FUNCTION(A1L23, DB1_read, !BB1_r_sync_rst, GND);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X9_Y4_N20
--register power-up is low

DB1_read2 = AMPP_FUNCTION(A1L23, DB1_read1, !BB1_r_sync_rst, GND);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X9_Y4_N17
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(A1L23, DB1_rst1, !BB1_r_sync_rst, GND);


--DB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X9_Y4_N21
DB1L48 = AMPP_FUNCTION(!DB1_read2, !DB1L47, !DB1_rst2, !DB1_user_saw_rvalid, !DB1_read_req, !DB1_read1);


--VD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X3_Y4_N56
--register power-up is low

VD1_jdo[25] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[25],  ,  , VCC);


--CD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X7_Y4_N19
--register power-up is low

CD1_writedata[0] = DFFEAS(BC1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X13_Y7_N56
--register power-up is low

CD1_address[0] = DFFEAS(BC1_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X12_Y6_N46
--register power-up is low

CD1_address[3] = DFFEAS(BC1_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X12_Y6_N22
--register power-up is low

CD1_address[2] = DFFEAS(BC1_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X12_Y5_N38
--register power-up is low

CD1_address[1] = DFFEAS(BC1_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X12_Y5_N8
--register power-up is low

CD1_address[7] = DFFEAS(BC1_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X12_Y5_N2
--register power-up is low

CD1_address[6] = DFFEAS(BC1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X12_Y5_N43
--register power-up is low

CD1_address[5] = DFFEAS(BC1_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X12_Y5_N10
--register power-up is low

CD1_address[4] = DFFEAS(BC1_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X12_Y5_N54
HD1L1 = ( CD1_address[8] & ( (!CD1_address[5] & (!CD1_address[7] & (!CD1_address[6] & !CD1_address[4]))) ) );


--HD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at MLABCELL_X6_Y4_N12
HD1L2 = ( !CD1_address[1] & ( HD1L1 & ( (!CD1_address[2] & !CD1_address[3]) ) ) );


--CD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X9_Y5_N58
--register power-up is low

CD1_debugaccess = DFFEAS(BC1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y4_N24
TD1L192 = ( CD1_debugaccess & ( CD1_write ) );


--HD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X6_Y4_N45
HD1L14 = ( !CD1_address[0] & ( (TD1L192 & HD1L2) ) );


--LD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X3_Y4_N54
LD1L10 = ( LD1_monitor_ready & ( (!VD1_take_action_ocimem_a) # (!VD1_jdo[25]) ) ) # ( !LD1_monitor_ready & ( (CD1_writedata[0] & (HD1L14 & ((!VD1_take_action_ocimem_a) # (!VD1_jdo[25])))) ) );


--WD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y5_N54
WD1L60 = ( WD1_sr[4] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[2]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[2]))) # (UD1L3) ) ) # ( !WD1_sr[4] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[2]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[2])))) ) );


--VD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X2_Y4_N58
--register power-up is low

VD1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[1],  ,  , VCC);


--VD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N23
--register power-up is low

VD1_jdo[4] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[4],  ,  , VCC);


--TD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~3 at MLABCELL_X8_Y5_N12
TD1L88 = (!TD1_jtag_ram_rd_d1 & !VD1_take_action_ocimem_b);


--VD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X7_Y4_N59
--register power-up is low

VD1_update_jdo_strobe = DFFEAS(VD1L69, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N26
--register power-up is low

WD1_sr[36] = DFFEAS(WD1L62, A1L5,  ,  , WD1L54,  ,  ,  ,  );


--WD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N29
--register power-up is low

WD1_sr[37] = DFFEAS(WD1L63, A1L5,  ,  , WD1L54,  ,  ,  ,  );


--VD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X3_Y5_N38
--register power-up is low

VD1_jxuir = DFFEAS(VD1L59, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y4_N5
--register power-up is low

WD1_sr[35] = DFFEAS(WD1L64, A1L5,  ,  ,  ,  ,  ,  ,  );


--TD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X6_Y5_N37
--register power-up is low

TD1_jtag_ram_rd = DFFEAS(TD1L141, GLOBAL(A1L23),  ,  , !VD1_take_action_ocimem_b,  ,  ,  ,  );


--TD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y5_N22
--register power-up is low

TD1_jtag_ram_wr = DFFEAS(TD1L143, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X9_Y5_N30
TD1L193 = ( TD1_jtag_ram_access & ( TD1_jtag_ram_wr ) ) # ( !TD1_jtag_ram_access & ( (CD1_write & (!CD1_address[8] & CD1_debugaccess)) ) );


--TD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X3_Y5_N54
TD1_ociram_reset_req = (!BB1_r_early_rst) # (TD1_jtag_ram_access);


--TD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X7_Y4_N12
TD1L160 = ( TD1_MonDReg[0] & ( (CD1_writedata[0]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[0] & ( (!TD1_jtag_ram_access & CD1_writedata[0]) ) );


--TD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X6_Y7_N12
TD1L147 = ( CD1_address[0] & ( (!TD1_jtag_ram_access) # (TD1_MonAReg[2]) ) ) # ( !CD1_address[0] & ( (TD1_jtag_ram_access & TD1_MonAReg[2]) ) );


--TD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X9_Y5_N27
TD1L148 = ( CD1_address[1] & ( (!TD1_jtag_ram_access) # (TD1_MonAReg[3]) ) ) # ( !CD1_address[1] & ( (TD1_jtag_ram_access & TD1_MonAReg[3]) ) );


--TD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y5_N27
TD1L149 = (!TD1_jtag_ram_access & ((CD1_address[2]))) # (TD1_jtag_ram_access & (TD1_MonAReg[4]));


--TD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X3_Y5_N57
TD1L150 = ( TD1_MonAReg[5] & ( (CD1_address[3]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonAReg[5] & ( (!TD1_jtag_ram_access & CD1_address[3]) ) );


--TD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X12_Y5_N39
TD1L151 = (!TD1_jtag_ram_access & (CD1_address[4])) # (TD1_jtag_ram_access & ((TD1_MonAReg[6])));


--TD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at MLABCELL_X8_Y5_N27
TD1L152 = (!TD1_jtag_ram_access & ((CD1_address[5]))) # (TD1_jtag_ram_access & (TD1_MonAReg[7]));


--TD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X11_Y5_N45
TD1L153 = ( CD1L9Q & ( (!TD1_jtag_ram_access) # (TD1_MonAReg[8]) ) ) # ( !CD1L9Q & ( (TD1_MonAReg[8] & TD1_jtag_ram_access) ) );


--TD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X12_Y5_N57
TD1L154 = ( TD1_MonAReg[9] & ( (TD1_jtag_ram_access) # (CD1_address[7]) ) ) # ( !TD1_MonAReg[9] & ( (CD1_address[7] & !TD1_jtag_ram_access) ) );


--CD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X8_Y4_N50
--register power-up is low

CD1_byteenable[0] = DFFEAS(BC1_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X7_Y4_N9
TD1L155 = ( TD1_jtag_ram_access ) # ( !TD1_jtag_ram_access & ( CD1_byteenable[0] ) );


--VD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X2_Y4_N32
--register power-up is low

VD1_jdo[26] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[26],  ,  , VCC);


--VD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X2_Y4_N35
--register power-up is low

VD1_jdo[28] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[28],  ,  , VCC);


--VD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X2_Y4_N14
--register power-up is low

VD1_jdo[27] = DFFEAS(VD1L44, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X6_Y5_N40
--register power-up is low

TD1_jtag_rd = DFFEAS(VD1L64, GLOBAL(A1L23),  ,  , !VD1_take_action_ocimem_b,  ,  ,  ,  );


--ZC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X16_Y7_N24
ZC1L897 = ( ZC1_av_ld_align_cycle[0] & ( (!ZC1_av_ld_align_cycle[1] & ((!ZC1_d_read) # (LC1_WideOr1))) ) ) # ( !ZC1_av_ld_align_cycle[0] & ( (ZC1_av_ld_align_cycle[1] & ((!ZC1_d_read) # (LC1_WideOr1))) ) );


--ZC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X16_Y7_N42
ZC1L896 = ( ZC1_d_read & ( (LC1_WideOr1 & !ZC1_av_ld_align_cycle[0]) ) ) # ( !ZC1_d_read & ( !ZC1_av_ld_align_cycle[0] ) );


--ZC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X24_Y5_N6
ZC1L197 = !ZC1L590 $ (!ZC1_E_shift_rot_cnt[4]);


--ZC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X24_Y5_N9
ZC1L198 = ( ZC1_E_shift_rot_cnt[1] & ( ZC1_E_shift_rot_cnt[3] ) ) # ( !ZC1_E_shift_rot_cnt[1] & ( !ZC1_E_shift_rot_cnt[3] $ (((ZC1_E_shift_rot_cnt[2]) # (ZC1L396Q))) ) );


--ZC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X24_Y5_N12
ZC1L199 = ( ZC1_E_shift_rot_cnt[2] & ( ZC1L396Q ) ) # ( ZC1_E_shift_rot_cnt[2] & ( !ZC1L396Q & ( ZC1_E_shift_rot_cnt[1] ) ) ) # ( !ZC1_E_shift_rot_cnt[2] & ( !ZC1L396Q & ( !ZC1_E_shift_rot_cnt[1] ) ) );


--ZC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X24_Y5_N33
ZC1L200 = ( ZC1_E_shift_rot_cnt[1] & ( ZC1L396Q ) ) # ( !ZC1_E_shift_rot_cnt[1] & ( !ZC1L396Q ) );


--U1L48 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~0 at LABCELL_X16_Y6_N0
U1L48 = ( BB1_r_sync_rst ) # ( !BB1_r_sync_rst & ( !U1L72 ) );


--UB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~0 at MLABCELL_X15_Y6_N0
UB1L20 = ( U1L49Q & ( (UB1_data_reg[0]) # (NC2L15) ) ) # ( !U1L49Q & ( UB1_data_reg[0] ) );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~1 at LABCELL_X16_Y4_N36
UB1L2 = ( UB1L1 & ( (!RB2L1 & (((NC2_burst_uncompress_address_offset[1])) # (NC2_burst_uncompress_address_base[1]))) # (RB2L1 & (((SB2_mem[0][19])))) ) ) # ( !UB1L1 );


--X1_readdata[0] is nios_system:u0|nios_system_LEDR:ledr|readdata[0] at LABCELL_X11_Y6_N3
X1_readdata[0] = ( X1_data_out[0] & ( (!ZC1_W_alu_result[3] & !ZC1_W_alu_result[2]) ) );


--W1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X11_Y8_N59
--register power-up is low

W1_read_0 = DFFEAS(W1L73, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2 at LABCELL_X27_Y8_N42
ZC1L771 = ( FD2_q_b[26] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[16])))) ) ) # ( !FD2_q_b[26] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & (ZC1_R_src2_use_imm))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[16])))) ) );


--ZC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0 at LABCELL_X27_Y6_N12
ZC1L527 = ( ZC1L759 ) # ( !ZC1L759 & ( ZC1L760 ) );


--ZC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3 at LABCELL_X27_Y8_N45
ZC1L770 = ( FD2_q_b[25] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[15])))) ) ) # ( !FD2_q_b[25] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & (ZC1_R_src2_use_imm))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[15])))) ) );


--ZC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~4 at LABCELL_X27_Y8_N48
ZC1L769 = ( ZC1_D_iw[14] & ( ((!ZC1_R_src2_use_imm & ((FD2_q_b[24]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16) ) ) # ( !ZC1_D_iw[14] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm & ((FD2_q_b[24]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])))) ) );


--ZC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~5 at LABCELL_X27_Y8_N51
ZC1L768 = ( ZC1_D_iw[13] & ( ((!ZC1_R_src2_use_imm & ((FD2_q_b[23]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16) ) ) # ( !ZC1_D_iw[13] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm & ((FD2_q_b[23]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])))) ) );


--ZC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~6 at LABCELL_X27_Y8_N15
ZC1L776 = ( ZC1_D_iw[21] & ( !ZC1L777 & ( ((ZC1_R_src2_use_imm) # (FD2_q_b[31])) # (ZC1_R_ctrl_hi_imm16) ) ) ) # ( !ZC1_D_iw[21] & ( !ZC1L777 & ( (!ZC1_R_ctrl_hi_imm16 & (FD2_q_b[31] & !ZC1_R_src2_use_imm)) ) ) );


--ZC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~7 at LABCELL_X27_Y8_N6
ZC1L775 = ( ZC1_R_src2_use_imm & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21])) # (ZC1_R_ctrl_hi_imm16 & ((ZC1_D_iw[20]))) ) ) # ( !ZC1_R_src2_use_imm & ( (!ZC1_R_ctrl_hi_imm16 & (FD2_q_b[30])) # (ZC1_R_ctrl_hi_imm16 & ((ZC1_D_iw[20]))) ) );


--ZC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~8 at LABCELL_X27_Y8_N9
ZC1L774 = ( ZC1_D_iw[19] & ( ((!ZC1_R_src2_use_imm & ((FD2_q_b[29]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16) ) ) # ( !ZC1_D_iw[19] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm & ((FD2_q_b[29]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])))) ) );


--ZC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~9 at LABCELL_X27_Y8_N36
ZC1L773 = ( FD2_q_b[28] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[18])))) ) ) # ( !FD2_q_b[28] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & (ZC1_R_src2_use_imm))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[18])))) ) );


--ZC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~10 at LABCELL_X27_Y8_N39
ZC1L765 = ( FD2_q_b[20] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[10])))) ) ) # ( !FD2_q_b[20] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & (ZC1_R_src2_use_imm))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[10])))) ) );


--ZC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~11 at LABCELL_X27_Y8_N30
ZC1L764 = ( ZC1L280Q & ( ((!ZC1_R_src2_use_imm & ((FD2_q_b[19]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16) ) ) # ( !ZC1L280Q & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm & ((FD2_q_b[19]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])))) ) );


--ZC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~12 at LABCELL_X27_Y8_N24
ZC1L763 = ( ZC1_R_ctrl_hi_imm16 & ( ZC1_D_iw[8] ) ) # ( !ZC1_R_ctrl_hi_imm16 & ( (!ZC1_R_src2_use_imm & ((FD2_q_b[18]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])) ) );


--ZC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~13 at LABCELL_X27_Y8_N27
ZC1L762 = ( ZC1_D_iw[7] & ( ((!ZC1_R_src2_use_imm & ((FD2_q_b[17]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16) ) ) # ( !ZC1_D_iw[7] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm & ((FD2_q_b[17]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])))) ) );


--ZC1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X23_Y8_N12
ZC1L779 = ( FD2_q_b[1] & ( (!ZC1_R_ctrl_hi_imm16 & (!ZC1_R_ctrl_force_src2_zero & ((ZC1_D_iw[7]) # (ZC1L783)))) ) ) # ( !FD2_q_b[1] & ( (!ZC1_R_ctrl_hi_imm16 & (!ZC1_R_ctrl_force_src2_zero & (!ZC1L783 & ZC1_D_iw[7]))) ) );


--ZC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14 at LABCELL_X27_Y8_N33
ZC1L772 = ( ZC1_R_ctrl_hi_imm16 & ( ZC1_D_iw[17] ) ) # ( !ZC1_R_ctrl_hi_imm16 & ( (!ZC1_R_src2_use_imm & ((FD2_q_b[27]))) # (ZC1_R_src2_use_imm & (ZC1_D_iw[21])) ) );


--ZC1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X23_Y8_N36
ZC1L778 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L783 & ((ZC1_D_iw[6]))) # (ZC1L783 & (FD2_q_b[0])))) ) );


--ZC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15 at LABCELL_X27_Y8_N18
ZC1L767 = ( ZC1_R_src2_use_imm & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21])) # (ZC1_R_ctrl_hi_imm16 & ((ZC1_D_iw[12]))) ) ) # ( !ZC1_R_src2_use_imm & ( (!ZC1_R_ctrl_hi_imm16 & (FD2_q_b[22])) # (ZC1_R_ctrl_hi_imm16 & ((ZC1_D_iw[12]))) ) );


--ZC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16 at LABCELL_X27_Y8_N21
ZC1L766 = ( FD2_q_b[21] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm)) # (ZC1_D_iw[21]))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[11])))) ) ) # ( !FD2_q_b[21] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[21] & (ZC1_R_src2_use_imm))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[11])))) ) );


--ZC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N12
ZC1L838 = ( ZC1_W_estatus_reg & ( ZC1_E_src1[0] & ( (!ZC1_R_ctrl_exception) # (ZC1_W_status_reg_pie) ) ) ) # ( !ZC1_W_estatus_reg & ( ZC1_E_src1[0] & ( (!ZC1_R_ctrl_exception & (((ZC1_R_ctrl_wrctl_inst & ZC1L635)))) # (ZC1_R_ctrl_exception & (ZC1_W_status_reg_pie)) ) ) ) # ( ZC1_W_estatus_reg & ( !ZC1_E_src1[0] & ( (!ZC1_R_ctrl_exception & (((!ZC1_R_ctrl_wrctl_inst) # (!ZC1L635)))) # (ZC1_R_ctrl_exception & (ZC1_W_status_reg_pie)) ) ) ) # ( !ZC1_W_estatus_reg & ( !ZC1_E_src1[0] & ( (ZC1_W_status_reg_pie & ZC1_R_ctrl_exception) ) ) );


--ZC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X22_Y8_N39
ZC1L844 = (ZC1_D_iw[6] & (ZC1L636 & (ZC1_R_ctrl_wrctl_inst & ZC1_E_valid_from_R)));


--ZC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X25_Y6_N23
--register power-up is low

ZC1_R_ctrl_shift_logical = DFFEAS(ZC1L246, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X25_Y6_N32
--register power-up is low

ZC1_R_ctrl_rot_right = DFFEAS(ZC1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L403 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X25_Y6_N18
ZC1L403 = ( ZC1_R_ctrl_rot_right & ( (ZC1_E_shift_rot_result[0] & !ZC1_R_ctrl_shift_logical) ) ) # ( !ZC1_R_ctrl_rot_right & ( (!ZC1_R_ctrl_shift_logical & ZC1_E_shift_rot_result[31]) ) );


--ZC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at MLABCELL_X25_Y6_N33
ZC1L452 = ( ZC1_E_shift_rot_result[1] & ( (ZC1_R_ctrl_shift_rot_right) # (ZC1L403) ) ) # ( !ZC1_E_shift_rot_result[1] & ( (ZC1L403 & !ZC1_R_ctrl_shift_rot_right) ) );


--BC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at LABCELL_X11_Y9_N36
BC2L30 = ( ZC1_d_writedata[22] & ( BC2_saved_grant[0] ) );


--BC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at MLABCELL_X21_Y9_N9
BC2_src_data[34] = ( BC2_saved_grant[1] ) # ( !BC2_saved_grant[1] & ( (BC2_saved_grant[0] & ZC1_d_byteenable[2]) ) );


--BC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at MLABCELL_X21_Y10_N39
BC2L31 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[23] ) );


--ZC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X21_Y8_N25
--register power-up is low

ZC1_d_writedata[24] = DFFEAS(ZC1L580, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at MLABCELL_X6_Y7_N18
BC2L32 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[24] ) );


--BC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X13_Y7_N12
BC2_src_data[35] = ( ZC1_d_byteenable[3] & ( (BC2_saved_grant[1]) # (BC2_saved_grant[0]) ) ) # ( !ZC1_d_byteenable[3] & ( BC2_saved_grant[1] ) );


--ZC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X21_Y8_N19
--register power-up is low

ZC1_d_writedata[25] = DFFEAS(ZC1L581, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at LABCELL_X11_Y9_N9
BC2L33 = ( ZC1_d_writedata[25] & ( BC2_saved_grant[0] ) );


--ZC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X21_Y8_N31
--register power-up is low

ZC1_d_writedata[26] = DFFEAS(ZC1L582, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at MLABCELL_X6_Y7_N0
BC2L34 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[26] ) );


--BB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N26
--register power-up is low

BB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(BB1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X24_Y8_N3
ZC1L255 = ( !ZC1L620 & ( (!ZC1L622 & !ZC1L621) ) );


--ZC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X19_Y7_N57
ZC1L256 = ( ZC1L623 & ( ZC1L624 & ( (ZC1L594) # (ZC1L231) ) ) ) # ( !ZC1L623 & ( ZC1L624 & ( (ZC1L594) # (ZC1L231) ) ) ) # ( ZC1L623 & ( !ZC1L624 & ( (ZC1L594) # (ZC1L231) ) ) ) # ( !ZC1L623 & ( !ZC1L624 & ( ((ZC1L594 & !ZC1L255)) # (ZC1L231) ) ) );


--ZC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X25_Y8_N36
ZC1L216 = ( ZC1L217 & ( (!ZC1L214) # (ZC1L594) ) ) # ( !ZC1L217 & ( (!ZC1L214) # ((ZC1L594 & ZC1L227)) ) );


--ZC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at MLABCELL_X21_Y6_N21
ZC1L213 = ( ZC1_D_iw[13] & ( !ZC1_D_iw[12] & ( (ZC1L212 & (ZC1L594 & ZC1_D_iw[16])) ) ) );


--WD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y4_N56
--register power-up is low

WD1_sr[34] = DFFEAS(WD1L65, A1L5,  ,  , WD1L34,  ,  ,  ,  );


--BC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at MLABCELL_X21_Y10_N54
BC2L35 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[11] ) );


--BC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33] at MLABCELL_X21_Y10_N27
BC2_src_data[33] = ( BC2_saved_grant[1] & ( ZC1_d_byteenable[1] ) ) # ( !BC2_saved_grant[1] & ( ZC1_d_byteenable[1] & ( BC2_saved_grant[0] ) ) ) # ( BC2_saved_grant[1] & ( !ZC1_d_byteenable[1] ) );


--BC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at MLABCELL_X6_Y7_N42
BC2L36 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[12] ) );


--BC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X13_Y7_N15
BC2L37 = ( ZC1_d_writedata[13] & ( BC2_saved_grant[0] ) );


--BC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at MLABCELL_X6_Y7_N36
BC2L38 = ( ZC1_d_writedata[14] & ( BC2_saved_grant[0] ) );


--BC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at LABCELL_X19_Y9_N39
BC2L39 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[15] ) );


--BC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at MLABCELL_X21_Y10_N30
BC2L40 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[16] ) );


--BC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16 at LABCELL_X22_Y4_N45
BC2L41 = (ZC1_d_writedata[5] & BC2_saved_grant[0]);


--BC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17 at MLABCELL_X21_Y9_N24
BC2L42 = ( ZC1_d_writedata[8] & ( BC2_saved_grant[0] ) );


--VB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X12_Y8_N38
--register power-up is low

VB4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[27],  ,  , VCC);


--ZC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X18_Y8_N12
ZC1L664 = ( ZB2L2 & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[27])) # (VB4_av_readdata_pre[27]))) ) ) # ( !ZB2L2 & ( (!ZC1_intr_req & (ZB3L2 & FE1_q_a[27])) ) );


--VB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X21_Y9_N31
--register power-up is low

VB4_av_readdata_pre[28] = DFFEAS(VB4L33, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X18_Y8_N15
ZC1L665 = ( ZB2L2 & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[28])) # (VB4_av_readdata_pre[28]))) ) ) # ( !ZB2L2 & ( (!ZC1_intr_req & (ZB3L2 & FE1_q_a[28])) ) );


--VB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X16_Y8_N26
--register power-up is low

VB4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[29],  ,  , VCC);


--ZC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X16_Y8_N45
ZC1L666 = ( VB4_av_readdata_pre[29] & ( (!ZC1_intr_req & (((ZB3L2 & FE1_q_a[29])) # (ZB2L2))) ) ) # ( !VB4_av_readdata_pre[29] & ( (ZB3L2 & (!ZC1_intr_req & FE1_q_a[29])) ) );


--VB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X16_Y8_N56
--register power-up is low

VB4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[30],  ,  , VCC);


--ZC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X16_Y8_N48
ZC1L667 = ( FE1_q_a[30] & ( (!ZC1_intr_req & (((ZB2L2 & VB4_av_readdata_pre[30])) # (ZB3L2))) ) ) # ( !FE1_q_a[30] & ( (ZB2L2 & (VB4_av_readdata_pre[30] & !ZC1_intr_req)) ) );


--VB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X10_Y6_N58
--register power-up is low

VB4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[31],  ,  , VCC);


--ZC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X16_Y8_N42
ZC1L668 = ( FE1_q_a[31] & ( (!ZC1_intr_req & (((VB4_av_readdata_pre[31] & ZB2L2)) # (ZB3L2))) ) ) # ( !FE1_q_a[31] & ( (!ZC1_intr_req & (VB4_av_readdata_pre[31] & ZB2L2)) ) );


--BC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18 at LABCELL_X11_Y9_N15
BC2L43 = ( ZC1_d_writedata[10] & ( BC2_saved_grant[0] ) );


--VB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X11_Y6_N20
--register power-up is low

VB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , W1_ac,  ,  , VCC);


--ZC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4 at LABCELL_X11_Y6_N18
ZC1L932 = ( VB3_read_latency_shift_reg[0] & ( ((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[10])) # (VB3_av_readdata_pre[30]) ) ) # ( !VB3_read_latency_shift_reg[0] & ( (VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[10]) ) );


--ZC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X17_Y8_N40
--register power-up is low

ZC1_av_ld_byte2_data[2] = DFFEAS(ZC1L976, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~5 at LABCELL_X13_Y8_N45
ZC1L933 = ( FE1_q_a[10] & ( ZC1L935 & ( (!ZC1_av_ld_aligning_data & (ZB3L1)) # (ZC1_av_ld_aligning_data & ((ZC1L936))) ) ) ) # ( !FE1_q_a[10] & ( ZC1L935 & ( (ZC1L936 & ZC1_av_ld_aligning_data) ) ) ) # ( FE1_q_a[10] & ( !ZC1L935 & ( (!ZC1_av_ld_aligning_data) # (ZC1L936) ) ) ) # ( !FE1_q_a[10] & ( !ZC1L935 & ( (!ZC1_av_ld_aligning_data) # (ZC1L936) ) ) );


--VB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X15_Y8_N23
--register power-up is low

VB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , MB2_b_non_empty,  ,  , VCC);


--ZC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X15_Y8_N16
--register power-up is low

ZC1_av_ld_byte2_data[4] = DFFEAS(ZC1L982, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6 at MLABCELL_X15_Y8_N48
ZC1L941 = ( FE1_q_a[12] & ( ZC1L892 & ( (!ZC1L944) # ((!ZC1_av_ld_aligning_data & (ZB3L1)) # (ZC1_av_ld_aligning_data & ((!ZC1L706)))) ) ) ) # ( !FE1_q_a[12] & ( ZC1L892 & ( (!ZC1L944) # ((!ZC1L706 & ZC1_av_ld_aligning_data)) ) ) ) # ( FE1_q_a[12] & ( !ZC1L892 & ( (!ZC1L944 & (((!ZC1_av_ld_aligning_data) # (ZC1L706)))) # (ZC1L944 & (ZB3L1 & ((!ZC1_av_ld_aligning_data)))) ) ) ) # ( !FE1_q_a[12] & ( !ZC1L892 & ( (!ZC1L944 & ((!ZC1_av_ld_aligning_data) # (ZC1L706))) ) ) );


--BC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19 at LABCELL_X7_Y4_N51
BC2L44 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[18] ) );


--BC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20 at MLABCELL_X21_Y9_N51
BC2L45 = ( ZC1_d_writedata[9] & ( BC2_saved_grant[0] ) );


--ZC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~1 at LABCELL_X22_Y7_N0
ZC1L700 = ( ZC1L26 & ( (!ZC1L702) # ((ZC1L86) # (ZC1L704)) ) ) # ( !ZC1L26 & ( (!ZC1L702) # ((!ZC1L704 & ZC1L86)) ) );


--BC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21 at MLABCELL_X21_Y10_N12
BC2L46 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[17] ) );


--ZC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X17_Y8_N8
--register power-up is low

ZC1_av_ld_byte2_data[3] = DFFEAS(ZC1L979, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~7 at LABCELL_X17_Y8_N45
ZC1L937 = ( FE1_q_a[11] & ( (!ZC1_av_ld_aligning_data & (((ZC1L939)) # (ZB3L1))) # (ZC1_av_ld_aligning_data & (((ZC1L940)))) ) ) # ( !FE1_q_a[11] & ( (!ZC1_av_ld_aligning_data & (ZC1L939)) # (ZC1_av_ld_aligning_data & ((ZC1L940))) ) );


--VB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X12_Y8_N53
--register power-up is low

VB1_av_readdata_pre[13] = DFFEAS(VB1L23, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X17_Y8_N11
--register power-up is low

ZC1_av_ld_byte2_data[5] = DFFEAS(ZC1L985, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8 at LABCELL_X17_Y8_N3
ZC1L945 = ( FE1_q_a[13] & ( ZC1L948 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & (ZC1L892))) ) ) ) # ( !FE1_q_a[13] & ( ZC1L948 & ( (!ZC1L706 & (ZC1_av_ld_aligning_data & ZC1L892)) ) ) ) # ( FE1_q_a[13] & ( !ZC1L948 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[13] & ( !ZC1L948 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--BC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22 at LABCELL_X12_Y7_N33
BC2L47 = (ZC1_d_writedata[19] & BC2_saved_grant[0]);


--VB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X9_Y8_N56
--register power-up is low

VB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , W1_woverflow,  ,  , VCC);


--ZC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X17_Y8_N50
--register power-up is low

ZC1_av_ld_byte2_data[6] = DFFEAS(ZC1L988, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9 at LABCELL_X17_Y8_N18
ZC1L949 = ( ZC1L706 & ( ZB3L1 & ( (!ZC1L952) # ((FE1_q_a[14] & !ZC1_av_ld_aligning_data)) ) ) ) # ( !ZC1L706 & ( ZB3L1 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L952) # ((FE1_q_a[14])))) # (ZC1_av_ld_aligning_data & (((ZC1L892)))) ) ) ) # ( ZC1L706 & ( !ZB3L1 & ( !ZC1L952 ) ) ) # ( !ZC1L706 & ( !ZB3L1 & ( (!ZC1_av_ld_aligning_data & (!ZC1L952)) # (ZC1_av_ld_aligning_data & ((ZC1L892))) ) ) );


--BC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23 at LABCELL_X22_Y9_N45
BC2L48 = ( ZC1_d_writedata[20] & ( BC2_saved_grant[0] ) );


--VB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X19_Y7_N31
--register power-up is low

VB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , W1_rvalid,  ,  , VCC);


--ZC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X17_Y8_N13
--register power-up is low

ZC1_av_ld_byte2_data[7] = DFFEAS(ZC1L992, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10 at LABCELL_X17_Y8_N0
ZC1L953 = ( FE1_q_a[15] & ( ZC1L956 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & ((ZC1L892)))) ) ) ) # ( !FE1_q_a[15] & ( ZC1L956 & ( (!ZC1L706 & (ZC1_av_ld_aligning_data & ZC1L892)) ) ) ) # ( FE1_q_a[15] & ( !ZC1L956 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[15] & ( !ZC1L956 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--BC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24 at MLABCELL_X21_Y10_N21
BC2L49 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[21] ) );


--ZC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X25_Y6_N0
ZC1L470 = ( ZC1_E_shift_rot_result[19] & ( (ZC1_E_shift_rot_result[17]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[19] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[17]) ) );


--LC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X17_Y6_N33
LC1L33 = ( RB2_rp_valid & ( !NC2L15 ) );


--ZC1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at MLABCELL_X15_Y8_N12
ZC1L970 = ( FE1_q_a[16] & ( ZC1L972 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & (ZC1L892))) ) ) ) # ( !FE1_q_a[16] & ( ZC1L972 & ( (!ZC1L706 & (ZC1_av_ld_aligning_data & ZC1L892)) ) ) ) # ( FE1_q_a[16] & ( !ZC1L972 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[16] & ( !ZC1L972 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--BC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25 at MLABCELL_X21_Y4_N9
BC2L50 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[6] ) );


--BC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26 at MLABCELL_X21_Y4_N42
BC2L51 = (ZC1_d_writedata[7] & BC2_saved_grant[0]);


--UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~1 at MLABCELL_X15_Y6_N21
UB1L21 = ( U1L51Q & ( (UB1_data_reg[1]) # (NC2L15) ) ) # ( !U1L51Q & ( UB1_data_reg[1] ) );


--X1_readdata[1] is nios_system:u0|nios_system_LEDR:ledr|readdata[1] at LABCELL_X11_Y6_N57
X1_readdata[1] = ( !ZC1_W_alu_result[2] & ( (!ZC1_W_alu_result[3] & X1_data_out[1]) ) );


--UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~2 at MLABCELL_X15_Y6_N24
UB1L22 = ((NC2L15 & U1_avalon_readdata[2])) # (UB1_data_reg[2]);


--X1_readdata[2] is nios_system:u0|nios_system_LEDR:ledr|readdata[2] at LABCELL_X9_Y6_N39
X1_readdata[2] = ( !ZC1_W_alu_result[3] & ( (X1_data_out[2] & !ZC1_W_alu_result[2]) ) );


--UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~3 at MLABCELL_X15_Y6_N27
UB1L23 = ( U1_avalon_readdata[3] & ( (UB1_data_reg[3]) # (NC2L15) ) ) # ( !U1_avalon_readdata[3] & ( UB1_data_reg[3] ) );


--X1_readdata[3] is nios_system:u0|nios_system_LEDR:ledr|readdata[3] at LABCELL_X9_Y6_N9
X1_readdata[3] = (X1_data_out[3] & (!ZC1_W_alu_result[3] & !ZC1_W_alu_result[2]));


--UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~4 at LABCELL_X16_Y6_N9
UB1L24 = ( U1_avalon_readdata[4] & ( UB1_data_reg[4] ) ) # ( !U1_avalon_readdata[4] & ( UB1_data_reg[4] ) ) # ( U1_avalon_readdata[4] & ( !UB1_data_reg[4] & ( NC2L15 ) ) );


--X1_readdata[4] is nios_system:u0|nios_system_LEDR:ledr|readdata[4] at LABCELL_X9_Y6_N27
X1_readdata[4] = ( !ZC1_W_alu_result[3] & ( (X1_data_out[4] & !ZC1_W_alu_result[2]) ) );


--UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~5 at MLABCELL_X15_Y6_N57
UB1L25 = ((NC2L15 & U1_avalon_readdata[5])) # (UB1_data_reg[5]);


--X1_readdata[5] is nios_system:u0|nios_system_LEDR:ledr|readdata[5] at LABCELL_X12_Y5_N30
X1_readdata[5] = ( X1_data_out[5] & ( (!ZC1_W_alu_result[3] & !ZC1_W_alu_result[2]) ) );


--UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~6 at MLABCELL_X15_Y6_N3
UB1L26 = ((NC2L15 & U1_avalon_readdata[6])) # (UB1_data_reg[6]);


--X1_readdata[6] is nios_system:u0|nios_system_LEDR:ledr|readdata[6] at LABCELL_X9_Y6_N42
X1_readdata[6] = (!ZC1_W_alu_result[3] & (X1_data_out[6] & !ZC1_W_alu_result[2]));


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~7 at MLABCELL_X15_Y6_N18
UB1L27 = ( U1_avalon_readdata[7] & ( (UB1_data_reg[7]) # (NC2L15) ) ) # ( !U1_avalon_readdata[7] & ( UB1_data_reg[7] ) );


--X1_readdata[7] is nios_system:u0|nios_system_LEDR:ledr|readdata[7] at LABCELL_X13_Y6_N24
X1_readdata[7] = ( X1_data_out[7] & ( (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]) ) );


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~8 at MLABCELL_X15_Y6_N51
UB1L28 = ((NC2L15 & U1_avalon_readdata[8])) # (UB1_data_reg[8]);


--X1_readdata[8] is nios_system:u0|nios_system_LEDR:ledr|readdata[8] at LABCELL_X13_Y6_N27
X1_readdata[8] = ( X1_data_out[8] & ( (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]) ) );


--HD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X9_Y5_N20
--register power-up is low

HD1_oci_ienable[31] = DFFEAS(HD1L9, GLOBAL(A1L23), !BB1_r_sync_rst,  , HD1L13,  ,  ,  ,  );


--HD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X9_Y5_N24
HD1L10 = ( HD1L2 & ( (HD1_oci_ienable[31] & CD1_address[0]) ) );


--GE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y4_N49
--register power-up is low

GE2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--BB1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at LABCELL_X10_Y4_N51
BB1L13 = ( GE2_altera_reset_synchronizer_int_chain_out ) # ( !GE2_altera_reset_synchronizer_int_chain_out & ( !BB1_r_sync_rst_chain[2] ) );


--ZC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X22_Y4_N18
ZC1L625 = ( !ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & (ZC1_D_iw[12] & ZC1_D_iw[14]))) ) ) );


--ZC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y4_N39
ZC1_D_op_wrctl = ( ZC1L625 & ( ZC1L594 ) );


--HD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at MLABCELL_X6_Y4_N48
HD1L13 = ( !CD1_address[3] & ( CD1_address[0] & ( (!CD1_address[2] & (TD1L192 & (!CD1_address[1] & HD1L1))) ) ) );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y8_N25
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y8_N40
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y8_N31
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y8_N37
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y8_N34
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--W1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y8_N15
W1L57 = ( QB1_counter_reg_bit[0] & ( QB1_counter_reg_bit[3] ) ) # ( !QB1_counter_reg_bit[0] & ( (QB1_counter_reg_bit[3] & ((QB1_counter_reg_bit[1]) # (QB1_counter_reg_bit[2]))) ) );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y8_N46
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y8_N43
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--W1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X12_Y8_N12
W1L58 = ( !QB1_counter_reg_bit[5] & ( !QB1L31Q & ( (!MB1_b_full & !W1L57) ) ) );


--W1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X9_Y8_N27
W1L77 = ( EC1L6 & ( (VB1L35 & (ZC1_W_alu_result[2] & (!W1_av_waitrequest & X1L1))) ) );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y8_N7
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L8, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X9_Y4_N50
--register power-up is low

DB1L58Q = AMPP_FUNCTION(A1L23, DB1L57, !BB1_r_sync_rst);


--W1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X12_Y8_N57
W1L81 = ( W1_read_0 & ( (DB1L58Q & MB2_b_non_empty) ) ) # ( !W1_read_0 & ( ((DB1L58Q & MB2_b_non_empty)) # (W1_pause_irq) ) );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y8_N1
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--W1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X11_Y8_N54
W1L59 = ( W1L26 & ( W1L18 ) ) # ( !W1L26 & ( (W1L18 & ((QB2L27Q) # (W1L22))) ) );


--W1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X11_Y8_N18
W1L60 = ( !W1L6 & ( (!W1L14 & (!W1L2 & (!W1L59 & !W1L10))) ) );


--VD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X3_Y4_N58
--register power-up is low

VD1_jdo[19] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[19],  ,  , VCC);


--VD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y4_N17
--register power-up is low

VD1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[18],  ,  , VCC);


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X9_Y5_N12
LD1L2 = ( LD1_break_on_reset & ( VD1_jdo[19] ) ) # ( !LD1_break_on_reset & ( VD1_jdo[19] ) ) # ( LD1_break_on_reset & ( !VD1_jdo[19] & ( !VD1_jdo[18] ) ) );


--YD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X10_Y6_N47
--register power-up is low

YD1_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BB1_r_sync_rst,  ,  , VCC);


--CD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X6_Y4_N43
--register power-up is low

CD1_writedata[3] = DFFEAS(BC1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X6_Y4_N39
HD1L12 = ( HD1_oci_single_step_mode & ( (!HD1L14) # (CD1_writedata[3]) ) ) # ( !HD1_oci_single_step_mode & ( (CD1_writedata[3] & HD1L14) ) );


--LD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X3_Y4_N10
--register power-up is low

LD1_monitor_error = DFFEAS(LD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X6_Y6_N45
CD1L80 = ( CD1_address[0] & ( EE1_q_a[0] & ( (!CD1_address[8]) # ((HD1L2 & !HD1_oci_ienable[0])) ) ) ) # ( !CD1_address[0] & ( EE1_q_a[0] & ( (!CD1_address[8]) # ((HD1L2 & LD1_monitor_error)) ) ) ) # ( CD1_address[0] & ( !EE1_q_a[0] & ( (HD1L2 & (!HD1_oci_ienable[0] & CD1_address[8])) ) ) ) # ( !CD1_address[0] & ( !EE1_q_a[0] & ( (HD1L2 & (LD1_monitor_error & CD1_address[8])) ) ) );


--HD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X8_Y4_N22
--register power-up is low

HD1_oci_ienable[1] = DFFEAS(HD1L7, GLOBAL(A1L23), !BB1_r_sync_rst,  , HD1L13,  ,  ,  ,  );


--CD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X6_Y4_N18
CD1L81 = ( CD1_address[8] & ( EE1_q_a[1] & ( (HD1L2 & ((!CD1_address[0] & ((LD1_monitor_ready))) # (CD1_address[0] & (!HD1_oci_ienable[1])))) ) ) ) # ( !CD1_address[8] & ( EE1_q_a[1] ) ) # ( CD1_address[8] & ( !EE1_q_a[1] & ( (HD1L2 & ((!CD1_address[0] & ((LD1_monitor_ready))) # (CD1_address[0] & (!HD1_oci_ienable[1])))) ) ) );


--LD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y5_N44
--register power-up is low

LD1_monitor_go = DFFEAS(LD1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--CD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y5_N51
CD1L82 = ( LD1_monitor_go & ( (HD1L2 & ((!CD1_address[0]) # (HD1_oci_ienable[31]))) ) ) # ( !LD1_monitor_go & ( (HD1_oci_ienable[31] & (CD1_address[0] & HD1L2)) ) );


--CD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X9_Y5_N48
CD1L83 = ( HD1L2 & ( (!CD1_address[0] & ((HD1_oci_single_step_mode))) # (CD1_address[0] & (HD1_oci_ienable[31])) ) );


--UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~9 at MLABCELL_X15_Y6_N6
UB1L29 = ((NC2L15 & U1_avalon_readdata[9])) # (UB1_data_reg[9]);


--X1_readdata[9] is nios_system:u0|nios_system_LEDR:ledr|readdata[9] at LABCELL_X11_Y6_N36
X1_readdata[9] = ( !ZC1_W_alu_result[3] & ( (!ZC1_W_alu_result[2] & X1_data_out[9]) ) );


--LC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X11_Y6_N27
LC1L34 = ( VB3_read_latency_shift_reg[0] & ( VB3_av_readdata_pre[30] ) );


--ZC1L973 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at LABCELL_X17_Y8_N36
ZC1L973 = ( FE1_q_a[17] & ( ZC1L975 & ( (!ZC1_av_ld_aligning_data & (ZB3L1)) # (ZC1_av_ld_aligning_data & (((!ZC1L706 & ZC1L892)))) ) ) ) # ( !FE1_q_a[17] & ( ZC1L975 & ( (ZC1_av_ld_aligning_data & (!ZC1L706 & ZC1L892)) ) ) ) # ( FE1_q_a[17] & ( !ZC1L975 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L892) # (ZC1L706)) ) ) ) # ( !FE1_q_a[17] & ( !ZC1L975 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L892) # (ZC1L706)) ) ) );


--W1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X9_Y8_N5
--register power-up is low

W1_fifo_wr = DFFEAS(W1L75, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X9_Y8_N1
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X9_Y4_N33
W1L83 = ( MB1_b_non_empty & ( (!DB1_rvalid0 & ((!W1_r_val) # (!DB1_r_ena1))) ) );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y3_N32
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y3_N34
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y3_N37
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y3_N40
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y3_N43
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y3_N46
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N1
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N4
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N7
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N10
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N13
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N16
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L83,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y8_N5
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--W1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X4_Y4_N36
W1L71 = ( !ZC1_W_alu_result[2] & ( (ZC1_d_read & !DC1_read_accepted) ) );


--W1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X9_Y8_N6
W1L72 = ( !W1_av_waitrequest & ( (EC1L6 & (MB2_b_non_empty & (VB1L35 & W1L71))) ) );


--DB1L56Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X9_Y4_N38
--register power-up is low

DB1L56Q = AMPP_FUNCTION(A1L23, DB1L55, !BB1_r_sync_rst);


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y8_N14
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y8_N10
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y8_N8
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y8_N16
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y8_N0
MB2L5 = ( QB2_counter_reg_bit[4] & ( (QB2_counter_reg_bit[2] & (QB2_counter_reg_bit[3] & (QB2L33Q & MB2_b_non_empty))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y8_N54
MB2L6 = ( MB2_b_full & ( DB1L56Q & ( !W1L72 ) ) ) # ( !MB2_b_full & ( DB1L56Q & ( (MB2L5 & (QB2_counter_reg_bit[1] & (QB2_counter_reg_bit[0] & !W1L72))) ) ) ) # ( MB2_b_full & ( !DB1L56Q & ( !W1L72 ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y3_N19
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L5, DB1L81, !Q1_clr_reg, DB1L63);


--DB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y3_N33
DB1L80 = AMPP_FUNCTION(!DB1_count[9], !S1_state[4], !DB1_rdata[1], !DB1L77, !DB1_td_shift[4]);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X4_Y4_N46
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L5, DB1L41, !Q1_clr_reg, GND, DB1L109);


--BC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X7_Y4_N18
BC1L22 = ( ZC1_d_writedata[0] & ( BC1_saved_grant[0] ) );


--BC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X13_Y7_N54
BC1_src_data[38] = ( BC1_saved_grant[0] & ( ((BC1_saved_grant[1] & ZC1_F_pc[0])) # (ZC1_W_alu_result[2]) ) ) # ( !BC1_saved_grant[0] & ( (BC1_saved_grant[1] & ZC1_F_pc[0]) ) );


--BC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X12_Y6_N45
BC1_src_data[41] = ( BC1_saved_grant[0] & ( ((BC1_saved_grant[1] & ZC1_F_pc[3])) # (ZC1_W_alu_result[5]) ) ) # ( !BC1_saved_grant[0] & ( (BC1_saved_grant[1] & ZC1_F_pc[3]) ) );


--BC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at LABCELL_X12_Y6_N21
BC1_src_data[40] = ( BC1_saved_grant[1] & ( ZC1_W_alu_result[4] & ( (ZC1_F_pc[2]) # (BC1_saved_grant[0]) ) ) ) # ( !BC1_saved_grant[1] & ( ZC1_W_alu_result[4] & ( BC1_saved_grant[0] ) ) ) # ( BC1_saved_grant[1] & ( !ZC1_W_alu_result[4] & ( ZC1_F_pc[2] ) ) );


--BC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X12_Y5_N36
BC1_src_data[39] = ( ZC1_W_alu_result[3] & ( ((ZC1_F_pc[1] & BC1_saved_grant[1])) # (BC1_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[3] & ( (ZC1_F_pc[1] & BC1_saved_grant[1]) ) );


--BC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X12_Y5_N6
BC1_src_data[45] = ( ZC1_W_alu_result[9] & ( ((BC1_saved_grant[1] & ZC1_F_pc[7])) # (BC1_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[9] & ( (BC1_saved_grant[1] & ZC1_F_pc[7]) ) );


--BC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X12_Y5_N0
BC1_src_data[44] = ( ZC1_F_pc[6] & ( ((BC1_saved_grant[0] & ZC1L803Q)) # (BC1_saved_grant[1]) ) ) # ( !ZC1_F_pc[6] & ( (BC1_saved_grant[0] & ZC1L803Q) ) );


--BC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X12_Y5_N42
BC1_src_data[43] = ( BC1_saved_grant[0] & ( ((ZC1_F_pc[5] & BC1_saved_grant[1])) # (ZC1_W_alu_result[7]) ) ) # ( !BC1_saved_grant[0] & ( (ZC1_F_pc[5] & BC1_saved_grant[1]) ) );


--BC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X12_Y5_N9
BC1_src_data[42] = ( ZC1_W_alu_result[6] & ( ((BC1_saved_grant[1] & ZC1_F_pc[4])) # (BC1_saved_grant[0]) ) ) # ( !ZC1_W_alu_result[6] & ( (BC1_saved_grant[1] & ZC1_F_pc[4]) ) );


--BC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X9_Y5_N57
BC1L23 = ( ZC1_hbreak_enabled & ( BC1_saved_grant[0] ) );


--WD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y5_N57
WD1L61 = ( WD1_sr[5] & ( ((!Q1_irf_reg[2][1] & (TD1_MonDReg[3])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[3])))) # (UD1L3) ) ) # ( !WD1_sr[5] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1_MonDReg[3])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[3]))))) ) );


--VD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N20
--register power-up is low

VD1_jdo[2] = DFFEAS(VD1L9, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N14
--register power-up is low

VD1_jdo[5] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[5],  ,  , VCC);


--CD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X9_Y4_N1
--register power-up is low

CD1_writedata[1] = DFFEAS(BC1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X4_Y5_N6
TD1L161 = ( TD1_MonDReg[1] & ( (CD1_writedata[1]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[1] & ( (!TD1_jtag_ram_access & CD1_writedata[1]) ) );


--VD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X4_Y4_N22
--register power-up is low

VD1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD4_dreg[0],  ,  , VCC);


--YD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y5_N56
--register power-up is low

YD4_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD4_din_s1,  ,  , VCC);


--VD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X7_Y4_N57
VD1L69 = ( !VD1_sync2_udr & ( YD4_dreg[0] ) );


--WD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N24
WD1L62 = ( WD1_sr[37] & ( (!Q1_virtual_ir_scan_reg & (S1_state[4] & K1_splitter_nodes_receive_1[3])) ) );


--WD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y3_N18
WD1L54 = ( !Q1_virtual_ir_scan_reg & ( S1_state[4] & ( K1_splitter_nodes_receive_1[3] ) ) ) # ( !Q1_virtual_ir_scan_reg & ( !S1_state[4] & ( (K1_splitter_nodes_receive_1[3] & (S1_state[3] & (!Q1_irf_reg[2][1] $ (!Q1_irf_reg[2][0])))) ) ) );


--WD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N27
WD1L63 = ( A1L6 & ( (!Q1_virtual_ir_scan_reg & (S1_state[4] & K1_splitter_nodes_receive_1[3])) ) );


--VD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X7_Y5_N20
--register power-up is low

VD1_sync2_uir = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD5_dreg[0],  ,  , VCC);


--YD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X3_Y5_N41
--register power-up is low

YD5_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD5_din_s1,  ,  , VCC);


--VD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X3_Y5_N36
VD1L59 = ( !VD1_sync2_uir & ( YD5_dreg[0] ) );


--UD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X1_Y4_N15
UD1_virtual_state_cdr = ( K1_splitter_nodes_receive_1[3] & ( (S1_state[3] & !Q1_virtual_ir_scan_reg) ) );


--WD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y4_N40
--register power-up is low

WD1_DRsize.100 = DFFEAS( , A1L5,  ,  , UD1_virtual_state_uir, WD1L5,  ,  , VCC);


--WD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y4_N3
WD1L64 = ( WD1L99 & ( (!UD1L3) # ((!WD1_DRsize.100 & ((WD1_sr[36]))) # (WD1_DRsize.100 & (A1L6))) ) ) # ( !WD1L99 & ( (UD1L3 & ((!WD1_DRsize.100 & ((WD1_sr[36]))) # (WD1_DRsize.100 & (A1L6)))) ) );


--VD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X6_Y5_N39
VD1L64 = ( !VD1_ir[1] & ( (!VD1_jdo[35] & (VD1_enable_action_strobe & !VD1_ir[0])) ) );


--TD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X6_Y5_N36
TD1L141 = ( VD1L64 & ( (!VD1_jdo[34] & ((TD1L2))) # (VD1_jdo[34] & (!VD1_jdo[17])) ) );


--TD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y5_N21
TD1L143 = (VD1L63 & ((!VD1_jdo[35] & ((TD1_jtag_ram_wr))) # (VD1_jdo[35] & (TD1L2))));


--VD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X3_Y4_N38
--register power-up is low

VD1_jdo[29] = DFFEAS(VD1L47, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y4_N8
--register power-up is low

VD1_jdo[30] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[30],  ,  , VCC);


--VD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X2_Y4_N11
--register power-up is low

VD1_jdo[31] = DFFEAS(VD1L50, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X7_Y5_N25
--register power-up is low

VD1_jdo[32] = DFFEAS(VD1L52, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X7_Y5_N26
--register power-up is low

VD1_jdo[33] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[33],  ,  , VCC);


--BC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at MLABCELL_X8_Y4_N48
BC1_src_data[32] = ( BC1_saved_grant[0] & ( (BC1_saved_grant[1]) # (ZC1_d_byteenable[0]) ) ) # ( !BC1_saved_grant[0] & ( BC1_saved_grant[1] ) );


--E1_ram_wren is RAM_controller:u1|ram_wren at LABCELL_X17_Y4_N9
E1_ram_wren = ( !U1_rw & ( U1_bus_enable ) );


--W1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X4_Y4_N3
W1_wr_rfifo = ( DB1L56Q & ( !MB2_b_full ) );


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X4_Y4_N1
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !Q1_clr_reg, GND, DB1L109);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X4_Y6_N31
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X4_Y6_N34
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X4_Y6_N37
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X4_Y6_N40
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X4_Y6_N43
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X4_Y6_N46
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X4_Y6_N1
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X4_Y6_N4
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X4_Y6_N7
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X4_Y6_N10
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X4_Y6_N13
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X4_Y6_N16
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , W1L72,  ,  ,  ,  );


--W1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X11_Y8_N57
W1L73 = ( !W1_av_waitrequest & ( (EC1L6 & (W1L71 & VB1L35)) ) );


--ZC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X18_Y5_N1
--register power-up is low

ZC1_E_invert_arith_src_msb = DFFEAS(ZC1L355, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~16 at LABCELL_X22_Y6_N3
ZC1L877 = ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte3_data[2] ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[26])) ) );


--ZC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~17 at LABCELL_X23_Y7_N30
ZC1L876 = ( ZC1_W_alu_result[25] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & ((!ZC1_R_ctrl_br_cmp)))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[1])))) ) ) # ( !ZC1_W_alu_result[25] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[1]) ) );


--ZC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~18 at LABCELL_X22_Y6_N33
ZC1L875 = ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte3_data[0] ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[24])) ) );


--ZC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~19 at LABCELL_X22_Y6_N42
ZC1L874 = ( ZC1_W_alu_result[23] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[7])))) ) ) # ( !ZC1_W_alu_result[23] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[7]) ) );


--ZC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~20 at LABCELL_X22_Y6_N45
ZC1L882 = ( ZC1_R_ctrl_br_cmp & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[7]) ) ) # ( !ZC1_R_ctrl_br_cmp & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (ZC1_W_alu_result[31]))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[7])))) ) );


--ZC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~21 at LABCELL_X22_Y6_N12
ZC1L881 = ( ZC1_R_ctrl_br_cmp & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[6]) ) ) # ( !ZC1_R_ctrl_br_cmp & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & ((ZC1_W_alu_result[30])))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[6])))) ) );


--ZC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~22 at LABCELL_X22_Y6_N15
ZC1L880 = ( ZC1_R_ctrl_br_cmp & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[5]) ) ) # ( !ZC1_R_ctrl_br_cmp & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (ZC1_W_alu_result[29]))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[5])))) ) );


--ZC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~23 at LABCELL_X22_Y6_N6
ZC1L879 = ( ZC1_W_alu_result[28] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[4])))) ) ) # ( !ZC1_W_alu_result[28] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[4]) ) );


--ZC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~24 at LABCELL_X22_Y6_N9
ZC1L871 = ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte2_data[4] ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[20])) ) );


--ZC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~25 at LABCELL_X22_Y6_N36
ZC1L870 = ( ZC1_W_alu_result[19] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg))) # (ZC1_R_ctrl_ld & (((ZC1L963Q)))) ) ) # ( !ZC1_W_alu_result[19] & ( (ZC1_R_ctrl_ld & ZC1L963Q) ) );


--ZC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~26 at LABCELL_X22_Y6_N21
ZC1L869 = ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte2_data[2] ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[18])) ) );


--ZC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~27 at LABCELL_X23_Y7_N15
ZC1L868 = ( ZC1_av_ld_byte2_data[1] & ( ((!ZC1_R_ctrl_rd_ctl_reg & (ZC1_W_alu_result[17] & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte2_data[1] & ( (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & (ZC1_W_alu_result[17] & !ZC1_R_ctrl_br_cmp))) ) );


--ZC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~28 at LABCELL_X22_Y6_N39
ZC1L878 = ( ZC1_R_ctrl_ld & ( ZC1_av_ld_byte3_data[3] ) ) # ( !ZC1_R_ctrl_ld & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[27])) ) );


--ZC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29 at LABCELL_X22_Y6_N18
ZC1L873 = ( ZC1L968Q & ( ((!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[22]))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1L968Q & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & ZC1_W_alu_result[22]))) ) );


--ZC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30 at LABCELL_X22_Y6_N0
ZC1L872 = ( ZC1L966Q & ( ((!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & ZC1_W_alu_result[21]))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1L966Q & ( (!ZC1_R_ctrl_br_cmp & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_ld & ZC1_W_alu_result[21]))) ) );


--ZC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X25_Y6_N21
ZC1L246 = ( ZC1L251 & ( ZC1L594 ) ) # ( !ZC1L251 & ( (ZC1L609 & ZC1L594) ) );


--ZC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X25_Y6_N30
ZC1_R_ctrl_rot_right_nxt = (ZC1L594 & ZC1L610);


--ZC1L483 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at MLABCELL_X25_Y6_N45
ZC1L483 = ( ZC1L403 & ( (ZC1_E_shift_rot_result[30]) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1L403 & ( (!ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[30]) ) );


--ZC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X23_Y8_N0
ZC1L579 = ( ZC1L239 & ( ZC1_D_iw[4] ) ) # ( !ZC1L239 & ( (!ZC1L237) # (ZC1_D_iw[4]) ) );


--ZC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at MLABCELL_X21_Y8_N24
ZC1L580 = ( FD2_q_b[8] & ( (!ZC1L238 & (FD2_q_b[0])) # (ZC1L238 & (((FD2_q_b[24]) # (ZC1L240)))) ) ) # ( !FD2_q_b[8] & ( (!ZC1L238 & (FD2_q_b[0])) # (ZC1L238 & (((!ZC1L240 & FD2_q_b[24])))) ) );


--ZC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at MLABCELL_X21_Y8_N18
ZC1L581 = ( FD2_q_b[9] & ( (!ZC1L238 & (FD2_q_b[1])) # (ZC1L238 & (((ZC1L240) # (FD2_q_b[25])))) ) ) # ( !FD2_q_b[9] & ( (!ZC1L238 & (FD2_q_b[1])) # (ZC1L238 & (((FD2_q_b[25] & !ZC1L240)))) ) );


--ZC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at MLABCELL_X21_Y8_N30
ZC1L582 = ( ZC1L238 & ( (!ZC1L240 & ((FD2_q_b[26]))) # (ZC1L240 & (FD2_q_b[10])) ) ) # ( !ZC1L238 & ( FD2_q_b[2] ) );


--GE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y4_N8
--register power-up is low

GE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !BB1L14,  ,  , GE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y4_N33
WD1L5 = (!Q1_irf_reg[2][1] & !Q1_irf_reg[2][0]);


--WD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y4_N54
WD1L65 = ( UD1L3 & ( WD1_sr[35] ) ) # ( !UD1L3 & ( (WD1L5 & LD1_monitor_error) ) );


--WD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~19 at LABCELL_X1_Y4_N36
WD1L34 = ( S1_state[4] & ( K1_splitter_nodes_receive_1[3] & ( !Q1_virtual_ir_scan_reg ) ) ) # ( !S1_state[4] & ( K1_splitter_nodes_receive_1[3] & ( (S1_state[3] & (!Q1_virtual_ir_scan_reg & ((!Q1_irf_reg[2][1]) # (!Q1_irf_reg[2][0])))) ) ) );


--WD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y4_N27
WD1L66 = ( TD1_MonDReg[16] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[16])))) # (UD1L3 & (((WD1_sr[18])))) ) ) # ( !TD1_MonDReg[16] & ( (!UD1L3 & (Q1_irf_reg[2][1] & ((JD1_break_readreg[16])))) # (UD1L3 & (((WD1_sr[18])))) ) );


--WD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~21 at LABCELL_X1_Y4_N45
WD1L35 = ( Q1_virtual_ir_scan_reg & ( (!Q1_irf_reg[2][1] & Q1_irf_reg[2][0]) ) ) # ( !Q1_virtual_ir_scan_reg & ( (!Q1_irf_reg[2][1] & (Q1_irf_reg[2][0] & ((!K1_splitter_nodes_receive_1[3]) # (!S1_state[4])))) ) );


--ZC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X21_Y8_N13
--register power-up is low

ZC1_d_writedata[27] = DFFEAS(ZC1L583, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27 at LABCELL_X11_Y9_N21
BC2L52 = ( BC2_saved_grant[0] & ( ZC1_d_writedata[27] ) );


--ZC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X21_Y8_N7
--register power-up is low

ZC1_d_writedata[28] = DFFEAS(ZC1L584, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28 at MLABCELL_X6_Y7_N9
BC2L53 = ( ZC1_d_writedata[28] & ( BC2_saved_grant[0] ) );


--ZC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X21_Y8_N2
--register power-up is low

ZC1_d_writedata[29] = DFFEAS(ZC1L585, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29 at LABCELL_X13_Y8_N57
BC2L54 = ( ZC1_d_writedata[29] & ( BC2_saved_grant[0] ) );


--ZC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X21_Y8_N56
--register power-up is low

ZC1_d_writedata[30] = DFFEAS(ZC1L586, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30 at LABCELL_X13_Y10_N24
BC2L55 = ( ZC1_d_writedata[30] & ( BC2_saved_grant[0] ) );


--ZC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X21_Y8_N37
--register power-up is low

ZC1_d_writedata[31] = DFFEAS(ZC1L587, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31 at LABCELL_X16_Y11_N3
BC2L56 = ( ZC1_d_writedata[31] & ( BC2_saved_grant[0] ) );


--UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~10 at MLABCELL_X15_Y6_N9
UB1L30 = ((U1_avalon_readdata[10] & NC2L15)) # (UB1_data_reg[10]);


--W1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X12_Y8_N55
--register power-up is low

W1_ac = DFFEAS(W1L62, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L976 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2 at LABCELL_X17_Y8_N39
ZC1L976 = ( FE1_q_a[18] & ( ZC1L978 & ( (!ZC1_av_ld_aligning_data & (ZB3L1)) # (ZC1_av_ld_aligning_data & (((ZC1L892 & !ZC1L706)))) ) ) ) # ( !FE1_q_a[18] & ( ZC1L978 & ( (ZC1_av_ld_aligning_data & (ZC1L892 & !ZC1L706)) ) ) ) # ( FE1_q_a[18] & ( !ZC1L978 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L706) # (ZC1L892)) ) ) ) # ( !FE1_q_a[18] & ( !ZC1L978 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L706) # (ZC1L892)) ) ) );


--UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~11 at MLABCELL_X15_Y6_N36
UB1L31 = ( U1_avalon_readdata[12] & ( (UB1_data_reg[12]) # (NC2L15) ) ) # ( !U1_avalon_readdata[12] & ( UB1_data_reg[12] ) );


--ZC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3 at MLABCELL_X15_Y8_N15
ZC1L982 = ( FE1_q_a[20] & ( ZC1L984 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & ((ZC1L892)))) ) ) ) # ( !FE1_q_a[20] & ( ZC1L984 & ( (!ZC1L706 & (ZC1_av_ld_aligning_data & ZC1L892)) ) ) ) # ( FE1_q_a[20] & ( !ZC1L984 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[20] & ( !ZC1L984 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~12 at MLABCELL_X15_Y6_N39
UB1L32 = ( U1_avalon_readdata[11] & ( (UB1_data_reg[11]) # (NC2L15) ) ) # ( !U1_avalon_readdata[11] & ( UB1_data_reg[11] ) );


--ZC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4 at LABCELL_X17_Y8_N6
ZC1L979 = ( FE1_q_a[19] & ( ZC1L981 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & (ZC1L892))) ) ) ) # ( !FE1_q_a[19] & ( ZC1L981 & ( (!ZC1L706 & (ZC1L892 & ZC1_av_ld_aligning_data)) ) ) ) # ( FE1_q_a[19] & ( !ZC1L981 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[19] & ( !ZC1L981 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~13 at MLABCELL_X15_Y6_N42
UB1L33 = ((NC2L15 & U1_avalon_readdata[13])) # (UB1_data_reg[13]);


--ZC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5 at LABCELL_X17_Y8_N9
ZC1L985 = ( FE1_q_a[21] & ( ZC1L987 & ( (!ZC1_av_ld_aligning_data & (((ZB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L706 & (ZC1L892))) ) ) ) # ( !FE1_q_a[21] & ( ZC1L987 & ( (!ZC1L706 & (ZC1L892 & ZC1_av_ld_aligning_data)) ) ) ) # ( FE1_q_a[21] & ( !ZC1L987 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) ) # ( !FE1_q_a[21] & ( !ZC1L987 & ( ((!ZC1_av_ld_aligning_data) # (ZC1L892)) # (ZC1L706) ) ) );


--UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~14 at LABCELL_X16_Y6_N30
UB1L34 = ( U1_avalon_readdata[14] & ( (UB1_data_reg[14]) # (NC2L15) ) ) # ( !U1_avalon_readdata[14] & ( UB1_data_reg[14] ) );


--W1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X9_Y8_N19
--register power-up is low

W1_woverflow = DFFEAS(W1L92, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6 at LABCELL_X17_Y8_N48
ZC1L988 = ( ZC1L892 & ( ZB3L1 & ( (!ZC1L990) # ((!ZC1_av_ld_aligning_data & ((FE1_q_a[22]))) # (ZC1_av_ld_aligning_data & (!ZC1L706))) ) ) ) # ( !ZC1L892 & ( ZB3L1 & ( (!ZC1_av_ld_aligning_data & (((!ZC1L990) # (FE1_q_a[22])))) # (ZC1_av_ld_aligning_data & (ZC1L706 & ((!ZC1L990)))) ) ) ) # ( ZC1L892 & ( !ZB3L1 & ( (!ZC1L990) # ((!ZC1L706 & ZC1_av_ld_aligning_data)) ) ) ) # ( !ZC1L892 & ( !ZB3L1 & ( (!ZC1L990 & ((!ZC1_av_ld_aligning_data) # (ZC1L706))) ) ) );


--UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~15 at MLABCELL_X15_Y6_N45
UB1L35 = ( U1_avalon_readdata[15] & ( (UB1_data_reg[15]) # (NC2L15) ) ) # ( !U1_avalon_readdata[15] & ( UB1_data_reg[15] ) );


--W1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X9_Y8_N10
--register power-up is low

W1_rvalid = DFFEAS(W1L86, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at MLABCELL_X25_Y6_N12
ZC1L471 = ( ZC1_E_shift_rot_result[18] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[20]) ) ) # ( !ZC1_E_shift_rot_result[18] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[20]) ) );


--LC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X16_Y8_N30
LC1L35 = (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[24])));


--LC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X12_Y8_N24
LC1L36 = ( LC1L35 & ( LC1L33 & ( ((FE1_q_a[24] & ZB3L1)) # (U1_avalon_readdata[8]) ) ) ) # ( !LC1L35 & ( LC1L33 ) ) # ( LC1L35 & ( !LC1L33 & ( (FE1_q_a[24] & ZB3L1) ) ) ) # ( !LC1L35 & ( !LC1L33 ) );


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X4_Y4_N34
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L5, DB1L92, !Q1_clr_reg, DB1L91);


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X4_Y4_N49
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L5, DB1L94, !Q1_clr_reg, DB1L91);


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X4_Y4_N52
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L5, DB1L96, !Q1_clr_reg, DB1L91);


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X4_Y4_N55
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L5, DB1L98, !Q1_clr_reg, DB1L91);


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X4_Y4_N29
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L5, DB1L100, !Q1_clr_reg, DB1L91);


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X4_Y4_N25
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L5, DB1L102, !Q1_clr_reg, DB1L91);


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X4_Y4_N31
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L5, A1L6, !Q1_clr_reg, GND, DB1L91);


--TD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y4_N38
--register power-up is low

TD1_MonDReg[4] = DFFEAS(TD1L121, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--CD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X7_Y4_N46
--register power-up is low

CD1_writedata[4] = DFFEAS(BC1L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 at LABCELL_X2_Y4_N51
TD1L164 = ( CD1_writedata[4] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[4]) ) ) # ( !CD1_writedata[4] & ( (TD1_MonDReg[4] & TD1_jtag_ram_access) ) );


--GE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N2
--register power-up is low

GE2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y8_N18
MB1L3 = ( QB1_counter_reg_bit[5] & ( (QB1_counter_reg_bit[3] & (MB1_b_non_empty & (W1_fifo_wr & QB1_counter_reg_bit[4]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y8_N24
MB1L4 = ( MB1_b_full & ( QB1_counter_reg_bit[2] & ( !W1L83 ) ) ) # ( !MB1_b_full & ( QB1_counter_reg_bit[2] & ( (QB1_counter_reg_bit[0] & (QB1_counter_reg_bit[1] & (MB1L3 & !W1L83))) ) ) ) # ( MB1_b_full & ( !QB1_counter_reg_bit[2] & ( !W1L83 ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X9_Y4_N30
MB1L1 = ( MB1_b_non_empty & ( !W1_fifo_wr $ ((((W1_r_val & DB1_r_ena1)) # (DB1_rvalid0))) ) ) # ( !MB1_b_non_empty & ( W1_fifo_wr ) );


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X10_Y8_N9
MB2L1 = ( !QB2_counter_reg_bit[5] & ( (!QB2_counter_reg_bit[4] & !W1_wr_rfifo) ) );


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X10_Y8_N3
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[2] & (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0]))) ) );


--MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y8_N6
MB2L8 = ( W1L72 & ( ((!MB2_b_non_empty & ((DB1L56Q))) # (MB2_b_non_empty & (!MB2L2))) # (MB2_b_full) ) ) # ( !W1L72 & ( ((MB2_b_non_empty) # (DB1L56Q)) # (MB2_b_full) ) );


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y3_N20
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(A1L23, DB1_jupdate, !BB1_r_sync_rst, GND);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y4_N32
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(A1L23, DB1_jupdate1, !BB1_r_sync_rst, GND);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y4_N30
DB1L3 = AMPP_FUNCTION(!DB1_jupdate1, !DB1_jupdate2);


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X9_Y4_N8
--register power-up is low

DB1_write1 = AMPP_FUNCTION(A1L23, DB1_write, !BB1_r_sync_rst, GND);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X9_Y4_N11
--register power-up is low

DB1_write2 = AMPP_FUNCTION(A1L23, DB1_write1, !BB1_r_sync_rst, GND);


--DB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X9_Y4_N9
DB1L4 = AMPP_FUNCTION(!DB1_write2, !DB1_write1);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X4_Y4_N16
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L5, DB1L112, !Q1_clr_reg, DB1L109);


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X9_Y4_N48
DB1L57 = AMPP_FUNCTION(!DB1L4, !DB1_rst2, !DB1L3, !DB1_write_stalled, !W1L88Q, !DB1_write_valid);


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X11_Y8_N24
MB2L3 = ( W1L71 & ( W1_wr_rfifo & ( (!VB1L35) # (((!EC1L6) # (!MB2_b_non_empty)) # (W1_av_waitrequest)) ) ) ) # ( !W1L71 & ( W1_wr_rfifo ) ) # ( W1L71 & ( !W1_wr_rfifo & ( (VB1L35 & (!W1_av_waitrequest & (EC1L6 & MB2_b_non_empty))) ) ) );


--WD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y4_N51
WD1L67 = ( WD1_sr[22] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[20]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[20]))) # (UD1L3) ) ) # ( !WD1_sr[22] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[20]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[20])))) ) );


--WD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N18
WD1L68 = ( WD1_sr[21] & ( ((!Q1_irf_reg[2][1] & (TD1_MonDReg[19])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[19])))) # (UD1L3) ) ) # ( !WD1_sr[21] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1_MonDReg[19])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[19]))))) ) );


--BC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at MLABCELL_X6_Y4_N42
BC1L24 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[3] ) );


--LD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X3_Y4_N9
LD1L6 = ( LD1_monitor_error & ( VD1_take_action_ocimem_a & ( !VD1_jdo[25] ) ) ) # ( !LD1_monitor_error & ( VD1_take_action_ocimem_a & ( (CD1_writedata[1] & (HD1L14 & !VD1_jdo[25])) ) ) ) # ( LD1_monitor_error & ( !VD1_take_action_ocimem_a ) ) # ( !LD1_monitor_error & ( !VD1_take_action_ocimem_a & ( (CD1_writedata[1] & HD1L14) ) ) );


--VD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X3_Y4_N40
--register power-up is low

VD1_jdo[23] = DFFEAS(VD1L38, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y5_N42
LD1L8 = ( VD1_take_action_ocimem_a & ( ((!S1_state[1] & LD1_monitor_go)) # (VD1_jdo[23]) ) ) # ( !VD1_take_action_ocimem_a & ( (!S1_state[1] & LD1_monitor_go) ) );


--CD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X7_Y4_N4
--register power-up is low

CD1_writedata[2] = DFFEAS(BC1L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at LABCELL_X2_Y5_N3
TD1L162 = ( TD1_MonDReg[2] & ( (TD1_jtag_ram_access) # (CD1_writedata[2]) ) ) # ( !TD1_MonDReg[2] & ( (CD1_writedata[2] & !TD1_jtag_ram_access) ) );


--TD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X2_Y5_N27
TD1L163 = ( CD1_writedata[3] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[3]) ) ) # ( !CD1_writedata[3] & ( (TD1_MonDReg[3] & TD1_jtag_ram_access) ) );


--LC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X16_Y8_N33
LC1L37 = (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[25])));


--LC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X16_Y7_N12
LC1L38 = ( LC1L33 & ( (!LC1L37) # (((ZB3L1 & FE1_q_a[25])) # (U1_avalon_readdata[9])) ) ) # ( !LC1L33 & ( (!LC1L37) # ((ZB3L1 & FE1_q_a[25])) ) );


--W1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X9_Y8_N3
W1L75 = ( !ZC1_W_alu_result[2] & ( (!MB1_b_full & (W1L67 & X1L1)) ) );


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y8_N12
MB1L6 = ( !QB1L31Q & ( (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[1] & !QB1_counter_reg_bit[5])) ) );


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X10_Y8_N21
MB1L7 = ( QB1_counter_reg_bit[0] & ( (!QB1_counter_reg_bit[3] & (MB1L6 & W1L83)) ) );


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X9_Y8_N0
MB1L8 = ( MB1L7 & ( (W1_fifo_wr) # (MB1_b_full) ) ) # ( !MB1L7 & ( ((MB1_b_non_empty) # (W1_fifo_wr)) # (MB1_b_full) ) );


--DB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X9_Y4_N36
DB1L55 = AMPP_FUNCTION(!W1_t_dav, !DB1_write_stalled, !DB1L4, !DB1_write_valid, !DB1L56Q, !DB1_rst2);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N38
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L5, DB1L82, !Q1_clr_reg, DB1L63);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N18
DB1L81 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[5], !DB1L77, !DB1_rdata[2], !S1_state[4]);


--WD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y4_N27
WD1L69 = ( TD1_MonDReg[24] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[24])))) # (UD1L3 & (((WD1_sr[26])))) ) ) # ( !TD1_MonDReg[24] & ( (!UD1L3 & (Q1_irf_reg[2][1] & (JD1_break_readreg[24]))) # (UD1L3 & (((WD1_sr[26])))) ) );


--WD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y5_N51
WD1L70 = ( TD1L58Q & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[4])))) # (UD1L3 & (((WD1_sr[6])))) ) ) # ( !TD1L58Q & ( (!UD1L3 & (Q1_irf_reg[2][1] & ((JD1_break_readreg[4])))) # (UD1L3 & (((WD1_sr[6])))) ) );


--VD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N16
--register power-up is low

VD1_jdo[6] = DFFEAS(VD1L14, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--BC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X9_Y4_N0
BC1L25 = ( ZC1_d_writedata[1] & ( BC1_saved_grant[0] ) );


--YD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X4_Y3_N10
--register power-up is low

YD4_din_s1 = DFFEAS(UD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--YD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X3_Y5_N44
--register power-up is low

YD5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , UD1_virtual_state_uir,  ,  , VCC);


--WD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y3_N53
--register power-up is low

WD1_sr[31] = DFFEAS( , A1L5,  ,  ,  , WD1L82,  ,  , VCC);


--WD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y4_N59
--register power-up is low

WD1_sr[33] = DFFEAS(WD1L84, A1L5,  ,  , WD1L34,  ,  ,  ,  );


--WD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y4_N42
WD1L71 = ( JD1_break_readreg[25] & ( (!UD1L3 & (((TD1_MonDReg[25])) # (Q1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[27])))) ) ) # ( !JD1_break_readreg[25] & ( (!UD1L3 & (!Q1_irf_reg[2][1] & (TD1_MonDReg[25]))) # (UD1L3 & (((WD1_sr[27])))) ) );


--WD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y4_N0
WD1L72 = ( WD1_sr[29] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[27]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[27]))) # (UD1L3) ) ) # ( !WD1_sr[29] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[27]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[27])))) ) );


--WD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y4_N45
WD1L73 = ( TD1_MonDReg[26] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[26])))) # (UD1L3 & (((WD1_sr[28])))) ) ) # ( !TD1_MonDReg[26] & ( (!UD1L3 & (Q1_irf_reg[2][1] & (JD1_break_readreg[26]))) # (UD1L3 & (((WD1_sr[28])))) ) );


--U1L77 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw~0 at LABCELL_X16_Y3_N36
U1L77 = (!RB2L4) # (VB2L3);


--UB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[17]~1 at MLABCELL_X15_Y5_N39
UB2L44 = ( ZC1_d_byteenable[1] & ( (!UB2_use_reg) # (UB2_byteen_reg[1]) ) ) # ( !ZC1_d_byteenable[1] & ( (UB2_use_reg & UB2_byteen_reg[1]) ) );


--UB2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[2] at FF_X23_Y6_N22
--register power-up is low

UB2_address_reg[2] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_W_alu_result[2],  ,  , VCC);


--UB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[20]~2 at MLABCELL_X15_Y5_N27
UB2L46 = ( ZC1_W_alu_result[2] & ( (!UB2_use_reg) # (UB2_address_reg[2]) ) ) # ( !ZC1_W_alu_result[2] & ( (UB2_use_reg & UB2_address_reg[2]) ) );


--UB2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3] at FF_X21_Y5_N10
--register power-up is low

UB2_address_reg[3] = DFFEAS(UB2L5, GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30,  ,  ,  ,  );


--UB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[21]~3 at MLABCELL_X15_Y5_N36
UB2L47 = ( ZC1_W_alu_result[3] & ( (!UB2_use_reg) # (UB2_address_reg[3]) ) ) # ( !ZC1_W_alu_result[3] & ( (UB2_use_reg & UB2_address_reg[3]) ) );


--UB2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[4] at FF_X15_Y5_N53
--register power-up is low

UB2_address_reg[4] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_W_alu_result[4],  ,  , VCC);


--UB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[22]~4 at MLABCELL_X15_Y5_N21
UB2L48 = ( UB2_address_reg[4] & ( (ZC1_W_alu_result[4]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[4] & ( (!UB2_use_reg & ZC1_W_alu_result[4]) ) );


--UB2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5] at FF_X15_Y5_N8
--register power-up is low

UB2_address_reg[5] = DFFEAS(UB2L8, GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30,  ,  ,  ,  );


--UB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[23]~5 at MLABCELL_X15_Y5_N0
UB2L49 = ( UB2_address_reg[5] & ( (ZC1_W_alu_result[5]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[5] & ( (!UB2_use_reg & ZC1_W_alu_result[5]) ) );


--UB2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[6] at FF_X15_Y5_N11
--register power-up is low

UB2_address_reg[6] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_W_alu_result[6],  ,  , VCC);


--UB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[24]~6 at MLABCELL_X15_Y5_N3
UB2L50 = ( UB2_address_reg[6] & ( (ZC1_W_alu_result[6]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[6] & ( (!UB2_use_reg & ZC1_W_alu_result[6]) ) );


--UB2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7] at FF_X15_Y5_N14
--register power-up is low

UB2_address_reg[7] = DFFEAS(UB2L11, GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30,  ,  ,  ,  );


--UB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[25]~7 at MLABCELL_X15_Y5_N54
UB2L51 = ( UB2_address_reg[7] & ( (ZC1_W_alu_result[7]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[7] & ( (!UB2_use_reg & ZC1_W_alu_result[7]) ) );


--UB2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8] at FF_X15_Y5_N17
--register power-up is low

UB2_address_reg[8] = DFFEAS(UB2L13, GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30,  ,  ,  ,  );


--UB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[26]~8 at MLABCELL_X15_Y5_N57
UB2L52 = ( UB2_address_reg[8] & ( (ZC1L803Q) # (UB2_use_reg) ) ) # ( !UB2_address_reg[8] & ( (!UB2_use_reg & ZC1L803Q) ) );


--UB2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[9] at FF_X15_Y5_N32
--register power-up is low

UB2_address_reg[9] = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30, ZC1_W_alu_result[9],  ,  , VCC);


--UB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[27]~9 at MLABCELL_X15_Y5_N24
UB2L53 = ( UB2_address_reg[9] & ( (ZC1_W_alu_result[9]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[9] & ( (!UB2_use_reg & ZC1_W_alu_result[9]) ) );


--UB2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10] at FF_X15_Y5_N50
--register power-up is low

UB2_address_reg[10] = DFFEAS(UB2L16, GLOBAL(A1L23), !BB1_r_sync_rst,  , UB2L30,  ,  ,  ,  );


--UB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[28]~10 at MLABCELL_X15_Y5_N18
UB2L54 = ( UB2_address_reg[10] & ( (ZC1_W_alu_result[10]) # (UB2_use_reg) ) ) # ( !UB2_address_reg[10] & ( (!UB2_use_reg & ZC1_W_alu_result[10]) ) );


--ZC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X18_Y5_N18
ZC1L354 = ( !ZC1L596 & ( (!ZC1L597 & ((!ZC1L594) # ((!ZC1L613 & !ZC1L611)))) ) );


--ZC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X18_Y5_N0
ZC1L355 = ( ZC1_R_valid & ( ((!ZC1L354) # (ZC1L608)) # (ZC1L602) ) );


--LC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X16_Y8_N15
LC1L39 = (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[26])));


--LC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X16_Y7_N54
LC1L40 = ( U1_avalon_readdata[10] & ( ZB3L1 & ( (!LC1L39) # ((LC1L33) # (FE1_q_a[26])) ) ) ) # ( !U1_avalon_readdata[10] & ( ZB3L1 & ( (!LC1L39) # (FE1_q_a[26]) ) ) ) # ( U1_avalon_readdata[10] & ( !ZB3L1 & ( (!LC1L39) # (LC1L33) ) ) ) # ( !U1_avalon_readdata[10] & ( !ZB3L1 & ( !LC1L39 ) ) );


--ZC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~18 at LABCELL_X24_Y6_N15
ZC1L339 = ( ZC1_E_shift_rot_result[26] & ( ZC1L150 & ( ((!ZC1_R_ctrl_logic) # (ZC1L382)) # (ZC1L729Q) ) ) ) # ( !ZC1_E_shift_rot_result[26] & ( ZC1L150 & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic) # (ZC1L382))) ) ) ) # ( ZC1_E_shift_rot_result[26] & ( !ZC1L150 & ( ((ZC1L382 & ZC1_R_ctrl_logic)) # (ZC1L729Q) ) ) ) # ( !ZC1_E_shift_rot_result[26] & ( !ZC1L150 & ( (!ZC1L729Q & (ZC1L382 & ZC1_R_ctrl_logic)) ) ) );


--ZC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~19 at LABCELL_X24_Y6_N18
ZC1L338 = ( ZC1L154 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q & (ZC1L381)) # (ZC1L729Q & ((ZC1L442Q))) ) ) ) # ( !ZC1L154 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q & (ZC1L381)) # (ZC1L729Q & ((ZC1L442Q))) ) ) ) # ( ZC1L154 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q) # (ZC1L442Q) ) ) ) # ( !ZC1L154 & ( !ZC1_R_ctrl_logic & ( (ZC1L729Q & ZC1L442Q) ) ) );


--ZC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~20 at LABCELL_X24_Y6_N0
ZC1L337 = ( ZC1L380 & ( ZC1_R_ctrl_logic & ( (!ZC1L729Q) # (ZC1_E_shift_rot_result[24]) ) ) ) # ( !ZC1L380 & ( ZC1_R_ctrl_logic & ( (ZC1_E_shift_rot_result[24] & ZC1L729Q) ) ) ) # ( ZC1L380 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q & ((ZC1L158))) # (ZC1L729Q & (ZC1_E_shift_rot_result[24])) ) ) ) # ( !ZC1L380 & ( !ZC1_R_ctrl_logic & ( (!ZC1L729Q & ((ZC1L158))) # (ZC1L729Q & (ZC1_E_shift_rot_result[24])) ) ) );


--ZC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~21 at LABCELL_X24_Y6_N33
ZC1L336 = ( ZC1L162 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L379)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[23])))) ) ) # ( !ZC1L162 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L379)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[23])))) ) );


--LC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X16_Y7_N36
LC1L41 = ( ZB2L1 & ( ZB3L1 & ( (((LC1L33 & U1_avalon_readdata[15])) # (VB4_av_readdata_pre[31])) # (FE1_q_a[31]) ) ) ) # ( !ZB2L1 & ( ZB3L1 & ( ((LC1L33 & U1_avalon_readdata[15])) # (FE1_q_a[31]) ) ) ) # ( ZB2L1 & ( !ZB3L1 & ( ((LC1L33 & U1_avalon_readdata[15])) # (VB4_av_readdata_pre[31]) ) ) ) # ( !ZB2L1 & ( !ZB3L1 & ( (LC1L33 & U1_avalon_readdata[15]) ) ) );


--ZC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~22 at LABCELL_X24_Y6_N39
ZC1L344 = ( ZC1L451Q & ( ZC1L138 & ( ((!ZC1_R_ctrl_logic) # (ZC1L387)) # (ZC1L729Q) ) ) ) # ( !ZC1L451Q & ( ZC1L138 & ( (!ZC1L729Q & ((!ZC1_R_ctrl_logic) # (ZC1L387))) ) ) ) # ( ZC1L451Q & ( !ZC1L138 & ( ((ZC1L387 & ZC1_R_ctrl_logic)) # (ZC1L729Q) ) ) ) # ( !ZC1L451Q & ( !ZC1L138 & ( (!ZC1L729Q & (ZC1L387 & ZC1_R_ctrl_logic)) ) ) );


--LC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X16_Y8_N54
LC1L42 = (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[30])));


--LC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X16_Y7_N30
LC1L43 = ( LC1L33 & ( ((!LC1L42) # ((ZB3L1 & FE1_q_a[30]))) # (U1L68Q) ) ) # ( !LC1L33 & ( (!LC1L42) # ((ZB3L1 & FE1_q_a[30])) ) );


--ZC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~23 at LABCELL_X24_Y6_N42
ZC1L343 = ( ZC1L142 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L386)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[30])))) ) ) # ( !ZC1L142 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L386))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[30])))) ) );


--LC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X16_Y8_N24
LC1L44 = (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[29])));


--LC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X16_Y7_N0
LC1L45 = ( U1_avalon_readdata[13] & ( LC1L33 ) ) # ( !U1_avalon_readdata[13] & ( LC1L33 & ( (!LC1L44) # ((ZB3L1 & FE1_q_a[29])) ) ) ) # ( U1_avalon_readdata[13] & ( !LC1L33 & ( (!LC1L44) # ((ZB3L1 & FE1_q_a[29])) ) ) ) # ( !U1_avalon_readdata[13] & ( !LC1L33 & ( (!LC1L44) # ((ZB3L1 & FE1_q_a[29])) ) ) );


--ZC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~24 at LABCELL_X24_Y6_N27
ZC1L342 = ( ZC1L146 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L385)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[29])))) ) ) # ( !ZC1L146 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L385))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[29])))) ) );


--LC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X16_Y7_N18
LC1L46 = ( ZB2L1 & ( VB4_av_readdata_pre[28] ) ) # ( !ZB2L1 & ( VB4_av_readdata_pre[28] & ( (!ZB3L1 & (U1_avalon_readdata[12] & (LC1L33))) # (ZB3L1 & (((U1_avalon_readdata[12] & LC1L33)) # (FE1_q_a[28]))) ) ) ) # ( ZB2L1 & ( !VB4_av_readdata_pre[28] & ( (!ZB3L1 & (U1_avalon_readdata[12] & (LC1L33))) # (ZB3L1 & (((U1_avalon_readdata[12] & LC1L33)) # (FE1_q_a[28]))) ) ) ) # ( !ZB2L1 & ( !VB4_av_readdata_pre[28] & ( (!ZB3L1 & (U1_avalon_readdata[12] & (LC1L33))) # (ZB3L1 & (((U1_avalon_readdata[12] & LC1L33)) # (FE1_q_a[28]))) ) ) );


--ZC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~25 at LABCELL_X24_Y6_N45
ZC1L341 = ( ZC1L166 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L384)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[28])))) ) ) # ( !ZC1L166 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L384))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[28])))) ) );


--ZC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~26 at LABCELL_X23_Y6_N33
ZC1L333 = ( ZC1_E_shift_rot_result[20] & ( ((!ZC1_R_ctrl_logic & ((ZC1L170))) # (ZC1_R_ctrl_logic & (ZC1L376))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[20] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L170))) # (ZC1_R_ctrl_logic & (ZC1L376)))) ) );


--ZC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~27 at LABCELL_X23_Y6_N30
ZC1L332 = ( ZC1_E_shift_rot_result[19] & ( ((!ZC1_R_ctrl_logic & ((ZC1L174))) # (ZC1_R_ctrl_logic & (ZC1L375))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[19] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L174))) # (ZC1_R_ctrl_logic & (ZC1L375)))) ) );


--ZC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~28 at LABCELL_X23_Y6_N45
ZC1L331 = ( ZC1L178 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L374)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[18])))) ) ) # ( !ZC1L178 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L374))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[18])))) ) );


--ZC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~29 at LABCELL_X24_Y6_N30
ZC1L330 = ( ZC1L373 & ( (!ZC1_R_ctrl_shift_rot & (((ZC1L182)) # (ZC1_R_ctrl_logic))) # (ZC1_R_ctrl_shift_rot & (((ZC1L432Q)))) ) ) # ( !ZC1L373 & ( (!ZC1_R_ctrl_shift_rot & (!ZC1_R_ctrl_logic & (ZC1L182))) # (ZC1_R_ctrl_shift_rot & (((ZC1L432Q)))) ) );


--LC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X12_Y8_N42
LC1L47 = ( FE1_q_a[27] & ( LC1L33 & ( (((ZB2L1 & VB4_av_readdata_pre[27])) # (ZB3L1)) # (U1_avalon_readdata[11]) ) ) ) # ( !FE1_q_a[27] & ( LC1L33 & ( ((ZB2L1 & VB4_av_readdata_pre[27])) # (U1_avalon_readdata[11]) ) ) ) # ( FE1_q_a[27] & ( !LC1L33 & ( ((ZB2L1 & VB4_av_readdata_pre[27])) # (ZB3L1) ) ) ) # ( !FE1_q_a[27] & ( !LC1L33 & ( (ZB2L1 & VB4_av_readdata_pre[27]) ) ) );


--ZC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~30 at LABCELL_X23_Y6_N24
ZC1L340 = ( ZC1_E_shift_rot_result[27] & ( ((!ZC1_R_ctrl_logic & (ZC1L186)) # (ZC1_R_ctrl_logic & ((ZC1L383)))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[27] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & (ZC1L186)) # (ZC1_R_ctrl_logic & ((ZC1L383))))) ) );


--ZC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31 at LABCELL_X23_Y6_N27
ZC1L335 = ( ZC1L378 & ( (!ZC1_R_ctrl_shift_rot & (((ZC1L190)) # (ZC1_R_ctrl_logic))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[22])))) ) ) # ( !ZC1L378 & ( (!ZC1_R_ctrl_shift_rot & (!ZC1_R_ctrl_logic & (ZC1L190))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[22])))) ) );


--ZC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32 at LABCELL_X23_Y6_N57
ZC1L334 = ( ZC1L377 & ( ZC1L729Q & ( ZC1_E_shift_rot_result[21] ) ) ) # ( !ZC1L377 & ( ZC1L729Q & ( ZC1_E_shift_rot_result[21] ) ) ) # ( ZC1L377 & ( !ZC1L729Q & ( (ZC1L194) # (ZC1_R_ctrl_logic) ) ) ) # ( !ZC1L377 & ( !ZC1L729Q & ( (!ZC1_R_ctrl_logic & ZC1L194) ) ) );


--ZC1L482 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at MLABCELL_X25_Y6_N42
ZC1L482 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[29]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[31]));


--CD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X11_Y5_N52
--register power-up is low

CD1_writedata[22] = DFFEAS(BC1L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 at LABCELL_X4_Y5_N9
TD1L182 = ( CD1_writedata[22] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[22]) ) ) # ( !CD1_writedata[22] & ( (TD1_jtag_ram_access & TD1_MonDReg[22]) ) );


--CD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X11_Y9_N25
--register power-up is low

CD1_byteenable[2] = DFFEAS(BC1_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at MLABCELL_X6_Y7_N15
TD1L157 = ( CD1_byteenable[2] ) # ( !CD1_byteenable[2] & ( TD1_jtag_ram_access ) );


--CD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X11_Y5_N10
--register power-up is low

CD1_writedata[23] = DFFEAS(BC1L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 at MLABCELL_X6_Y5_N24
TD1L183 = (!TD1_jtag_ram_access & (CD1_writedata[23])) # (TD1_jtag_ram_access & ((TD1_MonDReg[23])));


--CD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X6_Y7_N23
--register power-up is low

CD1_writedata[24] = DFFEAS(BC1L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 at MLABCELL_X6_Y7_N24
TD1L184 = (!TD1_jtag_ram_access & (CD1_writedata[24])) # (TD1_jtag_ram_access & ((TD1_MonDReg[24])));


--CD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X11_Y9_N44
--register power-up is low

CD1_byteenable[3] = DFFEAS(BC1_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X11_Y9_N45
TD1L158 = ( CD1_byteenable[3] ) # ( !CD1_byteenable[3] & ( TD1_jtag_ram_access ) );


--CD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y9_N2
--register power-up is low

CD1_writedata[25] = DFFEAS(BC1L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 at LABCELL_X11_Y9_N6
TD1L185 = ( TD1_MonDReg[25] & ( (TD1_jtag_ram_access) # (CD1_writedata[25]) ) ) # ( !TD1_MonDReg[25] & ( (CD1_writedata[25] & !TD1_jtag_ram_access) ) );


--CD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X6_Y7_N5
--register power-up is low

CD1_writedata[26] = DFFEAS(BC1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 at MLABCELL_X6_Y7_N27
TD1L186 = (!TD1_jtag_ram_access & ((CD1_writedata[26]))) # (TD1_jtag_ram_access & (TD1_MonDReg[26]));


--GE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N47
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE1L3, GLOBAL(A1L23), !BB1L14,  ,  ,  ,  ,  ,  );


--LD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X11_Y4_N29
--register power-up is low

LD1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_take_action_ocimem_a, VD1_jdo[22],  ,  , VCC);


--BB1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X11_Y4_N27
BB1L14 = ( LD1_resetrequest & ( A1L78 ) ) # ( LD1_resetrequest & ( !A1L78 ) ) # ( !LD1_resetrequest & ( !A1L78 ) );


--WD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y4_N21
WD1L74 = ( JD1_break_readreg[17] & ( (!UD1L3 & (((TD1_MonDReg[17])) # (Q1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[19])))) ) ) # ( !JD1_break_readreg[17] & ( (!UD1L3 & (!Q1_irf_reg[2][1] & (TD1_MonDReg[17]))) # (UD1L3 & (((WD1_sr[19])))) ) );


--VD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X2_Y4_N50
--register power-up is low

VD1_jdo[16] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[16],  ,  , VCC);


--CD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X7_Y7_N26
--register power-up is low

CD1_writedata[11] = DFFEAS(BC1L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 at MLABCELL_X6_Y7_N54
TD1L171 = ( CD1_writedata[11] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[11]) ) ) # ( !CD1_writedata[11] & ( (TD1_jtag_ram_access & TD1_MonDReg[11]) ) );


--CD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X11_Y9_N5
--register power-up is low

CD1_byteenable[1] = DFFEAS(BC1_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X11_Y9_N12
TD1L156 = (TD1_jtag_ram_access) # (CD1_byteenable[1]);


--TD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X8_Y5_N19
--register power-up is low

TD1_MonDReg[12] = DFFEAS(TD1L77, GLOBAL(A1L23),  ,  , TD1L76,  ,  ,  ,  );


--CD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y7_N47
--register power-up is low

CD1_writedata[12] = DFFEAS(BC1L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 at MLABCELL_X6_Y7_N57
TD1L172 = ( TD1_MonDReg[12] & ( (CD1_writedata[12]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[12] & ( (!TD1_jtag_ram_access & CD1_writedata[12]) ) );


--CD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X13_Y7_N49
--register power-up is low

CD1_writedata[13] = DFFEAS(BC1L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 at LABCELL_X2_Y5_N48
TD1L173 = ( CD1_writedata[13] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[13]) ) ) # ( !CD1_writedata[13] & ( (TD1_jtag_ram_access & TD1_MonDReg[13]) ) );


--CD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y7_N53
--register power-up is low

CD1_writedata[14] = DFFEAS(BC1L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13 at MLABCELL_X6_Y7_N48
TD1L174 = ( TD1_MonDReg[14] & ( (CD1_writedata[14]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[14] & ( (!TD1_jtag_ram_access & CD1_writedata[14]) ) );


--CD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X11_Y5_N16
--register power-up is low

CD1_writedata[15] = DFFEAS(BC1L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14 at MLABCELL_X8_Y5_N54
TD1L175 = ( TD1_MonDReg[15] & ( (CD1_writedata[15]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[15] & ( (!TD1_jtag_ram_access & CD1_writedata[15]) ) );


--CD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X9_Y5_N55
--register power-up is low

CD1_writedata[16] = DFFEAS(BC1L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 at MLABCELL_X6_Y7_N6
TD1L176 = ( TD1_jtag_ram_access & ( TD1_MonDReg[16] ) ) # ( !TD1_jtag_ram_access & ( CD1_writedata[16] ) );


--TD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X8_Y5_N1
--register power-up is low

TD1_MonDReg[5] = DFFEAS(TD1L130, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--CD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X13_Y6_N22
--register power-up is low

CD1_writedata[5] = DFFEAS(BC1L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at MLABCELL_X8_Y5_N57
TD1L165 = (!TD1_jtag_ram_access & (CD1_writedata[5])) # (TD1_jtag_ram_access & ((TD1L60Q)));


--TD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X8_Y5_N37
--register power-up is low

TD1_MonDReg[8] = DFFEAS(TD1L66, GLOBAL(A1L23),  ,  , TD1L76,  ,  ,  ,  );


--CD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X8_Y5_N44
--register power-up is low

CD1_writedata[8] = DFFEAS(BC1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17 at MLABCELL_X8_Y5_N45
TD1L168 = ( CD1_writedata[8] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[8]) ) ) # ( !CD1_writedata[8] & ( (TD1_MonDReg[8] & TD1_jtag_ram_access) ) );


--ZC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at MLABCELL_X21_Y8_N12
ZC1L583 = ( FD2_q_b[11] & ( (!ZC1L238 & (((FD2_q_b[3])))) # (ZC1L238 & (((FD2_q_b[27])) # (ZC1L240))) ) ) # ( !FD2_q_b[11] & ( (!ZC1L238 & (((FD2_q_b[3])))) # (ZC1L238 & (!ZC1L240 & ((FD2_q_b[27])))) ) );


--ZC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at MLABCELL_X21_Y8_N6
ZC1L584 = ( FD2_q_b[12] & ( (!ZC1L238 & (FD2_q_b[4])) # (ZC1L238 & (((FD2_q_b[28]) # (ZC1L240)))) ) ) # ( !FD2_q_b[12] & ( (!ZC1L238 & (FD2_q_b[4])) # (ZC1L238 & (((!ZC1L240 & FD2_q_b[28])))) ) );


--ZC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at MLABCELL_X21_Y8_N0
ZC1L585 = ( FD2_q_b[13] & ( (!ZC1L238 & (FD2_q_b[5])) # (ZC1L238 & (((ZC1L240) # (FD2_q_b[29])))) ) ) # ( !FD2_q_b[13] & ( (!ZC1L238 & (FD2_q_b[5])) # (ZC1L238 & (((FD2_q_b[29] & !ZC1L240)))) ) );


--ZC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at MLABCELL_X21_Y8_N54
ZC1L586 = ( FD2_q_b[14] & ( (!ZC1L238 & (((FD2_q_b[6])))) # (ZC1L238 & (((FD2_q_b[30])) # (ZC1L240))) ) ) # ( !FD2_q_b[14] & ( (!ZC1L238 & (((FD2_q_b[6])))) # (ZC1L238 & (!ZC1L240 & ((FD2_q_b[30])))) ) );


--ZC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at MLABCELL_X21_Y8_N36
ZC1L587 = ( FD2_q_b[15] & ( (!ZC1L238 & (FD2_q_b[7])) # (ZC1L238 & (((FD2_q_b[31]) # (ZC1L240)))) ) ) # ( !FD2_q_b[15] & ( (!ZC1L238 & (FD2_q_b[7])) # (ZC1L238 & (((!ZC1L240 & FD2_q_b[31])))) ) );


--CD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X11_Y9_N34
--register power-up is low

CD1_writedata[10] = DFFEAS(BC1L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X1_Y5_N21
TD1L170 = ( CD1_writedata[10] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[10]) ) ) # ( !CD1_writedata[10] & ( (TD1_jtag_ram_access & TD1_MonDReg[10]) ) );


--W1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X12_Y8_N54
W1L62 = ( W1L77 & ( (((!ZC1_d_writedata[10] & W1_ac)) # (DB1L56Q)) # (DB1L58Q) ) ) # ( !W1L77 & ( ((W1_ac) # (DB1L56Q)) # (DB1L58Q) ) );


--TD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X8_Y5_N31
--register power-up is low

TD1_MonDReg[18] = DFFEAS(TD1L126, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--CD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X11_Y5_N23
--register power-up is low

CD1_writedata[18] = DFFEAS(BC1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19 at LABCELL_X11_Y5_N18
TD1L178 = (!TD1_jtag_ram_access & (CD1_writedata[18])) # (TD1_jtag_ram_access & ((TD1_MonDReg[18])));


--CD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X11_Y6_N43
--register power-up is low

CD1_writedata[9] = DFFEAS(BC1L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20 at MLABCELL_X6_Y6_N39
TD1L169 = ( TD1L68Q & ( CD1_writedata[9] ) ) # ( !TD1L68Q & ( CD1_writedata[9] & ( !TD1_jtag_ram_access ) ) ) # ( TD1L68Q & ( !CD1_writedata[9] & ( TD1_jtag_ram_access ) ) );


--CD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X6_Y5_N11
--register power-up is low

CD1_writedata[17] = DFFEAS(BC1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 at MLABCELL_X6_Y5_N6
TD1L177 = ( CD1_writedata[17] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[17]) ) ) # ( !CD1_writedata[17] & ( (TD1_MonDReg[17] & TD1_jtag_ram_access) ) );


--CD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X12_Y7_N31
--register power-up is low

CD1_writedata[19] = DFFEAS(BC1L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22 at LABCELL_X4_Y5_N27
TD1L179 = (!TD1_jtag_ram_access & (CD1_writedata[19])) # (TD1_jtag_ram_access & ((TD1_MonDReg[19])));


--W1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X9_Y8_N18
W1L92 = ( ZC1_W_alu_result[2] & ( W1_woverflow ) ) # ( !ZC1_W_alu_result[2] & ( (!X1L1 & (((W1_woverflow)))) # (X1L1 & ((!W1L67 & ((W1_woverflow))) # (W1L67 & (MB1_b_full)))) ) );


--CD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X11_Y5_N28
--register power-up is low

CD1_writedata[20] = DFFEAS(BC1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23 at LABCELL_X11_Y5_N24
TD1L180 = ( CD1_writedata[20] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[20]) ) ) # ( !CD1_writedata[20] & ( (TD1_jtag_ram_access & TD1_MonDReg[20]) ) );


--W1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X9_Y8_N9
W1L86 = ( W1L73 & ( MB2_b_non_empty ) ) # ( !W1L73 & ( W1_rvalid ) );


--CD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X6_Y5_N1
--register power-up is low

CD1_writedata[21] = DFFEAS(BC1L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24 at MLABCELL_X6_Y5_N3
TD1L181 = ( CD1_writedata[21] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[21]) ) ) # ( !CD1_writedata[21] & ( (TD1_jtag_ram_access & TD1_MonDReg[21]) ) );


--ZC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at MLABCELL_X25_Y6_N57
ZC1L472 = ( ZC1_E_shift_rot_result[19] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1L437Q) ) ) # ( !ZC1_E_shift_rot_result[19] & ( (ZC1_R_ctrl_shift_rot_right & ZC1L437Q) ) );


--CD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X12_Y5_N4
--register power-up is low

CD1_writedata[6] = DFFEAS(BC1L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25 at LABCELL_X2_Y5_N57
TD1L166 = ( TD1_MonDReg[6] & ( (CD1_writedata[6]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[6] & ( (!TD1_jtag_ram_access & CD1_writedata[6]) ) );


--CD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X7_Y4_N31
--register power-up is low

CD1_writedata[7] = DFFEAS(BC1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at LABCELL_X2_Y4_N54
TD1L167 = (!TD1_jtag_ram_access & ((CD1_writedata[7]))) # (TD1_jtag_ram_access & (TD1_MonDReg[7]));


--DB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X3_Y1_N3
DB1L91 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !S1_state[4], !DB1_state, !Q1_virtual_ir_scan_reg, !DB1_count[8], !K1_splitter_nodes_receive_0[3]);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N41
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L5, DB1L83, !Q1_clr_reg, DB1L63);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N26
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L5, DB1L84, !Q1_clr_reg, DB1L63);


--VD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y4_N53
--register power-up is low

VD1_jdo[7] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[7],  ,  , VCC);


--TD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y4_N36
TD1L121 = ( EE1_q_a[4] & ( (!VD1_take_action_ocimem_b & (((TD1L119)) # (TD1_jtag_ram_rd_d1))) # (VD1_take_action_ocimem_b & (((VD1_jdo[7])))) ) ) # ( !EE1_q_a[4] & ( (!VD1_take_action_ocimem_b & (TD1L119)) # (VD1_take_action_ocimem_b & ((VD1_jdo[7]))) ) );


--BC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at LABCELL_X7_Y4_N45
BC1L26 = ( ZC1_d_writedata[4] & ( BC1_saved_grant[0] ) );


--GE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N5
--register power-up is low

GE2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE2L4,  ,  , VCC);


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y3_N10
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L5, DB1L24, !Q1_clr_reg, GND);


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X4_Y4_N58
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L5, DB1L113, !Q1_clr_reg, GND, DB1L91);


--WD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y4_N30
WD1L75 = ( WD1_sr[23] & ( ((!Q1_irf_reg[2][1] & (TD1_MonDReg[21])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[21])))) # (UD1L3) ) ) # ( !WD1_sr[23] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1_MonDReg[21])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[21]))))) ) );


--VD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y4_N37
--register power-up is low

VD1_jdo[22] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[22],  ,  , VCC);


--WD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y4_N12
WD1L76 = ( JD1_break_readreg[18] & ( TD1_MonDReg[18] & ( (!UD1L3) # (WD1_sr[20]) ) ) ) # ( !JD1_break_readreg[18] & ( TD1_MonDReg[18] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]))) # (UD1L3 & (WD1_sr[20])) ) ) ) # ( JD1_break_readreg[18] & ( !TD1_MonDReg[18] & ( (!UD1L3 & ((Q1_irf_reg[2][1]))) # (UD1L3 & (WD1_sr[20])) ) ) ) # ( !JD1_break_readreg[18] & ( !TD1_MonDReg[18] & ( (WD1_sr[20] & UD1L3) ) ) );


--BC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X7_Y4_N3
BC1L27 = ( ZC1_d_writedata[2] & ( BC1_saved_grant[0] ) );


--DB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N36
DB1L82 = AMPP_FUNCTION(!DB1_count[9], !Q1_irf_reg[1][0], !DB1L77, !S1_state[4], !DB1_td_shift[6], !DB1_rdata[3]);


--VD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y4_N20
--register power-up is low

VD1_jdo[24] = DFFEAS(VD1L40, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--WD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N20
--register power-up is low

WD1_sr[7] = DFFEAS( , A1L5,  ,  ,  , WD1L87,  ,  , VCC);


--WD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y5_N48
WD1L77 = ( TD1_MonDReg[5] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[5])))) # (UD1L3 & (((WD1_sr[7])))) ) ) # ( !TD1_MonDReg[5] & ( (!UD1L3 & (Q1_irf_reg[2][1] & ((JD1_break_readreg[5])))) # (UD1L3 & (((WD1_sr[7])))) ) );


--UD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X4_Y3_N9
UD1L4 = ( K1_splitter_nodes_receive_1[3] & ( (!Q1_virtual_ir_scan_reg & S1_state[8]) ) );


--WD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at MLABCELL_X3_Y4_N3
WD1L78 = ( WD1_sr[30] & ( ((!Q1_irf_reg[2][1] & (TD1_MonDReg[28])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[28])))) # (UD1L3) ) ) # ( !WD1_sr[30] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1_MonDReg[28])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[28]))))) ) );


--TD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X8_Y5_N49
--register power-up is low

TD1_MonDReg[29] = DFFEAS(TD1L122, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--WD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y4_N48
WD1L79 = ( TD1_MonDReg[29] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[29])))) # (UD1L3 & (((WD1_sr[31])))) ) ) # ( !TD1_MonDReg[29] & ( (!UD1L3 & (Q1_irf_reg[2][1] & (JD1_break_readreg[29]))) # (UD1L3 & (((WD1_sr[31])))) ) );


--WD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~35 at LABCELL_X4_Y3_N12
WD1L36 = ( !Q1_virtual_ir_scan_reg & ( (K1_splitter_nodes_receive_1[3] & (S1_state[3] & ((!Q1_irf_reg[2][0]) # (!Q1_irf_reg[2][1])))) ) );


--WD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X4_Y3_N42
WD1L80 = ( JD1_break_readreg[30] & ( (Q1_irf_reg[2][1]) # (TD1L115Q) ) ) # ( !JD1_break_readreg[30] & ( (TD1L115Q & !Q1_irf_reg[2][1]) ) );


--WD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X4_Y3_N15
WD1L81 = ( S1_state[3] & ( (K1_splitter_nodes_receive_1[3] & (!Q1_irf_reg[2][0] & !Q1_virtual_ir_scan_reg)) ) );


--WD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X4_Y3_N54
WD1L82 = ( WD1_sr[31] & ( WD1L36 & ( (!UD1L3 & (WD1L81 & ((WD1L80)))) # (UD1L3 & (((WD1_sr[32])))) ) ) ) # ( !WD1_sr[31] & ( WD1L36 & ( (!UD1L3 & (WD1L81 & ((WD1L80)))) # (UD1L3 & (((WD1_sr[32])))) ) ) ) # ( WD1_sr[31] & ( !WD1L36 & ( (!UD1L3) # (WD1_sr[32]) ) ) ) # ( !WD1_sr[31] & ( !WD1L36 & ( (!UD1L3 & (WD1L81 & ((WD1L80)))) # (UD1L3 & (((WD1_sr[32])))) ) ) );


--WD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y4_N24
WD1L83 = ( JD1_break_readreg[31] & ( (!UD1L3 & (((TD1_MonDReg[31])) # (Q1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[33])))) ) ) # ( !JD1_break_readreg[31] & ( (!UD1L3 & (!Q1_irf_reg[2][1] & ((TD1_MonDReg[31])))) # (UD1L3 & (((WD1_sr[33])))) ) );


--LD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X9_Y5_N1
--register power-up is low

LD1_resetlatch = DFFEAS(LD1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y4_N57
WD1L84 = ( WD1_sr[34] & ( ((WD1L5 & LD1_resetlatch)) # (UD1L3) ) ) # ( !WD1_sr[34] & ( (WD1L5 & (!UD1L3 & LD1_resetlatch)) ) );


--ZC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~23 at MLABCELL_X25_Y6_N15
ZC1L478 = ( ZC1_E_shift_rot_result[25] & ( (!ZC1_R_ctrl_shift_rot_right) # (ZC1_E_shift_rot_result[27]) ) ) # ( !ZC1_E_shift_rot_result[25] & ( (ZC1_R_ctrl_shift_rot_right & ZC1_E_shift_rot_result[27]) ) );


--ZC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24 at MLABCELL_X25_Y6_N51
ZC1L477 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[24])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1L444Q)));


--ZC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25 at MLABCELL_X25_Y6_N48
ZC1L476 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[23]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[25]));


--ZC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26 at MLABCELL_X25_Y6_N9
ZC1L475 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[22])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[24])));


--ZC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~27 at MLABCELL_X25_Y6_N3
ZC1L481 = ( ZC1_E_shift_rot_result[30] & ( (ZC1L447Q) # (ZC1_R_ctrl_shift_rot_right) ) ) # ( !ZC1_E_shift_rot_result[30] & ( (!ZC1_R_ctrl_shift_rot_right & ZC1L447Q) ) );


--ZC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28 at MLABCELL_X25_Y6_N39
ZC1L480 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[27])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[29])));


--ZC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~29 at MLABCELL_X25_Y6_N36
ZC1L479 = (!ZC1_R_ctrl_shift_rot_right & (ZC1L444Q)) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[28])));


--ZC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30 at MLABCELL_X25_Y6_N54
ZC1L474 = (!ZC1_R_ctrl_shift_rot_right & (ZC1L437Q)) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[23])));


--ZC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31 at MLABCELL_X25_Y6_N6
ZC1L473 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[20]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[22]));


--BC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X11_Y5_N51
BC1L28 = ( ZC1_d_writedata[22] & ( BC1_saved_grant[0] ) );


--BC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X11_Y9_N24
BC1_src_data[34] = ( BC1_saved_grant[1] & ( ZC1_d_byteenable[2] ) ) # ( !BC1_saved_grant[1] & ( ZC1_d_byteenable[2] & ( BC1_saved_grant[0] ) ) ) # ( BC1_saved_grant[1] & ( !ZC1_d_byteenable[2] ) );


--BC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X11_Y5_N9
BC1L29 = ( ZC1_d_writedata[23] & ( BC1_saved_grant[0] ) );


--BC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at MLABCELL_X6_Y7_N21
BC1L30 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[24] ) );


--BC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X11_Y9_N42
BC1_src_data[35] = ( BC1_saved_grant[0] & ( (BC1_saved_grant[1]) # (ZC1_d_byteenable[3]) ) ) # ( !BC1_saved_grant[0] & ( BC1_saved_grant[1] ) );


--BC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X11_Y9_N0
BC1L31 = ( ZC1_d_writedata[25] & ( BC1_saved_grant[0] ) );


--BC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at MLABCELL_X6_Y7_N3
BC1L32 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[26] ) );


--GE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N44
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(GE1L5, GLOBAL(A1L23), !BB1L14,  ,  ,  ,  ,  ,  );


--VD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y5_N17
--register power-up is low

VD1_jdo[14] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[14],  ,  , VCC);


--BC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at LABCELL_X7_Y7_N24
BC1L33 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[11] ) );


--BC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X11_Y9_N3
BC1_src_data[33] = ((BC1_saved_grant[0] & ZC1_d_byteenable[1])) # (BC1_saved_grant[1]);


--VD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y4_N44
--register power-up is low

VD1_jdo[15] = DFFEAS(VD1L27, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 at LABCELL_X7_Y5_N6
TD1L76 = ( VD1_jdo[35] & ( ((!VD1_ir[0] & (VD1_enable_action_strobe & !VD1_ir[1]))) # (TD1_jtag_rd_d1) ) ) # ( !VD1_jdo[35] & ( (TD1_jtag_rd_d1 & (((!VD1_enable_action_strobe) # (VD1_ir[1])) # (VD1_ir[0]))) ) );


--BC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at MLABCELL_X6_Y7_N45
BC1L34 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[12] ) );


--BC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X13_Y7_N48
BC1L35 = ( ZC1_d_writedata[13] & ( BC1_saved_grant[0] ) );


--BC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at MLABCELL_X6_Y7_N51
BC1L36 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[14] ) );


--BC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at LABCELL_X11_Y5_N15
BC1L37 = ( ZC1_d_writedata[15] & ( BC1_saved_grant[0] ) );


--BC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X9_Y5_N54
BC1L38 = ( ZC1_d_writedata[16] & ( BC1_saved_grant[0] ) );


--VD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X2_Y4_N47
--register power-up is low

VD1_jdo[8] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[8],  ,  , VCC);


--BC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X13_Y6_N21
BC1L39 = ( ZC1_d_writedata[5] & ( BC1_saved_grant[0] ) );


--VD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N46
--register power-up is low

VD1_jdo[11] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[11],  ,  , VCC);


--TD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~6 at MLABCELL_X8_Y5_N36
TD1L66 = ( VD1_jdo[11] & ( EE1_q_a[8] & ( (((!TD1_MonAReg[4] & TD1_MonAReg[2])) # (VD1_take_action_ocimem_b)) # (TD1_jtag_ram_rd_d1) ) ) ) # ( !VD1_jdo[11] & ( EE1_q_a[8] & ( (!VD1_take_action_ocimem_b & (((!TD1_MonAReg[4] & TD1_MonAReg[2])) # (TD1_jtag_ram_rd_d1))) ) ) ) # ( VD1_jdo[11] & ( !EE1_q_a[8] & ( ((!TD1_jtag_ram_rd_d1 & (!TD1_MonAReg[4] & TD1_MonAReg[2]))) # (VD1_take_action_ocimem_b) ) ) ) # ( !VD1_jdo[11] & ( !EE1_q_a[8] & ( (!TD1_jtag_ram_rd_d1 & (!VD1_take_action_ocimem_b & (!TD1_MonAReg[4] & TD1_MonAReg[2]))) ) ) );


--BC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at MLABCELL_X8_Y5_N42
BC1L40 = ( ZC1_d_writedata[8] & ( BC1_saved_grant[0] ) );


--CD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X11_Y9_N52
--register power-up is low

CD1_writedata[27] = DFFEAS(BC1L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X4_Y5_N15
TD1L187 = ( CD1_writedata[27] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[27]) ) ) # ( !CD1_writedata[27] & ( (TD1_jtag_ram_access & TD1_MonDReg[27]) ) );


--CD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X6_Y7_N32
--register power-up is low

CD1_writedata[28] = DFFEAS(BC1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X6_Y7_N33
TD1L188 = ( CD1_writedata[28] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[28]) ) ) # ( !CD1_writedata[28] & ( (TD1_MonDReg[28] & TD1_jtag_ram_access) ) );


--CD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X13_Y7_N34
--register power-up is low

CD1_writedata[29] = DFFEAS(BC1L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X8_Y5_N15
TD1L189 = ( CD1_writedata[29] & ( (!TD1_jtag_ram_access) # (TD1_MonDReg[29]) ) ) # ( !CD1_writedata[29] & ( (TD1_MonDReg[29] & TD1_jtag_ram_access) ) );


--CD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X6_Y5_N23
--register power-up is low

CD1_writedata[30] = DFFEAS(BC1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at MLABCELL_X6_Y5_N18
TD1L190 = ( TD1_MonDReg[30] & ( (CD1_writedata[30]) # (TD1_jtag_ram_access) ) ) # ( !TD1_MonDReg[30] & ( (!TD1_jtag_ram_access & CD1_writedata[30]) ) );


--CD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X11_Y9_N56
--register power-up is low

CD1_writedata[31] = DFFEAS(BC1L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X11_Y9_N57
TD1L191 = (!TD1_jtag_ram_access & ((CD1_writedata[31]))) # (TD1_jtag_ram_access & (TD1_MonDReg[31]));


--VD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N13
--register power-up is low

VD1_jdo[13] = DFFEAS(VD1L24, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--BC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X11_Y9_N33
BC1L41 = ( ZC1_d_writedata[10] & ( BC1_saved_grant[0] ) );


--BC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X11_Y5_N21
BC1L42 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[18] ) );


--VD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N44
--register power-up is low

VD1_jdo[12] = DFFEAS(VD1L22, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--BC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at LABCELL_X11_Y6_N42
BC1L43 = ( ZC1_d_writedata[9] & ( BC1_saved_grant[0] ) );


--BC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at MLABCELL_X6_Y5_N9
BC1L44 = (ZC1_d_writedata[17] & BC1_saved_grant[0]);


--BC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at LABCELL_X12_Y7_N30
BC1L45 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[19] ) );


--BC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at LABCELL_X11_Y5_N27
BC1L46 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[20] ) );


--BC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X6_Y5_N0
BC1L47 = ( ZC1_d_writedata[21] & ( BC1_saved_grant[0] ) );


--VD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N43
--register power-up is low

VD1_jdo[9] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[9],  ,  , VCC);


--BC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X12_Y5_N3
BC1L48 = (BC1_saved_grant[0] & ZC1_d_writedata[6]);


--VD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N47
--register power-up is low

VD1_jdo[10] = DFFEAS(VD1L19, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--BC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X7_Y4_N30
BC1L49 = ( ZC1_d_writedata[7] & ( BC1_saved_grant[0] ) );


--DB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N39
DB1L83 = AMPP_FUNCTION(!DB1_count[9], !Q1_irf_reg[1][0], !S1_state[4], !DB1L77, !DB1_td_shift[7], !DB1_rdata[4]);


--DB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y3_N24
DB1L84 = AMPP_FUNCTION(!DB1L77, !S1_state[4], !DB1_count[9], !DB1_rdata[5], !DB1_td_shift[8]);


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y3_N21
DB1L85 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[9], !DB1_rdata[6]);


--DB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X4_Y3_N6
DB1L24 = AMPP_FUNCTION(!DB1_jupdate, !Q1_irf_reg[1][0], !S1_state[8], !K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg);


--WD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y4_N33
WD1L85 = ( WD1_sr[24] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[22]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[22]))) # (UD1L3) ) ) # ( !WD1_sr[24] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[22]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[22])))) ) );


--WD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y4_N42
WD1L86 = (!Q1_irf_reg[2][1] & (TD1_MonDReg[6])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[6])));


--WD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y4_N48
WD1L87 = ( UD1_virtual_state_cdr & ( UD1L3 & ( WD1_sr[8] ) ) ) # ( !UD1_virtual_state_cdr & ( UD1L3 & ( WD1_sr[8] ) ) ) # ( UD1_virtual_state_cdr & ( !UD1L3 & ( (!Q1_irf_reg[2][0] & WD1L86) ) ) ) # ( !UD1_virtual_state_cdr & ( !UD1L3 & ( WD1_sr[7] ) ) );


--LD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X9_Y5_N0
LD1L13 = ( VD1_jdo[24] & ( (!VD1_take_action_ocimem_a & ((LD1_resetlatch) # (YD1_dreg[0]))) ) ) # ( !VD1_jdo[24] & ( ((!VD1_take_action_ocimem_a & YD1_dreg[0])) # (LD1_resetlatch) ) );


--WD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y4_N12
WD1L88 = ( WD1_sr[17] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[15]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[15]))) # (UD1L3) ) ) # ( !WD1_sr[17] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[15]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[15])))) ) );


--WD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N2
--register power-up is low

WD1_sr[15] = DFFEAS(WD1L93, A1L5,  ,  ,  ,  ,  ,  ,  );


--BC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X11_Y9_N51
BC1L50 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[27] ) );


--BC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at MLABCELL_X6_Y7_N30
BC1L51 = ( ZC1_d_writedata[28] & ( BC1_saved_grant[0] ) );


--BC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X13_Y7_N33
BC1L52 = ( ZC1_d_writedata[29] & ( BC1_saved_grant[0] ) );


--BC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at MLABCELL_X6_Y5_N21
BC1L53 = ( ZC1_d_writedata[30] & ( BC1_saved_grant[0] ) );


--BC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at LABCELL_X11_Y9_N54
BC1L54 = ( BC1_saved_grant[0] & ( ZC1_d_writedata[31] ) );


--WD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y4_N24
WD1L89 = ( TD1_MonDReg[23] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[23])))) # (UD1L3 & (((WD1_sr[25])))) ) ) # ( !TD1_MonDReg[23] & ( (!UD1L3 & (Q1_irf_reg[2][1] & (JD1_break_readreg[23]))) # (UD1L3 & (((WD1_sr[25])))) ) );


--WD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y5_N6
WD1L90 = ( WD1_sr[9] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[7]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[7]))) # (UD1L3) ) ) # ( !WD1_sr[9] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[7]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[7])))) ) );


--WD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y5_N36
WD1L91 = ( Q1_irf_reg[2][1] & ( WD1_sr[15] & ( (UD1L3) # (JD1_break_readreg[13]) ) ) ) # ( !Q1_irf_reg[2][1] & ( WD1_sr[15] & ( (UD1L3) # (TD1_MonDReg[13]) ) ) ) # ( Q1_irf_reg[2][1] & ( !WD1_sr[15] & ( (JD1_break_readreg[13] & !UD1L3) ) ) ) # ( !Q1_irf_reg[2][1] & ( !WD1_sr[15] & ( (TD1_MonDReg[13] & !UD1L3) ) ) );


--WD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y4_N31
--register power-up is low

WD1_DRsize.010 = DFFEAS(WD1L37, A1L5,  ,  , UD1_virtual_state_uir,  ,  ,  ,  );


--WD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y4_N6
WD1L92 = ( WD1_sr[15] & ( TD1_MonDReg[14] & ( (!UD1_virtual_state_cdr) # ((!Q1_irf_reg[2][0] & ((!Q1_irf_reg[2][1]) # (JD1_break_readreg[14])))) ) ) ) # ( !WD1_sr[15] & ( TD1_MonDReg[14] & ( (UD1_virtual_state_cdr & (!Q1_irf_reg[2][0] & ((!Q1_irf_reg[2][1]) # (JD1_break_readreg[14])))) ) ) ) # ( WD1_sr[15] & ( !TD1_MonDReg[14] & ( (!UD1_virtual_state_cdr) # ((!Q1_irf_reg[2][0] & (Q1_irf_reg[2][1] & JD1_break_readreg[14]))) ) ) ) # ( !WD1_sr[15] & ( !TD1_MonDReg[14] & ( (UD1_virtual_state_cdr & (!Q1_irf_reg[2][0] & (Q1_irf_reg[2][1] & JD1_break_readreg[14]))) ) ) );


--WD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N0
WD1L93 = ( WD1_DRsize.010 & ( (!UD1L3 & ((WD1L92))) # (UD1L3 & (A1L6)) ) ) # ( !WD1_DRsize.010 & ( (!UD1L3 & (WD1L92)) # (UD1L3 & ((WD1_sr[16]))) ) );


--WD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y5_N33
WD1L94 = ( WD1_sr[12] & ( ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[10]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[10]))) # (UD1L3) ) ) # ( !WD1_sr[12] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & ((TD1_MonDReg[10]))) # (Q1_irf_reg[2][1] & (JD1_break_readreg[10])))) ) );


--WD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y5_N27
WD1L95 = ( JD1_break_readreg[12] & ( (!UD1L3 & (((TD1_MonDReg[12])) # (Q1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[14])))) ) ) # ( !JD1_break_readreg[12] & ( (!UD1L3 & (!Q1_irf_reg[2][1] & (TD1_MonDReg[12]))) # (UD1L3 & (((WD1_sr[14])))) ) );


--WD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y5_N24
WD1L96 = ( WD1_sr[13] & ( ((!Q1_irf_reg[2][1] & (TD1L73Q)) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[11])))) # (UD1L3) ) ) # ( !WD1_sr[13] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1L73Q)) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[11]))))) ) );


--WD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y5_N9
WD1L97 = ( WD1_sr[10] & ( ((!Q1_irf_reg[2][1] & (TD1_MonDReg[8])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[8])))) # (UD1L3) ) ) # ( !WD1_sr[10] & ( (!UD1L3 & ((!Q1_irf_reg[2][1] & (TD1_MonDReg[8])) # (Q1_irf_reg[2][1] & ((JD1_break_readreg[8]))))) ) );


--WD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y5_N30
WD1L98 = ( TD1_MonDReg[9] & ( (!UD1L3 & ((!Q1_irf_reg[2][1]) # ((JD1_break_readreg[9])))) # (UD1L3 & (((WD1_sr[11])))) ) ) # ( !TD1_MonDReg[9] & ( (!UD1L3 & (Q1_irf_reg[2][1] & ((JD1_break_readreg[9])))) # (UD1L3 & (((WD1_sr[11])))) ) );


--WD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~55 at LABCELL_X1_Y4_N30
WD1L37 = (Q1_irf_reg[2][0] & Q1_irf_reg[2][1]);


--ZC1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7 at LABCELL_X12_Y8_N9
ZC1L971 = ( VB4_av_readdata_pre[16] & ( ((VB1_av_readdata_pre[16] & VB1_read_latency_shift_reg[0])) # (ZB2L1) ) ) # ( !VB4_av_readdata_pre[16] & ( (VB1_av_readdata_pre[16] & VB1_read_latency_shift_reg[0]) ) );


--ZC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8 at MLABCELL_X15_Y8_N42
ZC1L972 = ( ZC1_av_ld_aligning_data & ( ZC1L971 & ( !ZC1_av_ld_byte3_data[0] ) ) ) # ( ZC1_av_ld_aligning_data & ( !ZC1L971 & ( !ZC1_av_ld_byte3_data[0] ) ) ) # ( !ZC1_av_ld_aligning_data & ( !ZC1L971 & ( (!LC1L33) # (!U1L49Q) ) ) );


--ZC1L974 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9 at LABCELL_X16_Y8_N9
ZC1L974 = ( VB1_av_readdata_pre[17] & ( (!LC1L34 & (!VB1_read_latency_shift_reg[0] & ((!ZB2L1) # (!VB4_av_readdata_pre[17])))) ) ) # ( !VB1_av_readdata_pre[17] & ( (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[17]))) ) );


--ZC1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10 at LABCELL_X17_Y6_N39
ZC1L975 = ( U1_avalon_readdata[1] & ( LC1L33 & ( (!ZC1_av_ld_byte3_data[1] & ZC1_av_ld_aligning_data) ) ) ) # ( !U1_avalon_readdata[1] & ( LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L974))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[1])) ) ) ) # ( U1_avalon_readdata[1] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L974))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[1])) ) ) ) # ( !U1_avalon_readdata[1] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L974))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[1])) ) ) );


--WD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y4_N21
WD1L99 = ( YD2_dreg[0] & ( UD1_virtual_state_cdr & ( (!Q1_irf_reg[2][0] & ((!Q1_irf_reg[2][1]))) # (Q1_irf_reg[2][0] & (WD1_sr[35] & Q1_irf_reg[2][1])) ) ) ) # ( !YD2_dreg[0] & ( UD1_virtual_state_cdr & ( (WD1_sr[35] & (Q1_irf_reg[2][0] & Q1_irf_reg[2][1])) ) ) ) # ( YD2_dreg[0] & ( !UD1_virtual_state_cdr & ( WD1_sr[35] ) ) ) # ( !YD2_dreg[0] & ( !UD1_virtual_state_cdr & ( WD1_sr[35] ) ) );


--ZC1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11 at LABCELL_X16_Y8_N57
ZC1L977 = ( VB1_read_latency_shift_reg[0] & ( (!LC1L34 & (!VB1_av_readdata_pre[18] & ((!ZB2L1) # (!VB4_av_readdata_pre[18])))) ) ) # ( !VB1_read_latency_shift_reg[0] & ( (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[18]))) ) );


--ZC1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12 at LABCELL_X13_Y6_N57
ZC1L978 = ( ZC1_av_ld_aligning_data & ( !ZC1_av_ld_byte3_data[2] ) ) # ( !ZC1_av_ld_aligning_data & ( (ZC1L977 & ((!LC1L33) # (!U1_avalon_readdata[2]))) ) );


--ZC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13 at MLABCELL_X15_Y8_N6
ZC1L983 = ( VB4_av_readdata_pre[20] & ( !LC1L34 & ( (!ZB2L1 & ((!VB1_av_readdata_pre[20]) # (!VB1_read_latency_shift_reg[0]))) ) ) ) # ( !VB4_av_readdata_pre[20] & ( !LC1L34 & ( (!VB1_av_readdata_pre[20]) # (!VB1_read_latency_shift_reg[0]) ) ) );


--ZC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14 at MLABCELL_X15_Y8_N39
ZC1L984 = ( U1_avalon_readdata[4] & ( LC1L33 & ( (!ZC1_av_ld_byte3_data[4] & ZC1_av_ld_aligning_data) ) ) ) # ( !U1_avalon_readdata[4] & ( LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L983))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[4])) ) ) ) # ( U1_avalon_readdata[4] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L983))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[4])) ) ) ) # ( !U1_avalon_readdata[4] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L983))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[4])) ) ) );


--ZC1L980 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~15 at LABCELL_X12_Y8_N36
ZC1L980 = ( ZB2L1 & ( VB1_av_readdata_pre[19] & ( (VB4_av_readdata_pre[19]) # (VB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2L1 & ( VB1_av_readdata_pre[19] & ( VB1_read_latency_shift_reg[0] ) ) ) # ( ZB2L1 & ( !VB1_av_readdata_pre[19] & ( VB4_av_readdata_pre[19] ) ) );


--ZC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16 at LABCELL_X12_Y8_N18
ZC1L981 = ( ZC1_av_ld_aligning_data & ( U1_avalon_readdata[3] & ( !ZC1_av_ld_byte3_data[3] ) ) ) # ( !ZC1_av_ld_aligning_data & ( U1_avalon_readdata[3] & ( (!LC1L33 & !ZC1L980) ) ) ) # ( ZC1_av_ld_aligning_data & ( !U1_avalon_readdata[3] & ( !ZC1_av_ld_byte3_data[3] ) ) ) # ( !ZC1_av_ld_aligning_data & ( !U1_avalon_readdata[3] & ( !ZC1L980 ) ) );


--ZC1L986 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~17 at LABCELL_X16_Y8_N12
ZC1L986 = ( VB1_read_latency_shift_reg[0] & ( (!LC1L34 & (!VB1_av_readdata_pre[21] & ((!ZB2L1) # (!VB4_av_readdata_pre[21])))) ) ) # ( !VB1_read_latency_shift_reg[0] & ( (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[21]))) ) );


--ZC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~18 at LABCELL_X17_Y6_N18
ZC1L987 = ( U1_avalon_readdata[5] & ( LC1L33 & ( (!ZC1_av_ld_byte3_data[5] & ZC1_av_ld_aligning_data) ) ) ) # ( !U1_avalon_readdata[5] & ( LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L986))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[5])) ) ) ) # ( U1_avalon_readdata[5] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L986))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[5])) ) ) ) # ( !U1_avalon_readdata[5] & ( !LC1L33 & ( (!ZC1_av_ld_aligning_data & ((ZC1L986))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[5])) ) ) );


--ZC1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19 at LABCELL_X16_Y8_N6
ZC1L989 = ( VB1_av_readdata_pre[22] & ( (!LC1L34 & (!VB1_read_latency_shift_reg[0] & ((!ZB2L1) # (!VB4_av_readdata_pre[22])))) ) ) # ( !VB1_av_readdata_pre[22] & ( (!LC1L34 & ((!ZB2L1) # (!VB4_av_readdata_pre[22]))) ) );


--ZC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20 at LABCELL_X13_Y6_N18
ZC1L990 = ( ZC1L989 & ( (!ZC1_av_ld_aligning_data & ((!U1_avalon_readdata[6]) # ((!LC1L33)))) # (ZC1_av_ld_aligning_data & (((!ZC1_av_ld_byte3_data[6])))) ) ) # ( !ZC1L989 & ( (ZC1_av_ld_aligning_data & !ZC1_av_ld_byte3_data[6]) ) );


--ZC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21 at LABCELL_X16_Y8_N27
ZC1L991 = ( LC1L33 & ( (((ZB2L1 & VB4_av_readdata_pre[23])) # (U1_avalon_readdata[7])) # (LC1L34) ) ) # ( !LC1L33 & ( ((ZB2L1 & VB4_av_readdata_pre[23])) # (LC1L34) ) );


--LC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~20 at LABCELL_X9_Y6_N30
LC1L14 = ( VB4_av_readdata_pre[2] & ( VB6_av_readdata_pre[2] & ( (!ZB2L1 & (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2])))) ) ) ) # ( !VB4_av_readdata_pre[2] & ( VB6_av_readdata_pre[2] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]))) ) ) ) # ( VB4_av_readdata_pre[2] & ( !VB6_av_readdata_pre[2] & ( (!ZB2L1 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]))) ) ) ) # ( !VB4_av_readdata_pre[2] & ( !VB6_av_readdata_pre[2] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2]) ) ) );


--LC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~21 at LABCELL_X16_Y6_N24
LC1L15 = ( U1_avalon_readdata[2] & ( ((SB2_mem[0][42] & UB1_data_reg[2])) # (NC2L15) ) ) # ( !U1_avalon_readdata[2] & ( (SB2_mem[0][42] & UB1_data_reg[2]) ) );


--LC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~22 at LABCELL_X9_Y6_N0
LC1L17 = ( VB4_av_readdata_pre[3] & ( VB6_av_readdata_pre[3] & ( (!VB6_read_latency_shift_reg[0] & (!ZB2L1 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3])))) ) ) ) # ( !VB4_av_readdata_pre[3] & ( VB6_av_readdata_pre[3] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3]))) ) ) ) # ( VB4_av_readdata_pre[3] & ( !VB6_av_readdata_pre[3] & ( (!ZB2L1 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3]))) ) ) ) # ( !VB4_av_readdata_pre[3] & ( !VB6_av_readdata_pre[3] & ( (!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[3]) ) ) );


--LC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~23 at LABCELL_X16_Y6_N42
LC1L18 = ( U1_avalon_readdata[3] & ( ((SB2_mem[0][42] & UB1_data_reg[3])) # (NC2L15) ) ) # ( !U1_avalon_readdata[3] & ( (SB2_mem[0][42] & UB1_data_reg[3]) ) );


--LC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24 at LABCELL_X9_Y6_N48
LC1L20 = ( VB4_av_readdata_pre[4] & ( VB1_av_readdata_pre[4] & ( (!VB1_read_latency_shift_reg[0] & (!ZB2L1 & ((!VB6_read_latency_shift_reg[0]) # (!VB6_av_readdata_pre[4])))) ) ) ) # ( !VB4_av_readdata_pre[4] & ( VB1_av_readdata_pre[4] & ( (!VB1_read_latency_shift_reg[0] & ((!VB6_read_latency_shift_reg[0]) # (!VB6_av_readdata_pre[4]))) ) ) ) # ( VB4_av_readdata_pre[4] & ( !VB1_av_readdata_pre[4] & ( (!ZB2L1 & ((!VB6_read_latency_shift_reg[0]) # (!VB6_av_readdata_pre[4]))) ) ) ) # ( !VB4_av_readdata_pre[4] & ( !VB1_av_readdata_pre[4] & ( (!VB6_read_latency_shift_reg[0]) # (!VB6_av_readdata_pre[4]) ) ) );


--LC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~25 at LABCELL_X16_Y6_N45
LC1L21 = ( UB1_data_reg[4] & ( ((NC2L15 & U1_avalon_readdata[4])) # (SB2_mem[0][42]) ) ) # ( !UB1_data_reg[4] & ( (NC2L15 & U1_avalon_readdata[4]) ) );


--LC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~26 at LABCELL_X9_Y6_N18
LC1L27 = ( VB4_av_readdata_pre[6] & ( VB6_av_readdata_pre[6] & ( (!ZB2L1 & (!VB6_read_latency_shift_reg[0] & ((!VB1_av_readdata_pre[6]) # (!VB1_read_latency_shift_reg[0])))) ) ) ) # ( !VB4_av_readdata_pre[6] & ( VB6_av_readdata_pre[6] & ( (!VB6_read_latency_shift_reg[0] & ((!VB1_av_readdata_pre[6]) # (!VB1_read_latency_shift_reg[0]))) ) ) ) # ( VB4_av_readdata_pre[6] & ( !VB6_av_readdata_pre[6] & ( (!ZB2L1 & ((!VB1_av_readdata_pre[6]) # (!VB1_read_latency_shift_reg[0]))) ) ) ) # ( !VB4_av_readdata_pre[6] & ( !VB6_av_readdata_pre[6] & ( (!VB1_av_readdata_pre[6]) # (!VB1_read_latency_shift_reg[0]) ) ) );


--LC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~27 at MLABCELL_X15_Y6_N48
LC1L28 = ( U1_avalon_readdata[6] & ( ((UB1_data_reg[6] & SB2_mem[0][42])) # (NC2L15) ) ) # ( !U1_avalon_readdata[6] & ( (UB1_data_reg[6] & SB2_mem[0][42]) ) );


--ZC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~11 at MLABCELL_X15_Y8_N30
ZC1L924 = ( SB2_mem[0][42] & ( NC2L15 & ( (UB1_data_reg[8]) # (U1_avalon_readdata[8]) ) ) ) # ( !SB2_mem[0][42] & ( NC2L15 & ( U1_avalon_readdata[8] ) ) ) # ( SB2_mem[0][42] & ( !NC2L15 & ( UB1_data_reg[8] ) ) );


--ZC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~12 at MLABCELL_X15_Y8_N57
ZC1L925 = ( VB4_av_readdata_pre[8] & ( UB1L36 & ( (!ZC1L922 & (!ZC1L924 & !ZB2L1)) ) ) ) # ( !VB4_av_readdata_pre[8] & ( UB1L36 & ( (!ZC1L922 & !ZC1L924) ) ) ) # ( VB4_av_readdata_pre[8] & ( !UB1L36 & ( (!ZC1L922 & !ZB2L1) ) ) ) # ( !VB4_av_readdata_pre[8] & ( !UB1L36 & ( !ZC1L922 ) ) );


--ZC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13 at MLABCELL_X15_Y8_N27
ZC1L926 = ( ZC1L892 & ( (!ZC1L706) # (ZC1_av_ld_byte2_data[0]) ) ) # ( !ZC1L892 & ( (ZC1_av_ld_byte2_data[0] & ZC1L706) ) );


--ZC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14 at LABCELL_X17_Y6_N57
ZC1L929 = ( NC2L15 & ( ((SB2_mem[0][42] & UB1_data_reg[9])) # (U1_avalon_readdata[9]) ) ) # ( !NC2L15 & ( (SB2_mem[0][42] & UB1_data_reg[9]) ) );


--ZC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15 at LABCELL_X17_Y6_N9
ZC1L930 = ( !ZC1L927 & ( (!ZB2L1 & ((!UB1L36) # ((!ZC1L929)))) # (ZB2L1 & (!VB4_av_readdata_pre[9] & ((!UB1L36) # (!ZC1L929)))) ) );


--ZC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~16 at LABCELL_X17_Y8_N57
ZC1L931 = ( ZC1_av_ld_byte2_data[1] & ( (ZC1L706) # (ZC1L892) ) ) # ( !ZC1_av_ld_byte2_data[1] & ( (ZC1L892 & !ZC1L706) ) );


--ZC1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~17 at MLABCELL_X15_Y6_N54
ZC1L934 = ( UB1_data_reg[10] & ( ((U1_avalon_readdata[10] & NC2L15)) # (SB2_mem[0][42]) ) ) # ( !UB1_data_reg[10] & ( (U1_avalon_readdata[10] & NC2L15) ) );


--ZC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~18 at LABCELL_X13_Y8_N51
ZC1L935 = ( VB4_av_readdata_pre[10] & ( UB1L36 & ( (!ZC1L932 & (!ZC1L934 & !ZB2L1)) ) ) ) # ( !VB4_av_readdata_pre[10] & ( UB1L36 & ( (!ZC1L932 & !ZC1L934) ) ) ) # ( VB4_av_readdata_pre[10] & ( !UB1L36 & ( (!ZC1L932 & !ZB2L1) ) ) ) # ( !VB4_av_readdata_pre[10] & ( !UB1L36 & ( !ZC1L932 ) ) );


--ZC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~19 at LABCELL_X17_Y8_N24
ZC1L936 = (!ZC1L706 & (ZC1L892)) # (ZC1L706 & ((ZC1_av_ld_byte2_data[2])));


--ZC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20 at MLABCELL_X15_Y8_N18
ZC1L942 = ( NC2L15 & ( ((SB2_mem[0][42] & UB1_data_reg[12])) # (U1_avalon_readdata[12]) ) ) # ( !NC2L15 & ( (SB2_mem[0][42] & UB1_data_reg[12]) ) );


--ZC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21 at MLABCELL_X15_Y8_N21
ZC1L943 = ( VB4_av_readdata_pre[12] & ( ((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[12])) # (ZB2L1) ) ) # ( !VB4_av_readdata_pre[12] & ( (VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[12]) ) );


--ZC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~22 at MLABCELL_X15_Y8_N0
ZC1L944 = ( ZC1_av_ld_aligning_data & ( ZC1L942 & ( !ZC1_av_ld_byte2_data[4] ) ) ) # ( !ZC1_av_ld_aligning_data & ( ZC1L942 & ( (!ZC1L943 & !UB1L36) ) ) ) # ( ZC1_av_ld_aligning_data & ( !ZC1L942 & ( !ZC1_av_ld_byte2_data[4] ) ) ) # ( !ZC1_av_ld_aligning_data & ( !ZC1L942 & ( !ZC1L943 ) ) );


--ZC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23 at LABCELL_X17_Y6_N48
ZC1L938 = ( SB2_mem[0][42] & ( ((NC2L15 & U1_avalon_readdata[11])) # (UB1_data_reg[11]) ) ) # ( !SB2_mem[0][42] & ( (NC2L15 & U1_avalon_readdata[11]) ) );


--ZC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24 at LABCELL_X17_Y6_N6
ZC1L939 = (!ZB2L1 & (UB1L36 & (ZC1L938))) # (ZB2L1 & (((UB1L36 & ZC1L938)) # (VB4_av_readdata_pre[11])));


--ZC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~25 at LABCELL_X17_Y8_N27
ZC1L940 = ( ZC1_av_ld_byte2_data[3] & ( (ZC1L892) # (ZC1L706) ) ) # ( !ZC1_av_ld_byte2_data[3] & ( (!ZC1L706 & ZC1L892) ) );


--ZC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~26 at LABCELL_X16_Y6_N15
ZC1L946 = ( U1_avalon_readdata[13] & ( ((SB2_mem[0][42] & UB1_data_reg[13])) # (NC2L15) ) ) # ( !U1_avalon_readdata[13] & ( (SB2_mem[0][42] & UB1_data_reg[13]) ) );


--ZC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~27 at LABCELL_X12_Y8_N48
ZC1L947 = ( VB1_av_readdata_pre[13] & ( ((ZB2L1 & VB4_av_readdata_pre[13])) # (VB1_read_latency_shift_reg[0]) ) ) # ( !VB1_av_readdata_pre[13] & ( (ZB2L1 & VB4_av_readdata_pre[13]) ) );


--ZC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~28 at LABCELL_X17_Y8_N33
ZC1L948 = ( ZC1L947 & ( (ZC1_av_ld_aligning_data & !ZC1_av_ld_byte2_data[5]) ) ) # ( !ZC1L947 & ( (!ZC1_av_ld_aligning_data & ((!UB1L36) # ((!ZC1L946)))) # (ZC1_av_ld_aligning_data & (((!ZC1_av_ld_byte2_data[5])))) ) );


--ZC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29 at LABCELL_X16_Y6_N27
ZC1L950 = ( U1_avalon_readdata[14] & ( ((SB2_mem[0][42] & UB1_data_reg[14])) # (NC2L15) ) ) # ( !U1_avalon_readdata[14] & ( (SB2_mem[0][42] & UB1_data_reg[14]) ) );


--ZC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30 at LABCELL_X9_Y8_N54
ZC1L951 = ( VB4_av_readdata_pre[14] & ( ((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[14])) # (ZB2L1) ) ) # ( !VB4_av_readdata_pre[14] & ( (VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[14]) ) );


--ZC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31 at LABCELL_X17_Y8_N54
ZC1L952 = ( UB1L36 & ( (!ZC1_av_ld_aligning_data & (((!ZC1L950 & !ZC1L951)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte2_data[6])) ) ) # ( !UB1L36 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L951))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte2_data[6])) ) );


--ZC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~32 at MLABCELL_X15_Y4_N9
ZC1L954 = ( UB1_data_reg[15] & ( U1_avalon_readdata[15] & ( (NC2L15) # (SB2_mem[0][42]) ) ) ) # ( !UB1_data_reg[15] & ( U1_avalon_readdata[15] & ( NC2L15 ) ) ) # ( UB1_data_reg[15] & ( !U1_avalon_readdata[15] & ( SB2_mem[0][42] ) ) );


--ZC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~33 at LABCELL_X16_Y7_N45
ZC1L955 = ( VB4_av_readdata_pre[15] & ( ((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[15])) # (ZB2L1) ) ) # ( !VB4_av_readdata_pre[15] & ( (VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[15]) ) );


--ZC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~34 at LABCELL_X17_Y8_N30
ZC1L956 = ( ZC1_av_ld_byte2_data[7] & ( (!ZC1_av_ld_aligning_data & (!ZC1L955 & ((!UB1L36) # (!ZC1L954)))) ) ) # ( !ZC1_av_ld_byte2_data[7] & ( ((!ZC1L955 & ((!UB1L36) # (!ZC1L954)))) # (ZC1_av_ld_aligning_data) ) );


--ZC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X24_Y8_N54
ZC1L217 = ( ZC1_D_iw[14] & ( ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & (ZC1_D_iw[11] & !ZC1_D_iw[12]))) ) ) ) # ( ZC1_D_iw[14] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & !ZC1_D_iw[12])) ) ) ) # ( !ZC1_D_iw[14] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & ((!ZC1_D_iw[12]) # (ZC1_D_iw[11])))) ) ) );


--ZC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X19_Y5_N57
ZC1L205 = ( ZC1_D_iw[2] & ( (ZC1_D_iw[4] & (!ZC1_D_iw[0] & (ZC1_D_iw[1] & !ZC1_D_iw[3]))) ) ) # ( !ZC1_D_iw[2] & ( (ZC1_D_iw[4] & (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & !ZC1_D_iw[3]))) ) );


--ZC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X22_Y4_N0
ZC1L206 = ( ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (ZC1_D_iw[16] & (!ZC1_D_iw[12] & ZC1_D_iw[14]))) ) ) ) # ( !ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[12] & !ZC1_D_iw[14])) ) ) ) # ( !ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[12] & ZC1_D_iw[14])) ) ) );


--ZC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X21_Y6_N15
ZC1L244 = ( ZC1_D_iw[14] & ( !ZC1_D_iw[12] & ( (ZC1_D_iw[13] & (!ZC1_D_iw[16] $ (!ZC1_D_iw[15]))) ) ) );


--ZC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X24_Y8_N57
ZC1L245 = ( ZC1_D_iw[15] & ( ZC1_D_iw[14] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & (!ZC1_D_iw[12] & ZC1_D_iw[11]))) ) ) ) # ( ZC1_D_iw[15] & ( !ZC1_D_iw[14] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & !ZC1_D_iw[12])) ) ) ) # ( !ZC1_D_iw[15] & ( !ZC1_D_iw[14] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & ((!ZC1_D_iw[12]) # (ZC1_D_iw[11])))) ) ) );


--ZC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X19_Y5_N54
ZC1L233 = ( ZC1_D_iw[2] & ( (ZC1_D_iw[0] & (ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3])))) ) ) # ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[4] & (ZC1_D_iw[0] & ZC1_D_iw[1])) ) );


--ZC1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X18_Y5_N9
ZC1L790 = ( !ZC1_D_iw[1] & ( (ZC1_D_iw[2] & (ZC1_D_iw[0] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3])))) ) );


--ZC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X18_Y7_N12
ZC1L218 = ( ZC1_D_iw[4] & ( ZC1_D_iw[2] & ( (ZC1_D_iw[3] & (!ZC1_D_iw[5] & ZC1_D_iw[0])) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (ZC1_D_iw[5] & ((!ZC1_D_iw[1] & ((ZC1_D_iw[0]))) # (ZC1_D_iw[1] & (!ZC1_D_iw[3] & !ZC1_D_iw[0])))) ) ) );


--ZC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X18_Y7_N48
ZC1L219 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[5] & (!ZC1_D_iw[1] $ (!ZC1_D_iw[0]))) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[5] & (ZC1_D_iw[3] & (!ZC1_D_iw[1] $ (!ZC1_D_iw[0])))) ) ) );


--ZC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X18_Y7_N6
ZC1L220 = ( ZC1_D_iw[0] & ( ZC1_D_iw[4] & ( (ZC1_D_iw[5] & ((!ZC1_D_iw[2] & (!ZC1_D_iw[1])) # (ZC1_D_iw[2] & ((ZC1_D_iw[3]))))) ) ) ) # ( !ZC1_D_iw[0] & ( ZC1_D_iw[4] & ( (ZC1_D_iw[5] & (ZC1_D_iw[3] & (!ZC1_D_iw[1] $ (ZC1_D_iw[2])))) ) ) );


--ZC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at MLABCELL_X21_Y6_N54
ZC1L226 = ( ZC1_D_iw[13] & ( ZC1_D_iw[12] & ( (!ZC1_D_iw[14] & (!ZC1_D_iw[15] & (ZC1_D_iw[11] & ZC1_D_iw[16]))) ) ) ) # ( ZC1_D_iw[13] & ( !ZC1_D_iw[12] & ( (!ZC1_D_iw[15] & (ZC1_D_iw[16] & ((!ZC1_D_iw[14]) # (!ZC1_D_iw[11])))) ) ) );


--ZC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X22_Y4_N12
ZC1L227 = ( ZC1_D_iw[11] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[15] & ((!ZC1_D_iw[14] & (!ZC1_D_iw[13])) # (ZC1_D_iw[14] & ((ZC1_D_iw[12]))))) # (ZC1_D_iw[15] & (ZC1_D_iw[12] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[13])))) ) ) ) # ( !ZC1_D_iw[11] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[12] $ (((!ZC1_D_iw[15]) # (!ZC1_D_iw[14]))))) # (ZC1_D_iw[13] & (ZC1_D_iw[15] & ((ZC1_D_iw[14])))) ) ) ) # ( ZC1_D_iw[11] & ( !ZC1_D_iw[16] & ( (!ZC1_D_iw[12] & (ZC1_D_iw[15] & ((!ZC1_D_iw[13]) # (!ZC1_D_iw[14])))) # (ZC1_D_iw[12] & (ZC1_D_iw[13])) ) ) ) # ( !ZC1_D_iw[11] & ( !ZC1_D_iw[16] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[15] & (!ZC1_D_iw[12] $ (ZC1_D_iw[14])))) # (ZC1_D_iw[13] & (ZC1_D_iw[15] & (!ZC1_D_iw[12] & !ZC1_D_iw[14]))) ) ) );


--ZC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X22_Y4_N54
ZC1L228 = ( ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[16] & (!ZC1_D_iw[12] & ZC1_D_iw[14]))) ) ) ) # ( ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (ZC1_D_iw[16] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[12])))) ) ) ) # ( !ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (ZC1_D_iw[16] & ZC1_D_iw[12])) ) ) );


--ZC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X22_Y4_N24
ZC1L229 = ( ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[12] & !ZC1_D_iw[14])) ) ) ) # ( !ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (!ZC1_D_iw[16] & (!ZC1_D_iw[12] & !ZC1_D_iw[14]))) ) ) ) # ( ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (!ZC1_D_iw[16] & (ZC1_D_iw[12] & ZC1_D_iw[14]))) ) ) ) # ( !ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[16] & (!ZC1_D_iw[12] $ (ZC1_D_iw[14])))) ) ) );


--ZC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X22_Y4_N6
ZC1L230 = ( ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (ZC1_D_iw[16] & (ZC1_D_iw[12] & !ZC1_D_iw[14])) ) ) ) # ( !ZC1_D_iw[11] & ( ZC1_D_iw[15] & ( (ZC1_D_iw[16] & ((!ZC1_D_iw[12] & ((ZC1_D_iw[14]))) # (ZC1_D_iw[12] & (!ZC1_D_iw[13] & !ZC1_D_iw[14])))) ) ) ) # ( ZC1_D_iw[11] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & (ZC1_D_iw[16] & (ZC1_D_iw[12] & ZC1_D_iw[14]))) ) ) );


--ZC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X19_Y5_N30
ZC1L201 = ( ZC1_D_iw[4] & ( ZC1_D_iw[1] & ( (ZC1_D_iw[3] & (!ZC1_D_iw[0] & (!ZC1_D_iw[2] $ (!ZC1_D_iw[5])))) ) ) ) # ( !ZC1_D_iw[4] & ( ZC1_D_iw[1] & ( (ZC1_D_iw[2] & !ZC1_D_iw[0]) ) ) ) # ( ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[2] & (!ZC1_D_iw[5] & (ZC1_D_iw[3] & !ZC1_D_iw[0]))) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[1] & ( (!ZC1_D_iw[2] & (!ZC1_D_iw[0] & ((ZC1_D_iw[3]) # (ZC1_D_iw[5])))) ) ) );


--ZC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X18_Y7_N18
ZC1L202 = ( ZC1_D_iw[4] & ( ZC1_D_iw[2] & ( (ZC1_D_iw[3] & (ZC1_D_iw[1] & (!ZC1_D_iw[5] & !ZC1_D_iw[0]))) ) ) ) # ( !ZC1_D_iw[4] & ( ZC1_D_iw[2] & ( (ZC1_D_iw[1] & !ZC1_D_iw[0]) ) ) ) # ( ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (ZC1_D_iw[3] & (!ZC1_D_iw[1] & (!ZC1_D_iw[5] & !ZC1_D_iw[0]))) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & ((ZC1_D_iw[5]) # (ZC1_D_iw[3])))) ) ) );


--ZC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at MLABCELL_X21_Y9_N45
ZC1L203 = ( ZC1L201 & ( ZC1L204 ) ) # ( ZC1L201 & ( !ZC1L204 & ( ZC1L202 ) ) ) # ( !ZC1L201 & ( !ZC1L204 & ( ZC1L202 ) ) );


--ZC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X19_Y5_N15
ZC1L207 = ( ZC1_D_iw[2] & ( (!ZC1_D_iw[4] & (!ZC1_D_iw[0] & (ZC1_D_iw[1] & ZC1_D_iw[3]))) ) ) # ( !ZC1_D_iw[2] & ( (!ZC1_D_iw[4] & (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & ZC1_D_iw[3]))) ) );


--ZC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at MLABCELL_X21_Y6_N24
ZC1L204 = ( !ZC1_D_iw[13] & ( !ZC1_D_iw[12] & ( (!ZC1_D_iw[11] & ((!ZC1_D_iw[16] & (ZC1_D_iw[14])) # (ZC1_D_iw[16] & ((!ZC1_D_iw[15]))))) ) ) );


--ZC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y5_N18
ZC1L235 = ( ZC1L234 & ( ZC1_D_iw[2] ) ) # ( !ZC1L234 & ( ZC1_D_iw[2] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & ((ZC1_D_iw[4]) # (ZC1_D_iw[3])))) ) ) ) # ( ZC1L234 & ( !ZC1_D_iw[2] ) );


--ZC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X18_Y5_N54
ZC1L236 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & ZC1_D_iw[2])) ) ) ) # ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & (ZC1_D_iw[3] & ZC1_D_iw[2]))) ) ) );


--ZC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at MLABCELL_X21_Y6_N42
ZC1L249 = ( !ZC1_D_iw[13] & ( ZC1_D_iw[12] & ( (!ZC1_D_iw[14] & (((!ZC1_D_iw[16])))) # (ZC1_D_iw[14] & (((ZC1_D_iw[11] & !ZC1_D_iw[16])) # (ZC1_D_iw[15]))) ) ) );


--ZC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X24_Y6_N57
ZC1L250 = ( ZC1L249 & ( ZC1L594 ) );


--ZC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at MLABCELL_X21_Y6_N36
ZC1L251 = ( !ZC1_D_iw[13] & ( ZC1_D_iw[12] & ( (ZC1_D_iw[15] & (!ZC1_D_iw[16] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[11])))) ) ) );


--DC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X13_Y5_N18
DC1L12 = ( DC1_write_accepted & ( ZC1_d_write & ( DC1L2 ) ) ) # ( !DC1_write_accepted & ( ZC1_d_write & ( (DC1L2 & (DB1_rst1 & ((!YB1L3) # (YB1L4)))) ) ) ) # ( DC1_write_accepted & ( !ZC1_d_write & ( DC1L2 ) ) );


--BB1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X10_Y4_N15
BB1L12 = !BB1_altera_reset_synchronizer_int_chain[3];


--DB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at MLABCELL_X3_Y1_N30
DB1L60 = AMPP_FUNCTION(!W1L88Q);


--SC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X17_Y7_N42
SC2L7 = !SC2L3;


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X13_Y7_N36
BC2L3 = ( !BC2L58 );


--SC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X12_Y7_N15
SC1L7 = !SC1L3;


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X12_Y7_N36
BC1L4 = ( !BC1L55 );


--HD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X6_Y6_N24
HD1L5 = ( !CD1_writedata[0] );


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X12_Y8_N51
VB1L23 = !MB1_b_full;


--HD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 at MLABCELL_X8_Y4_N21
HD1L7 = ( !CD1_writedata[1] );


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X9_Y4_N3
DB1L41 = AMPP_FUNCTION(!DB1_read);


--GE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X10_Y4_N36
GE2L4 = GND;


--DB1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X9_Y4_N12
DB1L113 = AMPP_FUNCTION(!DB1_write);


--A1L109 is ~GND at LABCELL_X4_Y4_N6
A1L109 = GND;


--DB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X3_Y1_N36
DB1L19 = AMPP_FUNCTION(!DB1_count[9]);


--ZC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X27_Y9_N36
ZC1L397 = ( !ZC1_E_shift_rot_cnt[0] );


--TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X7_Y5_N0
TD1L3 = !TD1L2;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--S1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X3_Y2_N14
--register power-up is low

S1_state[1] = AMPP_FUNCTION(A1L5, S1L20, A1L8, GND);


--S1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N41
--register power-up is low

S1_state[4] = AMPP_FUNCTION(A1L5, S1L23, A1L8, GND);


--S1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y2_N58
--register power-up is low

S1_state[6] = AMPP_FUNCTION(A1L5, S1L25, A1L8, GND);


--S1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y2_N5
--register power-up is low

S1_state[11] = AMPP_FUNCTION(A1L5, S1L29, A1L8, GND);


--S1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y2_N20
--register power-up is low

S1_state[13] = AMPP_FUNCTION(A1L5, S1L31, A1L8, GND);


--Q1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X4_Y2_N26
--register power-up is low

Q1_irsr_reg[0] = AMPP_FUNCTION(A1L5, Q1L80, Q1_irsr_reg[1], !Q1_clr_reg, !S1_state[3], Q1L69);


--Q1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X4_Y2_N31
--register power-up is low

Q1_irsr_reg[1] = AMPP_FUNCTION(A1L5, Q1L82, Q1_irsr_reg[2], !Q1_clr_reg, !S1_state[3], Q1L69);


--S1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X6_Y2_N50
--register power-up is low

S1_tms_cnt[2] = AMPP_FUNCTION(A1L5, S1L38, !A1L8, GND);


--S1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X6_Y2_N53
--register power-up is low

S1_tms_cnt[1] = AMPP_FUNCTION(A1L5, S1L40, !A1L8, GND);


--R1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X1_Y1_N36
R1L28 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[0], !A1L6, !R1_clear_signal, !S1_state[4], !R1_word_counter[1], !R1L6Q);


--Q1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X4_Y2_N48
Q1L76 = AMPP_FUNCTION(!GE2L4, !A1L6, !GE2L4, !Q1_virtual_ir_scan_reg, !S1_state[3], !Q1_irsr_reg[6], !S1_state[4]);


--Q1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

Q1_tdo = AMPP_FUNCTION(!A1L5, Q1L145);


--K1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y3_N50
--register power-up is low

K1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, Q1L116, !Q1_clr_reg, Q1L117);


--Q1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y2_N26
--register power-up is low

Q1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, Q1L22, S1_state[0], Q1L147);


--Q1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N32
--register power-up is low

Q1_clr_reg = AMPP_FUNCTION(A1L5, Q1L2, GND);


--S1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y2_N17
--register power-up is low

S1_state[0] = AMPP_FUNCTION(A1L5, S1L19, GND);


--S1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N5
--register power-up is low

S1_state[2] = AMPP_FUNCTION(A1L5, S1L21, GND);


--S1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X4_Y2_N8
--register power-up is low

S1_state[3] = AMPP_FUNCTION(A1L5, S1L22, GND);


--S1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X3_Y2_N2
--register power-up is low

S1_state[5] = AMPP_FUNCTION(A1L5, S1L24);


--S1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X2_Y2_N35
--register power-up is low

S1_state[7] = AMPP_FUNCTION(A1L5, S1L26, GND);


--S1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N38
--register power-up is low

S1_state[8] = AMPP_FUNCTION(A1L5, S1L27, GND);


--S1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X3_Y2_N11
--register power-up is low

S1_state[9] = AMPP_FUNCTION(A1L5, Q1L114, GND);


--S1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y2_N23
--register power-up is low

S1_state[10] = AMPP_FUNCTION(A1L5, S1L28, GND);


--S1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y2_N50
--register power-up is low

S1_state[12] = AMPP_FUNCTION(A1L5, S1L30, GND);


--S1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X3_Y2_N56
--register power-up is low

S1_state[14] = AMPP_FUNCTION(A1L5, S1L32, GND);


--S1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X3_Y2_N23
--register power-up is low

S1_state[15] = AMPP_FUNCTION(A1L5, Q1L147, GND);


--Q1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y2_N29
--register power-up is low

Q1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, Q1L55, !Q1_clr_reg, GND);


--K1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y3_N56
--register power-up is low

K1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, Q1L118, !Q1_clr_reg, Q1L117);


--Q1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y3_N26
--register power-up is low

Q1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, Q1L61, !Q1_clr_reg, Q1L59);


--Q1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y3_N35
--register power-up is low

Q1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, Q1L62, !Q1_clr_reg, Q1L59);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y2_N24
Q1L25 = AMPP_FUNCTION(!S1_state[3], !S1_state[4]);


--Q1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X2_Y2_N8
--register power-up is low

Q1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, Q1_irsr_reg[6], !Q1_clr_reg, GND, Q1L120);


--Q1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y2_N17
--register power-up is low

Q1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, Q1_irsr_reg[5], !Q1_clr_reg, GND, Q1L120);


--Q1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y2_N15
Q1L138 = AMPP_FUNCTION(!DB1_adapted_tdo, !Q1L65Q, !Q1_virtual_ir_tdo_sel_reg[1], !Q1_virtual_ir_tdo_sel_reg[0], !Q1_virtual_ir_scan_reg);


--Q1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X4_Y2_N28
--register power-up is low

Q1_irsr_reg[2] = AMPP_FUNCTION(A1L5, Q1L81, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X4_Y2_N50
--register power-up is low

Q1_irsr_reg[6] = AMPP_FUNCTION(A1L5, Q1L76, !Q1_clr_reg);


--Q1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y2_N55
--register power-up is low

Q1_irsr_reg[5] = AMPP_FUNCTION(A1L5, Q1L74, !Q1_clr_reg, GND);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N24
Q1L23 = AMPP_FUNCTION(!Q1_irsr_reg[5], !Q1_irsr_reg[6]);


--R1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y1_N32
--register power-up is low

R1_WORD_SR[0] = AMPP_FUNCTION(A1L5, R1L22, R1L17);


--Q1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X2_Y2_N36
Q1L139 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1L23, !Q1_irsr_reg[2], !Q1L65Q, !R1_WORD_SR[0], !Q1_irsr_reg[1]);


--Q1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y2_N6
Q1L140 = AMPP_FUNCTION(!DB1_adapted_tdo, !WD1_sr[0], !Q1_virtual_ir_scan_reg, !Q1_virtual_ir_tdo_sel_reg[1], !Q1_irsr_reg[6], !Q1_irsr_reg[5]);


--Q1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N2
--register power-up is low

Q1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, Q1L137, GND);


--Q1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N31
--register power-up is low

Q1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, Q1L31, Q1L25);


--Q1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N37
--register power-up is low

Q1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, Q1L13, Q1L9);


--Q1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X2_Y2_N12
Q1L141 = AMPP_FUNCTION(!Q1L65Q, !Q1_hub_minor_ver_reg[0], !Q1_design_hash_reg[0]);


--Q1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N33
Q1L142 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_irsr_reg[1]);


--Q1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y2_N48
Q1L143 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[6], !Q1_virtual_ir_scan_reg, !Q1_irsr_reg[5], !Q1_irsr_reg[2], !Q1L65Q);


--Q1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N0
Q1L144 = AMPP_FUNCTION(!Q1L142, !Q1L25, !S1_state[8], !Q1L141, !Q1_tdo_bypass_reg, !Q1L143);


--Q1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
Q1L145 = AMPP_FUNCTION(!Q1L144, !Q1L25, !Q1L138, !Q1L140, !Q1L139);


--Q1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N53
--register power-up is low

Q1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, Q1L38, !Q1_clr_reg, GND);


--Q1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N3
Q1L115 = AMPP_FUNCTION(!A1L8, !S1_state[2], !Q1_hub_mode_reg[1]);


--Q1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y3_N48
Q1L116 = AMPP_FUNCTION(!A1L8, !S1_state[4], !Q1L115, !Q1_irsr_reg[5], !Q1_irsr_reg[6], !A1L6);


--Q1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y2_N44
--register power-up is low

Q1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, Q1L21, S1_state[0], Q1L147);


--Q1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y2_N18
Q1L117 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[4], !S1_state[2], !A1L8, !S1_state[15], !Q1_virtual_dr_scan_reg);


--Q1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y2_N56
--register power-up is low

Q1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, Q1_jtag_ir_reg[2], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y2_N13
--register power-up is low

Q1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, Q1_jtag_ir_reg[5], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y2_N46
--register power-up is low

Q1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, Q1_jtag_ir_reg[4], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y2_N58
--register power-up is low

Q1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, Q1L90, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y2_N43
--register power-up is low

Q1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, Q1L87, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y2_N25
--register power-up is low

Q1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, Q1L100, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y2_N55
--register power-up is low

Q1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, Q1L98, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y2_N28
--register power-up is low

Q1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, Q1L96, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y2_N26
--register power-up is low

Q1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, Q1_jtag_ir_reg[7], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y2_N17
--register power-up is low

Q1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, Q1_jtag_ir_reg[6], S1_state[0], GND, S1_state[11]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y2_N15
Q1L20 = AMPP_FUNCTION(!Q1_jtag_ir_reg[8], !Q1_jtag_ir_reg[9], !Q1_jtag_ir_reg[7], !Q1_jtag_ir_reg[6], !Q1_jtag_ir_reg[5]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y2_N24
Q1L22 = AMPP_FUNCTION(!Q1_jtag_ir_reg[1], !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[2], !Q1L20, !Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[3]);


--Q1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X6_Y2_N6
Q1L147 = AMPP_FUNCTION(!A1L8, !S1_state[12], !S1_state[14]);


--Q1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y3_N1
--register power-up is low

Q1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, Q1L42, Q1_virtual_ir_scan_reg);


--Q1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y2_N48
Q1L2 = AMPP_FUNCTION(!Q1_hub_mode_reg[2], !S1_state[1]);


--S1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X6_Y2_N48
S1L19 = AMPP_FUNCTION(!A1L8, !S1_state[0], !S1_tms_cnt[2], !S1_state[9]);


--S1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y2_N15
S1L20 = AMPP_FUNCTION(!S1_state[8], !S1_state[1], !S1_state[15], !S1_state[0]);


--S1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y2_N18
S1L21 = AMPP_FUNCTION(!A1L8, !S1_state[8], !S1_state[15], !S1_state[1]);


--S1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at MLABCELL_X6_Y2_N36
S1L22 = AMPP_FUNCTION(!A1L8, !S1_state[2]);


--S1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y2_N27
S1L23 = AMPP_FUNCTION(!S1_state[3], !S1_state[4], !S1_state[7]);


--S1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at MLABCELL_X3_Y2_N0
S1L24 = AMPP_FUNCTION(!A1L8, !S1_state[3], !S1_state[4]);


--S1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X3_Y3_N0
S1L25 = AMPP_FUNCTION(!S1_state[5], !S1_state[6]);


--S1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y2_N36
S1L26 = AMPP_FUNCTION(!A1L8, !S1_state[6]);


--S1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at MLABCELL_X3_Y2_N30
S1L27 = AMPP_FUNCTION(!A1L8, !S1_state[5], !S1_state[7]);


--Q1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X6_Y2_N9
Q1L114 = AMPP_FUNCTION(!A1L8, !S1_state[2]);


--S1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at MLABCELL_X3_Y2_N21
S1L28 = AMPP_FUNCTION(!A1L8, !S1_state[9]);


--S1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X6_Y2_N33
S1L29 = AMPP_FUNCTION(!S1_state[10], !S1_state[11], !S1_state[14]);


--S1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X6_Y2_N30
S1L30 = AMPP_FUNCTION(!S1_state[10], !S1_state[11], !A1L8);


--S1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X6_Y2_N3
S1L31 = AMPP_FUNCTION(!S1_state[13], !S1_state[12]);


--S1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X6_Y2_N0
S1L32 = AMPP_FUNCTION(!S1_state[13], !A1L8);


--Q1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X2_Y2_N59
--register power-up is low

Q1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, Q1L126, !Q1_clr_reg, GND);


--Q1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X4_Y2_N9
Q1L53 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !Q1_shadow_irf_reg[1][0], !Q1_irsr_reg[1], !Q1_irsr_reg[5], !Q1_irsr_reg[2], !Q1_irsr_reg[0]);


--Q1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at MLABCELL_X3_Y3_N18
Q1L129 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[7], !A1L8, !S1_state[3], !S1_state[5]);


--Q1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y2_N57
Q1L54 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_shadow_irf_reg[1][0], !Q1_irsr_reg[1], !Q1_hub_mode_reg[1], !Q1_irf_reg[1][0], !Q1_irsr_reg[5]);


--Q1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X4_Y2_N12
Q1L55 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !Q1L54, !Q1_irsr_reg[0], !Q1L53, !Q1L129, !Q1_irsr_reg[6]);


--Q1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y3_N54
Q1L118 = AMPP_FUNCTION(!A1L8, !S1_state[4], !Q1L115, !Q1_irsr_reg[5], !Q1_irsr_reg[6], !A1L6);


--Q1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N44
--register power-up is low

Q1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, Q1L132, !Q1_clr_reg, Q1L130);


--Q1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y3_N24
Q1L61 = AMPP_FUNCTION(!Q1_shadow_irf_reg[2][0], !Q1L65Q, !Q1_hub_mode_reg[1]);


--S1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at MLABCELL_X3_Y3_N15
S1L33 = AMPP_FUNCTION(!S1_state[7], !S1_state[5]);


--Q1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X2_Y2_N57
Q1L58 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[5], !Q1_irsr_reg[6], !Q1_hub_mode_reg[1], !Q1_irsr_reg[2], !Q1L65Q);


--Q1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N51
Q1L59 = AMPP_FUNCTION(!A1L8, !S1L33, !Q1L58, !S1_state[3], !Q1_virtual_ir_scan_reg);


--Q1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N52
--register power-up is low

Q1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, Q1L133, !Q1_clr_reg, Q1L130);


--Q1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at MLABCELL_X3_Y3_N33
Q1L62 = AMPP_FUNCTION(!Q1_shadow_irf_reg[2][1], !Q1_irsr_reg[1], !Q1_hub_mode_reg[1]);


--Q1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y2_N47
--register power-up is low

Q1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, Q1L43, !Q1_clr_reg, Q1L120);


--Q1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X4_Y2_N20
--register power-up is low

Q1_irsr_reg[4] = AMPP_FUNCTION(A1L5, Q1L83, !Q1_clr_reg, Q1L69);


--Q1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X4_Y2_N24
Q1L80 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !Q1_irsr_reg[6], !WD1_ir_out[0], !Q1_hub_mode_reg[0], !Q1_irsr_reg[4]);


--Q1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X4_Y2_N22
--register power-up is low

Q1_irsr_reg[3] = AMPP_FUNCTION(A1L5, Q1L84, !Q1_clr_reg, Q1L69);


--Q1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X4_Y2_N33
Q1L68 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_irsr_reg[6], !Q1_irsr_reg[4], !Q1L71Q, !Q1_irsr_reg[5]);


--Q1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X4_Y2_N39
Q1L69 = AMPP_FUNCTION(!S1_state[4], !S1_state[3], !Q1_virtual_ir_scan_reg, !Q1L68);


--Q1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y2_N3
Q1L120 = AMPP_FUNCTION(!A1L8, !S1_state[7], !S1_state[5], !Q1_virtual_ir_scan_reg);


--Q1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X4_Y2_N27
Q1L81 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[3]);


--Q1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X4_Y2_N30
Q1L82 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_irsr_reg[6], !WD1_ir_out[1], !Q1_irsr_reg[4]);


--Q1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X2_Y2_N42
Q1L74 = AMPP_FUNCTION(!Q1_irsr_reg[6], !Q1_irsr_reg[5], !S1_state[3], !Q1_virtual_ir_scan_reg, !S1_state[4]);


--R1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y1_N13
--register power-up is low

R1_WORD_SR[1] = AMPP_FUNCTION(A1L5, R1L24, R1L17);


--R1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X1_Y2_N9
R1_clear_signal = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8]);


--R1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y1_N10
--register power-up is low

R1_word_counter[3] = AMPP_FUNCTION(A1L5, R1L10, GND, R1L8);


--R1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y1_N52
--register power-up is low

R1_word_counter[4] = AMPP_FUNCTION(A1L5, R1L11, GND, R1L8);


--R1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y1_N59
--register power-up is low

R1_word_counter[1] = AMPP_FUNCTION(A1L5, R1L12, GND, R1L8);


--R1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y1_N56
--register power-up is low

R1_word_counter[0] = AMPP_FUNCTION(A1L5, R1L13, GND, R1L8);


--R1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y1_N5
--register power-up is low

R1_word_counter[2] = AMPP_FUNCTION(A1L5, R1L14, GND, R1L8);


--R1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y1_N42
R1L21 = AMPP_FUNCTION(!R1_word_counter[2], !R1_word_counter[1], !R1_word_counter[0], !R1_word_counter[4]);


--R1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y1_N30
R1L22 = AMPP_FUNCTION(!R1L21, !R1_clear_signal, !R1_WORD_SR[1], !R1_word_counter[3], !S1_state[4]);


--R1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y2_N27
R1L17 = AMPP_FUNCTION(!Q1_virtual_dr_scan_reg, !S1_state[8], !S1_state[3], !Q1_virtual_ir_scan_reg, !S1_state[4]);


--Q1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N30
Q1L137 = AMPP_FUNCTION(!A1L6, !Q1_tdo_bypass_reg, !S1_state[4]);


--Q1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N34
--register power-up is low

Q1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, Q1L32, Q1L25);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N30
Q1L31 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[1]);


--Q1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y2_N6
Q1L4 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_dr_scan_reg);


--Q1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y1_N26
--register power-up is low

Q1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, Q1L109, GND, Q1L104);


--Q1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N46
--register power-up is low

Q1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, Q1L110, GND, Q1L104);


--Q1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y1_N56
--register power-up is low

Q1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, Q1L108, Q1L104);


--Q1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N26
--register power-up is low

Q1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, Q1L112, GND, Q1L104);


--Q1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y1_N41
--register power-up is low

Q1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, Q1L113, GND, Q1L104);


--Q1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N18
Q1L8 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y1_N21
Q1L12 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[3]);


--Q1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N40
--register power-up is low

Q1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, Q1L15, Q1L9);


--K1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X6_Y4_N25
--register power-up is low

K1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, Q1_identity_contrib_shift_reg[0], GND, K1L6);


--Q1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N36
Q1L13 = AMPP_FUNCTION(!Q1L8, !Q1L4, !Q1L12, !K1_sldfabric_ident_writedata[0], !Q1_design_hash_reg[1]);


--Q1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y2_N51
Q1L9 = AMPP_FUNCTION(!S1_state[3], !S1_state[4], !Q1_virtual_dr_scan_reg);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y2_N18
Q1L38 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1L23, !Q1_irsr_reg[2], !Q1L65Q, !Q1L120, !Q1_hub_mode_reg[1]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y2_N42
Q1L21 = AMPP_FUNCTION(!Q1_jtag_ir_reg[1], !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[2], !Q1L20, !Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[3]);


--Q1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N19
--register power-up is low

Q1_reset_ena_reg = AMPP_FUNCTION(A1L5, Q1L120, GND);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X4_Y2_N0
Q1L40 = AMPP_FUNCTION(!Q1_irsr_reg[6], !Q1_irsr_reg[2], !Q1_irsr_reg[1], !Q1_irsr_reg[5]);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y2_N39
Q1L41 = AMPP_FUNCTION(!Q1_hub_mode_reg[2], !Q1_hub_mode_reg[1], !Q1_reset_ena_reg, !Q1L40, !Q1_irsr_reg[0]);


--S1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X3_Y2_N8
--register power-up is low

S1_tms_cnt[0] = AMPP_FUNCTION(A1L5, S1L39, GND);


--S1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X6_Y2_N51
S1L38 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[1], !S1_tms_cnt[2]);


--Q1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y2_N33
Q1L123 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_mode_reg[1]);


--Q1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y2_N6
Q1L124 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_mode_reg[1], !Q1_irsr_reg[6], !Q1_irsr_reg[5]);


--Q1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at MLABCELL_X3_Y2_N9
Q1L125 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !S1_state[3], !Q1_irsr_reg[0]);


--Q1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N54
Q1L126 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1L27, !Q1L125, !Q1L124, !Q1_shadow_irf_reg[1][0], !Q1L123);


--Q1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N42
Q1L132 = AMPP_FUNCTION(!S1_state[3], !Q1L65Q, !Q1_irf_reg[2][0]);


--Q1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X4_Y2_N42
Q1L130 = AMPP_FUNCTION(!Q1_irsr_reg[6], !Q1_virtual_ir_scan_reg, !Q1_hub_mode_reg[1], !S1_state[3], !A1L8, !S1L33);


--Q1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y3_N51
Q1L133 = AMPP_FUNCTION(!Q1_irf_reg[2][1], !S1_state[3], !Q1_irsr_reg[1]);


--Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y2_N45
Q1L43 = AMPP_FUNCTION(!Q1_irsr_reg[6], !Q1_irsr_reg[5], !Q1_irsr_reg[2], !Q1L65Q, !Q1_irsr_reg[1]);


--Q1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X4_Y2_N18
Q1L83 = AMPP_FUNCTION(!Q1_irsr_reg[5], !S1_state[3]);


--Q1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X4_Y2_N21
Q1L84 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[4]);


--R1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y1_N19
--register power-up is low

R1_WORD_SR[2] = AMPP_FUNCTION(A1L5, R1L27, R1L17);


--R1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y1_N54
R1L23 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[0]);


--R1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y1_N12
R1L24 = AMPP_FUNCTION(!R1L6Q, !R1L23, !R1_WORD_SR[2], !R1_clear_signal, !S1_state[4], !R1_word_counter[1]);


--R1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y1_N6
R1L10 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[0], !R1L6Q, !R1_clear_signal, !R1_word_counter[4]);


--R1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y2_N54
R1L8 = AMPP_FUNCTION(!S1_state[3], !S1_state[8], !Q1_virtual_dr_scan_reg, !Q1_virtual_ir_scan_reg, !S1_state[4]);


--R1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y1_N48
R1L11 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[4], !R1_word_counter[2], !R1_word_counter[0], !R1_clear_signal, !R1_word_counter[1]);


--R1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y1_N27
R1L12 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[1], !R1_clear_signal);


--R1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y1_N0
R1L13 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[1], !R1_word_counter[0], !R1_word_counter[4], !R1_clear_signal, !R1L6Q);


--R1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y1_N24
R1L14 = AMPP_FUNCTION(!R1_word_counter[0], !R1_word_counter[1], !R1_word_counter[2], !R1_clear_signal);


--Q1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N13
--register power-up is low

Q1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, Q1L33, Q1L25);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N33
Q1L32 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[2]);


--Q1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y1_N48
Q1L109 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !R1_clear_signal);


--Q1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y2_N57
Q1L104 = AMPP_FUNCTION(!S1_state[3], !S1_state[8], !Q1_virtual_ir_scan_reg, !Q1_virtual_dr_scan_reg);


--Q1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y1_N51
Q1L110 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !R1_clear_signal, !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y1_N42
Q1L111 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[4], !R1_clear_signal, !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y1_N33
Q1L112 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !R1_clear_signal, !Q1_mixer_addr_reg_internal[1]);


--Q1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y1_N36
Q1L113 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[0], !R1_clear_signal, !Q1_mixer_addr_reg_internal[2]);


--Q1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y1_N12
Q1L14 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N1
--register power-up is low

Q1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, Q1L17, Q1L9);


--K1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X6_Y4_N28
--register power-up is low

K1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, Q1_identity_contrib_shift_reg[1], GND, K1L6);


--Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N39
Q1L15 = AMPP_FUNCTION(!Q1L8, !Q1L4, !Q1L14, !K1_sldfabric_ident_writedata[1], !Q1_design_hash_reg[2]);


--Q1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X6_Y4_N7
--register power-up is low

Q1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, Q1_identity_contrib_shift_reg[1], GND, Q1L46);


--K1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X4_Y2_N36
K1L6 = AMPP_FUNCTION(!Q1L40, !S1_state[4], !S1_state[8], !Q1_virtual_dr_scan_reg, !Q1_irsr_reg[0]);


--S1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X6_Y2_N21
S1L39 = AMPP_FUNCTION(!S1_tms_cnt[0], !A1L8);


--S1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X6_Y2_N18
S1L40 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[1]);


--R1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y1_N57
R1L25 = AMPP_FUNCTION(!R1_word_counter[2], !S1_state[4], !S1_state[8], !R1_word_counter[1], !Q1_virtual_ir_scan_reg);


--R1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y1_N37
--register power-up is low

R1_WORD_SR[3] = AMPP_FUNCTION(A1L5, R1L28, R1L17);


--R1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y1_N30
R1L26 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[4], !R1_word_counter[1], !R1L6Q);


--R1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X1_Y1_N18
R1L27 = AMPP_FUNCTION(!R1_WORD_SR[3], !R1L26, !S1_state[4], !R1_word_counter[0], !R1_clear_signal, !R1L25);


--Q1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N16
--register power-up is low

Q1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, Q1L34, Q1L25);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N12
Q1L33 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[3]);


--Q1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y1_N0
Q1L16 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N4
--register power-up is low

Q1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, Q1L19, Q1L9);


--K1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X6_Y4_N1
--register power-up is low

K1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, Q1_identity_contrib_shift_reg[2], GND, K1L6);


--Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N0
Q1L17 = AMPP_FUNCTION(!Q1L8, !Q1L4, !Q1_design_hash_reg[3], !K1_sldfabric_ident_writedata[2], !Q1L16);


--Q1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X6_Y4_N10
--register power-up is low

Q1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, Q1_identity_contrib_shift_reg[2], GND, Q1L46);


--Q1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N42
Q1L46 = AMPP_FUNCTION(!Q1L65Q, !Q1_irsr_reg[2], !Q1_virtual_dr_scan_reg, !Q1L23, !Q1_irsr_reg[1], !S1_state[4]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N15
Q1L34 = AMPP_FUNCTION(!S1_state[3], !A1L6);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y1_N9
Q1L18 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[3]);


--K1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X6_Y4_N4
--register power-up is low

K1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, K1L10, K1L6);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N3
Q1L19 = AMPP_FUNCTION(!Q1L8, !Q1L4, !Q1L18, !A1L6, !K1_sldfabric_ident_writedata[3]);


--Q1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X6_Y4_N55
--register power-up is low

Q1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, Q1L49, Q1L46);


--Q1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X6_Y4_N59
--register power-up is low

Q1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, Q1L46);


--Q1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y2_N57
Q1L90 = AMPP_FUNCTION(!Q1_jtag_ir_reg[3]);


--Q1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y2_N42
Q1L87 = AMPP_FUNCTION(!Q1_jtag_ir_reg[1]);






--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L87 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L87 = OUTPUT_BUFFER.O(.I(X1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L89 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L89 = OUTPUT_BUFFER.O(.I(X1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L91 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L91 = OUTPUT_BUFFER.O(.I(X1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L93 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L93 = OUTPUT_BUFFER.O(.I(X1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L95 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L95 = OUTPUT_BUFFER.O(.I(X1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L97 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L97 = OUTPUT_BUFFER.O(.I(X1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L99 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L99 = OUTPUT_BUFFER.O(.I(X1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L101 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L101 = OUTPUT_BUFFER.O(.I(X1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L103 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L103 = OUTPUT_BUFFER.O(.I(X1_data_out[8]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L105 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L105 = OUTPUT_BUFFER.O(.I(X1_data_out[9]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L78 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L78 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--UB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10]~feeder at MLABCELL_X15_Y5_N48
UB2L16 = ( ZC1_W_alu_result[10] );


--UB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8]~feeder at MLABCELL_X15_Y5_N15
UB2L13 = ( ZC1L803Q );


--UB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7]~feeder at MLABCELL_X15_Y5_N12
UB2L11 = ( ZC1_W_alu_result[7] );


--UB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5]~feeder at MLABCELL_X15_Y5_N6
UB2L8 = ( ZC1_W_alu_result[5] );


--UB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3]~feeder at MLABCELL_X21_Y5_N9
UB2L5 = ( ZC1_W_alu_result[3] );


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X1_Y3_N24
DB1L2 = AMPP_FUNCTION(!DB1_td_shift[0]);


--ZC1L1045 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X23_Y8_N27
ZC1L1045 = FD2_q_b[0];


--ZC1L1029 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X21_Y8_N27
ZC1L1029 = FD2_q_b[0];


--ZC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]~feeder at LABCELL_X22_Y7_N9
ZC1L675 = ZC1L62;


--ZC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~feeder at LABCELL_X22_Y7_N6
ZC1L686 = ( ZC1L66 );


--ZC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]~feeder at LABCELL_X22_Y7_N48
ZC1L684 = ZC1L74;


--ZC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]~feeder at LABCELL_X22_Y7_N51
ZC1L682 = ( ZC1L78 );


--ZC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~feeder at LABCELL_X22_Y7_N42
ZC1L680 = ZC1L82;


--ZC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]~feeder at LABCELL_X22_Y7_N24
ZC1L678 = ZC1L90;


--ZC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]~feeder at LABCELL_X22_Y7_N36
ZC1L688 = ( ZC1L94 );


--ZC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]~feeder at LABCELL_X22_Y7_N39
ZC1L692 = ZC1L98;


--ZC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]~feeder at LABCELL_X22_Y7_N15
ZC1L694 = ( ZC1L102 );


--ZC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]~feeder at LABCELL_X22_Y7_N54
ZC1L696 = ZC1L106;


--ZC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]~feeder at LABCELL_X22_Y7_N57
ZC1L699 = ZC1L110;


--ZC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~feeder at LABCELL_X22_Y7_N45
ZC1L671 = ( ZC1L114 );


--ZC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]~feeder at LABCELL_X22_Y7_N21
ZC1L673 = ZC1L118;


--ZC1L1031 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at MLABCELL_X21_Y8_N21
ZC1L1031 = FD2_q_b[1];


--ZC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X23_Y8_N48
ZC1L1047 = FD2_q_b[1];


--ZC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]~feeder at LABCELL_X19_Y6_N24
ZC1L1020 = ( FD2_q_b[1] );


--ZC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X23_Y8_N57
ZC1L1049 = FD2_q_b[2];


--ZC1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at MLABCELL_X21_Y8_N33
ZC1L1033 = FD2_q_b[2];


--ZC1L1035 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at MLABCELL_X21_Y8_N15
ZC1L1035 = FD2_q_b[3];


--ZC1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X23_Y8_N51
ZC1L1051 = FD2_q_b[3];


--ZC1L1037 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X21_Y8_N9
ZC1L1037 = FD2_q_b[4];


--ZC1L1053 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X23_Y8_N6
ZC1L1053 = FD2_q_b[4];


--ZC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~feeder at MLABCELL_X21_Y4_N12
ZC1L1024 = ( FD2_q_b[4] );


--ZC1L1055 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X23_Y8_N9
ZC1L1055 = FD2_q_b[5];


--ZC1L1039 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X21_Y8_N3
ZC1L1039 = FD2_q_b[5];


--ZC1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X21_Y8_N57
ZC1L1041 = FD2_q_b[6];


--ZC1L1057 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X23_Y8_N24
ZC1L1057 = ( FD2_q_b[6] );


--ZC1L1043 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X21_Y8_N39
ZC1L1043 = FD2_q_b[7];


--ZC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X23_Y8_N54
ZC1L1059 = FD2_q_b[7];


--DB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at LABCELL_X4_Y4_N27
DB1L100 = AMPP_FUNCTION(!DB1_td_shift[9]);


--DB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X4_Y4_N42
DB1L40 = AMPP_FUNCTION(!DB1_td_shift[9]);


--VD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at LABCELL_X1_Y5_N18
VD1L9 = WD1_sr[2];


--ZC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X27_Y7_N39
ZC1L540 = ( ZC1_D_iw[12] );


--ZC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X25_Y8_N42
ZC1L545 = ZC1_D_iw[14];


--ZC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X25_Y8_N3
ZC1L553 = ( ZC1_D_iw[17] );


--DB1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at LABCELL_X4_Y4_N24
DB1L102 = AMPP_FUNCTION(!DB1_td_shift[10]);


--DB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at LABCELL_X4_Y4_N15
DB1L112 = AMPP_FUNCTION(!DB1_td_shift[10]);


--ZC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]~feeder at LABCELL_X22_Y9_N3
ZC1L843 = ( ZC1L487Q );


--ZC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]~feeder at LABCELL_X27_Y6_N30
ZC1L530 = ( FD1_q_b[31] );


--ZC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~feeder at LABCELL_X27_Y6_N36
ZC1L528 = ( FD1_q_b[30] );


--ZC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~feeder at LABCELL_X27_Y6_N39
ZC1L524 = ( FD1_q_b[28] );


--VD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X2_Y4_N21
VD1L30 = ( WD1_sr[17] );


--VB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder at MLABCELL_X8_Y6_N21
VB4L19 = ( CD1_readdata[15] );


--U1L56 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5]~feeder at LABCELL_X17_Y6_N42
U1L56 = ( HE1_q_a[5] );


--U1L58 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6]~feeder at LABCELL_X16_Y6_N48
U1L58 = ( HE1_q_a[6] );


--VD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at MLABCELL_X3_Y4_N57
VD1L34 = ( WD1_sr[20] );


--U1L62 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9]~feeder at LABCELL_X17_Y6_N24
U1L62 = ( HE1_q_a[9] );


--DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at MLABCELL_X3_Y1_N18
DB1L15 = AMPP_FUNCTION(!DB1_count[6]);


--VD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X2_Y4_N12
VD1L44 = ( WD1_sr[27] );


--VB4L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at MLABCELL_X21_Y9_N30
VB4L33 = ( CD1_readdata[28] );


--DB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at MLABCELL_X3_Y1_N21
DB1L13 = AMPP_FUNCTION(!DB1_count[5]);


--VD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X1_Y5_N15
VD1L14 = WD1_sr[6];


--VD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X3_Y4_N36
VD1L47 = WD1_sr[29];


--VD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at LABCELL_X7_Y5_N24
VD1L52 = WD1_sr[32];


--U1L90 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0]~feeder at MLABCELL_X21_Y4_N48
U1L90 = UB2_data_reg[0];


--U1L92 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1]~feeder at MLABCELL_X21_Y4_N54
U1L92 = ( UB2_data_reg[1] );


--U1L94 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2]~feeder at LABCELL_X13_Y4_N24
U1L94 = UB2_data_reg[2];


--U1L96 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3]~feeder at MLABCELL_X21_Y4_N36
U1L96 = UB2_data_reg[3];


--U1L98 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4]~feeder at MLABCELL_X21_Y4_N45
U1L98 = ( UB2_data_reg[4] );


--DB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X4_Y4_N54
DB1L98 = AMPP_FUNCTION(!DB1_td_shift[8]);


--U1L100 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5]~feeder at LABCELL_X16_Y5_N3
U1L100 = ( UB2_data_reg[5] );


--U1L102 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6]~feeder at MLABCELL_X21_Y4_N27
U1L102 = ( UB2_data_reg[6] );


--U1L104 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7]~feeder at LABCELL_X16_Y5_N33
U1L104 = ( UB2_data_reg[7] );


--U1L106 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8]~feeder at LABCELL_X16_Y5_N51
U1L106 = ( UB2_data_reg[8] );


--VD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at MLABCELL_X3_Y4_N39
VD1L38 = WD1_sr[23];


--U1L108 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9]~feeder at LABCELL_X16_Y5_N54
U1L108 = ( UB2_data_reg[9] );


--U1L110 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10]~feeder at LABCELL_X16_Y5_N27
U1L110 = ( UB2_data_reg[10] );


--U1L114 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12]~feeder at LABCELL_X16_Y5_N42
U1L114 = UB2_data_reg[12];


--U1L112 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11]~feeder at LABCELL_X16_Y5_N39
U1L112 = UB2_data_reg[11];


--U1L116 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13]~feeder at LABCELL_X16_Y5_N18
U1L116 = UB2_data_reg[13];


--U1L118 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14]~feeder at LABCELL_X16_Y5_N15
U1L118 = ( UB2_data_reg[14] );


--U1L120 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15]~feeder at LABCELL_X16_Y5_N6
U1L120 = ( UB2_data_reg[15] );


--VD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X2_Y4_N18
VD1L40 = ( WD1_sr[24] );


--VD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N12
VD1L24 = WD1_sr[13];


--VD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X1_Y5_N42
VD1L22 = WD1_sr[12];


--VD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X1_Y5_N45
VD1L19 = WD1_sr[10];


--ZC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst~feeder at LABCELL_X24_Y5_N24
ZC1L393 = ( ZC1_R_valid );


--ZC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X27_Y7_N33
ZC1L538 = ( ZC1_D_iw[11] );


--ZC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X27_Y7_N51
ZC1L543 = ( ZC1_D_iw[13] );


--ZC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X27_Y7_N21
ZC1L548 = ( ZC1_D_iw[15] );


--ZC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X27_Y7_N3
ZC1L551 = ZC1_D_iw[16];


--ZC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X25_Y8_N27
ZC1L555 = ZC1_D_iw[18];


--ZC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X25_Y8_N24
ZC1L557 = ZC1_D_iw[19];


--ZC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X25_Y8_N0
ZC1L559 = ZC1_D_iw[20];


--ZC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X25_Y8_N45
ZC1L562 = ( ZC1_D_iw[21] );


--ZC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid~feeder at LABCELL_X19_Y7_N3
ZC1L310 = ( ZC1L705 );


--JD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder at LABCELL_X2_Y5_N12
JD1L3 = ( VD1_jdo[0] );


--ZC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X27_Y9_N39
ZC1L398 = ZC1_E_src2[0];


--TD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X6_Y5_N33
TD1L118 = VD1_jdo[34];


--JD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at MLABCELL_X3_Y5_N21
JD1L27 = ( VD1_jdo[17] );


--TD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X6_Y5_N48
TD1L84 = VD1_jdo[17];


--VB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X11_Y6_N12
VB1L5 = W1_ien_AE;


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X9_Y4_N27
VB1L3 = ( W1_ien_AF );


--JD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X2_Y5_N18
JD1L32 = ( VD1_jdo[20] );


--TD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X6_Y5_N57
TD1L91 = VD1_jdo[20];


--DB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X4_Y4_N12
DB1L110 = AMPP_FUNCTION(!DB1L108);


--TD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X4_Y5_N51
TD1L100 = VD1_jdo[25];


--JD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at MLABCELL_X3_Y5_N24
JD1L5 = ( VD1_jdo[1] );


--JD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X2_Y5_N21
JD1L9 = ( VD1_jdo[4] );


--TD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X4_Y5_N24
TD1L52 = ( VD1_jdo[4] );


--TD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder at MLABCELL_X8_Y5_N6
TD1L140 = TD1_jtag_ram_rd;


--TD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y5_N27
TD1L102 = VD1_jdo[26];


--TD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y5_N12
TD1L106 = VD1_jdo[28];


--JD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X2_Y5_N9
JD1L42 = ( VD1_jdo[27] );


--TD1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X6_Y5_N15
TD1L104 = VD1_jdo[27];


--BB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y4_N57
BB1L8 = ( BB1_altera_reset_synchronizer_int_chain[0] );


--CD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X9_Y5_N45
CD1L71 = ( HD1L10 );


--CD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X9_Y5_N3
CD1L79 = ( HD1L10 );


--CD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y5_N9
CD1L33 = ( HD1L10 );


--CD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y5_N24
CD1L41 = ( HD1L10 );


--CD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y6_N57
CD1L31 = ( HD1L10 );


--CD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y6_N39
CD1L77 = ( HD1L10 );


--CD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y6_N48
CD1L25 = ( HD1L10 );


--CD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X12_Y5_N51
CD1L27 = ( HD1L10 );


--CD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X10_Y5_N42
CD1L49 = HD1L10;


--CD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X10_Y5_N45
CD1L37 = HD1L10;


--CD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X10_Y5_N30
CD1L63 = HD1L10;


--CD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X10_Y5_N33
CD1L65 = HD1L10;


--CD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X10_Y5_N27
CD1L59 = HD1L10;


--CD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X10_Y5_N24
CD1L57 = HD1L10;


--CD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X10_Y5_N36
CD1L53 = HD1L10;


--CD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X10_Y5_N39
CD1L35 = HD1L10;


--CD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X10_Y5_N9
CD1L55 = HD1L10;


--CD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X10_Y5_N6
CD1L51 = HD1L10;


--CD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X10_Y5_N0
CD1L67 = HD1L10;


--CD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X10_Y5_N3
CD1L69 = HD1L10;


--CD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X10_Y5_N15
CD1L47 = HD1L10;


--CD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X10_Y5_N12
CD1L45 = HD1L10;


--CD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X10_Y5_N57
CD1L73 = HD1L10;


--CD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X10_Y5_N54
CD1L29 = HD1L10;


--CD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X10_Y5_N21
CD1L43 = HD1L10;


--CD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X10_Y5_N18
CD1L39 = HD1L10;


--CD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X10_Y5_N48
CD1L75 = HD1L10;


--CD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X10_Y5_N51
CD1L61 = HD1L10;


--JD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at MLABCELL_X3_Y5_N30
JD1L30 = ( VD1_jdo[19] );


--TD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X4_Y5_N18
TD1L89 = VD1_jdo[19];


--TD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X6_Y5_N51
TD1L86 = VD1_jdo[18];


--TD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X4_Y5_N45
TD1L54 = VD1_jdo[5];


--TD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X6_Y5_N45
TD1L108 = ( VD1_jdo[29] );


--TD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y5_N36
TD1L110 = VD1_jdo[30];


--JD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at MLABCELL_X3_Y5_N18
JD1L49 = ( VD1_jdo[31] );


--TD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X4_Y5_N12
TD1L112 = ( VD1_jdo[31] );


--TD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X6_Y5_N30
TD1L116 = ( VD1_jdo[33] );


--BB1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X10_Y4_N24
BB1L6 = ( GE1_altera_reset_synchronizer_int_chain_out );


--TD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X4_Y5_N21
TD1L96 = VD1_jdo[23];


--DB1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X4_Y4_N33
DB1L92 = AMPP_FUNCTION(!DB1_td_shift[5]);


--JD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X2_Y5_N36
JD1L12 = ( VD1_jdo[6] );


--TD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X4_Y5_N48
TD1L56 = VD1_jdo[6];


--VD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at LABCELL_X2_Y4_N9
VD1L50 = ( WD1_sr[31] );


--TD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X4_Y5_N39
TD1L82 = VD1_jdo[16];


--DB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X4_Y4_N48
DB1L94 = AMPP_FUNCTION(!DB1_td_shift[6]);


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at LABCELL_X4_Y4_N51
DB1L96 = AMPP_FUNCTION(!DB1_td_shift[7]);


--JD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at MLABCELL_X3_Y5_N15
JD1L14 = ( VD1_jdo[7] );


--JD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at MLABCELL_X3_Y5_N6
JD1L35 = ( VD1_jdo[22] );


--TD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X4_Y5_N42
TD1L94 = ( VD1_jdo[22] );


--JD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at MLABCELL_X3_Y5_N12
JD1L38 = ( VD1_jdo[24] );


--TD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X6_Y5_N54
TD1L98 = VD1_jdo[24];


--GE1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X10_Y4_N45
GE1L3 = ( GE1_altera_reset_synchronizer_int_chain[1] );


--TD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X6_Y5_N42
TD1L74 = ( VD1_jdo[14] );


--JD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at MLABCELL_X3_Y5_N9
JD1L16 = ( VD1_jdo[8] );


--JD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at MLABCELL_X3_Y5_N33
JD1L20 = ( VD1_jdo[11] );


--TD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X4_Y5_N30
TD1L71 = VD1_jdo[13];


--TD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X4_Y5_N33
TD1L69 = VD1_jdo[12];


--TD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X4_Y5_N3
TD1L62 = ( VD1_jdo[9] );


--TD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X4_Y5_N54
TD1L64 = VD1_jdo[10];


--VD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X2_Y4_N42
VD1L27 = ( WD1_sr[15] );


--VB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y6_N48
VB1L17 = ( A1L109 );


--VB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X11_Y6_N21
VB1L13 = ( A1L109 );


--VB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X9_Y6_N36
VB1L7 = A1L109;


--VB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X9_Y6_N24
VB1L11 = A1L109;


--VB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X9_Y6_N45
VB1L15 = A1L109;


--VB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X9_Y6_N6
VB1L9 = A1L109;


--NC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X16_Y4_N30
NC2L11 = A1L109;


--Q1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at MLABCELL_X6_Y2_N24
Q1L100 = AMPP_FUNCTION(!A1L6);


--Q1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y2_N54
Q1L98 = AMPP_FUNCTION(!Q1_jtag_ir_reg[9]);


--Q1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X6_Y2_N27
Q1L96 = AMPP_FUNCTION(!Q1_jtag_ir_reg[8]);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X2_Y3_N0
Q1L42 = AMPP_FUNCTION(!Q1L41);


--Q1L108 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder at LABCELL_X2_Y1_N54
Q1L108 = AMPP_FUNCTION(!Q1L111);


--K1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at MLABCELL_X6_Y4_N3
K1L10 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[3]);


--Q1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at MLABCELL_X6_Y4_N54
Q1L49 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[3]);


--DB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X9_Y4_N24
DB1L43 = AMPP_FUNCTION();


--WD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y3_N42
WD1L2 = VCC;


--HD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X9_Y5_N18
HD1L9 = VCC;


--GE1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y4_N42
GE1L5 = VCC;


--ZC1L803Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE at FF_X24_Y7_N16
--register power-up is low

ZC1L803Q = DFFEAS(ZC1L321, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1L811Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE at FF_X24_Y7_N31
--register power-up is low

ZC1L811Q = DFFEAS(ZC1L328, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L345,  );


--ZC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE at FF_X25_Y7_N52
--register power-up is low

ZC1L411Q = DFFEAS(ZC1L456, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[4],  ,  , ZC1_E_new_inst);


--ZC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X25_Y7_N19
--register power-up is low

ZC1L421Q = DFFEAS(ZC1L462, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[10],  ,  , ZC1_E_new_inst);


--ZC1L550Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~DUPLICATE at FF_X27_Y7_N4
--register power-up is low

ZC1L550Q = DFFEAS(ZC1L551, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[10],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L547Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~DUPLICATE at FF_X27_Y7_N22
--register power-up is low

ZC1L547Q = DFFEAS(ZC1L548, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[9],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L417Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE at FF_X25_Y7_N1
--register power-up is low

ZC1L417Q = DFFEAS(ZC1L459, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L497Q,  ,  , ZC1_E_new_inst);


--ZC1L542Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~DUPLICATE at FF_X27_Y7_N52
--register power-up is low

ZC1L542Q = DFFEAS(ZC1L543, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD2_q_b[7],  , ZC1L561, !ZC1_R_src2_use_imm);


--ZC1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X25_Y7_N31
--register power-up is low

ZC1L413Q = DFFEAS(ZC1L457, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L493Q,  ,  , ZC1_E_new_inst);


--ZC1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X25_Y7_N34
--register power-up is low

ZC1L415Q = DFFEAS(ZC1L458, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[6],  ,  , ZC1_E_new_inst);


--ZC1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X25_Y7_N22
--register power-up is low

ZC1L423Q = DFFEAS(ZC1L463, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[11],  ,  , ZC1_E_new_inst);


--ZC1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X25_Y7_N26
--register power-up is low

ZC1L427Q = DFFEAS(ZC1L466, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[14],  ,  , ZC1_E_new_inst);


--ZC1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X25_Y7_N28
--register power-up is low

ZC1L429Q = DFFEAS(ZC1L467, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[15],  ,  , ZC1_E_new_inst);


--ZC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X25_Y7_N49
--register power-up is low

ZC1L409Q = DFFEAS(ZC1L455, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[3],  ,  , ZC1_E_new_inst);


--ZC1L698Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE at FF_X22_Y7_N59
--register power-up is low

ZC1L698Q = DFFEAS(ZC1L699, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid, ZC1L50,  , !ZC1L702, ZC1L703);


--ZC1L280Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE at FF_X18_Y8_N1
--register power-up is low

ZC1L280Q = DFFEAS(ZC1L646, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L705,  ,  , ZC1L1072,  );


--ZC1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X25_Y6_N25
--register power-up is low

ZC1L432Q = DFFEAS(ZC1L469, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[17],  ,  , ZC1_E_new_inst);


--ZC1L911Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X18_Y6_N1
--register power-up is low

ZC1L911Q = DFFEAS(LC1L32, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1L908, ZC1_av_ld_byte1_data[7],  ,  , ZC1L1005);


--ZC1L396Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE at FF_X27_Y9_N40
--register power-up is low

ZC1L396Q = DFFEAS(ZC1L398, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L397,  ,  , !ZC1_E_new_inst);


--U1L49Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~DUPLICATE at FF_X16_Y6_N37
--register power-up is low

U1L49Q = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[0],  , BB1_r_sync_rst, VCC);


--ZC1L523Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X27_Y6_N40
--register power-up is low

ZC1L523Q = DFFEAS(ZC1L524, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  , ZC1L527,  );


--ZC1L511Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X27_Y6_N1
--register power-up is low

ZC1L511Q = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[17],  , ZC1L527, VCC);


--ZC1L487Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE at FF_X27_Y6_N34
--register power-up is low

ZC1L487Q = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , FD1_q_b[1],  , ZC1L527, VCC);


--U1L51Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1]~DUPLICATE at FF_X17_Y6_N1
--register power-up is low

U1L51Q = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[1],  , BB1_r_sync_rst, VCC);


--ZC1L451Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X25_Y6_N46
--register power-up is low

ZC1L451Q = DFFEAS(ZC1L483, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[31],  ,  , ZC1_E_new_inst);


--U1L68Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14]~DUPLICATE at FF_X16_Y6_N19
--register power-up is low

U1L68Q = DFFEAS( , GLOBAL(A1L23),  ,  , U1L48, HE1_q_a[14],  , BB1_r_sync_rst, VCC);


--ZC1L444Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X25_Y6_N17
--register power-up is low

ZC1L444Q = DFFEAS(ZC1L478, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[26],  ,  , ZC1_E_new_inst);


--ZC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X25_Y6_N52
--register power-up is low

ZC1L442Q = DFFEAS(ZC1L477, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[25],  ,  , ZC1_E_new_inst);


--ZC1L447Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X25_Y6_N41
--register power-up is low

ZC1L447Q = DFFEAS(ZC1L480, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1L523Q,  ,  , ZC1_E_new_inst);


--ZC1L437Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X25_Y6_N8
--register power-up is low

ZC1L437Q = DFFEAS(ZC1L473, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , ZC1_E_src1[21],  ,  , ZC1_E_new_inst);


--TD1L73Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE at FF_X6_Y5_N43
--register power-up is low

TD1L73Q = DFFEAS(TD1L74, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[11],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1L68Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE at FF_X4_Y5_N34
--register power-up is low

TD1L68Q = DFFEAS(TD1L69, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[9],  , TD1L88, !VD1_take_action_ocimem_b);


--TD1L115Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X6_Y5_N31
--register power-up is low

TD1L115Q = DFFEAS(TD1L116, GLOBAL(A1L23),  ,  , TD1L50, EE1_q_a[30],  , TD1L88, !VD1_take_action_ocimem_b);


--SB5L16Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X17_Y7_N34
--register power-up is low

SB5L16Q = DFFEAS(SB5L15, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X9_Y8_N49
--register power-up is low

SB1L6Q = DFFEAS(SB1L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X17_Y7_N11
--register power-up is low

VB5L3Q = DFFEAS(VB5L5, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L729Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X24_Y6_N58
--register power-up is low

ZC1L729Q = DFFEAS(ZC1L250, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L491Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]~DUPLICATE at FF_X25_Y7_N58
--register power-up is low

ZC1L491Q = DFFEAS(ZC1L746, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L501Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X27_Y7_N13
--register power-up is low

ZC1L501Q = DFFEAS(ZC1L751, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L499Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE at FF_X27_Y7_N16
--register power-up is low

ZC1L499Q = DFFEAS(ZC1L750, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L497Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE at FF_X27_Y7_N25
--register power-up is low

ZC1L497Q = DFFEAS(ZC1L749, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L493Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE at FF_X27_Y7_N28
--register power-up is low

ZC1L493Q = DFFEAS(ZC1L747, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L495Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE at FF_X25_Y7_N37
--register power-up is low

ZC1L495Q = DFFEAS(ZC1L748, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L504Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]~DUPLICATE at FF_X25_Y7_N40
--register power-up is low

ZC1L504Q = DFFEAS(ZC1L753, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L1075Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X13_Y6_N49
--register power-up is low

ZC1L1075Q = DFFEAS(ZC1L1074, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L690Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]~DUPLICATE at FF_X22_Y7_N4
--register power-up is low

ZC1L690Q = DFFEAS(ZC1L701, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_W_valid,  ,  ,  ,  );


--W1L88Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav~DUPLICATE at FF_X9_Y4_N52
--register power-up is low

W1L88Q = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , MB2_b_full,  ,  , VCC);


--LD1L11Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE at FF_X3_Y4_N7
--register power-up is low

LD1L11Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LD1L10,  ,  , VCC);


--ZC1L839Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg~DUPLICATE at FF_X22_Y8_N14
--register power-up is low

ZC1L839Q = DFFEAS(ZC1L838, GLOBAL(A1L23), !BB1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--VB4L17Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE at FF_X9_Y8_N52
--register power-up is low

VB4L17Q = DFFEAS( , GLOBAL(A1L23), !BB1_r_sync_rst,  ,  , CD1_readdata[14],  ,  , VCC);


--ZC1L959Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X15_Y8_N13
--register power-up is low

ZC1L959Q = DFFEAS(ZC1L970, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1L9Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]~DUPLICATE at FF_X12_Y5_N1
--register power-up is low

CD1L9Q = DFFEAS(BC1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZC1L963Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE at FF_X17_Y8_N7
--register power-up is low

ZC1L963Q = DFFEAS(ZC1L979, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L966Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X17_Y8_N10
--register power-up is low

ZC1L966Q = DFFEAS(ZC1L985, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L968Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X17_Y8_N49
--register power-up is low

ZC1L968Q = DFFEAS(ZC1L988, GLOBAL(A1L23), !BB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X9_Y8_N44
--register power-up is low

QB1L31Q = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB2L27Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE at FF_X11_Y8_N2
--register power-up is low

QB2L27Q = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2L33Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X11_Y8_N17
--register power-up is low

QB2L33Q = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !BB1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--TD1L58Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE at FF_X2_Y4_N37
--register power-up is low

TD1L58Q = DFFEAS(TD1L121, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--TD1L60Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE at FF_X8_Y5_N2
--register power-up is low

TD1L60Q = DFFEAS(TD1L130, GLOBAL(A1L23),  ,  , TD1L50,  ,  ,  ,  );


--Q1L65Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X4_Y2_N25
--register power-up is low

Q1L65Q = AMPP_FUNCTION(A1L5, Q1L80, Q1_irsr_reg[1], !Q1_clr_reg, !S1_state[3], Q1L69);


--Q1L71Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE at FF_X4_Y2_N23
--register power-up is low

Q1L71Q = AMPP_FUNCTION(A1L5, Q1L84, !Q1_clr_reg, Q1L69);


--R1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y1_N4
--register power-up is low

R1L6Q = AMPP_FUNCTION(A1L5, R1L14, GND, R1L8);


