Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-17-45/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000013    0.497927 v _205_/A (sg13g2_nand2_1)
     1    0.003854    0.027474    0.033563    0.531490 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.027474    0.000007    0.531497 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.005968    0.048213    0.054415    0.585913 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.048213    0.000008    0.585921 v _211_/A (sg13g2_xnor2_1)
     1    0.001880    0.027573    0.063208    0.649128 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027573    0.000003    0.649131 v _299_/D (sg13g2_dfrbpq_1)
                                              0.649131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398079   clock uncertainty
                                  0.000000    0.398079   clock reconvergence pessimism
                                 -0.036210    0.361869   library hold time
                                              0.361869   data required time
---------------------------------------------------------------------------------------------
                                              0.361869   data required time
                                             -0.649131   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287262   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000041    0.497955 v _206_/A (sg13g2_xnor2_1)
     2    0.009803    0.070750    0.089472    0.587426 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070750    0.000009    0.587436 v _208_/A (sg13g2_xor2_1)
     1    0.001625    0.024151    0.066474    0.653910 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024151    0.000001    0.653911 v _298_/D (sg13g2_dfrbpq_1)
                                              0.653911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398038   clock uncertainty
                                  0.000000    0.398038   clock reconvergence pessimism
                                 -0.035125    0.362913   library hold time
                                              0.362913   data required time
---------------------------------------------------------------------------------------------
                                              0.362913   data required time
                                             -0.653911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290998   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003397    0.020800    0.162153    0.310184 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020800    0.000009    0.310193 v fanout71/A (sg13g2_buf_2)
     4    0.033437    0.062981    0.105408    0.415601 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.062981    0.000117    0.415718 v fanout69/A (sg13g2_buf_8)
     8    0.034203    0.028863    0.095945    0.511663 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028863    0.000019    0.511682 v _202_/A (sg13g2_xor2_1)
     2    0.010171    0.046849    0.087279    0.598961 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046849    0.000036    0.598997 v _204_/A (sg13g2_xor2_1)
     1    0.002025    0.025007    0.059245    0.658242 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025007    0.000004    0.658246 v _297_/D (sg13g2_dfrbpq_1)
                                              0.658246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398031   clock uncertainty
                                  0.000000    0.398031   clock reconvergence pessimism
                                 -0.035397    0.362634   library hold time
                                              0.362634   data required time
---------------------------------------------------------------------------------------------
                                              0.362634   data required time
                                             -0.658246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295612   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000111    0.498025 v _182_/A (sg13g2_nand2_1)
     1    0.004180    0.027875    0.034528    0.532552 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.027875    0.000015    0.532568 ^ _217_/A (sg13g2_nor3_1)
     1    0.003711    0.023602    0.037899    0.570467 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.023602    0.000007    0.570474 v _218_/A2 (sg13g2_o21ai_1)
     1    0.004439    0.050767    0.084664    0.655138 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.050767    0.000021    0.655159 ^ _219_/A (sg13g2_inv_1)
     1    0.001843    0.018865    0.030418    0.685577 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018865    0.000002    0.685580 v _301_/D (sg13g2_dfrbpq_1)
                                              0.685580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398851   clock uncertainty
                                  0.000000    0.398851   clock reconvergence pessimism
                                 -0.033266    0.365585   library hold time
                                              0.365585   data required time
---------------------------------------------------------------------------------------------
                                              0.365585   data required time
                                             -0.685580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319994   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001624    0.019555    0.160558    0.309435 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019555    0.000000    0.309435 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009323    0.059097    0.374495    0.683931 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059097    0.000020    0.683951 ^ fanout79/A (sg13g2_buf_8)
     7    0.042371    0.034765    0.091742    0.775693 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.034765    0.000163    0.775856 ^ _128_/A (sg13g2_inv_2)
     5    0.021163    0.040069    0.047262    0.823118 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040069    0.000005    0.823123 v _293_/D (sg13g2_dfrbpq_1)
                                              0.823123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398877   clock uncertainty
                                  0.000000    0.398877   clock reconvergence pessimism
                                 -0.039986    0.358891   library hold time
                                              0.358891   data required time
---------------------------------------------------------------------------------------------
                                              0.358891   data required time
                                             -0.823123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464233   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001624    0.019555    0.160558    0.309435 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019555    0.000000    0.309435 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009323    0.059097    0.374495    0.683931 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059097    0.000020    0.683951 ^ fanout79/A (sg13g2_buf_8)
     7    0.042371    0.034765    0.091742    0.775693 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.034766    0.000208    0.775901 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002370    0.030231    0.060323    0.836223 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030231    0.000006    0.836230 v _294_/D (sg13g2_dfrbpq_1)
                                              0.836230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398864   clock uncertainty
                                  0.000000    0.398864   clock reconvergence pessimism
                                 -0.036868    0.361996   library hold time
                                              0.361996   data required time
---------------------------------------------------------------------------------------------
                                              0.361996   data required time
                                             -0.836230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474233   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001860    0.020460    0.161245    0.310095 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020460    0.000002    0.310098 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.012821    0.070638    0.387107    0.697205 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.070638    0.000042    0.697246 ^ fanout57/A (sg13g2_buf_8)
     8    0.037707    0.033202    0.095531    0.792777 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.033202    0.000189    0.792966 ^ _195_/B (sg13g2_xor2_1)
     2    0.009164    0.045435    0.080066    0.873032 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045435    0.000007    0.873039 v _196_/B (sg13g2_xor2_1)
     1    0.001529    0.024019    0.051496    0.924535 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024019    0.000000    0.924536 v _295_/D (sg13g2_dfrbpq_2)
                                              0.924536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398831   clock uncertainty
                                  0.000000    0.398831   clock reconvergence pessimism
                                 -0.034926    0.363906   library hold time
                                              0.363906   data required time
---------------------------------------------------------------------------------------------
                                              0.363906   data required time
                                             -0.924536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.560630   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017089    0.158910    0.307761 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017089    0.000002    0.307763 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.012447    0.065322    0.397993    0.705756 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.065322    0.000021    0.705777 v fanout58/A (sg13g2_buf_2)
     5    0.026280    0.052726    0.117056    0.822833 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.052726    0.000074    0.822907 v _199_/B (sg13g2_xnor2_1)
     2    0.009449    0.069307    0.090737    0.913644 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.069307    0.000024    0.913668 v _200_/B (sg13g2_xor2_1)
     1    0.002220    0.025428    0.063763    0.977431 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025428    0.000005    0.977436 v _296_/D (sg13g2_dfrbpq_1)
                                              0.977436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398842   clock uncertainty
                                  0.000000    0.398842   clock reconvergence pessimism
                                 -0.035346    0.363497   library hold time
                                              0.363497   data required time
---------------------------------------------------------------------------------------------
                                              0.363497   data required time
                                             -0.977436   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613939   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008685    0.045064    0.180698    0.328765 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.045064    0.000014    0.328778 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006488    0.046650    0.377915    0.706694 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.046650    0.000019    0.706713 ^ _214_/A (sg13g2_xnor2_1)
     1    0.001915    0.028702    0.062783    0.769496 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028702    0.000003    0.769498 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001802    0.033746    0.367315    1.136814 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033746    0.000002    1.136816 v _300_/D (sg13g2_dfrbpq_1)
                                              1.136816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398066   clock uncertainty
                                  0.000000    0.398066   clock reconvergence pessimism
                                 -0.038166    0.359900   library hold time
                                              0.359900   data required time
---------------------------------------------------------------------------------------------
                                              0.359900   data required time
                                             -1.136816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776916   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000034    1.083966 v _292_/A (sg13g2_inv_1)
     1    0.006122    0.037280    0.044784    1.128749 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.037280    0.000021    1.128770 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.128770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398851   clock uncertainty
                                  0.000000    0.398851   clock reconvergence pessimism
                                 -0.105211    0.293640   library removal time
                                              0.293640   data required time
---------------------------------------------------------------------------------------------
                                              0.293640   data required time
                                             -1.128770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835131   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000211    1.173298 v _129_/A (sg13g2_inv_1)
     1    0.005579    0.032584    0.036735    1.210033 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032584    0.000009    1.210043 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398877   clock uncertainty
                                  0.000000    0.398877   clock reconvergence pessimism
                                 -0.103806    0.295071   library removal time
                                              0.295071   data required time
---------------------------------------------------------------------------------------------
                                              0.295071   data required time
                                             -1.210043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914972   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000252    1.173339 v _290_/A (sg13g2_inv_1)
     1    0.005375    0.031789    0.036123    1.209462 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031789    0.000006    1.209468 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398079   clock uncertainty
                                  0.000000    0.398079   clock reconvergence pessimism
                                 -0.103679    0.294399   library removal time
                                              0.294399   data required time
---------------------------------------------------------------------------------------------
                                              0.294399   data required time
                                             -1.209468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915069   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000189    1.173276 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.032753    0.036866    1.210142 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032753    0.000010    1.210152 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398864   clock uncertainty
                                  0.000000    0.398864   clock reconvergence pessimism
                                 -0.103856    0.295008   library removal time
                                              0.295008   data required time
---------------------------------------------------------------------------------------------
                                              0.295008   data required time
                                             -1.210152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915144   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000139    1.173226 v _286_/A (sg13g2_inv_1)
     1    0.005737    0.032029    0.037205    1.210431 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032029    0.000012    1.210442 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.210442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398831   clock uncertainty
                                  0.000000    0.398831   clock reconvergence pessimism
                                 -0.103573    0.295259   library removal time
                                              0.295259   data required time
---------------------------------------------------------------------------------------------
                                              0.295259   data required time
                                             -1.210442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915184   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000128    1.173215 v _287_/A (sg13g2_inv_1)
     1    0.005747    0.032066    0.037234    1.210449 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032066    0.000013    1.210462 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398842   clock uncertainty
                                  0.000000    0.398842   clock reconvergence pessimism
                                 -0.103651    0.295192   library removal time
                                              0.295192   data required time
---------------------------------------------------------------------------------------------
                                              0.295192   data required time
                                             -1.210462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915270   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000148    1.173236 v _288_/A (sg13g2_inv_1)
     1    0.005501    0.032279    0.036501    1.209736 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032279    0.000008    1.209744 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398031   clock uncertainty
                                  0.000000    0.398031   clock reconvergence pessimism
                                 -0.103826    0.294205   library removal time
                                              0.294205   data required time
---------------------------------------------------------------------------------------------
                                              0.294205   data required time
                                             -1.209744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915539   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000180    1.173268 v _289_/A (sg13g2_inv_1)
     1    0.005904    0.032659    0.037702    1.210970 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032659    0.000016    1.210985 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398038   clock uncertainty
                                  0.000000    0.398038   clock reconvergence pessimism
                                 -0.103940    0.294098   library removal time
                                              0.294098   data required time
---------------------------------------------------------------------------------------------
                                              0.294098   data required time
                                             -1.210985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916887   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000246    1.173333 v _291_/A (sg13g2_inv_1)
     1    0.005904    0.032659    0.037702    1.211035 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032659    0.000016    1.211051 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.211051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398066   clock uncertainty
                                  0.000000    0.398066   clock reconvergence pessimism
                                 -0.103940    0.294127   library removal time
                                              0.294127   data required time
---------------------------------------------------------------------------------------------
                                              0.294127   data required time
                                             -1.211051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916924   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008560    0.035087    0.174786    0.322853 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035087    0.000023    0.322875 v output2/A (sg13g2_buf_1)
     1    0.006710    0.030351    0.073767    0.396642 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030351    0.000017    0.396659 v sign (out)
                                              0.396659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.396659   data arrival time
---------------------------------------------------------------------------------------------
                                              1.146659   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008560    0.035087    0.174786    0.322853 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035087    0.000018    0.322871 v _127_/A (sg13g2_inv_1)
     1    0.003539    0.025244    0.032482    0.355353 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.025244    0.000013    0.355366 ^ output3/A (sg13g2_buf_1)
     1    0.007206    0.038284    0.070716    0.426082 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.038284    0.000029    0.426111 ^ signB (out)
                                              0.426111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.426111   data arrival time
---------------------------------------------------------------------------------------------
                                              1.176111   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414867 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003413    0.027683    0.042062    0.456929 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027683    0.000006    0.456935 v _179_/B (sg13g2_nand2_1)
     2    0.006846    0.042575    0.046650    0.503585 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042575    0.000012    0.503597 ^ _281_/B (sg13g2_nor2_1)
     1    0.004947    0.026478    0.038932    0.542529 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.026478    0.000037    0.542566 v output35/A (sg13g2_buf_1)
     1    0.008117    0.034195    0.073567    0.616133 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034195    0.000054    0.616186 v sine_out[8] (out)
                                              0.616186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.616186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366186   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000129    0.414758 ^ fanout65/A (sg13g2_buf_8)
     8    0.030893    0.030058    0.090805    0.505562 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030064    0.000138    0.505700 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003290    0.019759    0.053652    0.559352 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019759    0.000011    0.559362 v output13/A (sg13g2_buf_1)
     1    0.007771    0.033011    0.069853    0.629216 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033011    0.000043    0.629259 v sine_out[18] (out)
                                              0.629259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.629259   data arrival time
---------------------------------------------------------------------------------------------
                                              1.379259   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000241    0.414870 ^ _135_/A (sg13g2_nor2_1)
     1    0.003298    0.029755    0.047809    0.462679 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.029755    0.000005    0.462684 v _174_/A (sg13g2_nand2_1)
     1    0.003593    0.026954    0.033504    0.496188 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.026954    0.000006    0.496194 ^ _175_/B (sg13g2_nand2_1)
     1    0.005338    0.041303    0.055971    0.552165 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041303    0.000042    0.552207 v output22/A (sg13g2_buf_1)
     1    0.007771    0.033562    0.079030    0.631237 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.033562    0.000043    0.631281 v sine_out[26] (out)
                                              0.631281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.631281   data arrival time
---------------------------------------------------------------------------------------------
                                              1.381280   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414867 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003413    0.027683    0.042062    0.456929 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.027683    0.000006    0.456935 v _179_/B (sg13g2_nand2_1)
     2    0.006846    0.042575    0.046650    0.503585 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042575    0.000007    0.503593 ^ _180_/B (sg13g2_nand2_1)
     1    0.004932    0.040839    0.059624    0.563216 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040839    0.000036    0.563253 v output24/A (sg13g2_buf_1)
     1    0.007987    0.034177    0.079367    0.642620 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.034177    0.000050    0.642669 v sine_out[28] (out)
                                              0.642669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.642669   data arrival time
---------------------------------------------------------------------------------------------
                                              1.392669   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000129    0.414758 ^ fanout65/A (sg13g2_buf_8)
     8    0.030893    0.030058    0.090805    0.505562 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030064    0.000157    0.505719 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.003521    0.023451    0.065737    0.571456 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023451    0.000013    0.571469 v output12/A (sg13g2_buf_1)
     1    0.007771    0.033105    0.071426    0.642895 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033105    0.000043    0.642938 v sine_out[17] (out)
                                              0.642938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.642938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.392938   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000129    0.414758 ^ fanout65/A (sg13g2_buf_8)
     8    0.030893    0.030058    0.090805    0.505562 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030063    0.000117    0.505679 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004171    0.037516    0.063911    0.569590 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.037516    0.000023    0.569613 v output23/A (sg13g2_buf_1)
     1    0.007771    0.033465    0.077417    0.647030 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.033465    0.000043    0.647073 v sine_out[27] (out)
                                              0.647073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.647073   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397073   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000168    0.520951 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002776    0.030308    0.051355    0.572306 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.030308    0.000005    0.572311 v output36/A (sg13g2_buf_1)
     1    0.008117    0.034290    0.075199    0.647510 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.034290    0.000054    0.647563 v sine_out[9] (out)
                                              0.647563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.647563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397563   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000173    0.520957 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003188    0.030886    0.053133    0.574090 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.030886    0.000010    0.574100 v output5/A (sg13g2_buf_1)
     1    0.008211    0.034579    0.075677    0.649776 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034579    0.000056    0.649832 v sine_out[10] (out)
                                              0.649832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.649832   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399832   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000150    0.520933 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003847    0.032537    0.055974    0.576907 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032537    0.000018    0.576925 v output8/A (sg13g2_buf_1)
     1    0.007814    0.033463    0.075403    0.652328 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033463    0.000044    0.652373 v sine_out[13] (out)
                                              0.652373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402372   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000180    0.520964 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003897    0.032661    0.056188    0.577151 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032661    0.000019    0.577170 v output6/A (sg13g2_buf_1)
     1    0.007814    0.033466    0.075456    0.652626 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033466    0.000044    0.652671 v sine_out[11] (out)
                                              0.652671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402671   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012633    0.060096    0.192595    0.341438 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060096    0.000087    0.341525 ^ fanout72/A (sg13g2_buf_8)
     8    0.034123    0.031165    0.088887    0.430412 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031166    0.000336    0.430747 ^ _158_/A (sg13g2_nor2_1)
     3    0.012607    0.046847    0.057727    0.488475 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.046847    0.000052    0.488527 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003451    0.044486    0.079737    0.568263 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.044486    0.000005    0.568269 ^ _160_/B (sg13g2_nor2_1)
     1    0.005345    0.027922    0.040623    0.608892 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027922    0.000043    0.608935 v output14/A (sg13g2_buf_1)
     1    0.007771    0.033219    0.073330    0.682265 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033219    0.000043    0.682308 v sine_out[19] (out)
                                              0.682308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.682308   data arrival time
---------------------------------------------------------------------------------------------
                                              1.432308   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000261    0.509475 ^ fanout63/A (sg13g2_buf_8)
     8    0.034612    0.030280    0.076494    0.585969 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030280    0.000012    0.585982 ^ _275_/A (sg13g2_nor2_1)
     1    0.003548    0.022478    0.035286    0.621268 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.022478    0.000014    0.621282 v output30/A (sg13g2_buf_1)
     1    0.007944    0.033587    0.071437    0.692718 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.033587    0.000048    0.692766 v sine_out[3] (out)
                                              0.692766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.692766   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442766   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012384    0.046292    0.184535    0.333378 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046292    0.000085    0.333463 v fanout72/A (sg13g2_buf_8)
     8    0.033405    0.028069    0.087557    0.421020 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028076    0.000427    0.421447 v _257_/B2 (sg13g2_a22oi_1)
     1    0.003019    0.052142    0.054941    0.476388 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.052142    0.000008    0.476395 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.003840    0.028680    0.074762    0.551157 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.028680    0.000009    0.551166 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.005723    0.048128    0.068913    0.620080 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048128    0.000050    0.620129 v output15/A (sg13g2_buf_1)
     1    0.008117    0.034737    0.082795    0.702924 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.034737    0.000054    0.702978 v sine_out[1] (out)
                                              0.702978   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.702978   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452978   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000261    0.509475 ^ fanout63/A (sg13g2_buf_8)
     8    0.034612    0.030280    0.076494    0.585969 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030280    0.000192    0.586161 ^ _212_/A (sg13g2_nor2_1)
     2    0.010561    0.043322    0.052351    0.638512 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.043322    0.000050    0.638563 v output26/A (sg13g2_buf_1)
     1    0.007944    0.034114    0.080318    0.718881 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.034114    0.000048    0.718929 v sine_out[2] (out)
                                              0.718929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.718929   data arrival time
---------------------------------------------------------------------------------------------
                                              1.468929   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012384    0.046292    0.184535    0.333378 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046292    0.000085    0.333463 v fanout72/A (sg13g2_buf_8)
     8    0.033405    0.028069    0.087557    0.421020 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028075    0.000216    0.421235 v _137_/A (sg13g2_nand3_1)
     5    0.022080    0.100313    0.090630    0.511865 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.100313    0.000165    0.512030 ^ _138_/B (sg13g2_nor2_1)
     2    0.006837    0.036499    0.063975    0.576005 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036499    0.000017    0.576022 v _279_/B (sg13g2_nor2_1)
     1    0.003953    0.052772    0.058523    0.634545 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.052772    0.000019    0.634564 ^ output34/A (sg13g2_buf_1)
     1    0.008117    0.042606    0.085191    0.719755 ^ output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.042606    0.000054    0.719809 ^ sine_out[7] (out)
                                              0.719809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.719809   data arrival time
---------------------------------------------------------------------------------------------
                                              1.469809   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000170    0.520953 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013330    0.040403    0.092009    0.612962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040403    0.000015    0.612977 ^ _277_/A (sg13g2_nor2_1)
     1    0.002997    0.024290    0.037593    0.650571 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024290    0.000007    0.650578 v output32/A (sg13g2_buf_1)
     1    0.008130    0.034176    0.072665    0.723243 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.034176    0.000053    0.723296 v sine_out[5] (out)
                                              0.723296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.723296   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473296   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000261    0.509475 ^ fanout63/A (sg13g2_buf_8)
     8    0.034612    0.030280    0.076494    0.585969 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030280    0.000046    0.586015 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.005847    0.026845    0.064762    0.650777 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026845    0.000055    0.650832 v output11/A (sg13g2_buf_1)
     1    0.007771    0.033192    0.072872    0.723704 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033192    0.000043    0.723747 v sine_out[16] (out)
                                              0.723747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.723747   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473747   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000170    0.520953 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013330    0.040403    0.092009    0.612962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040403    0.000013    0.612975 ^ _276_/A (sg13g2_nor2_1)
     1    0.003366    0.025271    0.038533    0.651508 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025271    0.000012    0.651520 v output31/A (sg13g2_buf_1)
     1    0.007944    0.033658    0.072626    0.724147 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.033658    0.000048    0.724195 v sine_out[4] (out)
                                              0.724195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.724195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474195   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000170    0.520953 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013330    0.040403    0.092009    0.612962 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040403    0.000011    0.612973 ^ _278_/A (sg13g2_nor2_1)
     1    0.003894    0.026673    0.039880    0.652853 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.026673    0.000019    0.652872 v output33/A (sg13g2_buf_1)
     1    0.008117    0.034199    0.073650    0.726522 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.034199    0.000054    0.726575 v sine_out[6] (out)
                                              0.726575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.726575   data arrival time
---------------------------------------------------------------------------------------------
                                              1.476575   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012384    0.046292    0.184535    0.333378 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046292    0.000085    0.333463 v fanout72/A (sg13g2_buf_8)
     8    0.033405    0.028069    0.087557    0.421020 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028075    0.000216    0.421235 v _137_/A (sg13g2_nand3_1)
     5    0.022080    0.100313    0.090630    0.511865 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.100313    0.000133    0.511998 ^ _166_/A (sg13g2_nor2_1)
     1    0.003255    0.023340    0.059488    0.571486 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.023340    0.000004    0.571491 v _167_/B (sg13g2_nor2_1)
     1    0.005881    0.064789    0.065836    0.637326 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.064789    0.000054    0.637380 ^ output19/A (sg13g2_buf_1)
     1    0.007771    0.041635    0.089332    0.726712 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.041635    0.000043    0.726755 ^ sine_out[23] (out)
                                              0.726755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.726755   data arrival time
---------------------------------------------------------------------------------------------
                                              1.476755   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003397    0.020800    0.162153    0.310184 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020800    0.000009    0.310193 v fanout71/A (sg13g2_buf_2)
     4    0.033437    0.062981    0.105408    0.415601 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.062981    0.000117    0.415718 v fanout69/A (sg13g2_buf_8)
     8    0.034203    0.028863    0.095945    0.511663 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028870    0.000149    0.511812 v _215_/A (sg13g2_nand3_1)
     2    0.008356    0.046846    0.050503    0.562315 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.046846    0.000033    0.562348 ^ _284_/B (sg13g2_and2_1)
     1    0.004173    0.030710    0.091847    0.654195 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030710    0.000023    0.654217 ^ output7/A (sg13g2_buf_1)
     1    0.007814    0.040796    0.074836    0.729053 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.040796    0.000044    0.729097 ^ sine_out[12] (out)
                                              0.729097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.729097   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479097   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000151    0.498065 v _150_/A (sg13g2_and2_1)
     3    0.010400    0.041207    0.083672    0.581737 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041207    0.000030    0.581767 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003730    0.037596    0.070665    0.652432 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.037596    0.000017    0.652449 ^ output18/A (sg13g2_buf_1)
     1    0.007771    0.040831    0.077664    0.730112 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.040831    0.000043    0.730156 ^ sine_out[22] (out)
                                              0.730156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.730156   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480155   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000151    0.498065 v _150_/A (sg13g2_and2_1)
     3    0.010400    0.041207    0.083672    0.581737 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041207    0.000027    0.581764 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003918    0.038638    0.071786    0.653549 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.038638    0.000019    0.653568 ^ output17/A (sg13g2_buf_1)
     1    0.007771    0.040861    0.078111    0.731679 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.040861    0.000043    0.731722 ^ sine_out[21] (out)
                                              0.731722   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.731722   data arrival time
---------------------------------------------------------------------------------------------
                                              1.481722   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000151    0.498065 v _150_/A (sg13g2_and2_1)
     3    0.010400    0.041207    0.083672    0.581737 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041207    0.000029    0.581766 v _162_/A1 (sg13g2_a21oi_1)
     1    0.003961    0.038879    0.072044    0.653810 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038879    0.000020    0.653830 ^ output16/A (sg13g2_buf_1)
     1    0.007771    0.040868    0.078214    0.732044 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040868    0.000043    0.732087 ^ sine_out[20] (out)
                                              0.732087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.732087   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482087   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000340    0.424484 ^ fanout70/A (sg13g2_buf_1)
     5    0.017511    0.079576    0.124125    0.548609 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.079576    0.000055    0.548664 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.007187    0.059366    0.095364    0.644029 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.059366    0.000087    0.644116 v output29/A (sg13g2_buf_1)
     1    0.008334    0.035644    0.088123    0.732239 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.035644    0.000060    0.732300 v sine_out[32] (out)
                                              0.732300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.732300   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482300   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000245    0.509460 ^ _168_/A (sg13g2_nor2_1)
     2    0.006674    0.032929    0.044409    0.553869 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.032929    0.000014    0.553882 v _169_/B (sg13g2_nand2_1)
     1    0.003596    0.028623    0.038972    0.592854 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028623    0.000006    0.592860 ^ _170_/B (sg13g2_nand2_1)
     1    0.006971    0.050165    0.063437    0.656297 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.050165    0.000082    0.656379 v output20/A (sg13g2_buf_1)
     1    0.007771    0.033789    0.082805    0.739185 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.033789    0.000043    0.739228 v sine_out[24] (out)
                                              0.739228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.739228   data arrival time
---------------------------------------------------------------------------------------------
                                              1.489228   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000113    0.498026 v _181_/A (sg13g2_and2_1)
     4    0.014100    0.052914    0.092953    0.590980 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052914    0.000024    0.591003 v _187_/B1 (sg13g2_o21ai_1)
     1    0.007647    0.052449    0.062241    0.653244 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.052449    0.000099    0.653343 ^ output28/A (sg13g2_buf_1)
     1    0.008515    0.044121    0.086214    0.739557 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044121    0.000065    0.739622 ^ sine_out[31] (out)
                                              0.739622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.739622   data arrival time
---------------------------------------------------------------------------------------------
                                              1.489622   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000113    0.498026 v _181_/A (sg13g2_and2_1)
     4    0.014100    0.052914    0.092953    0.590980 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052914    0.000011    0.590991 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006440    0.057473    0.064276    0.655267 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.057473    0.000068    0.655335 ^ output27/A (sg13g2_buf_1)
     1    0.008508    0.044235    0.088350    0.743685 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.044235    0.000066    0.743751 ^ sine_out[30] (out)
                                              0.743751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.743751   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493751   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000245    0.509460 ^ _168_/A (sg13g2_nor2_1)
     2    0.006674    0.032929    0.044409    0.553869 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.032929    0.000003    0.553872 v _171_/B (sg13g2_nand2_1)
     1    0.003423    0.030138    0.038456    0.592328 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030138    0.000004    0.592332 ^ _172_/B (sg13g2_nand2_1)
     1    0.007662    0.054029    0.066898    0.659230 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.054029    0.000102    0.659332 v output21/A (sg13g2_buf_1)
     1    0.007771    0.033888    0.084451    0.743783 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.033888    0.000043    0.743826 v sine_out[25] (out)
                                              0.743826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.743826   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493826   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034030    0.000371    0.509586 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003700    0.021707    0.032851    0.542438 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.021707    0.000007    0.542445 v _232_/B1 (sg13g2_o21ai_1)
     1    0.004550    0.032868    0.039582    0.582027 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.032868    0.000020    0.582047 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.007066    0.054914    0.076540    0.658587 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.054914    0.000081    0.658668 v output4/A (sg13g2_buf_1)
     1    0.008117    0.034908    0.085688    0.744356 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.034908    0.000054    0.744409 v sine_out[0] (out)
                                              0.744409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.744409   data arrival time
---------------------------------------------------------------------------------------------
                                              1.494409   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030574    0.027384    0.090156    0.497914 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027384    0.000113    0.498026 v _181_/A (sg13g2_and2_1)
     4    0.014100    0.052914    0.092953    0.590980 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052914    0.000012    0.590991 v _184_/B1 (sg13g2_a21oi_1)
     1    0.007179    0.061619    0.067746    0.658737 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.061619    0.000086    0.658823 ^ output25/A (sg13g2_buf_1)
     1    0.008508    0.044352    0.090131    0.748954 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.044352    0.000066    0.749020 ^ sine_out[29] (out)
                                              0.749020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.749020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.499019   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012633    0.060096    0.192595    0.341438 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060096    0.000087    0.341525 ^ fanout72/A (sg13g2_buf_8)
     8    0.034123    0.031165    0.088887    0.430412 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031168    0.000531    0.430942 ^ _142_/B (sg13g2_or2_1)
     7    0.028832    0.122438    0.138409    0.569351 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.122438    0.000215    0.569566 ^ _143_/B (sg13g2_nor2_1)
     2    0.006444    0.032683    0.067467    0.637033 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032683    0.000010    0.637043 v _147_/A (sg13g2_nand2_1)
     2    0.007423    0.040979    0.046014    0.683057 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040979    0.000020    0.683077 ^ _149_/B (sg13g2_nand2_1)
     1    0.005097    0.041523    0.059787    0.742864 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.041523    0.000040    0.742904 v output10/A (sg13g2_buf_1)
     1    0.007771    0.033567    0.079124    0.822028 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033567    0.000043    0.822071 v sine_out[15] (out)
                                              0.822071   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.822071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.572071   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012633    0.060096    0.192595    0.341438 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060096    0.000087    0.341525 ^ fanout72/A (sg13g2_buf_8)
     8    0.034123    0.031165    0.088887    0.430412 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031168    0.000531    0.430942 ^ _142_/B (sg13g2_or2_1)
     7    0.028832    0.122438    0.138409    0.569351 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.122438    0.000215    0.569566 ^ _143_/B (sg13g2_nor2_1)
     2    0.006444    0.032683    0.067467    0.637033 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032683    0.000010    0.637043 v _144_/B (sg13g2_nand2_1)
     2    0.008330    0.045339    0.053016    0.690059 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045339    0.000015    0.690074 ^ _145_/B (sg13g2_nand2_1)
     1    0.004412    0.038474    0.058319    0.748393 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038474    0.000027    0.748420 v output9/A (sg13g2_buf_1)
     1    0.007814    0.033615    0.077932    0.826352 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033615    0.000044    0.826396 v sine_out[14] (out)
                                              0.826396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.826396   data arrival time
---------------------------------------------------------------------------------------------
                                              1.576396   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000009    1.066386 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007355    0.082495    0.129527    1.195913 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.082495    0.000009    1.195922 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003750    0.078299    0.109835    1.305757 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078299    0.000010    1.305767 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003279    0.050054    0.072438    1.378205 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.050054    0.000003    1.378207 v _273_/A (sg13g2_nor2_1)
     1    0.003886    0.056103    0.068753    1.446960 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.056103    0.000009    1.446970 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005723    0.064061    0.072495    1.519464 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064061    0.000050    1.519514 v output15/A (sg13g2_buf_1)
     1    0.008117    0.035138    0.089587    1.609101 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035138    0.000054    1.609154 v sine_out[1] (out)
                                              1.609154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.609154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.140845   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000009    1.066386 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007355    0.082495    0.129527    1.195913 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.082495    0.000003    1.195916 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003426    0.079336    0.100229    1.296145 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.079336    0.000009    1.296154 ^ _239_/B (sg13g2_and3_1)
     1    0.003632    0.035294    0.131926    1.428080 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035294    0.000006    1.428086 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007066    0.081114    0.080954    1.509040 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.081114    0.000081    1.509121 v output4/A (sg13g2_buf_1)
     1    0.008117    0.035567    0.096856    1.605977 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.035567    0.000054    1.606031 v sine_out[0] (out)
                                              1.606031   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.606031   data arrival time
---------------------------------------------------------------------------------------------
                                              2.143969   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000018    1.066395 ^ _185_/B (sg13g2_nor2_2)
     5    0.021069    0.080644    0.111232    1.177628 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080644    0.000134    1.177761 v _189_/A2 (sg13g2_o21ai_1)
     1    0.007246    0.110264    0.127254    1.305016 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.110264    0.000088    1.305104 ^ output29/A (sg13g2_buf_1)
     1    0.008334    0.045122    0.108357    1.413461 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.045122    0.000060    1.413522 ^ sine_out[32] (out)
                                              1.413522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.413522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.336478   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000018    1.066395 ^ _185_/B (sg13g2_nor2_2)
     5    0.021069    0.080644    0.111232    1.177628 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080644    0.000131    1.177759 v _186_/A2 (sg13g2_a21oi_1)
     1    0.006440    0.081859    0.110245    1.288004 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.081859    0.000068    1.288072 ^ output27/A (sg13g2_buf_1)
     1    0.008508    0.044923    0.098821    1.386893 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.044923    0.000066    1.386958 ^ sine_out[30] (out)
                                              1.386958   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.386958   data arrival time
---------------------------------------------------------------------------------------------
                                              2.363042   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000018    1.066395 ^ _185_/B (sg13g2_nor2_2)
     5    0.021069    0.080644    0.111232    1.177628 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080644    0.000095    1.177723 v _278_/B (sg13g2_nor2_1)
     1    0.003953    0.061166    0.072397    1.250121 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.061166    0.000019    1.250140 ^ output33/A (sg13g2_buf_1)
     1    0.008117    0.042848    0.088793    1.338933 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.042848    0.000054    1.338987 ^ sine_out[6] (out)
                                              1.338987   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.338987   data arrival time
---------------------------------------------------------------------------------------------
                                              2.411013   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000025    1.066403 ^ _147_/B (sg13g2_nand2_1)
     2    0.007040    0.072526    0.111000    1.177402 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072526    0.000012    1.177415 v _275_/B (sg13g2_nor2_1)
     1    0.003607    0.057201    0.067667    1.245082 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.057201    0.000014    1.245096 ^ output30/A (sg13g2_buf_1)
     1    0.007944    0.042071    0.086584    1.331680 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.042071    0.000048    1.331728 ^ sine_out[3] (out)
                                              1.331728   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.331728   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418272   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000025    1.066403 ^ _147_/B (sg13g2_nand2_1)
     2    0.007040    0.072526    0.111000    1.177402 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072526    0.000019    1.177421 v _149_/B (sg13g2_nand2_1)
     1    0.005155    0.043505    0.058346    1.235767 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043505    0.000041    1.235808 ^ output10/A (sg13g2_buf_1)
     1    0.007771    0.041005    0.080199    1.316007 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041005    0.000043    1.316050 ^ sine_out[15] (out)
                                              1.316050   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.316050   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433950   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000026    1.066404 ^ _171_/A (sg13g2_nand2_1)
     1    0.003188    0.061185    0.082151    1.148554 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.061185    0.000004    1.148558 v _172_/B (sg13g2_nand2_1)
     1    0.007721    0.050318    0.062504    1.211061 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.050318    0.000103    1.211164 ^ output21/A (sg13g2_buf_1)
     1    0.007771    0.041206    0.083122    1.294287 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.041206    0.000043    1.294330 ^ sine_out[25] (out)
                                              1.294330   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.294330   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455670   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000007    0.984292 ^ _152_/B (sg13g2_nor2_2)
     4    0.016050    0.047899    0.071370    1.055661 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047899    0.000147    1.055809 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003580    0.114978    0.128710    1.184519 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.114978    0.000014    1.184533 ^ output12/A (sg13g2_buf_1)
     1    0.007771    0.043186    0.107976    1.292509 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.043186    0.000043    1.292552 ^ sine_out[17] (out)
                                              1.292552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.292552   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457448   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000010    0.984295 ^ _144_/A (sg13g2_nand2_1)
     2    0.007947    0.067205    0.088148    1.072443 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067205    0.000032    1.072475 v _212_/B (sg13g2_nor2_1)
     2    0.010862    0.109973    0.111397    1.183873 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.109973    0.000051    1.183924 ^ output26/A (sg13g2_buf_1)
     1    0.007944    0.043663    0.107127    1.291051 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.043663    0.000048    1.291099 ^ sine_out[2] (out)
                                              1.291099   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.291099   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458900   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036405    0.000220    0.796232 ^ _132_/A (sg13g2_nand2_2)
     4    0.015980    0.059783    0.066937    0.863170 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059784    0.000148    0.863318 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016761    0.200290    0.187412    1.050730 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200290    0.000022    1.050752 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.007120    0.087927    0.127181    1.177933 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.087927    0.000085    1.178018 v output25/A (sg13g2_buf_1)
     1    0.008508    0.036848    0.100738    1.278756 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.036848    0.000066    1.278822 v sine_out[29] (out)
                                              1.278822   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.278822   data arrival time
---------------------------------------------------------------------------------------------
                                              2.471179   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036404    0.000158    0.796170 ^ _137_/B (sg13g2_nand3_1)
     5    0.021561    0.194961    0.185148    0.981317 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194961    0.000160    0.981477 v _138_/B (sg13g2_nor2_1)
     2    0.007077    0.104309    0.119442    1.100920 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.104309    0.000020    1.100940 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003847    0.050882    0.087677    1.188617 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.050882    0.000018    1.188635 v output8/A (sg13g2_buf_1)
     1    0.007814    0.033932    0.083218    1.271853 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033932    0.000044    1.271897 v sine_out[13] (out)
                                              1.271897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.271897   data arrival time
---------------------------------------------------------------------------------------------
                                              2.478103   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032163    0.000207    0.804076 v _141_/A (sg13g2_or2_1)
     3    0.013061    0.056286    0.132683    0.936759 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056286    0.000015    0.936774 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007745    0.116022    0.121137    1.057911 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.116022    0.000028    1.057938 ^ _174_/B (sg13g2_nand2_1)
     1    0.003357    0.042745    0.074815    1.132753 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042745    0.000006    1.132759 v _175_/B (sg13g2_nand2_1)
     1    0.005397    0.038628    0.048018    1.180777 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038628    0.000043    1.180820 ^ output22/A (sg13g2_buf_1)
     1    0.007771    0.040861    0.078106    1.258926 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040861    0.000043    1.258969 ^ sine_out[26] (out)
                                              1.258969   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.258969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.491031   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036405    0.000220    0.796232 ^ _132_/A (sg13g2_nand2_2)
     4    0.015980    0.059783    0.066937    0.863170 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059784    0.000148    0.863318 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016761    0.200290    0.187412    1.050730 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200290    0.000075    1.050805 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003859    0.063416    0.111356    1.162161 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063416    0.000019    1.162179 v output17/A (sg13g2_buf_1)
     1    0.007771    0.034129    0.088450    1.250629 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034129    0.000043    1.250672 v sine_out[21] (out)
                                              1.250672   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.250672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499328   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028617    0.000154    0.886116 v _158_/B (sg13g2_nor2_1)
     3    0.012834    0.120665    0.109150    0.995266 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.120665    0.000053    0.995319 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003303    0.055584    0.089437    1.084756 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055584    0.000005    1.084761 v _160_/B (sg13g2_nor2_1)
     1    0.005404    0.066857    0.073471    1.158233 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.066857    0.000044    1.158276 ^ output14/A (sg13g2_buf_1)
     1    0.007771    0.041696    0.090219    1.248495 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041696    0.000043    1.248538 ^ sine_out[19] (out)
                                              1.248538   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.248538   data arrival time
---------------------------------------------------------------------------------------------
                                              2.501462   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036405    0.000220    0.796232 ^ _132_/A (sg13g2_nand2_2)
     4    0.015980    0.059783    0.066937    0.863170 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.059784    0.000148    0.863318 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016761    0.200290    0.187412    1.050730 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.200290    0.000067    1.050797 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003188    0.061003    0.107735    1.158532 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.061003    0.000010    1.158542 v output5/A (sg13g2_buf_1)
     1    0.008211    0.035330    0.088516    1.247059 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.035330    0.000056    1.247114 v sine_out[10] (out)
                                              1.247114   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.247114   data arrival time
---------------------------------------------------------------------------------------------
                                              2.502886   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036404    0.000158    0.796170 ^ _137_/B (sg13g2_nand3_1)
     5    0.021561    0.194961    0.185148    0.981317 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194961    0.000165    0.981482 v _156_/B (sg13g2_nand2b_1)
     2    0.007782    0.078049    0.101103    1.082585 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078049    0.000018    1.082603 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003290    0.045246    0.076002    1.158605 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.045246    0.000011    1.158615 v output13/A (sg13g2_buf_1)
     1    0.007771    0.033663    0.080710    1.239325 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033663    0.000043    1.239369 v sine_out[18] (out)
                                              1.239369   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.239369   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510631   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036404    0.000158    0.796170 ^ _137_/B (sg13g2_nand3_1)
     5    0.021561    0.194961    0.185148    0.981317 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194961    0.000165    0.981482 v _156_/B (sg13g2_nand2b_1)
     2    0.007782    0.078049    0.101103    1.082585 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078049    0.000018    1.082604 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004171    0.044504    0.071661    1.154264 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044504    0.000023    1.154287 v output23/A (sg13g2_buf_1)
     1    0.007771    0.033644    0.080394    1.234681 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.033644    0.000043    1.234724 v sine_out[27] (out)
                                              1.234724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.234724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036404    0.000158    0.796170 ^ _137_/B (sg13g2_nand3_1)
     5    0.021561    0.194961    0.185148    0.981317 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194961    0.000160    0.981477 v _138_/B (sg13g2_nor2_1)
     2    0.007077    0.104309    0.119442    1.100920 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.104309    0.000017    1.100937 ^ _279_/B (sg13g2_nor2_1)
     1    0.003894    0.035086    0.054514    1.155451 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035086    0.000019    1.155470 v output34/A (sg13g2_buf_1)
     1    0.008117    0.034410    0.077236    1.232706 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.034410    0.000054    1.232759 v sine_out[7] (out)
                                              1.232759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.232759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.517241   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000007    0.984292 ^ _152_/B (sg13g2_nor2_2)
     4    0.016050    0.047899    0.071370    1.055661 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047899    0.000065    1.055726 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003956    0.067381    0.083125    1.138851 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067381    0.000020    1.138871 ^ output6/A (sg13g2_buf_1)
     1    0.007814    0.041876    0.090571    1.229442 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.041876    0.000044    1.229486 ^ sine_out[11] (out)
                                              1.229486   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.229486   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520514   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000007    0.984292 ^ _152_/B (sg13g2_nor2_2)
     4    0.016050    0.047899    0.071370    1.055661 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047899    0.000136    1.055798 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003730    0.058862    0.081783    1.137581 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.058862    0.000017    1.137597 ^ output18/A (sg13g2_buf_1)
     1    0.007771    0.041459    0.086788    1.224385 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.041459    0.000043    1.224429 ^ sine_out[22] (out)
                                              1.224429   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.224429   data arrival time
---------------------------------------------------------------------------------------------
                                              2.525571   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.003858    0.021357    0.173115    0.321947 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.021357    0.000003    0.321950 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.008876    0.055417    0.387923    0.709873 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055417    0.000015    0.709888 v fanout74/A (sg13g2_buf_8)
     8    0.040825    0.030773    0.094583    0.804471 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030779    0.000384    0.804854 v _126_/A (sg13g2_inv_2)
     3    0.013133    0.035969    0.039043    0.843897 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.035969    0.000005    0.843902 ^ _161_/B (sg13g2_nand2_2)
     3    0.015619    0.058191    0.071472    0.915374 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058192    0.000177    0.915550 v _177_/B (sg13g2_nand2_1)
     3    0.012338    0.067052    0.076298    0.991848 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.067052    0.000024    0.991872 ^ _179_/A (sg13g2_nand2_1)
     2    0.006463    0.056681    0.070053    1.061925 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056681    0.000011    1.061936 v _281_/B (sg13g2_nor2_1)
     1    0.005006    0.064146    0.071370    1.133306 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.064146    0.000038    1.133344 ^ output35/A (sg13g2_buf_1)
     1    0.008117    0.042935    0.090072    1.223416 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.042935    0.000054    1.223470 ^ sine_out[8] (out)
                                              1.223470   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.223470   data arrival time
---------------------------------------------------------------------------------------------
                                              2.526531   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001885    0.017054    0.158454    0.306533 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.017054    0.000002    0.306535 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002976    0.037342    0.364966    0.671501 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037342    0.000004    0.671505 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059336    0.110092    0.781598 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059336    0.000169    0.781767 v fanout59/A (sg13g2_buf_8)
     8    0.029593    0.027258    0.092505    0.874272 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027258    0.000133    0.874405 v _130_/B (sg13g2_nor2_1)
     2    0.010243    0.102716    0.093203    0.967608 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.102716    0.000015    0.967623 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013558    0.065846    0.083402    1.051025 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065846    0.000013    1.051038 v _276_/A (sg13g2_nor2_1)
     1    0.003425    0.064513    0.070944    1.121981 ^ _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.064513    0.000012    1.121994 ^ output31/A (sg13g2_buf_1)
     1    0.007944    0.042285    0.089722    1.211715 ^ output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.042285    0.000048    1.211764 ^ sine_out[4] (out)
                                              1.211764   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.211764   data arrival time
---------------------------------------------------------------------------------------------
                                              2.538236   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000010    0.984295 ^ _144_/A (sg13g2_nand2_1)
     2    0.007947    0.067205    0.088148    1.072443 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067205    0.000014    1.072457 v _145_/B (sg13g2_nand2_1)
     1    0.004471    0.040125    0.054089    1.126547 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.040125    0.000027    1.126574 ^ output9/A (sg13g2_buf_1)
     1    0.007814    0.041072    0.078876    1.205449 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.041072    0.000044    1.205494 ^ sine_out[14] (out)
                                              1.205494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.205494   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544506   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005616    0.034874    0.172190    0.321055 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.034874    0.000003    0.321058 ^ hold6/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.382000    0.703058 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.058578    0.000015    0.703073 ^ fanout77/A (sg13g2_buf_8)
     8    0.046069    0.036404    0.092939    0.796012 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.036404    0.000158    0.796170 ^ _137_/B (sg13g2_nand3_1)
     5    0.021561    0.194961    0.185148    0.981317 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194961    0.000129    0.981447 v _166_/A (sg13g2_nor2_1)
     1    0.003403    0.067150    0.097437    1.078883 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.067150    0.000005    1.078888 ^ _167_/B (sg13g2_nor2_1)
     1    0.005822    0.033366    0.049624    1.128512 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.033366    0.000053    1.128565 v output19/A (sg13g2_buf_1)
     1    0.007771    0.033359    0.075649    1.204214 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.033359    0.000043    1.204257 v sine_out[23] (out)
                                              1.204257   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204257   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545743   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001885    0.017054    0.158454    0.306533 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.017054    0.000002    0.306535 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002976    0.037342    0.364966    0.671501 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037342    0.000004    0.671505 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059336    0.110092    0.781598 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059336    0.000169    0.781767 v fanout59/A (sg13g2_buf_8)
     8    0.029593    0.027258    0.092505    0.874272 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027258    0.000133    0.874405 v _130_/B (sg13g2_nor2_1)
     2    0.010243    0.102716    0.093203    0.967608 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.102716    0.000015    0.967623 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013558    0.065846    0.083402    1.051025 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065846    0.000016    1.051040 v _277_/A (sg13g2_nor2_1)
     1    0.003056    0.049647    0.068717    1.119757 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.049647    0.000008    1.119765 ^ output32/A (sg13g2_buf_1)
     1    0.008130    0.042563    0.083886    1.203651 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.042563    0.000053    1.203704 ^ sine_out[5] (out)
                                              1.203704   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.203704   data arrival time
---------------------------------------------------------------------------------------------
                                              2.546296   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.003858    0.021357    0.173115    0.321947 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.021357    0.000003    0.321950 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.008876    0.055417    0.387923    0.709873 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055417    0.000015    0.709888 v fanout74/A (sg13g2_buf_8)
     8    0.040825    0.030773    0.094583    0.804471 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030779    0.000384    0.804854 v _126_/A (sg13g2_inv_2)
     3    0.013133    0.035969    0.039043    0.843897 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.035969    0.000005    0.843902 ^ _161_/B (sg13g2_nand2_2)
     3    0.015619    0.058191    0.071472    0.915374 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058192    0.000177    0.915550 v _177_/B (sg13g2_nand2_1)
     3    0.012338    0.067052    0.076298    0.991848 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.067052    0.000024    0.991872 ^ _179_/A (sg13g2_nand2_1)
     2    0.006463    0.056681    0.070053    1.061925 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056681    0.000007    1.061932 v _180_/B (sg13g2_nand2_1)
     1    0.004990    0.039870    0.051923    1.113855 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039870    0.000037    1.113891 ^ output24/A (sg13g2_buf_1)
     1    0.007987    0.041732    0.079273    1.193164 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.041732    0.000050    1.193214 ^ sine_out[28] (out)
                                              1.193214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.193214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.556786   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000012    0.984297 ^ _169_/A (sg13g2_nand2_1)
     1    0.003360    0.046341    0.065022    1.049319 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046341    0.000006    1.049325 v _170_/B (sg13g2_nand2_1)
     1    0.007030    0.045164    0.054452    1.103777 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.045164    0.000083    1.103861 ^ output20/A (sg13g2_buf_1)
     1    0.007771    0.041054    0.080911    1.184772 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.041054    0.000043    1.184815 ^ sine_out[24] (out)
                                              1.184815   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.184815   data arrival time
---------------------------------------------------------------------------------------------
                                              2.565186   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001885    0.017054    0.158454    0.306533 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.017054    0.000002    0.306535 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002976    0.037342    0.364966    0.671501 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037342    0.000004    0.671505 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059336    0.110092    0.781598 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059336    0.000169    0.781767 v fanout59/A (sg13g2_buf_8)
     8    0.029593    0.027258    0.092505    0.874272 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027258    0.000313    0.874586 v _131_/B (sg13g2_or2_1)
     6    0.019621    0.076896    0.143439    1.018025 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.076896    0.000081    1.018106 v _280_/B1 (sg13g2_a21oi_1)
     1    0.002834    0.060212    0.076031    1.094137 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.060212    0.000005    1.094142 ^ output36/A (sg13g2_buf_1)
     1    0.008117    0.042821    0.088384    1.182525 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.042821    0.000054    1.182579 ^ sine_out[9] (out)
                                              1.182579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.182579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567421   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001848    0.020413    0.160783    0.308862 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020413    0.000002    0.308864 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.003063    0.035313    0.353172    0.662036 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.035313    0.000004    0.662040 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073876    0.111238    0.773278 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073876    0.000107    0.773386 ^ fanout61/A (sg13g2_buf_8)
     8    0.032734    0.031195    0.095193    0.868579 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031195    0.000090    0.868669 ^ _181_/B (sg13g2_and2_1)
     4    0.014742    0.071956    0.118169    0.986838 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071956    0.000025    0.986863 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.007588    0.063784    0.076385    1.063248 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.063784    0.000097    1.063345 v output28/A (sg13g2_buf_1)
     1    0.008515    0.036274    0.090456    1.153802 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.036274    0.000065    1.153867 v sine_out[31] (out)
                                              1.153867   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.153867   data arrival time
---------------------------------------------------------------------------------------------
                                              2.596133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001885    0.017054    0.158454    0.306533 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.017054    0.000002    0.306535 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002976    0.037342    0.364966    0.671501 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037342    0.000004    0.671505 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059336    0.110092    0.781598 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059336    0.000169    0.781767 v fanout59/A (sg13g2_buf_8)
     8    0.029593    0.027258    0.092505    0.874272 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027258    0.000133    0.874405 v _130_/B (sg13g2_nor2_1)
     2    0.010243    0.102716    0.093203    0.967608 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.102716    0.000016    0.967624 ^ _284_/A (sg13g2_and2_1)
     1    0.004173    0.032734    0.110041    1.077665 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032734    0.000023    1.077688 ^ output7/A (sg13g2_buf_1)
     1    0.007814    0.040855    0.075704    1.153392 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.040855    0.000044    1.153436 ^ sine_out[12] (out)
                                              1.153436   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.153436   data arrival time
---------------------------------------------------------------------------------------------
                                              2.596564   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.003858    0.021357    0.173115    0.321947 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.021357    0.000003    0.321950 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.008876    0.055417    0.387923    0.709873 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.055417    0.000015    0.709888 v fanout74/A (sg13g2_buf_8)
     8    0.040825    0.030773    0.094583    0.804471 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030779    0.000384    0.804854 v _126_/A (sg13g2_inv_2)
     3    0.013133    0.035969    0.039043    0.843897 ^ _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.035969    0.000005    0.843902 ^ _161_/B (sg13g2_nand2_2)
     3    0.015619    0.058191    0.071472    0.915374 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058192    0.000222    0.915595 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003961    0.061411    0.086965    1.002560 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.061411    0.000020    1.002580 ^ output16/A (sg13g2_buf_1)
     1    0.007771    0.041534    0.087882    1.090462 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041534    0.000043    1.090505 ^ sine_out[20] (out)
                                              1.090505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.090505   data arrival time
---------------------------------------------------------------------------------------------
                                              2.659495   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.001885    0.017054    0.158454    0.306533 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.017054    0.000002    0.306535 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002976    0.037342    0.364966    0.671501 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.037342    0.000004    0.671505 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059336    0.110092    0.781598 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059336    0.000169    0.781767 v fanout59/A (sg13g2_buf_8)
     8    0.029593    0.027258    0.092505    0.874272 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027258    0.000305    0.874578 v _148_/B1 (sg13g2_a21oi_1)
     1    0.005905    0.078691    0.076716    0.951293 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.078691    0.000056    0.951349 ^ output11/A (sg13g2_buf_1)
     1    0.007771    0.042048    0.095297    1.046646 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.042048    0.000043    1.046689 ^ sine_out[16] (out)
                                              1.046689   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.046689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.703311   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000010    0.984295 ^ _144_/A (sg13g2_nand2_1)
     2    0.007947    0.067205    0.088148    1.072443 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067205    0.000032    1.072475 v _212_/B (sg13g2_nor2_1)
     2    0.010862    0.109973    0.111397    1.183873 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.109973    0.000031    1.183903 ^ _213_/C (sg13g2_nand3_1)
     2    0.012086    0.122758    0.156305    1.340209 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.122758    0.000106    1.340315 v _214_/B (sg13g2_xnor2_1)
     1    0.001915    0.035417    0.114828    1.455143 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035417    0.000003    1.455145 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001802    0.033746    0.371030    1.826175 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033746    0.000002    1.826177 v _300_/D (sg13g2_dfrbpq_1)
                                              1.826177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    5.148067 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898067   clock uncertainty
                                  0.000000    4.898067   clock reconvergence pessimism
                                 -0.116874    4.781192   library setup time
                                              4.781192   data required time
---------------------------------------------------------------------------------------------
                                              4.781192   data required time
                                             -1.826177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955015   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000009    0.899622 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010982    0.145863    0.142791    1.042413 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.145863    0.000049    1.042461 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010157    0.097157    0.129113    1.171575 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097157    0.000019    1.171594 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009601    0.135502    0.157204    1.328798 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135502    0.000026    1.328823 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010289    0.088742    0.127550    1.456373 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088742    0.000052    1.456425 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006035    0.103983    0.121676    1.578101 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.103983    0.000008    1.578109 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001860    0.056326    0.108582    1.686691 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.056326    0.000003    1.686694 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.686694   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    5.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898079   clock uncertainty
                                  0.000000    4.898079   clock reconvergence pessimism
                                 -0.124130    4.773949   library setup time
                                              4.773949   data required time
---------------------------------------------------------------------------------------------
                                              4.773949   data required time
                                             -1.686694   data arrival time
---------------------------------------------------------------------------------------------
                                              3.087255   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000009    0.899622 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010982    0.145863    0.142791    1.042413 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.145863    0.000049    1.042461 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010157    0.097157    0.129113    1.171575 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097157    0.000019    1.171594 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009601    0.135502    0.157204    1.328798 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135502    0.000026    1.328823 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010289    0.088742    0.127550    1.456373 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088742    0.000041    1.456413 v _208_/B (sg13g2_xor2_1)
     1    0.001625    0.048746    0.110769    1.567183 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048746    0.000001    1.567184 v _298_/D (sg13g2_dfrbpq_1)
                                              1.567184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    5.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898038   clock uncertainty
                                  0.000000    4.898038   clock reconvergence pessimism
                                 -0.122277    4.775761   library setup time
                                              4.775761   data required time
---------------------------------------------------------------------------------------------
                                              4.775761   data required time
                                             -1.567184   data arrival time
---------------------------------------------------------------------------------------------
                                              3.208577   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008685    0.045064    0.180698    0.328765 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.045064    0.000018    0.328783 ^ _127_/A (sg13g2_inv_1)
     1    0.003480    0.021843    0.033358    0.362141 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021843    0.000013    0.362154 v output3/A (sg13g2_buf_1)
     1    0.007206    0.031423    0.069356    0.431510 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.031423    0.000029    0.431539 v signB (out)
                                              0.431539   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.431539   data arrival time
---------------------------------------------------------------------------------------------
                                              3.318461   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000009    0.899622 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010982    0.145863    0.142791    1.042413 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.145863    0.000049    1.042461 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010157    0.097157    0.129113    1.171575 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097157    0.000019    1.171594 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009601    0.135502    0.157204    1.328798 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135502    0.000032    1.328829 ^ _204_/B (sg13g2_xor2_1)
     1    0.002005    0.052177    0.122740    1.451569 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.052177    0.000004    1.451573 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.451573   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    5.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898031   clock uncertainty
                                  0.000000    4.898031   clock reconvergence pessimism
                                 -0.122782    4.775249   library setup time
                                              4.775249   data required time
---------------------------------------------------------------------------------------------
                                              4.775249   data required time
                                             -1.451573   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323676   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000411    0.886373 v _140_/A (sg13g2_nor2_2)
     5    0.019355    0.097720    0.097912    0.984285 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097720    0.000010    0.984295 ^ _144_/A (sg13g2_nand2_1)
     2    0.007947    0.067205    0.088148    1.072443 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067205    0.000032    1.072475 v _212_/B (sg13g2_nor2_1)
     2    0.010862    0.109973    0.111397    1.183873 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.109973    0.000031    1.183903 ^ _213_/C (sg13g2_nand3_1)
     2    0.012086    0.122758    0.156305    1.340209 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.122758    0.000059    1.340268 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004439    0.079840    0.070378    1.410646 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079840    0.000021    1.410667 ^ _219_/A (sg13g2_inv_1)
     1    0.001843    0.024345    0.038162    1.448829 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024345    0.000002    1.448831 v _301_/D (sg13g2_dfrbpq_1)
                                              1.448831   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    5.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898851   clock uncertainty
                                  0.000000    4.898851   clock reconvergence pessimism
                                 -0.113261    4.785589   library setup time
                                              4.785589   data required time
---------------------------------------------------------------------------------------------
                                              4.785589   data required time
                                             -1.448831   data arrival time
---------------------------------------------------------------------------------------------
                                              3.336759   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008685    0.045064    0.180698    0.328765 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.045064    0.000023    0.328788 ^ output2/A (sg13g2_buf_1)
     1    0.006710    0.036999    0.077762    0.406550 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.036999    0.000017    0.406567 ^ sign (out)
                                              0.406567   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.406567   data arrival time
---------------------------------------------------------------------------------------------
                                              3.343433   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000008    0.899620 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005632    0.045484    0.393791    1.293411 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.045484    0.000012    1.293423 v _192_/B (sg13g2_xnor2_1)
     1    0.002370    0.036321    0.088606    1.382029 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036321    0.000006    1.382035 v _294_/D (sg13g2_dfrbpq_1)
                                              1.382035   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    5.148865 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898865   clock uncertainty
                                  0.000000    4.898865   clock reconvergence pessimism
                                 -0.117576    4.781289   library setup time
                                              4.781289   data required time
---------------------------------------------------------------------------------------------
                                              4.781289   data required time
                                             -1.382035   data arrival time
---------------------------------------------------------------------------------------------
                                              3.399254   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000009    0.899622 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010982    0.145863    0.142791    1.042413 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.145863    0.000049    1.042461 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010157    0.097157    0.129113    1.171575 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097157    0.000005    1.171579 v _200_/A (sg13g2_xor2_1)
     1    0.002220    0.052063    0.120128    1.291708 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052063    0.000005    1.291713 v _296_/D (sg13g2_dfrbpq_1)
                                              1.291713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    5.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898842   clock uncertainty
                                  0.000000    4.898842   clock reconvergence pessimism
                                 -0.123247    4.775596   library setup time
                                              4.775596   data required time
---------------------------------------------------------------------------------------------
                                              4.775596   data required time
                                             -1.291713   data arrival time
---------------------------------------------------------------------------------------------
                                              3.483882   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000246    1.173333 v _291_/A (sg13g2_inv_1)
     1    0.005904    0.032659    0.037702    1.211035 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032659    0.000016    1.211051 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.211051   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    5.148067 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898067   clock uncertainty
                                  0.000000    4.898067   clock reconvergence pessimism
                                 -0.123523    4.774544   library recovery time
                                              4.774544   data required time
---------------------------------------------------------------------------------------------
                                              4.774544   data required time
                                             -1.211051   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563493   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000180    1.173268 v _289_/A (sg13g2_inv_1)
     1    0.005904    0.032659    0.037702    1.210970 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032659    0.000016    1.210985 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210985   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    5.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898038   clock uncertainty
                                  0.000000    4.898038   clock reconvergence pessimism
                                 -0.123523    4.774515   library recovery time
                                              4.774515   data required time
---------------------------------------------------------------------------------------------
                                              4.774515   data required time
                                             -1.210985   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563530   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000148    1.173236 v _288_/A (sg13g2_inv_1)
     1    0.005501    0.032279    0.036501    1.209736 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032279    0.000008    1.209744 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209744   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    5.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898031   clock uncertainty
                                  0.000000    4.898031   clock reconvergence pessimism
                                 -0.123407    4.774624   library recovery time
                                              4.774624   data required time
---------------------------------------------------------------------------------------------
                                              4.774624   data required time
                                             -1.209744   data arrival time
---------------------------------------------------------------------------------------------
                                              3.564880   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000128    1.173215 v _287_/A (sg13g2_inv_1)
     1    0.005747    0.032066    0.037234    1.210449 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032066    0.000013    1.210462 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210462   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    5.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898842   clock uncertainty
                                  0.000000    4.898842   clock reconvergence pessimism
                                 -0.123218    4.775624   library recovery time
                                              4.775624   data required time
---------------------------------------------------------------------------------------------
                                              4.775624   data required time
                                             -1.210462   data arrival time
---------------------------------------------------------------------------------------------
                                              3.565162   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000139    1.173226 v _286_/A (sg13g2_inv_1)
     1    0.005737    0.032029    0.037205    1.210431 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032029    0.000012    1.210442 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.210442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    5.148832 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.898832   clock uncertainty
                                  0.000000    4.898832   clock reconvergence pessimism
                                 -0.123182    4.775650   library recovery time
                                              4.775650   data required time
---------------------------------------------------------------------------------------------
                                              4.775650   data required time
                                             -1.210442   data arrival time
---------------------------------------------------------------------------------------------
                                              3.565207   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000189    1.173276 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.032753    0.036866    1.210142 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032753    0.000010    1.210152 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    5.148865 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898865   clock uncertainty
                                  0.000000    4.898865   clock reconvergence pessimism
                                 -0.123427    4.775437   library recovery time
                                              4.775437   data required time
---------------------------------------------------------------------------------------------
                                              4.775437   data required time
                                             -1.210152   data arrival time
---------------------------------------------------------------------------------------------
                                              3.565285   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000252    1.173339 v _290_/A (sg13g2_inv_1)
     1    0.005375    0.031789    0.036123    1.209462 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031789    0.000006    1.209468 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209468   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    5.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898079   clock uncertainty
                                  0.000000    4.898079   clock reconvergence pessimism
                                 -0.123258    4.774822   library recovery time
                                              4.774822   data required time
---------------------------------------------------------------------------------------------
                                              4.774822   data required time
                                             -1.209468   data arrival time
---------------------------------------------------------------------------------------------
                                              3.565353   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000211    1.173298 v _129_/A (sg13g2_inv_1)
     1    0.005579    0.032584    0.036735    1.210033 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032584    0.000009    1.210043 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210043   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    5.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898877   clock uncertainty
                                  0.000000    4.898877   clock reconvergence pessimism
                                 -0.123376    4.775501   library recovery time
                                              4.775501   data required time
---------------------------------------------------------------------------------------------
                                              4.775501   data required time
                                             -1.210043   data arrival time
---------------------------------------------------------------------------------------------
                                              3.565458   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000177    0.804046 v _191_/A (sg13g2_xnor2_1)
     2    0.005211    0.052420    0.095567    0.899613 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.052420    0.000009    0.899622 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010982    0.145863    0.142791    1.042413 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.145863    0.000045    1.042458 ^ _196_/A (sg13g2_xor2_1)
     1    0.001509    0.051832    0.127573    1.170031 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051832    0.000000    1.170031 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.170031   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    5.148832 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.898832   clock uncertainty
                                  0.000000    4.898832   clock reconvergence pessimism
                                 -0.122375    4.776457   library setup time
                                              4.776457   data required time
---------------------------------------------------------------------------------------------
                                              4.776457   data required time
                                             -1.170031   data arrival time
---------------------------------------------------------------------------------------------
                                              3.606426   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000034    1.083966 v _292_/A (sg13g2_inv_1)
     1    0.006122    0.037280    0.044784    1.128749 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.037280    0.000021    1.128770 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.128770   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    5.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898851   clock uncertainty
                                  0.000000    4.898851   clock reconvergence pessimism
                                 -0.124808    4.774043   library recovery time
                                              4.774043   data required time
---------------------------------------------------------------------------------------------
                                              4.774043   data required time
                                             -1.128770   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645273   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001661    0.016414    0.158333    0.307210 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.016414    0.000000    0.307211 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009037    0.055910    0.385751    0.692962 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055910    0.000020    0.692981 v fanout79/A (sg13g2_buf_8)
     7    0.041184    0.030911    0.095009    0.787991 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.030914    0.000159    0.788150 v _128_/A (sg13g2_inv_2)
     5    0.021400    0.051036    0.051746    0.839896 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.051036    0.000005    0.839901 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.839901   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    5.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    5.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    5.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898877   clock uncertainty
                                  0.000000    4.898877   clock reconvergence pessimism
                                 -0.122281    4.776596   library setup time
                                              4.776596   data required time
---------------------------------------------------------------------------------------------
                                              4.776596   data required time
                                             -0.839901   data arrival time
---------------------------------------------------------------------------------------------
                                              3.936695   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013095    0.048807    0.081868    1.083931 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048807    0.000031    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.034173    0.028407    0.089125    1.173087 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.028407    0.000246    1.173333 v _291_/A (sg13g2_inv_1)
     1    0.005904    0.032659    0.037702    1.211035 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032659    0.000016    1.211051 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.211051   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015488    0.031336    0.012816    5.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    5.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    5.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    5.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    5.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    5.148067 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.898067   clock uncertainty
                                  0.000000    4.898067   clock reconvergence pessimism
                                 -0.123523    4.774544   library recovery time
                                              4.774544   data required time
---------------------------------------------------------------------------------------------
                                              4.774544   data required time
                                             -1.211051   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563493   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005442    0.027247    0.167589    0.316454 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027247    0.000003    0.316457 v hold6/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055493    0.391265    0.707722 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055493    0.000015    0.707737 v fanout77/A (sg13g2_buf_8)
     8    0.044934    0.032162    0.096132    0.803869 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032162    0.000185    0.804054 v fanout76/A (sg13g2_buf_8)
     8    0.036441    0.028617    0.081908    0.885962 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.028619    0.000404    0.886366 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016596    0.196986    0.180011    1.066377 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.196986    0.000009    1.066386 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007355    0.082495    0.129527    1.195913 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.082495    0.000009    1.195922 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003750    0.078299    0.109835    1.305757 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078299    0.000010    1.305767 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003279    0.050054    0.072438    1.378205 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.050054    0.000003    1.378207 v _273_/A (sg13g2_nor2_1)
     1    0.003886    0.056103    0.068753    1.446960 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.056103    0.000009    1.446970 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005723    0.064061    0.072495    1.519464 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064061    0.000050    1.519514 v output15/A (sg13g2_buf_1)
     1    0.008117    0.035138    0.089587    1.609101 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035138    0.000054    1.609154 v sine_out[1] (out)
                                              1.609154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.609154   data arrival time
---------------------------------------------------------------------------------------------
                                              2.140845   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.426917e-05 0.000000e+00 4.490155e-09 9.427366e-05  59.4%
Combinational        1.139409e-06 1.439688e-06 4.185344e-08 2.620950e-06   1.7%
Clock                4.451575e-05 1.729419e-05 2.141074e-09 6.181208e-05  38.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.399243e-04 1.873387e-05 4.848465e-08 1.587067e-04 100.0%
                            88.2%        11.8%         0.0%
Writing metric power__internal__total: 0.00013992433378007263
Writing metric power__switching__total: 1.8733873730525374e-5
Writing metric power__leakage__total: 4.8484654513458736e-8
Writing metric power__total: 0.00015870669449213892

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.250819760948992
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.148031 source latency _297_/CLK ^
-0.148851 target latency _301_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250820 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.2508459622131142
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.148877 source latency _293_/CLK ^
-0.148031 target latency _297_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250846 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.287261916828972
nom_typ_1p20V_25C: 0.287261916828972
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.1408453393779796
nom_typ_1p20V_25C: 2.1408453393779796
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.287262
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 2.955015
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.148031         network latency _297_/CLK
        0.148877 network latency _293_/CLK
---------------
0.148031 0.148877 latency
        0.000846 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.154524         network latency _297_/CLK
        0.155171 network latency _293_/CLK
---------------
0.154524 0.155171 latency
        0.000647 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.04 fmax = 489.00
%OL_END_REPORT
