#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec>;
#[doc = "Field `ENABLE_32` reader - 0:0\\]
Enable (set) for intr_in\\[32\\]"]
pub type Enable32R = crate::BitReader;
#[doc = "Field `ENABLE_32` writer - 0:0\\]
Enable (set) for intr_in\\[32\\]"]
pub type Enable32W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_33` reader - 1:1\\]
Enable (set) for intr_in\\[33\\]"]
pub type Enable33R = crate::BitReader;
#[doc = "Field `ENABLE_33` writer - 1:1\\]
Enable (set) for intr_in\\[33\\]"]
pub type Enable33W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_34` reader - 2:2\\]
Enable (set) for intr_in\\[34\\]"]
pub type Enable34R = crate::BitReader;
#[doc = "Field `ENABLE_34` writer - 2:2\\]
Enable (set) for intr_in\\[34\\]"]
pub type Enable34W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_35` reader - 3:3\\]
Enable (set) for intr_in\\[35\\]"]
pub type Enable35R = crate::BitReader;
#[doc = "Field `ENABLE_35` writer - 3:3\\]
Enable (set) for intr_in\\[35\\]"]
pub type Enable35W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_36` reader - 4:4\\]
Enable (set) for intr_in\\[36\\]"]
pub type Enable36R = crate::BitReader;
#[doc = "Field `ENABLE_36` writer - 4:4\\]
Enable (set) for intr_in\\[36\\]"]
pub type Enable36W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_37` reader - 5:5\\]
Enable (set) for intr_in\\[37\\]"]
pub type Enable37R = crate::BitReader;
#[doc = "Field `ENABLE_37` writer - 5:5\\]
Enable (set) for intr_in\\[37\\]"]
pub type Enable37W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_38` reader - 6:6\\]
Enable (set) for intr_in\\[38\\]"]
pub type Enable38R = crate::BitReader;
#[doc = "Field `ENABLE_38` writer - 6:6\\]
Enable (set) for intr_in\\[38\\]"]
pub type Enable38W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_39` reader - 7:7\\]
Enable (set) for intr_in\\[39\\]"]
pub type Enable39R = crate::BitReader;
#[doc = "Field `ENABLE_39` writer - 7:7\\]
Enable (set) for intr_in\\[39\\]"]
pub type Enable39W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_40` reader - 8:8\\]
Enable (set) for intr_in\\[40\\]"]
pub type Enable40R = crate::BitReader;
#[doc = "Field `ENABLE_40` writer - 8:8\\]
Enable (set) for intr_in\\[40\\]"]
pub type Enable40W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_41` reader - 9:9\\]
Enable (set) for intr_in\\[41\\]"]
pub type Enable41R = crate::BitReader;
#[doc = "Field `ENABLE_41` writer - 9:9\\]
Enable (set) for intr_in\\[41\\]"]
pub type Enable41W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_42` reader - 10:10\\]
Enable (set) for intr_in\\[42\\]"]
pub type Enable42R = crate::BitReader;
#[doc = "Field `ENABLE_42` writer - 10:10\\]
Enable (set) for intr_in\\[42\\]"]
pub type Enable42W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_43` reader - 11:11\\]
Enable (set) for intr_in\\[43\\]"]
pub type Enable43R = crate::BitReader;
#[doc = "Field `ENABLE_43` writer - 11:11\\]
Enable (set) for intr_in\\[43\\]"]
pub type Enable43W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_44` reader - 12:12\\]
Enable (set) for intr_in\\[44\\]"]
pub type Enable44R = crate::BitReader;
#[doc = "Field `ENABLE_44` writer - 12:12\\]
Enable (set) for intr_in\\[44\\]"]
pub type Enable44W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_45` reader - 13:13\\]
Enable (set) for intr_in\\[45\\]"]
pub type Enable45R = crate::BitReader;
#[doc = "Field `ENABLE_45` writer - 13:13\\]
Enable (set) for intr_in\\[45\\]"]
pub type Enable45W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_46` reader - 14:14\\]
Enable (set) for intr_in\\[46\\]"]
pub type Enable46R = crate::BitReader;
#[doc = "Field `ENABLE_46` writer - 14:14\\]
Enable (set) for intr_in\\[46\\]"]
pub type Enable46W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_47` reader - 15:15\\]
Enable (set) for intr_in\\[47\\]"]
pub type Enable47R = crate::BitReader;
#[doc = "Field `ENABLE_47` writer - 15:15\\]
Enable (set) for intr_in\\[47\\]"]
pub type Enable47W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_48` reader - 16:16\\]
Enable (set) for intr_in\\[48\\]"]
pub type Enable48R = crate::BitReader;
#[doc = "Field `ENABLE_48` writer - 16:16\\]
Enable (set) for intr_in\\[48\\]"]
pub type Enable48W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_49` reader - 17:17\\]
Enable (set) for intr_in\\[49\\]"]
pub type Enable49R = crate::BitReader;
#[doc = "Field `ENABLE_49` writer - 17:17\\]
Enable (set) for intr_in\\[49\\]"]
pub type Enable49W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_50` reader - 18:18\\]
Enable (set) for intr_in\\[50\\]"]
pub type Enable50R = crate::BitReader;
#[doc = "Field `ENABLE_50` writer - 18:18\\]
Enable (set) for intr_in\\[50\\]"]
pub type Enable50W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_51` reader - 19:19\\]
Enable (set) for intr_in\\[51\\]"]
pub type Enable51R = crate::BitReader;
#[doc = "Field `ENABLE_51` writer - 19:19\\]
Enable (set) for intr_in\\[51\\]"]
pub type Enable51W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_52` reader - 20:20\\]
Enable (set) for intr_in\\[52\\]"]
pub type Enable52R = crate::BitReader;
#[doc = "Field `ENABLE_52` writer - 20:20\\]
Enable (set) for intr_in\\[52\\]"]
pub type Enable52W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_53` reader - 21:21\\]
Enable (set) for intr_in\\[53\\]"]
pub type Enable53R = crate::BitReader;
#[doc = "Field `ENABLE_53` writer - 21:21\\]
Enable (set) for intr_in\\[53\\]"]
pub type Enable53W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_54` reader - 22:22\\]
Enable (set) for intr_in\\[54\\]"]
pub type Enable54R = crate::BitReader;
#[doc = "Field `ENABLE_54` writer - 22:22\\]
Enable (set) for intr_in\\[54\\]"]
pub type Enable54W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_55` reader - 23:23\\]
Enable (set) for intr_in\\[55\\]"]
pub type Enable55R = crate::BitReader;
#[doc = "Field `ENABLE_55` writer - 23:23\\]
Enable (set) for intr_in\\[55\\]"]
pub type Enable55W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_56` reader - 24:24\\]
Enable (set) for intr_in\\[56\\]"]
pub type Enable56R = crate::BitReader;
#[doc = "Field `ENABLE_56` writer - 24:24\\]
Enable (set) for intr_in\\[56\\]"]
pub type Enable56W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_57` reader - 25:25\\]
Enable (set) for intr_in\\[57\\]"]
pub type Enable57R = crate::BitReader;
#[doc = "Field `ENABLE_57` writer - 25:25\\]
Enable (set) for intr_in\\[57\\]"]
pub type Enable57W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_58` reader - 26:26\\]
Enable (set) for intr_in\\[58\\]"]
pub type Enable58R = crate::BitReader;
#[doc = "Field `ENABLE_58` writer - 26:26\\]
Enable (set) for intr_in\\[58\\]"]
pub type Enable58W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_59` reader - 27:27\\]
Enable (set) for intr_in\\[59\\]"]
pub type Enable59R = crate::BitReader;
#[doc = "Field `ENABLE_59` writer - 27:27\\]
Enable (set) for intr_in\\[59\\]"]
pub type Enable59W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_60` reader - 28:28\\]
Enable (set) for intr_in\\[60\\]"]
pub type Enable60R = crate::BitReader;
#[doc = "Field `ENABLE_60` writer - 28:28\\]
Enable (set) for intr_in\\[60\\]"]
pub type Enable60W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_61` reader - 29:29\\]
Enable (set) for intr_in\\[61\\]"]
pub type Enable61R = crate::BitReader;
#[doc = "Field `ENABLE_61` writer - 29:29\\]
Enable (set) for intr_in\\[61\\]"]
pub type Enable61W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_62` reader - 30:30\\]
Enable (set) for intr_in\\[62\\]"]
pub type Enable62R = crate::BitReader;
#[doc = "Field `ENABLE_62` writer - 30:30\\]
Enable (set) for intr_in\\[62\\]"]
pub type Enable62W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_63` reader - 31:31\\]
Enable (set) for intr_in\\[63\\]"]
pub type Enable63R = crate::BitReader;
#[doc = "Field `ENABLE_63` writer - 31:31\\]
Enable (set) for intr_in\\[63\\]"]
pub type Enable63W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for intr_in\\[32\\]"]
    #[inline(always)]
    pub fn enable_32(&self) -> Enable32R {
        Enable32R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for intr_in\\[33\\]"]
    #[inline(always)]
    pub fn enable_33(&self) -> Enable33R {
        Enable33R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for intr_in\\[34\\]"]
    #[inline(always)]
    pub fn enable_34(&self) -> Enable34R {
        Enable34R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for intr_in\\[35\\]"]
    #[inline(always)]
    pub fn enable_35(&self) -> Enable35R {
        Enable35R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for intr_in\\[36\\]"]
    #[inline(always)]
    pub fn enable_36(&self) -> Enable36R {
        Enable36R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for intr_in\\[37\\]"]
    #[inline(always)]
    pub fn enable_37(&self) -> Enable37R {
        Enable37R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for intr_in\\[38\\]"]
    #[inline(always)]
    pub fn enable_38(&self) -> Enable38R {
        Enable38R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for intr_in\\[39\\]"]
    #[inline(always)]
    pub fn enable_39(&self) -> Enable39R {
        Enable39R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for intr_in\\[40\\]"]
    #[inline(always)]
    pub fn enable_40(&self) -> Enable40R {
        Enable40R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for intr_in\\[41\\]"]
    #[inline(always)]
    pub fn enable_41(&self) -> Enable41R {
        Enable41R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for intr_in\\[42\\]"]
    #[inline(always)]
    pub fn enable_42(&self) -> Enable42R {
        Enable42R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for intr_in\\[43\\]"]
    #[inline(always)]
    pub fn enable_43(&self) -> Enable43R {
        Enable43R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for intr_in\\[44\\]"]
    #[inline(always)]
    pub fn enable_44(&self) -> Enable44R {
        Enable44R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for intr_in\\[45\\]"]
    #[inline(always)]
    pub fn enable_45(&self) -> Enable45R {
        Enable45R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for intr_in\\[46\\]"]
    #[inline(always)]
    pub fn enable_46(&self) -> Enable46R {
        Enable46R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for intr_in\\[47\\]"]
    #[inline(always)]
    pub fn enable_47(&self) -> Enable47R {
        Enable47R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for intr_in\\[48\\]"]
    #[inline(always)]
    pub fn enable_48(&self) -> Enable48R {
        Enable48R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for intr_in\\[49\\]"]
    #[inline(always)]
    pub fn enable_49(&self) -> Enable49R {
        Enable49R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for intr_in\\[50\\]"]
    #[inline(always)]
    pub fn enable_50(&self) -> Enable50R {
        Enable50R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for intr_in\\[51\\]"]
    #[inline(always)]
    pub fn enable_51(&self) -> Enable51R {
        Enable51R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for intr_in\\[52\\]"]
    #[inline(always)]
    pub fn enable_52(&self) -> Enable52R {
        Enable52R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for intr_in\\[53\\]"]
    #[inline(always)]
    pub fn enable_53(&self) -> Enable53R {
        Enable53R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for intr_in\\[54\\]"]
    #[inline(always)]
    pub fn enable_54(&self) -> Enable54R {
        Enable54R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for intr_in\\[55\\]"]
    #[inline(always)]
    pub fn enable_55(&self) -> Enable55R {
        Enable55R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for intr_in\\[56\\]"]
    #[inline(always)]
    pub fn enable_56(&self) -> Enable56R {
        Enable56R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for intr_in\\[57\\]"]
    #[inline(always)]
    pub fn enable_57(&self) -> Enable57R {
        Enable57R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for intr_in\\[58\\]"]
    #[inline(always)]
    pub fn enable_58(&self) -> Enable58R {
        Enable58R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for intr_in\\[59\\]"]
    #[inline(always)]
    pub fn enable_59(&self) -> Enable59R {
        Enable59R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for intr_in\\[60\\]"]
    #[inline(always)]
    pub fn enable_60(&self) -> Enable60R {
        Enable60R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for intr_in\\[61\\]"]
    #[inline(always)]
    pub fn enable_61(&self) -> Enable61R {
        Enable61R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for intr_in\\[62\\]"]
    #[inline(always)]
    pub fn enable_62(&self) -> Enable62R {
        Enable62R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for intr_in\\[63\\]"]
    #[inline(always)]
    pub fn enable_63(&self) -> Enable63R {
        Enable63R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for intr_in\\[32\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_32(&mut self) -> Enable32W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable32W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for intr_in\\[33\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_33(&mut self) -> Enable33W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable33W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for intr_in\\[34\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_34(&mut self) -> Enable34W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable34W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for intr_in\\[35\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_35(&mut self) -> Enable35W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable35W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for intr_in\\[36\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_36(&mut self) -> Enable36W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable36W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for intr_in\\[37\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_37(&mut self) -> Enable37W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable37W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for intr_in\\[38\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_38(&mut self) -> Enable38W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable38W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for intr_in\\[39\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_39(&mut self) -> Enable39W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable39W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for intr_in\\[40\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_40(&mut self) -> Enable40W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable40W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for intr_in\\[41\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_41(&mut self) -> Enable41W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable41W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for intr_in\\[42\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_42(&mut self) -> Enable42W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable42W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for intr_in\\[43\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_43(&mut self) -> Enable43W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable43W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for intr_in\\[44\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_44(&mut self) -> Enable44W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable44W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for intr_in\\[45\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_45(&mut self) -> Enable45W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable45W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for intr_in\\[46\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_46(&mut self) -> Enable46W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable46W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for intr_in\\[47\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_47(&mut self) -> Enable47W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable47W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for intr_in\\[48\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_48(&mut self) -> Enable48W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable48W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for intr_in\\[49\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_49(&mut self) -> Enable49W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable49W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for intr_in\\[50\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_50(&mut self) -> Enable50W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable50W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for intr_in\\[51\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_51(&mut self) -> Enable51W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable51W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for intr_in\\[52\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_52(&mut self) -> Enable52W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable52W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for intr_in\\[53\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_53(&mut self) -> Enable53W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable53W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for intr_in\\[54\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_54(&mut self) -> Enable54W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable54W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for intr_in\\[55\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_55(&mut self) -> Enable55W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable55W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for intr_in\\[56\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_56(&mut self) -> Enable56W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable56W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for intr_in\\[57\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_57(&mut self) -> Enable57W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable57W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for intr_in\\[58\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_58(&mut self) -> Enable58W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable58W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for intr_in\\[59\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_59(&mut self) -> Enable59W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable59W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for intr_in\\[60\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_60(&mut self) -> Enable60W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable60W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for intr_in\\[61\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_61(&mut self) -> Enable61W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable61W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for intr_in\\[62\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_62(&mut self) -> Enable62W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable62W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for intr_in\\[63\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_63(&mut self) -> Enable63W<Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec> {
        Enable63W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_reg1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_reg1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_reg1::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_reg1::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableReg1Spec {
    const RESET_VALUE: u32 = 0;
}
