// Seed: 2400248916
module module_0 (
    output logic id_0,
    inout logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  logic id_5 = id_2;
  logic id_6;
  logic id_7 = id_3;
  logic id_8;
  logic id_9 = {1, id_9};
  logic id_10;
  logic id_11;
  assign id_1 = id_10;
  always @(posedge 1 or posedge id_9) id_4 <= 1;
  logic id_12;
endmodule
