// Seed: 3012024092
module module_0 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input uwire id_7,
    output wire id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output wire id_12,
    output supply0 id_13
);
  logic id_15;
  wire  id_16 = id_4;
endmodule
module module_1 #(
    parameter id_19 = 32'd39
) (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input wor id_15,
    input wire id_16,
    input supply1 id_17,
    input wire id_18,
    input wor _id_19,
    input tri1 id_20,
    input uwire id_21
);
  logic [id_19 : 1] id_23;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_20,
      id_2,
      id_14,
      id_11,
      id_4,
      id_11,
      id_2,
      id_9,
      id_9,
      id_8,
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
  wire [1 : -1] id_24, id_25;
  wire id_26 = id_23;
  assign id_12 = id_21;
endmodule
