Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: fixed_add.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fixed_add.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fixed_add"
Output Format                      : NGC
Target Device                      : xc5vfx130t-2-ff1738

---- Source Options
Top Module Name                    : fixed_add
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fixed.v" in library work
Module <fixed_mul> compiled
Module <fixed_mul_integer> compiled
Module <fixed_add> compiled
Module <fixed_add3> compiled
Module <fixed_sub> compiled
Module <fixed_Q8_24_to_Q16_16> compiled
No errors in compilation
Analysis of file <"fixed_add.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fixed_add> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fixed_add>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
WARNING:Xst:905 - "fixed.v" line 131: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <stage1_a>, <stage1_b>
Module <fixed_add> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fixed_add>.
    Related source file is "fixed.v".
    Found 1-bit register for signal <output_valid>.
    Found 32-bit register for signal <r>.
    Found 32-bit register for signal <stage1_a>.
    Found 32-bit register for signal <stage1_b>.
    Found 33-bit adder for signal <stage1_tmp>.
    Found 1-bit register for signal <stage1_valid>.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fixed_add> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 32-bit register                                       : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder                                          : 1
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fixed_add> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fixed_add, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fixed_add.ngr
Top Level Output File Name         : fixed_add
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 131
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 33
#      LUT3                        : 31
#      MUXCY                       : 32
#      XORCY                       : 33
# FlipFlops/Latches                : 98
#      FDE                         : 96
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 66
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                   65  out of  81920     0%  
    Number used as Logic:                65  out of  81920     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     65
   Number with an unused Flip Flop:      65  out of     65   100%  
   Number with an unused LUT:             0  out of     65     0%  
   Number of fully used LUT-FF pairs:     0  out of     65     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    840    11%  
    IOB Flip Flops/Latches:              98

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.937ns (Maximum Frequency: 340.513MHz)
   Minimum input arrival time before clock: 1.790ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.937ns (frequency: 340.513MHz)
  Total number of paths / destination ports: 7539 / 33
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 34)
  Source:            stage1_a_0 (FF)
  Destination:       r_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stage1_a_0 to r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.396   0.487  stage1_a_0 (stage1_a_0)
     LUT2:I0->O            1   0.086   0.000  Madd_stage1_tmp_lut<0> (Madd_stage1_tmp_lut<0>)
     MUXCY:S->O            1   0.305   0.000  Madd_stage1_tmp_cy<0> (Madd_stage1_tmp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<1> (Madd_stage1_tmp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<2> (Madd_stage1_tmp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<3> (Madd_stage1_tmp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<4> (Madd_stage1_tmp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<5> (Madd_stage1_tmp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<6> (Madd_stage1_tmp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<7> (Madd_stage1_tmp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<8> (Madd_stage1_tmp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<9> (Madd_stage1_tmp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<10> (Madd_stage1_tmp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<11> (Madd_stage1_tmp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<12> (Madd_stage1_tmp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<13> (Madd_stage1_tmp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<14> (Madd_stage1_tmp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<15> (Madd_stage1_tmp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<16> (Madd_stage1_tmp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<17> (Madd_stage1_tmp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<18> (Madd_stage1_tmp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<19> (Madd_stage1_tmp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<20> (Madd_stage1_tmp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<21> (Madd_stage1_tmp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<22> (Madd_stage1_tmp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<23> (Madd_stage1_tmp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<24> (Madd_stage1_tmp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<25> (Madd_stage1_tmp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<26> (Madd_stage1_tmp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<27> (Madd_stage1_tmp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<28> (Madd_stage1_tmp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<29> (Madd_stage1_tmp_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  Madd_stage1_tmp_cy<30> (Madd_stage1_tmp_cy<30>)
     XORCY:CI->O          31   0.300   0.595  Madd_stage1_tmp_xor<31> (stage1_tmp<31>)
     LUT3:I1->O            1   0.086   0.000  r_mux0000<9>1 (r_mux0000<9>)
     FDE:D                    -0.022          r_22
    ----------------------------------------
    Total                      2.937ns (1.856ns logic, 1.081ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 163 / 163
-------------------------------------------------------------------------
Offset:              1.790ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       stage1_b_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to stage1_b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.295  rst_IBUF (rst_IBUF)
     INV:I->O             96   0.212   0.404  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.185          stage1_b_0
    ----------------------------------------
    Total                      1.790ns (1.091ns logic, 0.699ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            output_valid (FF)
  Destination:       output_valid (PAD)
  Source Clock:      clk rising

  Data Path: output_valid to output_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.396   0.286  output_valid (output_valid_OBUF)
     OBUF:I->O                 2.144          output_valid_OBUF (output_valid)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.28 secs
 
--> 


Total memory usage is 535536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

