--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44504164 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.433ns.
--------------------------------------------------------------------------------
Slack:                  0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.389ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.389ns (6.505ns logic, 12.884ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.358ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.358ns (6.909ns logic, 12.449ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.358ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A4      net (fanout=18)       1.039   M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.358ns (6.551ns logic, 12.807ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.352ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.AQ      Tcko                  0.525   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A1      net (fanout=11)       0.984   M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.352ns (6.600ns logic, 12.752ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.904ns logic, 12.444ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.352ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A2      net (fanout=13)       1.079   M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.352ns (6.505ns logic, 12.847ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.337ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X9Y50.D1       net (fanout=2)        1.193   alu/n0010[4]
    SLICE_X9Y50.D        Tilo                  0.259   Mmux_out126
                                                       alu/Mmux_out126_1
    SLICE_X10Y50.D1      net (fanout=5)        0.769   Mmux_out126
    SLICE_X10Y50.D       Tilo                  0.235   N176
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>11_SW1_SW0
    SLICE_X4Y53.B3       net (fanout=1)        1.280   N176
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.337ns (6.890ns logic, 12.447ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.337ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A2      net (fanout=14)       1.242   M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A       Tilo                  0.235   M_inp_a_q[9]
                                                       _n0524<5>1_1
    SLICE_X21Y52.C1      net (fanout=8)        1.415   _n0524<5>1
    SLICE_X21Y52.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW0
    SLICE_X17Y54.A3      net (fanout=2)        0.929   N249
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.337ns (6.481ns logic, 12.856ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D3      net (fanout=18)       1.101   M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X19Y52.A1      net (fanout=17)       1.859   _n2169
    SLICE_X19Y52.A       Tilo                  0.259   _n2133
                                                       Mmux_M_alu_a24_SW1
    SLICE_X16Y52.B3      net (fanout=1)        0.623   N300
    SLICE_X16Y52.B       Tilo                  0.254   N64
                                                       Mmux_M_alu_a25
    DSP48_X0Y13.B0       net (fanout=16)       1.011   M_alu_a[0]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (6.541ns logic, 12.790ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.327ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A4      net (fanout=18)       1.039   M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.327ns (6.955ns logic, 12.372ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.321ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.AQ      Tcko                  0.525   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A1      net (fanout=11)       0.984   M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.321ns (7.004ns logic, 12.317ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.317ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A4      net (fanout=18)       1.039   M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.317ns (6.950ns logic, 12.367ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D3      net (fanout=18)       1.101   M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X14Y54.D1      net (fanout=17)       1.638   _n2169
    SLICE_X14Y54.D       Tilo                  0.235   N303
                                                       Mmux_M_alu_a243_SW1
    SLICE_X14Y54.B1      net (fanout=1)        0.543   N303
    SLICE_X14Y54.B       Tilo                  0.235   N303
                                                       Mmux_M_alu_a243
    DSP48_X0Y13.B7       net (fanout=18)       1.336   M_alu_a[7]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.312ns (6.498ns logic, 12.814ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.321ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A2      net (fanout=13)       1.079   M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.321ns (6.909ns logic, 12.412ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X20Y52.CX      net (fanout=2)        0.490   M_state_q_FSM_FFd3-In
    SLICE_X20Y52.CLK     Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (6.476ns logic, 12.835ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.AQ      Tcko                  0.525   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A1      net (fanout=11)       0.984   M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (6.999ns logic, 12.312ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A4      net (fanout=18)       1.039   M_state_q_FSM_FFd2_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X9Y50.D1       net (fanout=2)        1.193   alu/n0010[4]
    SLICE_X9Y50.D        Tilo                  0.259   Mmux_out126
                                                       alu/Mmux_out126_1
    SLICE_X10Y50.D1      net (fanout=5)        0.769   Mmux_out126
    SLICE_X10Y50.D       Tilo                  0.235   N176
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>11_SW1_SW0
    SLICE_X4Y53.B3       net (fanout=1)        1.280   N176
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (6.936ns logic, 12.370ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A2      net (fanout=14)       1.242   M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A       Tilo                  0.235   M_inp_a_q[9]
                                                       _n0524<5>1_1
    SLICE_X21Y52.C1      net (fanout=8)        1.415   _n0524<5>1
    SLICE_X21Y52.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW0
    SLICE_X17Y54.A3      net (fanout=2)        0.929   N249
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (6.885ns logic, 12.421ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A2      net (fanout=13)       1.079   M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (6.904ns logic, 12.407ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.295ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.290 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X20Y55.AX      net (fanout=3)        1.163   M_state_q_FSM_FFd4-In
    SLICE_X20Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.295ns (6.730ns logic, 12.565ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.300ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D3      net (fanout=18)       1.101   M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X19Y52.A1      net (fanout=17)       1.859   _n2169
    SLICE_X19Y52.A       Tilo                  0.259   _n2133
                                                       Mmux_M_alu_a24_SW1
    SLICE_X16Y52.B3      net (fanout=1)        0.623   N300
    SLICE_X16Y52.B       Tilo                  0.254   N64
                                                       Mmux_M_alu_a25
    DSP48_X0Y13.B0       net (fanout=16)       1.011   M_alu_a[0]
    DSP48_X0Y13.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.A3       net (fanout=1)        0.938   alu/n0010[2]
    SLICE_X7Y51.A        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out107
    SLICE_X4Y53.A3       net (fanout=11)       1.871   M_alu_out[2]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.300ns (6.945ns logic, 12.355ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.300ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.AQ      Tcko                  0.525   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A1      net (fanout=11)       0.984   M_state_q_FSM_FFd4_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X9Y50.D1       net (fanout=2)        1.193   alu/n0010[4]
    SLICE_X9Y50.D        Tilo                  0.259   Mmux_out126
                                                       alu/Mmux_out126_1
    SLICE_X10Y50.D1      net (fanout=5)        0.769   Mmux_out126
    SLICE_X10Y50.D       Tilo                  0.235   N176
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>11_SW1_SW0
    SLICE_X4Y53.B3       net (fanout=1)        1.280   N176
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.300ns (6.985ns logic, 12.315ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A2      net (fanout=14)       1.242   M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A       Tilo                  0.235   M_inp_a_q[9]
                                                       _n0524<5>1_1
    SLICE_X21Y52.C1      net (fanout=8)        1.415   _n0524<5>1
    SLICE_X21Y52.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW0
    SLICE_X17Y54.A3      net (fanout=2)        0.929   N249
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (6.880ns logic, 12.416ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.300ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A2      net (fanout=13)       1.079   M_state_q_FSM_FFd3_1
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X9Y50.D1       net (fanout=2)        1.193   alu/n0010[4]
    SLICE_X9Y50.D        Tilo                  0.259   Mmux_out126
                                                       alu/Mmux_out126_1
    SLICE_X10Y50.D1      net (fanout=5)        0.769   Mmux_out126
    SLICE_X10Y50.D       Tilo                  0.235   N176
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>11_SW1_SW0
    SLICE_X4Y53.B3       net (fanout=1)        1.280   N176
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.300ns (6.890ns logic, 12.410ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.291ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D3      net (fanout=18)       1.101   M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X18Y52.B2      net (fanout=17)       1.658   _n2169
    SLICE_X18Y52.B       Tilo                  0.235   Mmux_M_alu_a20
                                                       Mmux_M_alu_a1111_SW5
    SLICE_X18Y52.D1      net (fanout=2)        0.558   N273
    SLICE_X18Y52.D       Tilo                  0.235   Mmux_M_alu_a20
                                                       Mmux_M_alu_a20_1
    DSP48_X0Y13.B5       net (fanout=1)        1.280   Mmux_M_alu_a20
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.291ns (6.498ns logic, 12.793ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.290 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B2      net (fanout=11)       1.449   M_state_q_FSM_FFd6_2
    SLICE_X21Y52.B       Tilo                  0.259   M_alu_a[2]
                                                       _n2197<5>1
    SLICE_X21Y52.A5      net (fanout=11)       0.273   _n2197
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X20Y55.AX      net (fanout=3)        1.163   M_state_q_FSM_FFd4-In
    SLICE_X20Y55.CLK     Tdick                 0.085   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (6.725ns logic, 12.560ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.290ns (Levels of Logic = 11)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.476   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D3      net (fanout=18)       1.101   M_state_q_FSM_FFd2_1
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X19Y52.A1      net (fanout=17)       1.859   _n2169
    SLICE_X19Y52.A       Tilo                  0.259   _n2133
                                                       Mmux_M_alu_a24_SW1
    SLICE_X16Y52.B3      net (fanout=1)        0.623   N300
    SLICE_X16Y52.B       Tilo                  0.254   N64
                                                       Mmux_M_alu_a25
    DSP48_X0Y13.B0       net (fanout=16)       1.011   M_alu_a[0]
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X8Y49.A1       net (fanout=1)        1.438   alu/n0010[3]
    SLICE_X8Y49.A        Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_191_o<15>1
                                                       alu/Mmux_out119
    SLICE_X4Y53.A5       net (fanout=17)       1.366   M_alu_out[3]
    SLICE_X4Y53.A        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_191_o<15>11_SW1
    SLICE_X4Y53.B4       net (fanout=1)        0.435   N355
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.290ns (6.940ns logic, 12.350ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.AQ      Tcko                  0.430   M_state_q_FSM_FFd5_4
                                                       M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A2      net (fanout=14)       1.242   M_state_q_FSM_FFd5_1
    SLICE_X18Y55.A       Tilo                  0.235   M_inp_a_q[9]
                                                       _n0524<5>1_1
    SLICE_X21Y52.C1      net (fanout=8)        1.415   _n0524<5>1
    SLICE_X21Y52.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW0
    SLICE_X17Y54.A3      net (fanout=2)        0.929   N249
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M4       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X9Y50.D1       net (fanout=2)        1.193   alu/n0010[4]
    SLICE_X9Y50.D        Tilo                  0.259   Mmux_out126
                                                       alu/Mmux_out126_1
    SLICE_X10Y50.D1      net (fanout=5)        0.769   Mmux_out126
    SLICE_X10Y50.D       Tilo                  0.235   N176
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>11_SW1_SW0
    SLICE_X4Y53.B3       net (fanout=1)        1.280   N176
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3-In4
                                                       M_alu_out[15]_GND_1_o_equal_193_o<15>2
    SLICE_X3Y53.B1       net (fanout=5)        1.169   M_alu_out[15]_GND_1_o_equal_193_o
    SLICE_X3Y53.B        Tilo                  0.259   N337
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C5       net (fanout=1)        0.436   M_state_q_FSM_FFd4-In2
    SLICE_X1Y52.C        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A2      net (fanout=1)        1.865   M_state_q_FSM_FFd4-In4
    SLICE_X17Y53.A       Tilo                  0.259   M_inp_a_q[3]
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X21Y53.B3      net (fanout=3)        1.047   M_state_q_FSM_FFd4-In
    SLICE_X21Y53.CLK     Tas                   0.264   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd4-In_rt
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (6.866ns logic, 12.419ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd6_2
    SLICE_X20Y53.D5      net (fanout=11)       1.098   M_state_q_FSM_FFd6_2
    SLICE_X20Y53.D       Tilo                  0.254   M_state_q_FSM_FFd1_4
                                                       _n2169<5>3
    SLICE_X19Y52.A1      net (fanout=17)       1.859   _n2169
    SLICE_X19Y52.A       Tilo                  0.259   _n2133
                                                       Mmux_M_alu_a24_SW1
    SLICE_X16Y52.B3      net (fanout=1)        0.623   N300
    SLICE_X16Y52.B       Tilo                  0.254   N64
                                                       Mmux_M_alu_a25
    DSP48_X0Y13.B0       net (fanout=16)       1.011   M_alu_a[0]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (6.495ns logic, 12.787ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AMUX    Tshcko                0.518   M_state_q_FSM_FFd6_4
                                                       M_state_q_FSM_FFd5_2
    SLICE_X23Y54.A5      net (fanout=12)       0.921   M_state_q_FSM_FFd5_2
    SLICE_X23Y54.A       Tilo                  0.259   _n2185<5>1
                                                       _n2185<5>1_1
    SLICE_X21Y52.A6      net (fanout=8)        0.606   _n2185<5>1
    SLICE_X21Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a1622_SW1
    SLICE_X17Y54.A1      net (fanout=2)        1.892   N250
    SLICE_X17Y54.A       Tilo                  0.259   M_state_q_FSM_FFd5-In10
                                                       Mmux_M_alu_a41
    DSP48_X0Y13.B10      net (fanout=15)       1.074   M_alu_a[10]
    DSP48_X0Y13.M6       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X7Y51.D2       net (fanout=3)        1.327   alu/n0010[6]
    SLICE_X7Y51.D        Tilo                  0.259   Mmux_out1471
                                                       alu/Mmux_out147_2
    SLICE_X9Y51.B2       net (fanout=4)        0.851   Mmux_out1471
    SLICE_X9Y51.B        Tilo                  0.259   alu/N100
                                                       M_alu_out[15]_PWR_1_o_equal_171_o<15>11
    SLICE_X4Y51.D2       net (fanout=6)        1.869   M_alu_out[15]_PWR_1_o_equal_171_o<15>1
    SLICE_X4Y51.D        Tilo                  0.254   M_state_q_FSM_FFd3-In5
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C2       net (fanout=1)        1.493   M_state_q_FSM_FFd3-In5
    SLICE_X5Y53.C        Tilo                  0.259   M_state_q_FSM_FFd3-In7
                                                       M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B1      net (fanout=1)        2.117   M_state_q_FSM_FFd3-In8
    SLICE_X21Y53.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In9
    SLICE_X21Y53.AX      net (fanout=2)        0.539   M_state_q_FSM_FFd3-In
    SLICE_X21Y53.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (6.593ns logic, 12.689ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_inp_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_inp_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_inp_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_inp_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_inp_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_inp_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_inp_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_inp_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_inp_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_inp_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_inp_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_inp_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_inp_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_inp_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_inp_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_inp_a_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.433|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44504164 paths, 0 nets, and 3061 connections

Design statistics:
   Minimum period:  19.433ns{1}   (Maximum frequency:  51.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 02:07:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



