#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 29 22:26:01 2017
# Process ID: 9496
# Current directory: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2288 C:\Users\Thomas\Desktop\logicDesignLab\final project\proto_00\proto_00.xpr
# Log file: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/vivado.log
# Journal file: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.xpr}
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
remove_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/new/counter.v}}
add_files -norecurse C:/Users/Thomas/Downloads/counter.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
set_property -dict [list CONFIG.Write_Depth_A {256} CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_2
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/bullet.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_2]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/bullet.coe}] [get_ips blk_mem_gen_2]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
remove_files C:/Users/Thomas/Desktop/test_02.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/bullet.coe}] [get_ips blk_mem_gen_2]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/enemy0.coe}] [get_ips blk_mem_gen_2]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/bullet.coe}] [get_ips blk_mem_gen_2]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_3
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/enemy0.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_3]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/Users/Thomas/Desktop/plane.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
export_ip_user_files -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
close [ open {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/new/shift_pattern.v} w ]
add_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/new/shift_pattern.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_4
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/enemy1.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_4]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_5
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/enemy2.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_5]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.ip_user_files/ipstatic} -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/new/bg_addr_gen.v} w ]
add_files {{C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.srcs/sources_1/new/bg_addr_gen.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
update_compile_order -fileset sources_1
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_00/proto_00.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
