import "primitives/std.lib";
component main() -> () {
  cells {
    mem0 = std_mem_d1(32, 1, 1);
  }
  wires {
    group write_to {
      mem0.write_data = mem0.read_data;
      mem0.addr0 = 1'd0;
      mem0.write_en = 1'd1;
      write_to[done] = mem0.done;
    }
  }
  control {
    seq { write_to; }
  }
}
