#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d3d82e69e0 .scope module, "register_8bit" "register_8bit" 2 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
o000001d3d8336fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d3d82e6ec0_0 .net "clk", 0 0, o000001d3d8336fd8;  0 drivers
o000001d3d8337008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d3d82e6b70_0 .net "data_in", 7 0, o000001d3d8337008;  0 drivers
v000001d3d82e6c10_0 .var "data_out", 7 0;
o000001d3d8337068 .functor BUFZ 1, C4<z>; HiZ drive
v000001d3d82e6cb0_0 .net "enable", 0 0, o000001d3d8337068;  0 drivers
o000001d3d8337098 .functor BUFZ 1, C4<z>; HiZ drive
v000001d3d82edde0_0 .net "reset", 0 0, o000001d3d8337098;  0 drivers
E_000001d3d82e88a0 .event posedge, v000001d3d82edde0_0, v000001d3d82e6ec0_0;
    .scope S_000001d3d82e69e0;
T_0 ;
    %wait E_000001d3d82e88a0;
    %load/vec4 v000001d3d82edde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3d82e6c10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d3d82e6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d3d82e6b70_0;
    %assign/vec4 v000001d3d82e6c10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "NeuralNetworks\SystolicArchitectureDesign\register_8bit.v";
