#ifndef _HOST_HW_DEFS
#define _HOST_HW_DEFS

// cntx
// host
#define HW_HOST_IRR_REG_ADDR 0xBE4UL
#define HW_HOST_IMR_REG_ADDR 0xBE0UL
#define HW_HOST_ICR_REG_ADDR 0xBE8UL
#define HW_HOST_CC_SW_RST_REG_ADDR 0xBECUL
#define HW_HOST_HOST_COMM_CLK_EN_REG_ADDR 0xBF0UL
#define HW_SRAM_DATA_REG_ADDR 0xF00UL
#define HW_SRAM_ADDR_REG_ADDR 0xF04UL
#define HW_SRAM_DATA_READY_REG_ADDR 0xF08UL
#define HW_RKEK1_0_REG_ADDR 0xA00UL
#define HW_RKEK1_1_REG_ADDR 0xA04UL
#define HW_RKEK1_2_REG_ADDR 0xA08UL
#define HW_RKEK1_3_REG_ADDR 0xA0CUL
#define HW_RKEK1_4_REG_ADDR 0xA10UL
#define HW_RKEK1_5_REG_ADDR 0xA14UL
#define HW_RKEK1_6_REG_ADDR 0xA18UL
#define HW_RKEK1_7_REG_ADDR 0xA1CUL
#define HW_RKEK1_ECC_REG_ADDR 0xA20UL
#define HW_LCS_REG_REG_ADDR 0xA24UL
#define HW_NVM_CC_BOOT_REG_ADDR 0xAA4UL
#define HW_HOST_AIB_ADDR_REG_REG_ADDR 0xB00UL
#define HW_HOST_AIB_WDATA_REG_REG_ADDR 0xB04UL
#define HW_HOST_AIB_RDATA_REG_REG_ADDR 0xB08UL
#define HW_AIB_PROG_COMP_REG_REG_ADDR 0xB0CUL
#define HW_AIB_ACK_REG_REG_ADDR 0xB10UL
#define HW_NVM_CNTR_ERR_REG_REG_ADDR 0xB14UL
#define HW_NVM_CNTR_SM_REG_REG_ADDR 0xB18UL
#define HW_NVM_ACC_DIS_REG_REG_ADDR 0xB1CUL
#define HW_LCS_IS_VALID_REG_REG_ADDR 0xB20UL
#define HW_HOST_PKA_DEBUG_MODE_EN_REG_ADDR 0xBF4UL


#endif

