`timescale 1ns/10ps
module Exec_Stage(reset, clk, SetFlag, zero, negative, overflow, carryout, ALUSrc, SFTDir);


endmodule
