{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686448850070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686448850071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 04:00:49 2023 " "Processing started: Sun Jun 11 04:00:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686448850071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686448850071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segments -c segments " "Command: quartus_map --read_settings_files=on --write_settings_files=off segments -c segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686448850071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686448850224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686448850225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segments-arch " "Found design unit 1: segments-arch" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686448855068 ""} { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686448855068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686448855068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "segments " "Elaborating entity \"segments\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686448855096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[6\] VCC " "Pin \"digit0\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[5\] VCC " "Pin \"digit0\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[4\] VCC " "Pin \"digit0\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[3\] VCC " "Pin \"digit0\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[2\] VCC " "Pin \"digit0\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[1\] VCC " "Pin \"digit0\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit0\[0\] GND " "Pin \"digit0\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[6\] VCC " "Pin \"digit1\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[5\] VCC " "Pin \"digit1\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[4\] VCC " "Pin \"digit1\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[3\] VCC " "Pin \"digit1\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[2\] VCC " "Pin \"digit1\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[1\] VCC " "Pin \"digit1\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1\[0\] GND " "Pin \"digit1\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[6\] VCC " "Pin \"digit2\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[5\] VCC " "Pin \"digit2\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[4\] VCC " "Pin \"digit2\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[3\] VCC " "Pin \"digit2\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[2\] VCC " "Pin \"digit2\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[1\] VCC " "Pin \"digit2\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2\[0\] GND " "Pin \"digit2\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[6\] VCC " "Pin \"digit3\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[5\] VCC " "Pin \"digit3\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[4\] VCC " "Pin \"digit3\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[3\] VCC " "Pin \"digit3\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[2\] VCC " "Pin \"digit3\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[1\] VCC " "Pin \"digit3\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit3\[0\] GND " "Pin \"digit3\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[6\] VCC " "Pin \"digit4\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[5\] VCC " "Pin \"digit4\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[4\] VCC " "Pin \"digit4\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[3\] VCC " "Pin \"digit4\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[2\] VCC " "Pin \"digit4\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[1\] VCC " "Pin \"digit4\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit4\[0\] GND " "Pin \"digit4\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[6\] VCC " "Pin \"digit5\[6\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[5\] VCC " "Pin \"digit5\[5\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[4\] VCC " "Pin \"digit5\[4\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[3\] VCC " "Pin \"digit5\[3\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[2\] VCC " "Pin \"digit5\[2\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[1\] VCC " "Pin \"digit5\[1\]\" is stuck at VCC" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit5\[0\] GND " "Pin \"digit5\[0\]\" is stuck at GND" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686448855340 "|segments|digit5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686448855340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686448855390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686448855390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "segments.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/segments/segments.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686448855406 "|segments|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686448855406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686448855406 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686448855406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686448855406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686448855410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 04:00:55 2023 " "Processing ended: Sun Jun 11 04:00:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686448855410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686448855410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686448855410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686448855410 ""}
