
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.682400                       # Number of seconds simulated
sim_ticks                                682399827000                       # Number of ticks simulated
final_tick                               1295623973000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41198                       # Simulator instruction rate (inst/s)
host_op_rate                                    43532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14056843                       # Simulator tick rate (ticks/s)
host_mem_usage                                6512632                       # Number of bytes of host memory used
host_seconds                                 48545.74                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2113278525                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     40713152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40718848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29770176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29770176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       636143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              636232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        465159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             465159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         8347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     59661727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59670074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         8347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43625709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43625709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43625709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         8347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     59661727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103295782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      636232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     465159                       # Number of write requests accepted
system.mem_ctrls.readBursts                    636232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   465159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40691200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29768576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40718848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29770176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29586                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  682386981500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                636232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               465159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  504281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       470701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.689795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.163304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.294074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       296780     63.05%     63.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       105712     22.46%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28430      6.04%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11357      2.41%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6910      1.47%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4225      0.90%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2850      0.61%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2584      0.55%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11853      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       470701                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.480814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.203792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.499564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27057     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.178196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.143051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11904     43.96%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              509      1.88%     45.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12987     47.96%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1351      4.99%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              271      1.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27077                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19034755000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30956005000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3179000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29938.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48688.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        59.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   372243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  257988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     619568.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1732463880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                920826390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2290319220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1235688840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20185392240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          13842384450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            927015360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     60990912570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     21395352000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     112989461955                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           236517273825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            346.596323                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         648298385250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1430262750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8567346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 460143978250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  55717166500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22789717500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 133751356000                       # Time in different power states
system.mem_ctrls_1.actEnergy               1628355540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                865483905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2249292780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1192310640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19810461840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13780030440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            907909440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     60305174070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     20668220160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     113761059225                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           235175567880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            344.630166                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         649800003000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1399878000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8407960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 463728316750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  53823677500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22791771750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 132248223000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6438079                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           480550338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6439103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.630013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.549297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.450703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000536                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         981902947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        981902947                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    340845198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       340845198                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    136585648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      136585648                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        20173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         20173                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    477430846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        477430846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    477451019                       # number of overall hits
system.cpu.dcache.overall_hits::total       477451019                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7269708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7269708                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2949178                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2949178                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        62529                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62529                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     10218886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10218886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10281415                       # number of overall misses
system.cpu.dcache.overall_misses::total      10281415                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 137830355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 137830355000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 118302612198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118302612198                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 256132967198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 256132967198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 256132967198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 256132967198                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    348114906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    348114906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139534826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139534826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        82702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        82702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    487649732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    487649732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    487732434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    487732434                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.020883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.021136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021136                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.756076                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.756076                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 18959.544868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18959.544868                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40113.757867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40113.757867                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25064.666266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25064.666266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24912.229221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24912.229221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5978115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            542318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.023265                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3664661                       # number of writebacks
system.cpu.dcache.writebacks::total           3664661                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2656768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2656768                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1155470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1155470                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3812238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3812238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3812238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3812238                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4612940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4612940                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1793708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1793708                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        31431                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31431                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6406648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6406648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6438079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6438079                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  75129378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75129378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  53157365506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  53157365506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   2820689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2820689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 128286743506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 128286743506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 131107433006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 131107433006                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.013251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.380051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.380051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.013138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.013200                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013200                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16286.658400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16286.658400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29635.462130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29635.462130                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 89742.276733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89742.276733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 20024.003739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20024.003739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20364.371578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20364.371578                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               111                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.666282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1462897000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2544168.695652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   426.785104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    36.881178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.833565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.072034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         856564083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        856564083                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    428281837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       428281837                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    428281837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        428281837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    428281837                       # number of overall hits
system.cpu.icache.overall_hits::total       428281837                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           147                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          147                       # number of overall misses
system.cpu.icache.overall_misses::total           147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     20216000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20216000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     20216000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20216000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     20216000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20216000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    428281984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    428281984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    428281984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    428281984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    428281984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    428281984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 137523.809524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 137523.809524                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 137523.809524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 137523.809524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 137523.809524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 137523.809524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu.icache.writebacks::total               111                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           32                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           32                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          115                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     16282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     16282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     16282500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16282500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 141586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 141586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 141586.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 141586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 141586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 141586.956522                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    636343                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    13522309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.209366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        3.371132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.119562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        441.283809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     2.892425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32320.333071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.013467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.986338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26750                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 103624319                       # Number of tag accesses
system.l2.tags.data_accesses                103624319                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3664661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3664661                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1412476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1412476                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      4389460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4389460                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            26                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5801936                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5801962                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           26                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5801936                       # number of overall hits
system.l2.overall_hits::total                 5801962                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       381328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381328                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               89                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       254815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          254815                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       636143                       # number of demand (read+write) misses
system.l2.demand_misses::total                 636232                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           89                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       636143                       # number of overall misses
system.l2.overall_misses::total                636232                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  35383008000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35383008000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     15828500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15828500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  24627898000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24627898000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     15828500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60010906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60026734500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     15828500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60010906000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60026734500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3664661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3664661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1793804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1793804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      4644275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4644275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6438079                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6438194                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6438079                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6438194                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.212581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212581                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.773913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773913                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.054866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054866                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.773913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.098809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098822                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.773913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.098809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098822                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92788.906139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92788.906139                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 177848.314607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177848.314607                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96650.110865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96650.110865                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 177848.314607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94335.559772                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94347.242044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 177848.314607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94335.559772                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94347.242044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               465159                       # number of writebacks
system.l2.writebacks::total                    465159                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data       381328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381328                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       254815                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       254815                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       636143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            636232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       636143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           636232                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  31569728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31569728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     14938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  22079748000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22079748000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     14938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  53649476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53664414500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     14938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  53649476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53664414500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.212581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.773913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.773913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.054866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054866                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.773913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.098809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.773913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.098809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098822                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82788.906139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82788.906139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 167848.314607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167848.314607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 86650.110865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86650.110865                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 167848.314607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 84335.559772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84347.242044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 167848.314607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 84335.559772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84347.242044                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1272403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       636210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             254904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       465159                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171012                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381328                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        254904                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1908635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1908635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70489024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70489024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              636232                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1566519500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1712535500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       246078215                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    208459648                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     41294246                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    186486974                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       178589483                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.765125                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        16662127                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        12880                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1393                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        11487                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1295623973000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1364799654                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    451669877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1740321442                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           246078215                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    195253003                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             871796041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        82637126                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         428281984                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      17176453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1364784495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.355716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.337796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        588925680     43.15%     43.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        177415182     13.00%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        122485504      8.97%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        475958129     34.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1364784495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.180304                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.275148                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        457503453                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     132531866                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         722536355                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10901575                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       41311242                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    158717438                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7962                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1649600146                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     123692226                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       41311242                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        538586461                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        59911243                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         651735255                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      73240291                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1525233081                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      64000478                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6251909                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         121683                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       26526532                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       38844601                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         1281                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1949637638                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7017939476                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1855788575                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           54                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1359734365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        589903262                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          24560243                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    409219967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    167759379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     14483312                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4118028                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1465985070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1381836690                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      6803235                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    408260801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    757587517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1364784495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.012494                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.065493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    598397666     43.85%     43.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    311632548     22.83%     66.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    301249506     22.07%     88.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    146313972     10.72%     99.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7190801      0.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1364784495                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        98408428     46.13%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     46.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       96270911     45.12%     91.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18668199      8.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     825231122     59.72%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           38      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            20      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            7      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc           46      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    397260828     28.75%     88.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    159344582     11.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           41      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1381836690                       # Type of FU issued
system.switch_cpus.iq.rate                   1.012483                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           213347538                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.154394                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4348608448                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1874272360                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1260671134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          200                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          223                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           32                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1595184128                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             100                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10769205                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    117529317                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       131532                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        29240                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     26253989                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       208031                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       604375                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       41311242                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        22017620                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      14337357                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1465985359                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     409219967                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    167759379                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          14165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      14344712                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        29240                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     34768529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7693075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     42461604                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1295845438                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     363941883                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     85991252                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   289                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            515653038                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        153561559                       # Number of branches executed
system.switch_cpus.iew.exec_stores          151711155                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.949477                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1261075454                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1260671166                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         710339857                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1063527634                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.923704                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.667909                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    346825056                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     41286925                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1303040028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.811736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.374411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    820230498     62.95%     62.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    182049757     13.97%     76.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    162085929     12.44%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     77044889      5.91%     95.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29916181      2.30%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12241740      0.94%     98.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4751173      0.36%     98.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6771369      0.52%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7948492      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1303040028                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1057724263                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              433196038                       # Number of memory references committed
system.switch_cpus.commit.loads             291690648                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          133341156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 15                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         914703446                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       543239                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624528179     59.04%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           18      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    291690639     27.58%     86.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    141505384     13.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            6      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1057724263                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       7948492                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2699640855                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2870871386                       # The number of ROB writes
system.switch_cpus.timesIdled                      76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   15159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1057724263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.364800                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.364800                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.732708                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.732708                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1578371282                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       790531504                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                12                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               31                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4852842822                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        819699279                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       476461621                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests     12876384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6438189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            172                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1295623973000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4644390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4129820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2944602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1793804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1793804                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           115                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4644275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19314237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19314578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    646575360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              646589824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          636343                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29770176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7074537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7071479     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3058      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7074537                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10102964000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            172500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9657118500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
