# VHDL Calculator Project

## Authors:
Alex Ruddell
Morgan Davies

## Project Description
In this project, a FPGA with I/O peripherals was used to design a Calculator in Verilog HDL language. This calculator implements the addition, subtraction, multiplication, and division operations of a normal calculator.
