#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Sep 15 00:34:41 2025
# Process ID         : 1012766
# Current directory  : /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth
# Command line       : vivado -mode tcl -source /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/synthesize.tcl
# Log file           : /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/vivado.log
# Journal file       : /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/vivado.jou
# Running On         : shp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8840HS w/ Radeon 780M Graphics
# CPU Frequency      : 4912.426 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32905 MB
# Swap memory        : 0 MB
# Total Virtual      : 32905 MB
# Available Virtual  : 21303 MB
#-----------------------------------------------------------
source /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc
# synth_design -top collision_donut -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top collision_donut -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1012964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.223 ; gain = 440.828 ; free physical = 11722 ; free virtual = 18938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'collision_donut' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/collision_donut.vhd:39]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_init_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_2.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_2.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_mul_4_stage' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_mul_4_stage' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_buff' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_one_slot_break_dv_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_one_slot_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_not_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_not_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_3.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_3.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_4.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_4.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_4.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_cmpi_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_v2_repeating_init_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_v2_repeating_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_9.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_9.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_passer_4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_5.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_6.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_extsi_7.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_shli_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_13.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_andi_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'collision_donut' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/collision_donut.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_2.vhd:53]
WARNING: [Synth 8-3848] Net one_slot_break_dv_datain in module/entity handshake_muli_0 does not have driver. [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_4.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_6.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_7.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_8.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_buffer_10.vhd:53]
WARNING: [Synth 8-7129] Port clk in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rhs[31] in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_4_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.160 ; gain = 582.766 ; free physical = 11545 ; free virtual = 18761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.035 ; gain = 594.641 ; free physical = 11552 ; free virtual = 18769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.035 ; gain = 594.641 ; free physical = 11552 ; free virtual = 18769
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2346.035 ; gain = 0.000 ; free physical = 11556 ; free virtual = 18775
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.773 ; gain = 0.000 ; free physical = 11564 ; free virtual = 18783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.809 ; gain = 0.000 ; free physical = 11564 ; free virtual = 18782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2425.809 ; gain = 674.414 ; free physical = 11607 ; free virtual = 18825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.777 ; gain = 682.383 ; free physical = 11607 ; free virtual = 18825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.777 ; gain = 682.383 ; free physical = 11607 ; free virtual = 18825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.777 ; gain = 682.383 ; free physical = 11616 ; free virtual = 18836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 181   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 160   
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q1_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q2_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_muli_0.vhd:100]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: Generating DSP muli1/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: Generating DSP muli1/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
WARNING: [Synth 8-7129] Port clk in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rhs[31] in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[41]) is unused and will be removed from module collision_donut.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2433.777 ; gain = 682.383 ; free physical = 11624 ; free virtual = 18844
---------------------------------------------------------------------------------
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 2 : 2781 8733 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 2 : 2781 8733 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|collision_donut | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|collision_donut | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|collision_donut | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.777 ; gain = 759.383 ; free physical = 11601 ; free virtual = 18809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.816 ; gain = 843.422 ; free physical = 11687 ; free virtual = 18905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_495/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_728/O'
Found timing loop:
     0: i_739/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
     1: i_739/I0 (LUT2)
     2: i_854/O (LUT6)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/collision_donut.vhd:5]
     3: i_854/I4 (LUT6)
     4: i_62/O (LUT6)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
     5: i_62/I5 (LUT6)
     6: i_79/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
     7: i_79/I1 (LUT2)
     8: i_96/O (LUT5)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
     9: i_96/I0 (LUT5)
    10: i_122/O (LUT6)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
    11: i_122/I3 (LUT6)
    12: i_124/O (LUT4)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
    13: i_124/I2 (LUT4)
    14: i_739/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/handshake_mem_controller_1.vhd:32]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/hdl/collision_donut.vhd:5]
Inferred a: "set_disable_timing -from I0 -to O i_739"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2610.832 ; gain = 859.438 ; free physical = 11687 ; free virtual = 18905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11619 ; free virtual = 18837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11619 ; free virtual = 18837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|collision_donut | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|collision_donut | (PCIN>>17+(A'*B')')' | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B')')'    | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|collision_donut | (PCIN>>17+(A'*B')')' | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B')')'    | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |DSP48E1 |     6|
|5     |LUT1    |     2|
|6     |LUT2    |   140|
|7     |LUT3    |   138|
|8     |LUT4    |   112|
|9     |LUT5    |   242|
|10    |LUT6    |   256|
|11    |FDRE    |   587|
|12    |FDSE    |    73|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2727.645 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2727.645 ; gain = 896.477 ; free physical = 11618 ; free virtual = 18836
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2727.652 ; gain = 976.250 ; free physical = 11618 ; free virtual = 18836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2727.652 ; gain = 0.000 ; free physical = 11756 ; free virtual = 18974
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/period_5.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.672 ; gain = 0.000 ; free physical = 11755 ; free virtual = 18973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f3670d3d
INFO: [Common 17-83] Releasing license: Synthesis
350 Infos, 217 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2783.707 ; gain = 1210.469 ; free physical = 11755 ; free virtual = 18973
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2186.797; main = 2161.851; forked = 333.359
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3541.805; main = 2783.676; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:35:18 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : collision_donut
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |  781 |     0 |          0 |    101400 |  0.77 |
|   LUT as Logic          |  781 |     0 |          0 |    101400 |  0.77 |
|   LUT as Memory         |    0 |     0 |          0 |     35000 |  0.00 |
| Slice Registers         |  660 |     0 |          0 |    202800 |  0.33 |
|   Register as Flip Flop |  660 |     0 |          0 |    202800 |  0.33 |
|   Register as Latch     |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     25350 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 73    |          Yes |         Set |            - |
| 587   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    6 |     0 |          0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  587 |        Flop & Latch |
| LUT6     |  256 |                 LUT |
| LUT5     |  242 |                 LUT |
| LUT2     |  140 |                 LUT |
| LUT3     |  138 |                 LUT |
| LUT4     |  112 |                 LUT |
| FDSE     |   73 |        Flop & Latch |
| CARRY4   |   18 |          CarryLogic |
| DSP48E1  |    6 |    Block Arithmetic |
| LUT1     |    2 |                 LUT |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:35:21 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : collision_donut
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.400ns  (required time - arrival time)
  Source:                 buffer21/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            muli0/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.115ns (13.977%)  route 6.863ns (86.023%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=665, unset)          0.537     0.537    buffer21/fifo/clk
                         FDRE                                         r  buffer21/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 f  buffer21/fifo/Memory_reg[0][0]/Q
                         net (fo=2, unplaced)         0.538     1.250    buffer21/fifo/Memory_reg[0]_3
                         LUT6 (Prop_lut6_I0_O)        0.123     1.373 r  buffer21/fifo/transmitValue_i_7__0/O
                         net (fo=7, unplaced)         0.305     1.678    buffer20/control/transmitValue_reg_16
                         LUT6 (Prop_lut6_I4_O)        0.043     1.721 r  buffer20/control/transmitValue_i_4__10/O
                         net (fo=15, unplaced)        0.295     2.016    buffer20/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     2.059 f  buffer20/control/outs[0]_i_2__2/O
                         net (fo=3, unplaced)         0.288     2.347    fork31/control/generateBlocks[1].regblock/outputValid_i_2__11
                         LUT6 (Prop_lut6_I3_O)        0.043     2.390 f  fork31/control/generateBlocks[1].regblock/outputValid_i_4__0/O
                         net (fo=1, unplaced)         0.270     2.660    buffer19/fifo/control/outs_reg[0]_3
                         LUT6 (Prop_lut6_I3_O)        0.043     2.703 r  buffer19/fifo/control/outputValid_i_2__11/O
                         net (fo=23, unplaced)        0.305     3.008    buffer19/fifo/control/outputValid_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.043     3.051 f  buffer19/fifo/control/outputValid_i_5__0/O
                         net (fo=2, unplaced)         0.281     3.332    buffer19/fifo/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     3.375 f  buffer19/fifo/control/transmitValue_i_2__29/O
                         net (fo=2, unplaced)         0.418     3.793    fork33/control/generateBlocks[3].regblock/outs[0]_i_7
                         LUT6 (Prop_lut6_I0_O)        0.043     3.836 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_3__14/O
                         net (fo=2, unplaced)         0.418     4.254    fork33/control/generateBlocks[3].regblock/outputValid_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.297 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_2__2/O
                         net (fo=10, unplaced)        0.313     4.610    buffer17/fifo/outs_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.653 r  buffer17/fifo/transmitValue_i_2__1/O
                         net (fo=5, unplaced)         0.298     4.951    buffer21/fifo/emit_init_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     4.994 r  buffer21/fifo/transmitValue_i_2__0/O
                         net (fo=6, unplaced)         0.302     5.296    fork30/control/generateBlocks[0].regblock/outputValid_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.339 r  fork30/control/generateBlocks[0].regblock/transmitValue_i_2/O
                         net (fo=8, unplaced)         0.308     5.647    fork29/control/generateBlocks[0].regblock/emit_init_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.690 r  fork29/control/generateBlocks[0].regblock/emit_init_i_2__1/O
                         net (fo=3, unplaced)         0.288     5.978    fork29/control/generateBlocks[0].regblock/transmitValue_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.043     6.021 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_5__7/O
                         net (fo=3, unplaced)         0.288     6.309    buffer20/control/transmitValue_reg_12
                         LUT4 (Prop_lut4_I1_O)        0.043     6.352 f  buffer20/control/transmitValue_i_2__8/O
                         net (fo=4, unplaced)         0.294     6.646    fork10/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.043     6.689 f  fork10/control/generateBlocks[1].regblock/transmitValue_i_4__0/O
                         net (fo=1, unplaced)         0.270     6.959    fork10/control/generateBlocks[1].regblock/transmitValue_i_4__0_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     7.002 r  fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7/O
                         net (fo=7, unplaced)         0.305     7.307    fork8/control/generateBlocks[1].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     7.350 f  fork8/control/generateBlocks[1].regblock/transmitValue_i_3__0/O
                         net (fo=7, unplaced)         0.305     7.655    fork7/control/generateBlocks[1].regblock/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     7.698 f  fork7/control/generateBlocks[1].regblock/fullReg_i_3__1/O
                         net (fo=8, unplaced)         0.308     8.006    fork6/control/generateBlocks[0].regblock/q0_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.043     8.049 r  fork6/control/generateBlocks[0].regblock/q0_reg_i_1/O
                         net (fo=49, unplaced)        0.466     8.515    muli0/multiply_unit/one_slot_break_dv_ready
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=665, unset)          0.510     5.510    muli0/multiply_unit/clk
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     5.115    muli0/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 -3.400    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Retarget | Checksum: 22ee480a4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Constant propagation | Checksum: 22ee480a4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.352 ; gain = 0.000 ; free physical = 11342 ; free virtual = 18562
Sweep | Checksum: 1b9927712
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
BUFG optimization | Checksum: 1b9927712
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Shift Register Optimization | Checksum: 1b9927712
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Post Processing Netlist | Checksum: 1b9927712
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.367 ; gain = 0.000 ; free physical = 11331 ; free virtual = 18554
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is buffer13/control/outputValid_reg_0. Please evaluate your design. The cells in the loop are: buffer21/fifo/Head[1]_i_2, control_merge3/one_slot_break_r/control/Head[1]_i_2__0, fork34/control/generateBlocks[0].regblock/Head[1]_i_5, fork29/control/generateBlocks[0].regblock/emit_init_i_2__1, buffer13/control/outputValid_i_2, buffer21/fifo/outputValid_i_2__0, buffer13/control/outputValid_i_2__15, fork30/control/generateBlocks[0].regblock/transmitValue_i_2, buffer21/fifo/transmitValue_i_2__0, buffer17/fifo/transmitValue_i_2__1, fork33/control/generateBlocks[3].regblock/transmitValue_i_2__2, buffer21/fifo/transmitValue_i_2__39, fork34/control/generateBlocks[1].regblock/transmitValue_i_3, fork29/control/generateBlocks[0].regblock/transmitValue_i_5__7, and fork34/control/generateBlocks[3].regblock/transmitValue_i_8.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.367 ; gain = 0.000 ; free physical = 11290 ; free virtual = 18513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.367 ; gain = 0.000 ; free physical = 11290 ; free virtual = 18513
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 31 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 7, total 14, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 14 LUTs, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11349 ; free virtual = 18573

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |              8  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |              8  |                    22  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 17d375bd1
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.031 | TNS=-658.226 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.932. For the most accurate timing information please run report_timing.
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11287 ; free virtual = 18505
37 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3262.410 ; gain = 39.043 ; free physical = 11287 ; free virtual = 18505
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.18s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11286 ; free virtual = 18504
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-452.434 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-452.434 |
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-452.434 |
INFO: [Physopt 32-702] Processed net muli0/multiply_unit/q0_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net buffer10/fifo/Memory_reg[2]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net buffer10/fifo/Memory_reg[2]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.015 | TNS=-454.775 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/Memory_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork6/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork6/control/generateBlocks[0].regblock/q0_reg_i_1_comp.
INFO: [Physopt 32-735] Processed net fork7/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.940 | TNS=-451.115 |
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7_comp.
INFO: [Physopt 32-735] Processed net fork10/control/generateBlocks[1].regblock/transmitValue_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.939 | TNS=-450.937 |
INFO: [Physopt 32-702] Processed net buffer20/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer20/control/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell buffer20/control/transmitValue_i_2__8_comp.
INFO: [Physopt 32-735] Processed net fork29/control/generateBlocks[0].regblock/emit_init_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.933 | TNS=-385.644 |
INFO: [Physopt 32-702] Processed net buffer11/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer10/fifo/Memory_reg[0]_3.  Re-placed instance buffer10/fifo/Memory_reg[0][0]
INFO: [Physopt 32-735] Processed net buffer10/fifo/Memory_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.915 | TNS=-381.539 |
INFO: [Physopt 32-710] Processed net buffer11/fifo/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer11/fifo/control/outs[0]_i_1__13_comp.
INFO: [Physopt 32-735] Processed net buffer13/control/emit_init_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.913 | TNS=-382.487 |
INFO: [Physopt 32-702] Processed net buffer17/fifo/Memory_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer21/fifo/WriteEn8_out.  Re-placed instance buffer21/fifo/Tail[1]_i_2__1
INFO: [Physopt 32-735] Processed net buffer21/fifo/WriteEn8_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.910 | TNS=-382.235 |
INFO: [Physopt 32-702] Processed net buffer17/fifo/Full_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer17/fifo/Full_i_1__5_n_0. Critical path length was reduced through logic transformation on cell buffer17/fifo/Full_i_1__5_comp.
INFO: [Physopt 32-735] Processed net buffer17/fifo/Full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-381.809 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/WriteEn8_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer21/fifo/WriteEn8_out. Critical path length was reduced through logic transformation on cell buffer21/fifo/Tail[1]_i_2__1_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/Empty4_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.795 | TNS=-380.870 |
INFO: [Physopt 32-663] Processed net buffer13/control/emit_init_reg_1.  Re-placed instance buffer13/control/outs[0]_i_2_comp
INFO: [Physopt 32-735] Processed net buffer13/control/emit_init_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.764 | TNS=-380.800 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Full_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer21/fifo/Full_i_1__6_n_0. Critical path length was reduced through logic transformation on cell buffer21/fifo/Full_i_1__6_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/Full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.725 | TNS=-380.550 |
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init3/emit_init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init3/emit_init_reg_0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init3/outs[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.709 | TNS=-380.517 |
INFO: [Physopt 32-702] Processed net buffer11/fifo/control/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer12/fifo/control/outputValid_reg_1.  Re-placed instance buffer12/fifo/control/outputValid_i_3
INFO: [Physopt 32-735] Processed net buffer12/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.692 | TNS=-380.474 |
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init3/emit_init_reg_0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init3/outs[0]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net control_merge3/one_slot_break_r/control/transmitValue_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.666 | TNS=-380.422 |
INFO: [Physopt 32-710] Processed net buffer13/control/outputValid0. Critical path length was reduced through logic transformation on cell buffer13/control/outputValid_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer12/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.653 | TNS=-380.248 |
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer17/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.633 | TNS=-374.888 |
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net buffer0/control/fullReg_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.569 | TNS=-357.736 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork33/control/generateBlocks[1].regblock/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell fork33/control/generateBlocks[1].regblock/transmitValue_i_6__1_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/transmitValue_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.498 | TNS=-338.708 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/fullReg_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/outputValid_i_2__11_comp.
INFO: [Physopt 32-735] Processed net fork31/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-338.440 |
INFO: [Physopt 32-702] Processed net buffer0/control/fullReg_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer23/fifo/control/outs_reg[0].  Re-placed instance buffer23/fifo/control/outputValid_i_6
INFO: [Physopt 32-735] Processed net buffer23/fifo/control/outs_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.451 | TNS=-326.112 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/outs_reg[0].  Re-placed instance buffer19/fifo/control/Memory[0][0]_i_2
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outs_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.420 | TNS=-317.804 |
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/outputValid_i_2__11_comp_1.
INFO: [Physopt 32-735] Processed net buffer20/control/emit_init_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.399 | TNS=-312.176 |
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/x_loadEn_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outs_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.350 | TNS=-299.044 |
INFO: [Physopt 32-663] Processed net buffer23/fifo/control/outs_reg[0].  Re-placed instance buffer23/fifo/control/outputValid_i_6
INFO: [Physopt 32-735] Processed net buffer23/fifo/control/outs_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.339 | TNS=-296.096 |
INFO: [Physopt 32-702] Processed net buffer23/fifo/control/outs_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outs_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/outs_reg[0]. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/Memory[0][0]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net buffer14/fifo/control/spec_v2_repeating_init3_outs. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-289.128 |
INFO: [Physopt 32-663] Processed net spec_v2_repeating_init4/emit_init.  Re-placed instance spec_v2_repeating_init4/emit_init_reg
INFO: [Physopt 32-735] Processed net spec_v2_repeating_init4/emit_init. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.284 | TNS=-281.357 |
INFO: [Physopt 32-663] Processed net buffer16/fifo/control/outputValid_reg_0.  Re-placed instance buffer16/fifo/control/outputValid_reg
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.236 | TNS=-268.541 |
INFO: [Physopt 32-702] Processed net buffer20/control/outs[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0][0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net muli0/multiply_unit/q0_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg.  Re-placed instance fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7_comp
INFO: [Physopt 32-735] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.223 | TNS=-243.322 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/Empty_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Empty_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork34/control/generateBlocks[1].regblock/transmitValue_reg_0.  Re-placed instance fork34/control/generateBlocks[1].regblock/transmitValue_i_3
INFO: [Physopt 32-735] Processed net fork34/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.194 | TNS=-242.452 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net fork34/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-238.282 |
INFO: [Physopt 32-663] Processed net buffer26/Q[0].  Re-placed instance buffer26/outs_reg[0]
INFO: [Physopt 32-735] Processed net buffer26/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-238.171 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[10].  Re-placed instance buffer26/outs_reg[10]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-238.060 |
INFO: [Physopt 32-663] Processed net buffer26/Q[1].  Re-placed instance buffer26/outs_reg[1]
INFO: [Physopt 32-735] Processed net buffer26/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-237.949 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[2].  Re-placed instance buffer26/outs_reg[2]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-237.838 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[3].  Re-placed instance buffer26/outs_reg[3]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-237.727 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[4].  Re-placed instance buffer26/outs_reg[4]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-237.688 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[5].  Re-placed instance buffer26/outs_reg[5]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-237.649 |
INFO: [Physopt 32-663] Processed net buffer26/outs_reg_n_0_[9].  Re-placed instance buffer26/outs_reg[9]
INFO: [Physopt 32-735] Processed net buffer26/outs_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.139 | TNS=-237.610 |
INFO: [Physopt 32-663] Processed net buffer10/fifo/Memory_reg[2]_1_repN.  Re-placed instance buffer10/fifo/Memory_reg[2][0]_replica
INFO: [Physopt 32-735] Processed net buffer10/fifo/Memory_reg[2]_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-237.543 |
INFO: [Physopt 32-663] Processed net buffer10/fifo/Memory_reg[2]_1.  Re-placed instance buffer10/fifo/Memory_reg[2][0]
INFO: [Physopt 32-735] Processed net buffer10/fifo/Memory_reg[2]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-237.465 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Tail[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net control_merge3/one_slot_break_r/control/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.111 | TNS=-236.880 |
INFO: [Physopt 32-702] Processed net buffer26/outs_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork11/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer9/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork10/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer20/control/transmitValue_reg_1.  Re-placed instance buffer20/control/transmitValue_i_2__8_comp
INFO: [Physopt 32-735] Processed net buffer20/control/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.109 | TNS=-237.840 |
INFO: [Physopt 32-702] Processed net buffer20/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer17/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-236.611 |
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/fullReg_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-236.548 |
INFO: [Physopt 32-663] Processed net spec_v2_repeating_init3/emit_init.  Re-placed instance spec_v2_repeating_init3/emit_init_reg
INFO: [Physopt 32-735] Processed net spec_v2_repeating_init3/emit_init. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-234.467 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init4/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer20/control/emit_init_reg_repN.  Re-placed instance buffer20/control/outs[0]_i_2__2_comp
INFO: [Physopt 32-735] Processed net buffer20/control/emit_init_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-234.056 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/Memory_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork33/control/generateBlocks[1].regblock/transmitValue_reg_1.  Re-placed instance fork33/control/generateBlocks[1].regblock/transmitValue_i_6__1_comp
INFO: [Physopt 32-735] Processed net fork33/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.056 | TNS=-223.901 |
INFO: [Physopt 32-702] Processed net buffer20/control/outs[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0][0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork11/control/generateBlocks[1].regblock/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.056 | TNS=-223.901 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11400 ; free virtual = 18618
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.056 | TNS=-223.901 |
INFO: [Physopt 32-702] Processed net buffer26/outs_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork11/control/generateBlocks[1].regblock/E[0]. Critical path length was reduced through logic transformation on cell fork11/control/generateBlocks[1].regblock/outs[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net fork11/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-221.722 |
INFO: [Physopt 32-702] Processed net muli0/multiply_unit/q0_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7_comp_1.
INFO: [Physopt 32-735] Processed net buffer20/control/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-220.410 |
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[0].  Re-placed instance buffer0/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net buffer0/dataReg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-220.308 |
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg[6]_0[1].  Re-placed instance buffer0/dataReg_reg[6]
INFO: [Physopt 32-735] Processed net buffer0/dataReg_reg[6]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-220.206 |
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[7].  Re-placed instance buffer0/dataReg_reg[7]
INFO: [Physopt 32-735] Processed net buffer0/dataReg_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-220.104 |
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[8].  Re-placed instance buffer0/dataReg_reg[8]
INFO: [Physopt 32-735] Processed net buffer0/dataReg_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-220.045 |
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[9].  Re-placed instance buffer0/dataReg_reg[9]
INFO: [Physopt 32-735] Processed net buffer0/dataReg_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.038 | TNS=-219.986 |
INFO: [Physopt 32-663] Processed net buffer9/control/outputValid_reg_0.  Re-placed instance buffer9/control/outputValid_reg
INFO: [Physopt 32-735] Processed net buffer9/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.022 | TNS=-210.571 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer21/fifo/Memory[3][0]_i_1__2_n_0. Critical path length was reduced through logic transformation on cell buffer21/fifo/Memory[3][0]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/Tail[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.015 | TNS=-210.332 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/Memory_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer10/fifo/Tail[1]_i_2__0_n_0.  Re-placed instance buffer10/fifo/Tail[1]_i_2__0
INFO: [Physopt 32-735] Processed net buffer10/fifo/Tail[1]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.006 | TNS=-209.648 |
INFO: [Physopt 32-702] Processed net buffer11/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer15/fifo/Empty_reg_1.  Re-placed instance buffer15/fifo/outs[0]_i_5
INFO: [Physopt 32-735] Processed net buffer15/fifo/Empty_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.006 | TNS=-209.635 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/Empty_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer15/fifo/Empty_i_1_n_0. Critical path length was reduced through logic transformation on cell buffer15/fifo/Empty_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/Empty_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.006 | TNS=-209.559 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Full_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer20/control/Empty4_out.  Re-placed instance buffer20/control/Empty_i_2__6
INFO: [Physopt 32-735] Processed net buffer20/control/Empty4_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.005 | TNS=-209.525 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Tail[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge3/one_slot_break_r/control/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge3/one_slot_break_r/control/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell control_merge3/one_slot_break_r/control/Head[1]_i_2__0_comp.
INFO: [Physopt 32-735] Processed net fork34/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.000 | TNS=-203.508 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/Empty_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer15/fifo/Empty_reg_1. Critical path length was reduced through logic transformation on cell buffer15/fifo/outs[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.997 | TNS=-203.567 |
INFO: [Physopt 32-702] Processed net buffer17/fifo/Memory_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer21/fifo/WriteEn8_out.  Re-placed instance buffer21/fifo/Tail[1]_i_2__1_comp
INFO: [Physopt 32-735] Processed net buffer21/fifo/WriteEn8_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.994 | TNS=-202.684 |
INFO: [Physopt 32-81] Processed net buffer9/control/outputValid_reg_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net buffer9/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.993 | TNS=-203.973 |
INFO: [Physopt 32-702] Processed net buffer13/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer13/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer13/control/outputValid_i_5_comp.
INFO: [Physopt 32-735] Processed net buffer21/fifo/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.991 | TNS=-203.910 |
INFO: [Physopt 32-663] Processed net buffer10/fifo/Empty_reg_0.  Re-placed instance buffer10/fifo/Empty_reg
INFO: [Physopt 32-735] Processed net buffer10/fifo/Empty_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.988 | TNS=-203.048 |
INFO: [Physopt 32-702] Processed net buffer0/dataReg_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net buffer10/fifo/Empty_reg_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net buffer10/fifo/Empty_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-201.794 |
INFO: [Physopt 32-710] Processed net fork38/control/generateBlocks[2].regblock/E[0]. Critical path length was reduced through logic transformation on cell fork38/control/generateBlocks[2].regblock/dataReg[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net fork11/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.973 | TNS=-199.865 |
INFO: [Physopt 32-702] Processed net fork10/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork10/control/generateBlocks[0].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork10/control/generateBlocks[0].regblock/transmitValue_i_2__12_comp.
INFO: [Physopt 32-735] Processed net control_merge3/one_slot_break_r/control/transmitValue_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.964 | TNS=-182.681 |
INFO: [Physopt 32-702] Processed net buffer13/control/emit_init_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer13/control/emit_init_reg_1. Critical path length was reduced through logic transformation on cell buffer13/control/outs[0]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net buffer13/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-182.652 |
INFO: [Physopt 32-663] Processed net buffer15/fifo/Empty4_out.  Re-placed instance buffer15/fifo/Empty_i_3
INFO: [Physopt 32-735] Processed net buffer15/fifo/Empty4_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-182.553 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net spec_v2_repeating_init3/emit_init_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-182.534 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init3/emit_init_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init3/emit_init_reg_0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init3/outs[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net fork34/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-182.534 |
INFO: [Physopt 32-702] Processed net buffer21/fifo/outputValid_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer21/fifo/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer21/fifo/outs[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net fork34/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.900 | TNS=-182.616 |
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer13/control/emit_init_reg. Critical path length was reduced through logic transformation on cell buffer13/control/transmitValue_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer13/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.894 | TNS=-182.347 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net buffer10/fifo/Tail[1]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.876 | TNS=-181.479 |
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/transmitValue_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer13/control/emit_init_reg_0. Critical path length was reduced through logic transformation on cell buffer13/control/transmitValue_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer13/control/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-181.187 |
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer17/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/fullReg_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/fullReg_reg_0. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/transmitValue_i_2__29_comp.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.868 | TNS=-179.591 |
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/control/outs[0]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0][0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net muli0/multiply_unit/q0_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/Memory_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork9/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg.  Re-placed instance fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7_comp_1
INFO: [Physopt 32-735] Processed net fork10/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-175.807 |
INFO: [Physopt 32-702] Processed net buffer15/fifo/Tail. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/Tail[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork34/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork34/control/generateBlocks[3].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork29/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork30/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer21/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer17/fifo/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[3].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net buffer19/fifo/control/fullReg_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-171.742 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/Memory_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork33/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/transmitValue_reg_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer19/fifo/control/outs_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer12/fifo/control/buffer12_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer10/fifo/spec_v2_repeating_init0_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer10/fifo/emit_init_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/fifo/Tail[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-171.742 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11299 ; free virtual = 18523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11299 ; free virtual = 18523
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.836 | TNS=-171.742 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.182  |        280.692  |            6  |              0  |                    80  |           0  |           2  |  00:00:08  |
|  Total          |          1.182  |        280.692  |            6  |              0  |                    80  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11299 ; free virtual = 18523
INFO: [Common 17-83] Releasing license: Implementation
370 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11299 ; free virtual = 18523
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3262.410 ; gain = 0.000 ; free physical = 11236 ; free virtual = 18455
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.26s |  WALL: 0.09s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.363 ; gain = 0.000 ; free physical = 11239 ; free virtual = 18457
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.709 | TNS=-124.354 | WHS=0.059 | THS=0.000 |
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.709 | TNS=-124.354 | WHS=0.059 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: muli0/multiply_unit/q2_reg_0[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer10/fifo/Head[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork8/control/generateBlocks[1].regblock/transmitValue_reg_0.
INFO: [Physopt 32-710] Processed net fork8/control/generateBlocks[1].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork8/control/generateBlocks[1].regblock/transmitValue_i_3__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.707. Path group: clk. Processed net: fork10/control/generateBlocks[1].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork29/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork30/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/emit_init_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer17/fifo/emit_init_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer19/fifo/control/fullReg_reg_0.
INFO: [Physopt 32-710] Processed net buffer19/fifo/control/fullReg_reg_0. Critical path length was reduced through logic transformation on cell buffer19/fifo/control/transmitValue_i_2__29_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.706. Path group: clk. Processed net: buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: init0/init.
INFO: [Physopt 32-663] Processed net buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0_repN.  Re-placed instance buffer19/fifo/control/x_loadEn_INST_0_i_3_comp_1
INFO: [Physopt 32-952] Improved path group WNS = -0.705. Path group: clk. Processed net: buffer19/fifo/control/x_loadEn_INST_0_i_3_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/Memory_reg[0]_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer0/control/fullReg_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer19/fifo/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/Memory_reg[0][0]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork6/control/generateBlocks[0].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: muli0/multiply_unit/q2_reg_0[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/Memory_reg[0]_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork8/control/generateBlocks[1].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork29/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork30/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer21/fifo/emit_init_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer17/fifo/emit_init_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer0/control/fullReg_reg_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.698. Path group: clk. Processed net: fork33/control/generateBlocks[3].regblock/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork10/control/generateBlocks[1].regblock/outputValid_reg_repN_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork10/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/one_slot_break_r/control/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/one_slot_break_r/control/transmitValue_i_6__4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge4/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.689. Path group: clk. Processed net: control_merge3/fork_valid/generateBlocks[0].regblock/transmitValue_reg_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer10/fifo/Head[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer23/fifo/control/outs_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer19/fifo/control/outs_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer12/fifo/control/buffer12_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer10/fifo/spec_v2_repeating_init0_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer10/fifo/emit_init_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork6/control/generateBlocks[0].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.689 | TNS=-119.710 | WHS=0.059 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.367 ; gain = 0.000 ; free physical = 11196 ; free virtual = 18420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.367 ; gain = 0.000 ; free physical = 11195 ; free virtual = 18420
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.689 | TNS=-119.710 | WHS=0.059 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.020  |          4.644  |            0  |              0  |                     5  |           0  |           1  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.367 ; gain = 0.000 ; free physical = 11195 ; free virtual = 18420
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/utilization_post_pr.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:36:00 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : collision_donut
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |  816 |     0 |          0 |    101400 |  0.80 |
|   LUT as Logic          |  816 |     0 |          0 |    101400 |  0.80 |
|   LUT as Memory         |    0 |     0 |          0 |     35000 |  0.00 |
| Slice Registers         |  666 |     0 |          0 |    202800 |  0.33 |
|   Register as Flip Flop |  666 |     0 |          0 |    202800 |  0.33 |
|   Register as Latch     |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     25350 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 73    |          Yes |         Set |            - |
| 593   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  280 |     0 |          0 |     25350 |  1.10 |
|   SLICEL                                   |  182 |     0 |            |           |       |
|   SLICEM                                   |   98 |     0 |            |           |       |
| LUT as Logic                               |  816 |     0 |          0 |    101400 |  0.80 |
|   using O5 output only                     |    2 |       |            |           |       |
|   using O6 output only                     |  708 |       |            |           |       |
|   using O5 and O6                          |  106 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| Slice Registers                            |  666 |     0 |          0 |    202800 |  0.33 |
|   Register driven from within the Slice    |  287 |       |            |           |       |
|   Register driven from outside the Slice   |  379 |       |            |           |       |
|     LUT in front of the register is unused |  190 |       |            |           |       |
|     LUT in front of the register is used   |  189 |       |            |           |       |
| Unique Control Sets                        |   30 |       |          0 |     25350 |  0.12 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    6 |     0 |          0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  593 |        Flop & Latch |
| LUT6     |  274 |                 LUT |
| LUT5     |  250 |                 LUT |
| LUT2     |  146 |                 LUT |
| LUT3     |  138 |                 LUT |
| LUT4     |  112 |                 LUT |
| FDSE     |   73 |        Flop & Latch |
| CARRY4   |   18 |          CarryLogic |
| DSP48E1  |    6 |    Block Arithmetic |
| LUT1     |    2 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:36:00 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : collision_donut
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 buffer10/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            muli0/multiply_unit/q2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.861ns (16.228%)  route 4.445ns (83.772%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 6.331 - 5.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=671, unset)          1.406     1.406    buffer10/fifo/clk
    SLICE_X44Y51         FDRE                                         r  buffer10/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.259     1.665 r  buffer10/fifo/Head_reg[0]/Q
                         net (fo=5, routed)           0.468     2.133    buffer10/fifo/Head[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.043     2.176 f  buffer10/fifo/emit_init_i_4/O
                         net (fo=3, routed)           0.209     2.385    buffer10/fifo/emit_init_i_4_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.043     2.428 f  buffer10/fifo/emit_init_i_3/O
                         net (fo=5, routed)           0.205     2.633    buffer12/fifo/control/spec_v2_repeating_init0_outs
    SLICE_X44Y54         LUT6 (Prop_lut6_I3_O)        0.043     2.676 f  buffer12/fifo/control/Memory[0][0]_i_4/O
                         net (fo=2, routed)           0.114     2.790    buffer19/fifo/control/buffer12_outs_alias
    SLICE_X44Y54         LUT6 (Prop_lut6_I3_O)        0.043     2.833 f  buffer19/fifo/control/Memory[0][0]_i_2_comp_2/O
                         net (fo=16, routed)          0.284     3.118    buffer23/fifo/control/buffer19_outs
    SLICE_X46Y54         LUT4 (Prop_lut4_I2_O)        0.043     3.161 r  buffer23/fifo/control/outputValid_i_6/O
                         net (fo=1, routed)           0.368     3.529    buffer0/control/init_reg_1
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.043     3.572 f  buffer0/control/outputValid_i_3__4/O
                         net (fo=6, routed)           0.244     3.816    fork33/control/generateBlocks[3].regblock/transmitValue_reg_9
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.043     3.859 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_3__14/O
                         net (fo=2, routed)           0.283     4.142    fork33/control/generateBlocks[3].regblock/outputValid_reg
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.043     4.185 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_2__2/O
                         net (fo=10, routed)          0.233     4.418    buffer17/fifo/outs_reg[0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.043     4.461 r  buffer17/fifo/transmitValue_i_2__1/O
                         net (fo=5, routed)           0.199     4.660    buffer21/fifo/emit_init_reg_1
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.043     4.703 r  buffer21/fifo/transmitValue_i_2__0/O
                         net (fo=6, routed)           0.188     4.892    fork30/control/generateBlocks[0].regblock/outputValid_reg_1
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.043     4.935 r  fork30/control/generateBlocks[0].regblock/transmitValue_i_2/O
                         net (fo=8, routed)           0.200     5.135    fork29/control/generateBlocks[0].regblock/emit_init_reg_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.043     5.178 r  fork29/control/generateBlocks[0].regblock/emit_init_i_2__1/O
                         net (fo=7, routed)           0.573     5.750    fork8/control/generateBlocks[1].regblock/transmitValue_reg_0_alias_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.043     5.793 f  fork8/control/generateBlocks[1].regblock/transmitValue_i_3__0_comp/O
                         net (fo=8, routed)           0.444     6.238    fork6/control/generateBlocks[0].regblock/transmitValue_reg_0_alias
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.043     6.281 r  fork6/control/generateBlocks[0].regblock/q0_reg_i_1_comp/O
                         net (fo=49, routed)          0.431     6.712    muli0/multiply_unit/one_slot_break_dv_ready
    DSP48_X2Y22          DSP48E1                                      r  muli0/multiply_unit/q2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=671, unset)          1.331     6.331    muli0/multiply_unit/clk
    DSP48_X2Y22          DSP48E1                                      r  muli0/multiply_unit/q2_reg/CLK
                         clock pessimism              0.087     6.418    
                         clock uncertainty           -0.035     6.382    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     6.022    muli0/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                 -0.689    




# write_checkpoint -force /home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11194 ; free virtual = 18418
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11192 ; free virtual = 18418
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11192 ; free virtual = 18418
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11192 ; free virtual = 18418
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11192 ; free virtual = 18418
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11190 ; free virtual = 18417
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3316.379 ; gain = 0.000 ; free physical = 11190 ; free virtual = 18417
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/collision_donut/out_5/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 15 00:36:00 2025...
