// Seed: 1071816452
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2
);
  assign module_2.type_5 = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3,
    input supply0 id_4,
    output logic id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output wand id_12,
    input supply1 id_13
);
  always @(negedge 1) if (id_2) id_5 <= 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6
  );
endmodule
