ARM GAS  /tmp/ccSKZ3va.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32wbxx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB943:
  28              		.file 1 "Core/Src/stm32wbxx_it.c"
   1:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32wbxx_it.c **** /**
   3:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
   4:Core/Src/stm32wbxx_it.c ****   * @file    stm32wbxx_it.c
   5:Core/Src/stm32wbxx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
   7:Core/Src/stm32wbxx_it.c ****   * @attention
   8:Core/Src/stm32wbxx_it.c ****   *
   9:Core/Src/stm32wbxx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32wbxx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32wbxx_it.c ****   *
  12:Core/Src/stm32wbxx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32wbxx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32wbxx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32wbxx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32wbxx_it.c ****   *
  17:Core/Src/stm32wbxx_it.c ****   ******************************************************************************
  18:Core/Src/stm32wbxx_it.c ****   */
  19:Core/Src/stm32wbxx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32wbxx_it.c **** 
  21:Core/Src/stm32wbxx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32wbxx_it.c **** #include "main.h"
  23:Core/Src/stm32wbxx_it.c **** #include "stm32wbxx_it.h"
  24:Core/Src/stm32wbxx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32wbxx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32wbxx_it.c **** 
  28:Core/Src/stm32wbxx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32wbxx_it.c **** 
ARM GAS  /tmp/ccSKZ3va.s 			page 2


  31:Core/Src/stm32wbxx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32wbxx_it.c **** 
  33:Core/Src/stm32wbxx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32wbxx_it.c **** 
  36:Core/Src/stm32wbxx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32wbxx_it.c **** 
  38:Core/Src/stm32wbxx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32wbxx_it.c **** 
  41:Core/Src/stm32wbxx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32wbxx_it.c **** 
  43:Core/Src/stm32wbxx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32wbxx_it.c **** 
  46:Core/Src/stm32wbxx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32wbxx_it.c **** 
  48:Core/Src/stm32wbxx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32wbxx_it.c **** 
  51:Core/Src/stm32wbxx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32wbxx_it.c **** 
  53:Core/Src/stm32wbxx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32wbxx_it.c **** 
  56:Core/Src/stm32wbxx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32wbxx_it.c **** 
  58:Core/Src/stm32wbxx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32wbxx_it.c **** extern UART_HandleTypeDef huart1;
  60:Core/Src/stm32wbxx_it.c **** extern TIM_HandleTypeDef htim1;
  61:Core/Src/stm32wbxx_it.c **** 
  62:Core/Src/stm32wbxx_it.c **** /* USER CODE BEGIN EV */
  63:Core/Src/stm32wbxx_it.c **** 
  64:Core/Src/stm32wbxx_it.c **** /* USER CODE END EV */
  65:Core/Src/stm32wbxx_it.c **** 
  66:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
  67:Core/Src/stm32wbxx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  68:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
  69:Core/Src/stm32wbxx_it.c **** /**
  70:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Core/Src/stm32wbxx_it.c ****   */
  72:Core/Src/stm32wbxx_it.c **** void NMI_Handler(void)
  73:Core/Src/stm32wbxx_it.c **** {
  29              		.loc 1 73 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  74:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32wbxx_it.c **** 
  76:Core/Src/stm32wbxx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32wbxx_it.c ****   while (1)
  36              		.loc 1 78 3 discriminator 1 view .LVU1
  79:Core/Src/stm32wbxx_it.c ****   {
ARM GAS  /tmp/ccSKZ3va.s 			page 3


  80:Core/Src/stm32wbxx_it.c ****   }
  37              		.loc 1 80 3 discriminator 1 view .LVU2
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE943:
  42              		.section	.text.HardFault_Handler,"ax",%progbits
  43              		.align	1
  44              		.global	HardFault_Handler
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  48              		.fpu fpv4-sp-d16
  50              	HardFault_Handler:
  51              	.LFB944:
  81:Core/Src/stm32wbxx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32wbxx_it.c **** }
  83:Core/Src/stm32wbxx_it.c **** 
  84:Core/Src/stm32wbxx_it.c **** /**
  85:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Hard fault interrupt.
  86:Core/Src/stm32wbxx_it.c ****   */
  87:Core/Src/stm32wbxx_it.c **** void HardFault_Handler(void)
  88:Core/Src/stm32wbxx_it.c **** {
  52              		.loc 1 88 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
  89:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  90:Core/Src/stm32wbxx_it.c **** 
  91:Core/Src/stm32wbxx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  92:Core/Src/stm32wbxx_it.c ****   while (1)
  59              		.loc 1 92 3 discriminator 1 view .LVU4
  93:Core/Src/stm32wbxx_it.c ****   {
  94:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  95:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  96:Core/Src/stm32wbxx_it.c ****   }
  60              		.loc 1 96 3 discriminator 1 view .LVU5
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE944:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv4-sp-d16
  73              	MemManage_Handler:
  74              	.LFB945:
  97:Core/Src/stm32wbxx_it.c **** }
  98:Core/Src/stm32wbxx_it.c **** 
  99:Core/Src/stm32wbxx_it.c **** /**
 100:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Memory management fault.
 101:Core/Src/stm32wbxx_it.c ****   */
 102:Core/Src/stm32wbxx_it.c **** void MemManage_Handler(void)
ARM GAS  /tmp/ccSKZ3va.s 			page 4


 103:Core/Src/stm32wbxx_it.c **** {
  75              		.loc 1 103 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 104:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 105:Core/Src/stm32wbxx_it.c **** 
 106:Core/Src/stm32wbxx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 107:Core/Src/stm32wbxx_it.c ****   while (1)
  82              		.loc 1 107 3 discriminator 1 view .LVU7
 108:Core/Src/stm32wbxx_it.c ****   {
 109:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32wbxx_it.c ****   }
  83              		.loc 1 111 3 discriminator 1 view .LVU8
  84 0000 FEE7     		b	.L6
  85              		.cfi_endproc
  86              	.LFE945:
  88              		.section	.text.BusFault_Handler,"ax",%progbits
  89              		.align	1
  90              		.global	BusFault_Handler
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	BusFault_Handler:
  97              	.LFB946:
 112:Core/Src/stm32wbxx_it.c **** }
 113:Core/Src/stm32wbxx_it.c **** 
 114:Core/Src/stm32wbxx_it.c **** /**
 115:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 116:Core/Src/stm32wbxx_it.c ****   */
 117:Core/Src/stm32wbxx_it.c **** void BusFault_Handler(void)
 118:Core/Src/stm32wbxx_it.c **** {
  98              		.loc 1 118 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              	.L8:
 119:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 120:Core/Src/stm32wbxx_it.c **** 
 121:Core/Src/stm32wbxx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 122:Core/Src/stm32wbxx_it.c ****   while (1)
 105              		.loc 1 122 3 discriminator 1 view .LVU10
 123:Core/Src/stm32wbxx_it.c ****   {
 124:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 125:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 126:Core/Src/stm32wbxx_it.c ****   }
 106              		.loc 1 126 3 discriminator 1 view .LVU11
 107 0000 FEE7     		b	.L8
 108              		.cfi_endproc
 109              	.LFE946:
ARM GAS  /tmp/ccSKZ3va.s 			page 5


 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	UsageFault_Handler:
 120              	.LFB947:
 127:Core/Src/stm32wbxx_it.c **** }
 128:Core/Src/stm32wbxx_it.c **** 
 129:Core/Src/stm32wbxx_it.c **** /**
 130:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 131:Core/Src/stm32wbxx_it.c ****   */
 132:Core/Src/stm32wbxx_it.c **** void UsageFault_Handler(void)
 133:Core/Src/stm32wbxx_it.c **** {
 121              		.loc 1 133 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L10:
 134:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 135:Core/Src/stm32wbxx_it.c **** 
 136:Core/Src/stm32wbxx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 137:Core/Src/stm32wbxx_it.c ****   while (1)
 128              		.loc 1 137 3 discriminator 1 view .LVU13
 138:Core/Src/stm32wbxx_it.c ****   {
 139:Core/Src/stm32wbxx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32wbxx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32wbxx_it.c ****   }
 129              		.loc 1 141 3 discriminator 1 view .LVU14
 130 0000 FEE7     		b	.L10
 131              		.cfi_endproc
 132              	.LFE947:
 134              		.section	.text.DebugMon_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	DebugMon_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	DebugMon_Handler:
 143              	.LFB948:
 142:Core/Src/stm32wbxx_it.c **** }
 143:Core/Src/stm32wbxx_it.c **** 
 144:Core/Src/stm32wbxx_it.c **** /**
 145:Core/Src/stm32wbxx_it.c ****   * @brief This function handles Debug monitor.
 146:Core/Src/stm32wbxx_it.c ****   */
 147:Core/Src/stm32wbxx_it.c **** void DebugMon_Handler(void)
 148:Core/Src/stm32wbxx_it.c **** {
 144              		.loc 1 148 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
ARM GAS  /tmp/ccSKZ3va.s 			page 6


 149:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 150:Core/Src/stm32wbxx_it.c **** 
 151:Core/Src/stm32wbxx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 152:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 153:Core/Src/stm32wbxx_it.c **** 
 154:Core/Src/stm32wbxx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 155:Core/Src/stm32wbxx_it.c **** }
 149              		.loc 1 155 1 view .LVU16
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE948:
 154              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
 155              		.align	1
 156              		.global	TIM1_UP_TIM16_IRQHandler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv4-sp-d16
 162              	TIM1_UP_TIM16_IRQHandler:
 163              	.LFB949:
 156:Core/Src/stm32wbxx_it.c **** 
 157:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
 158:Core/Src/stm32wbxx_it.c **** /* STM32WBxx Peripheral Interrupt Handlers                                    */
 159:Core/Src/stm32wbxx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 160:Core/Src/stm32wbxx_it.c **** /* For the available peripheral interrupt handler names,                      */
 161:Core/Src/stm32wbxx_it.c **** /* please refer to the startup file (startup_stm32wbxx.s).                    */
 162:Core/Src/stm32wbxx_it.c **** /******************************************************************************/
 163:Core/Src/stm32wbxx_it.c **** 
 164:Core/Src/stm32wbxx_it.c **** /**
 165:Core/Src/stm32wbxx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
 166:Core/Src/stm32wbxx_it.c ****   */
 167:Core/Src/stm32wbxx_it.c **** void TIM1_UP_TIM16_IRQHandler(void)
 168:Core/Src/stm32wbxx_it.c **** {
 164              		.loc 1 168 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168 0000 08B5     		push	{r3, lr}
 169              	.LCFI0:
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 3, -8
 172              		.cfi_offset 14, -4
 169:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
 170:Core/Src/stm32wbxx_it.c **** 
 171:Core/Src/stm32wbxx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
 172:Core/Src/stm32wbxx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 173              		.loc 1 172 3 view .LVU18
 174 0002 0248     		ldr	r0, .L14
 175 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 176              	.LVL0:
 173:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
 174:Core/Src/stm32wbxx_it.c **** 
 175:Core/Src/stm32wbxx_it.c ****   /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
 176:Core/Src/stm32wbxx_it.c **** }
 177              		.loc 1 176 1 is_stmt 0 view .LVU19
 178 0008 08BD     		pop	{r3, pc}
 179              	.L15:
ARM GAS  /tmp/ccSKZ3va.s 			page 7


 180 000a 00BF     		.align	2
 181              	.L14:
 182 000c 00000000 		.word	htim1
 183              		.cfi_endproc
 184              	.LFE949:
 186              		.section	.text.USART1_IRQHandler,"ax",%progbits
 187              		.align	1
 188              		.global	USART1_IRQHandler
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu fpv4-sp-d16
 194              	USART1_IRQHandler:
 195              	.LFB950:
 177:Core/Src/stm32wbxx_it.c **** 
 178:Core/Src/stm32wbxx_it.c **** /**
 179:Core/Src/stm32wbxx_it.c ****   * @brief This function handles USART1 global interrupt.
 180:Core/Src/stm32wbxx_it.c ****   */
 181:Core/Src/stm32wbxx_it.c **** void USART1_IRQHandler(void)
 182:Core/Src/stm32wbxx_it.c **** {
 196              		.loc 1 182 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200 0000 08B5     		push	{r3, lr}
 201              	.LCFI1:
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 3, -8
 204              		.cfi_offset 14, -4
 183:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 184:Core/Src/stm32wbxx_it.c **** 
 185:Core/Src/stm32wbxx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 186:Core/Src/stm32wbxx_it.c ****   HAL_UART_IRQHandler(&huart1);
 205              		.loc 1 186 3 view .LVU21
 206 0002 0248     		ldr	r0, .L18
 207 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 208              	.LVL1:
 187:Core/Src/stm32wbxx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 188:Core/Src/stm32wbxx_it.c **** 
 189:Core/Src/stm32wbxx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 190:Core/Src/stm32wbxx_it.c **** }
 209              		.loc 1 190 1 is_stmt 0 view .LVU22
 210 0008 08BD     		pop	{r3, pc}
 211              	.L19:
 212 000a 00BF     		.align	2
 213              	.L18:
 214 000c 00000000 		.word	huart1
 215              		.cfi_endproc
 216              	.LFE950:
 218              		.text
 219              	.Letext0:
 220              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 221              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 222              		.file 4 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 223              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 224              		.file 6 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 225              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
ARM GAS  /tmp/ccSKZ3va.s 			page 8


 226              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 227              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h"
 228              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 229              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
ARM GAS  /tmp/ccSKZ3va.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32wbxx_it.c
     /tmp/ccSKZ3va.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccSKZ3va.s:43     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:50     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccSKZ3va.s:66     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:73     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccSKZ3va.s:89     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:96     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccSKZ3va.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:119    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccSKZ3va.s:135    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccSKZ3va.s:142    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccSKZ3va.s:155    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccSKZ3va.s:162    .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
     /tmp/ccSKZ3va.s:182    .text.TIM1_UP_TIM16_IRQHandler:000000000000000c $d
     /tmp/ccSKZ3va.s:187    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccSKZ3va.s:194    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccSKZ3va.s:214    .text.USART1_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
HAL_UART_IRQHandler
huart1
