INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
