$comment
	File created using the following command:
		vcd file MU0CPUFINAL.msim.vcd -direction
$end
$date
	Thu Mar  5 12:30:14 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " ACC_OUT [15] $end
$var wire 1 # ACC_OUT [14] $end
$var wire 1 $ ACC_OUT [13] $end
$var wire 1 % ACC_OUT [12] $end
$var wire 1 & ACC_OUT [11] $end
$var wire 1 ' ACC_OUT [10] $end
$var wire 1 ( ACC_OUT [9] $end
$var wire 1 ) ACC_OUT [8] $end
$var wire 1 * ACC_OUT [7] $end
$var wire 1 + ACC_OUT [6] $end
$var wire 1 , ACC_OUT [5] $end
$var wire 1 - ACC_OUT [4] $end
$var wire 1 . ACC_OUT [3] $end
$var wire 1 / ACC_OUT [2] $end
$var wire 1 0 ACC_OUT [1] $end
$var wire 1 1 ACC_OUT [0] $end
$var wire 1 2 ARMISHCARRY $end
$var wire 1 3 ctrl_mux3 $end
$var wire 1 4 EXEC1 $end
$var wire 1 5 EXEC2 $end
$var wire 1 6 FETCH $end
$var wire 1 7 k [15] $end
$var wire 1 8 k [14] $end
$var wire 1 9 k [13] $end
$var wire 1 : k [12] $end
$var wire 1 ; k [11] $end
$var wire 1 < k [10] $end
$var wire 1 = k [9] $end
$var wire 1 > k [8] $end
$var wire 1 ? k [7] $end
$var wire 1 @ k [6] $end
$var wire 1 A k [5] $end
$var wire 1 B k [4] $end
$var wire 1 C k [3] $end
$var wire 1 D k [2] $end
$var wire 1 E k [1] $end
$var wire 1 F k [0] $end
$var wire 1 G MUXX $end
$var wire 1 H PC_OUT [11] $end
$var wire 1 I PC_OUT [10] $end
$var wire 1 J PC_OUT [9] $end
$var wire 1 K PC_OUT [8] $end
$var wire 1 L PC_OUT [7] $end
$var wire 1 M PC_OUT [6] $end
$var wire 1 N PC_OUT [5] $end
$var wire 1 O PC_OUT [4] $end
$var wire 1 P PC_OUT [3] $end
$var wire 1 Q PC_OUT [2] $end
$var wire 1 R PC_OUT [1] $end
$var wire 1 S PC_OUT [0] $end
$var wire 1 T pin_name1 $end
$var wire 1 U RAM_ADDRESS_IN [11] $end
$var wire 1 V RAM_ADDRESS_IN [10] $end
$var wire 1 W RAM_ADDRESS_IN [9] $end
$var wire 1 X RAM_ADDRESS_IN [8] $end
$var wire 1 Y RAM_ADDRESS_IN [7] $end
$var wire 1 Z RAM_ADDRESS_IN [6] $end
$var wire 1 [ RAM_ADDRESS_IN [5] $end
$var wire 1 \ RAM_ADDRESS_IN [4] $end
$var wire 1 ] RAM_ADDRESS_IN [3] $end
$var wire 1 ^ RAM_ADDRESS_IN [2] $end
$var wire 1 _ RAM_ADDRESS_IN [1] $end
$var wire 1 ` RAM_ADDRESS_IN [0] $end
$var wire 1 a RAM_OUT [15] $end
$var wire 1 b RAM_OUT [14] $end
$var wire 1 c RAM_OUT [13] $end
$var wire 1 d RAM_OUT [12] $end
$var wire 1 e RAM_OUT [11] $end
$var wire 1 f RAM_OUT [10] $end
$var wire 1 g RAM_OUT [9] $end
$var wire 1 h RAM_OUT [8] $end
$var wire 1 i RAM_OUT [7] $end
$var wire 1 j RAM_OUT [6] $end
$var wire 1 k RAM_OUT [5] $end
$var wire 1 l RAM_OUT [4] $end
$var wire 1 m RAM_OUT [3] $end
$var wire 1 n RAM_OUT [2] $end
$var wire 1 o RAM_OUT [1] $end
$var wire 1 p RAM_OUT [0] $end
$var wire 1 q RESULT [15] $end
$var wire 1 r RESULT [14] $end
$var wire 1 s RESULT [13] $end
$var wire 1 t RESULT [12] $end
$var wire 1 u RESULT [11] $end
$var wire 1 v RESULT [10] $end
$var wire 1 w RESULT [9] $end
$var wire 1 x RESULT [8] $end
$var wire 1 y RESULT [7] $end
$var wire 1 z RESULT [6] $end
$var wire 1 { RESULT [5] $end
$var wire 1 | RESULT [4] $end
$var wire 1 } RESULT [3] $end
$var wire 1 ~ RESULT [2] $end
$var wire 1 !! RESULT [1] $end
$var wire 1 "! RESULT [0] $end

$scope module i1 $end
$var wire 1 #! gnd $end
$var wire 1 $! vcc $end
$var wire 1 %! unknown $end
$var tri1 1 &! devclrn $end
$var tri1 1 '! devpor $end
$var tri1 1 (! devoe $end
$var wire 1 )! MUXX~output_o $end
$var wire 1 *! EXEC1~output_o $end
$var wire 1 +! ACC_OUT[15]~output_o $end
$var wire 1 ,! ACC_OUT[14]~output_o $end
$var wire 1 -! ACC_OUT[13]~output_o $end
$var wire 1 .! ACC_OUT[12]~output_o $end
$var wire 1 /! ACC_OUT[11]~output_o $end
$var wire 1 0! ACC_OUT[10]~output_o $end
$var wire 1 1! ACC_OUT[9]~output_o $end
$var wire 1 2! ACC_OUT[8]~output_o $end
$var wire 1 3! ACC_OUT[7]~output_o $end
$var wire 1 4! ACC_OUT[6]~output_o $end
$var wire 1 5! ACC_OUT[5]~output_o $end
$var wire 1 6! ACC_OUT[4]~output_o $end
$var wire 1 7! ACC_OUT[3]~output_o $end
$var wire 1 8! ACC_OUT[2]~output_o $end
$var wire 1 9! ACC_OUT[1]~output_o $end
$var wire 1 :! ACC_OUT[0]~output_o $end
$var wire 1 ;! k[15]~output_o $end
$var wire 1 <! k[14]~output_o $end
$var wire 1 =! k[13]~output_o $end
$var wire 1 >! k[12]~output_o $end
$var wire 1 ?! k[11]~output_o $end
$var wire 1 @! k[10]~output_o $end
$var wire 1 A! k[9]~output_o $end
$var wire 1 B! k[8]~output_o $end
$var wire 1 C! k[7]~output_o $end
$var wire 1 D! k[6]~output_o $end
$var wire 1 E! k[5]~output_o $end
$var wire 1 F! k[4]~output_o $end
$var wire 1 G! k[3]~output_o $end
$var wire 1 H! k[2]~output_o $end
$var wire 1 I! k[1]~output_o $end
$var wire 1 J! k[0]~output_o $end
$var wire 1 K! RAM_OUT[15]~output_o $end
$var wire 1 L! RAM_OUT[14]~output_o $end
$var wire 1 M! RAM_OUT[13]~output_o $end
$var wire 1 N! RAM_OUT[12]~output_o $end
$var wire 1 O! RAM_OUT[11]~output_o $end
$var wire 1 P! RAM_OUT[10]~output_o $end
$var wire 1 Q! RAM_OUT[9]~output_o $end
$var wire 1 R! RAM_OUT[8]~output_o $end
$var wire 1 S! RAM_OUT[7]~output_o $end
$var wire 1 T! RAM_OUT[6]~output_o $end
$var wire 1 U! RAM_OUT[5]~output_o $end
$var wire 1 V! RAM_OUT[4]~output_o $end
$var wire 1 W! RAM_OUT[3]~output_o $end
$var wire 1 X! RAM_OUT[2]~output_o $end
$var wire 1 Y! RAM_OUT[1]~output_o $end
$var wire 1 Z! RAM_OUT[0]~output_o $end
$var wire 1 [! RAM_ADDRESS_IN[11]~output_o $end
$var wire 1 \! RAM_ADDRESS_IN[10]~output_o $end
$var wire 1 ]! RAM_ADDRESS_IN[9]~output_o $end
$var wire 1 ^! RAM_ADDRESS_IN[8]~output_o $end
$var wire 1 _! RAM_ADDRESS_IN[7]~output_o $end
$var wire 1 `! RAM_ADDRESS_IN[6]~output_o $end
$var wire 1 a! RAM_ADDRESS_IN[5]~output_o $end
$var wire 1 b! RAM_ADDRESS_IN[4]~output_o $end
$var wire 1 c! RAM_ADDRESS_IN[3]~output_o $end
$var wire 1 d! RAM_ADDRESS_IN[2]~output_o $end
$var wire 1 e! RAM_ADDRESS_IN[1]~output_o $end
$var wire 1 f! RAM_ADDRESS_IN[0]~output_o $end
$var wire 1 g! PC_OUT[11]~output_o $end
$var wire 1 h! PC_OUT[10]~output_o $end
$var wire 1 i! PC_OUT[9]~output_o $end
$var wire 1 j! PC_OUT[8]~output_o $end
$var wire 1 k! PC_OUT[7]~output_o $end
$var wire 1 l! PC_OUT[6]~output_o $end
$var wire 1 m! PC_OUT[5]~output_o $end
$var wire 1 n! PC_OUT[4]~output_o $end
$var wire 1 o! PC_OUT[3]~output_o $end
$var wire 1 p! PC_OUT[2]~output_o $end
$var wire 1 q! PC_OUT[1]~output_o $end
$var wire 1 r! PC_OUT[0]~output_o $end
$var wire 1 s! ctrl_mux3~output_o $end
$var wire 1 t! FETCH~output_o $end
$var wire 1 u! EXEC2~output_o $end
$var wire 1 v! pin_name1~output_o $end
$var wire 1 w! ARMISHCARRY~output_o $end
$var wire 1 x! RESULT[15]~output_o $end
$var wire 1 y! RESULT[14]~output_o $end
$var wire 1 z! RESULT[13]~output_o $end
$var wire 1 {! RESULT[12]~output_o $end
$var wire 1 |! RESULT[11]~output_o $end
$var wire 1 }! RESULT[10]~output_o $end
$var wire 1 ~! RESULT[9]~output_o $end
$var wire 1 !" RESULT[8]~output_o $end
$var wire 1 "" RESULT[7]~output_o $end
$var wire 1 #" RESULT[6]~output_o $end
$var wire 1 $" RESULT[5]~output_o $end
$var wire 1 %" RESULT[4]~output_o $end
$var wire 1 &" RESULT[3]~output_o $end
$var wire 1 '" RESULT[2]~output_o $end
$var wire 1 (" RESULT[1]~output_o $end
$var wire 1 )" RESULT[0]~output_o $end
$var wire 1 *" CLK~input_o $end
$var wire 1 +" inst3|FETCH~combout $end
$var wire 1 ," register3|stupid_dff~0_combout $end
$var wire 1 -" register3|stupid_dff~q $end
$var wire 1 ." inst|add_sub~0_combout $end
$var wire 1 /" inst|MUX1~6_combout $end
$var wire 1 0" inst|MUX1~7_combout $end
$var wire 1 1" ALU2|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 2" MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 3" inst4|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 4" MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 5" inst|MUX1~0_combout $end
$var wire 1 6" inst|MUX1~1_combout $end
$var wire 1 7" inst|SLOAD~0_combout $end
$var wire 1 8" inst|SLOAD~1_combout $end
$var wire 1 9" REGFILE|ALU|STP~0_combout $end
$var wire 1 :" inst4|auto_generated|_~1_combout $end
$var wire 1 ;" inst4|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 <" inst4|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 =" inst4|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 >" inst4|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 ?" inst4|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 @" inst4|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 A" MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 B" ALU2|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 C" ALU2|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 D" MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 E" inst4|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 F" inst4|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 G" inst4|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 H" inst4|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 I" MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 J" inst4|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 K" inst4|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 L" MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 M" MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 N" inst4|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 O" inst4|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 P" MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 Q" ALU2|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 R" ALU2|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 S" MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 T" inst4|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 U" inst4|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 V" inst4|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 W" inst4|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 X" MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 Y" ALU2|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 Z" ALU2|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 [" REGFILE|ALU|wenout~0_combout $end
$var wire 1 \" REGFILE|ALU|Add0~68_combout $end
$var wire 1 ]" REGFILE|ALU|Add0~79_combout $end
$var wire 1 ^" REGFILE|ALU|Add0~80_combout $end
$var wire 1 _" REGFILE|ALU|Add0~81_combout $end
$var wire 1 `" REGFILE|ALU|Add0~82_combout $end
$var wire 1 a" REGFILE|ALU|Add0~83_combout $end
$var wire 1 b" REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 c" REGFILE|ALU|Add0~74_combout $end
$var wire 1 d" REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 e" REGFILE|ALU|Add0~76_combout $end
$var wire 1 f" REGFILE|ALU|Add0~77_combout $end
$var wire 1 g" REGFILE|ALU|Add0~78_combout $end
$var wire 1 h" REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 i" REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 j" REGFILE|ALU|Add0~70_combout $end
$var wire 1 k" REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 l" REGFILE|ALU|Add0~71_combout $end
$var wire 1 m" REGFILE|ALU|Add0~72_combout $end
$var wire 1 n" REGFILE|ALU|Add0~17_sumout $end
$var wire 1 o" REGFILE|ALU|Mux16~0_combout $end
$var wire 1 p" REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 q" REGFILE|ALU|Add0~18 $end
$var wire 1 r" REGFILE|ALU|Add0~13_sumout $end
$var wire 1 s" REGFILE|ALU|Mux15~0_combout $end
$var wire 1 t" REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 u" REGFILE|ALU|Add0~14 $end
$var wire 1 v" REGFILE|ALU|Add0~10 $end
$var wire 1 w" REGFILE|ALU|Add0~5_sumout $end
$var wire 1 x" REGFILE|ALU|Mux13~0_combout $end
$var wire 1 y" REGFILE|ALU|Add0~69_combout $end
$var wire 1 z" REGFILE|ALU|Add0~6 $end
$var wire 1 {" REGFILE|ALU|Add0~42 $end
$var wire 1 |" REGFILE|ALU|Add0~38 $end
$var wire 1 }" REGFILE|ALU|Add0~34 $end
$var wire 1 ~" REGFILE|ALU|Add0~29_sumout $end
$var wire 1 !# REGFILE|ALU|Mux9~0_combout $end
$var wire 1 "# REGFILE|ALU|Add0~75_combout $end
$var wire 1 ## REGFILE|ALU|Add0~30 $end
$var wire 1 $# REGFILE|ALU|Add0~26 $end
$var wire 1 %# REGFILE|ALU|Add0~21_sumout $end
$var wire 1 &# REGFILE|ALU|Mux7~0_combout $end
$var wire 1 '# REGFILE|ALU|Add0~73_combout $end
$var wire 1 (# REGFILE|ALU|Add0~22 $end
$var wire 1 )# REGFILE|ALU|Add0~62 $end
$var wire 1 *# REGFILE|ALU|Add0~58 $end
$var wire 1 +# REGFILE|ALU|Add0~54 $end
$var wire 1 ,# REGFILE|ALU|Add0~50 $end
$var wire 1 -# REGFILE|ALU|Add0~46 $end
$var wire 1 .# REGFILE|ALU|Add0~1_sumout $end
$var wire 1 /# REGFILE|ALU|Mux1~0_combout $end
$var wire 1 0# REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 1# REGFILE|ALU|Add0~45_sumout $end
$var wire 1 2# REGFILE|ALU|Mux2~0_combout $end
$var wire 1 3# REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 4# REGFILE|ALU|Add0~49_sumout $end
$var wire 1 5# REGFILE|ALU|Mux3~0_combout $end
$var wire 1 6# REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 7# REGFILE|ALU|Add0~53_sumout $end
$var wire 1 8# REGFILE|ALU|Mux4~0_combout $end
$var wire 1 9# REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 :# REGFILE|ALU|Add0~57_sumout $end
$var wire 1 ;# REGFILE|ALU|Mux5~0_combout $end
$var wire 1 <# REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 =# REGFILE|ALU|Add0~61_sumout $end
$var wire 1 ># REGFILE|ALU|Mux6~0_combout $end
$var wire 1 ?# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 @# REGFILE|ALU|wenout~1_combout $end
$var wire 1 A# REGFILE|REGFILE|G1~combout $end
$var wire 1 B# MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 C# inst4|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 D# inst4|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 E# inst4|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 F# inst4|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 G# MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 H# MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 I# MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 J# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 K# REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 L# REGFILE|ALU|Add0~25_sumout $end
$var wire 1 M# REGFILE|ALU|Mux8~0_combout $end
$var wire 1 N# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 O# MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 P# MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 Q# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 R# REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 S# REGFILE|ALU|Add0~33_sumout $end
$var wire 1 T# REGFILE|ALU|Mux10~0_combout $end
$var wire 1 U# REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 V# REGFILE|ALU|Add0~37_sumout $end
$var wire 1 W# REGFILE|ALU|Mux11~0_combout $end
$var wire 1 X# REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 Y# REGFILE|ALU|Add0~41_sumout $end
$var wire 1 Z# REGFILE|ALU|Mux12~0_combout $end
$var wire 1 [# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 \# MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 ]# MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 ^# ALU2|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 _# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 `# ALU2|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 a# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 b# MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 c# REGFILE|ALU|Add0~9_sumout $end
$var wire 1 d# REGFILE|ALU|Mux14~0_combout $end
$var wire 1 e# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 f# MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 g# MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 h# ALU2|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 i# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 j# ALU2|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 k# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 l# MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 m# MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 n# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 o# inst|MUX1~2_combout $end
$var wire 1 p# inst|MUX1~3_combout $end
$var wire 1 q# inst|MUX1~4_combout $end
$var wire 1 r# inst|MUX1~5_combout $end
$var wire 1 s# inst4|auto_generated|_~0_combout $end
$var wire 1 t# MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 u# ALU2|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 v# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 w# ALU2|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 x# ALU2|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 y# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 z# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 {# ALU2|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 |# ALU2|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 }# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout $end
$var wire 1 ~# MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 !$ inst|enable_acc~0_combout $end
$var wire 1 "$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 #$ MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 $$ inst|MUX3~0_combout $end
$var wire 1 %$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 &$ MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 '$ inst|WREN~0_combout $end
$var wire 1 ($ MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 )$ inst|enable_acc~1_combout $end
$var wire 1 *$ register3|inst1~q $end
$var wire 1 +$ inst3|EXEC1~0_combout $end
$var wire 1 ,$ inst|MUX1~8_combout $end
$var wire 1 -$ inst3|EXEC2~0_combout $end
$var wire 1 .$ REGFILE|ALU|Add0~2 $end
$var wire 1 /$ REGFILE|ALU|Add0~65_sumout $end
$var wire 1 0$ REGFILE|ALU|carryout~combout $end
$var wire 1 1$ REGFILE|ALU|carryen~0_combout $end
$var wire 1 2$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2] $end
$var wire 1 3$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [1] $end
$var wire 1 4$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [0] $end
$var wire 1 5$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2] $end
$var wire 1 6$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [1] $end
$var wire 1 7$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [0] $end
$var wire 1 8$ lab5ram|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 9$ lab5ram|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 :$ lab5ram|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 ;$ lab5ram|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 <$ lab5ram|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 =$ lab5ram|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 >$ lab5ram|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 ?$ lab5ram|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 @$ lab5ram|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 A$ lab5ram|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 B$ lab5ram|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 C$ lab5ram|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 D$ lab5ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 E$ lab5ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 F$ lab5ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 G$ lab5ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 H$ IR|dffs [15] $end
$var wire 1 I$ IR|dffs [14] $end
$var wire 1 J$ IR|dffs [13] $end
$var wire 1 K$ IR|dffs [12] $end
$var wire 1 L$ IR|dffs [11] $end
$var wire 1 M$ IR|dffs [10] $end
$var wire 1 N$ IR|dffs [9] $end
$var wire 1 O$ IR|dffs [8] $end
$var wire 1 P$ IR|dffs [7] $end
$var wire 1 Q$ IR|dffs [6] $end
$var wire 1 R$ IR|dffs [5] $end
$var wire 1 S$ IR|dffs [4] $end
$var wire 1 T$ IR|dffs [3] $end
$var wire 1 U$ IR|dffs [2] $end
$var wire 1 V$ IR|dffs [1] $end
$var wire 1 W$ IR|dffs [0] $end
$var wire 1 X$ inst4|auto_generated|counter_reg_bit [11] $end
$var wire 1 Y$ inst4|auto_generated|counter_reg_bit [10] $end
$var wire 1 Z$ inst4|auto_generated|counter_reg_bit [9] $end
$var wire 1 [$ inst4|auto_generated|counter_reg_bit [8] $end
$var wire 1 \$ inst4|auto_generated|counter_reg_bit [7] $end
$var wire 1 ]$ inst4|auto_generated|counter_reg_bit [6] $end
$var wire 1 ^$ inst4|auto_generated|counter_reg_bit [5] $end
$var wire 1 _$ inst4|auto_generated|counter_reg_bit [4] $end
$var wire 1 `$ inst4|auto_generated|counter_reg_bit [3] $end
$var wire 1 a$ inst4|auto_generated|counter_reg_bit [2] $end
$var wire 1 b$ inst4|auto_generated|counter_reg_bit [1] $end
$var wire 1 c$ inst4|auto_generated|counter_reg_bit [0] $end
$var wire 1 d$ REGFILE|REGFILE|R0|dffs [15] $end
$var wire 1 e$ REGFILE|REGFILE|R0|dffs [14] $end
$var wire 1 f$ REGFILE|REGFILE|R0|dffs [13] $end
$var wire 1 g$ REGFILE|REGFILE|R0|dffs [12] $end
$var wire 1 h$ REGFILE|REGFILE|R0|dffs [11] $end
$var wire 1 i$ REGFILE|REGFILE|R0|dffs [10] $end
$var wire 1 j$ REGFILE|REGFILE|R0|dffs [9] $end
$var wire 1 k$ REGFILE|REGFILE|R0|dffs [8] $end
$var wire 1 l$ REGFILE|REGFILE|R0|dffs [7] $end
$var wire 1 m$ REGFILE|REGFILE|R0|dffs [6] $end
$var wire 1 n$ REGFILE|REGFILE|R0|dffs [5] $end
$var wire 1 o$ REGFILE|REGFILE|R0|dffs [4] $end
$var wire 1 p$ REGFILE|REGFILE|R0|dffs [3] $end
$var wire 1 q$ REGFILE|REGFILE|R0|dffs [2] $end
$var wire 1 r$ REGFILE|REGFILE|R0|dffs [1] $end
$var wire 1 s$ REGFILE|REGFILE|R0|dffs [0] $end
$var wire 1 t$ ALU2|auto_generated|result [15] $end
$var wire 1 u$ ALU2|auto_generated|result [14] $end
$var wire 1 v$ ALU2|auto_generated|result [13] $end
$var wire 1 w$ ALU2|auto_generated|result [12] $end
$var wire 1 x$ ALU2|auto_generated|result [11] $end
$var wire 1 y$ ALU2|auto_generated|result [10] $end
$var wire 1 z$ ALU2|auto_generated|result [9] $end
$var wire 1 {$ ALU2|auto_generated|result [8] $end
$var wire 1 |$ ALU2|auto_generated|result [7] $end
$var wire 1 }$ ALU2|auto_generated|result [6] $end
$var wire 1 ~$ ALU2|auto_generated|result [5] $end
$var wire 1 !% ALU2|auto_generated|result [4] $end
$var wire 1 "% ALU2|auto_generated|result [3] $end
$var wire 1 #% ALU2|auto_generated|result [2] $end
$var wire 1 $% ALU2|auto_generated|result [1] $end
$var wire 1 %% ALU2|auto_generated|result [0] $end
$var wire 1 &% REGFILE|CARRY|dffs [0] $end
$var wire 1 '% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2] $end
$var wire 1 (% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [1] $end
$var wire 1 )% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [0] $end
$var wire 1 *% inst3|NS [2] $end
$var wire 1 +% inst3|NS [1] $end
$var wire 1 ,% inst3|NS [0] $end
$var wire 1 -% REGFILE|REGFILE|R2|dffs [15] $end
$var wire 1 .% REGFILE|REGFILE|R2|dffs [14] $end
$var wire 1 /% REGFILE|REGFILE|R2|dffs [13] $end
$var wire 1 0% REGFILE|REGFILE|R2|dffs [12] $end
$var wire 1 1% REGFILE|REGFILE|R2|dffs [11] $end
$var wire 1 2% REGFILE|REGFILE|R2|dffs [10] $end
$var wire 1 3% REGFILE|REGFILE|R2|dffs [9] $end
$var wire 1 4% REGFILE|REGFILE|R2|dffs [8] $end
$var wire 1 5% REGFILE|REGFILE|R2|dffs [7] $end
$var wire 1 6% REGFILE|REGFILE|R2|dffs [6] $end
$var wire 1 7% REGFILE|REGFILE|R2|dffs [5] $end
$var wire 1 8% REGFILE|REGFILE|R2|dffs [4] $end
$var wire 1 9% REGFILE|REGFILE|R2|dffs [3] $end
$var wire 1 :% REGFILE|REGFILE|R2|dffs [2] $end
$var wire 1 ;% REGFILE|REGFILE|R2|dffs [1] $end
$var wire 1 <% REGFILE|REGFILE|R2|dffs [0] $end
$var wire 1 =% REGFILE|REGFILE|R1|dffs [15] $end
$var wire 1 >% REGFILE|REGFILE|R1|dffs [14] $end
$var wire 1 ?% REGFILE|REGFILE|R1|dffs [13] $end
$var wire 1 @% REGFILE|REGFILE|R1|dffs [12] $end
$var wire 1 A% REGFILE|REGFILE|R1|dffs [11] $end
$var wire 1 B% REGFILE|REGFILE|R1|dffs [10] $end
$var wire 1 C% REGFILE|REGFILE|R1|dffs [9] $end
$var wire 1 D% REGFILE|REGFILE|R1|dffs [8] $end
$var wire 1 E% REGFILE|REGFILE|R1|dffs [7] $end
$var wire 1 F% REGFILE|REGFILE|R1|dffs [6] $end
$var wire 1 G% REGFILE|REGFILE|R1|dffs [5] $end
$var wire 1 H% REGFILE|REGFILE|R1|dffs [4] $end
$var wire 1 I% REGFILE|REGFILE|R1|dffs [3] $end
$var wire 1 J% REGFILE|REGFILE|R1|dffs [2] $end
$var wire 1 K% REGFILE|REGFILE|R1|dffs [1] $end
$var wire 1 L% REGFILE|REGFILE|R1|dffs [0] $end
$var wire 1 M% REGFILE|REGFILE|R3|dffs [15] $end
$var wire 1 N% REGFILE|REGFILE|R3|dffs [14] $end
$var wire 1 O% REGFILE|REGFILE|R3|dffs [13] $end
$var wire 1 P% REGFILE|REGFILE|R3|dffs [12] $end
$var wire 1 Q% REGFILE|REGFILE|R3|dffs [11] $end
$var wire 1 R% REGFILE|REGFILE|R3|dffs [10] $end
$var wire 1 S% REGFILE|REGFILE|R3|dffs [9] $end
$var wire 1 T% REGFILE|REGFILE|R3|dffs [8] $end
$var wire 1 U% REGFILE|REGFILE|R3|dffs [7] $end
$var wire 1 V% REGFILE|REGFILE|R3|dffs [6] $end
$var wire 1 W% REGFILE|REGFILE|R3|dffs [5] $end
$var wire 1 X% REGFILE|REGFILE|R3|dffs [4] $end
$var wire 1 Y% REGFILE|REGFILE|R3|dffs [3] $end
$var wire 1 Z% REGFILE|REGFILE|R3|dffs [2] $end
$var wire 1 [% REGFILE|REGFILE|R3|dffs [1] $end
$var wire 1 \% REGFILE|REGFILE|R3|dffs [0] $end
$var wire 1 ]% lab5ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 ^% lab5ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 _% lab5ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 `% lab5ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 a% lab5ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 b% lab5ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 c% lab5ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 d% lab5ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 e% lab5ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 f% lab5ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 g% lab5ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 h% lab5ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 i% lab5ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 j% lab5ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 k% lab5ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 l% lab5ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
02
13
04
05
16
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
0G
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0T
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0#!
1$!
x%!
1&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
1,"
0-"
0."
1/"
00"
11"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
1j#
0k#
0l#
0m#
0n#
1o#
1p#
1q#
1r#
0s#
0t#
1u#
0v#
1w#
1x#
1y#
0z#
1{#
1|#
0}#
0~#
0!$
0"$
0#$
1$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
z4$
z3$
02$
z7$
z6$
05$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0&%
z)%
z(%
0'%
z,%
0+%
z*%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0\%
$end
#10000
0!
0*"
#20000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
1,$
1+%
1)!
1G
#20001
1j%
1l%
1E$
1G$
1Z!
1X!
0j#
0B"
1n
1p
1%%
14"
1f#
1#%
1'"
1H!
1J!
1)"
01"
0C"
1"!
1F
1D
1~
1$%
1"%
1g#
1t#
1f!
1d!
1&"
1("
0^#
1!!
1}
1^
1`
0#%
1!%
1%"
0'"
0`#
0~
1|
1~$
1$"
0Q"
1{
1}$
1#"
0R"
1z
1|$
1""
0Y"
1y
1{$
1!"
0Z"
1x
1z$
1~!
0u#
1w
1y$
1}!
0w#
1v
1x$
1|!
0x#
1u
1w$
1{!
0{#
1t
1v$
1z!
0|#
1s
1u$
1y!
1r
1t$
1x!
1q
#30000
0!
0*"
#40000
1!
1*"
1*$
1U$
1W$
0-"
1:"
10"
1-$
0+$
1!$
1v!
0*!
1u!
1A#
15
04
1T
1i#
1e#
0+%
#40001
1b%
1c%
1d%
1e%
1h%
1g%
1f%
1k%
1i%
1a%
1_%
1^%
1`%
1]%
1=$
1>$
1?$
1@$
1C$
1B$
1A$
1F$
1D$
1<$
18$
19$
1;$
1:$
1M!
1N!
1L!
1K!
1O!
1W!
1Y!
1T!
1U!
1V!
1S!
1R!
1Q!
1P!
1f
1g
1h
1i
1l
1k
1j
1o
1m
1e
1a
1b
1d
1c
1z#
0v$
1%$
0w$
1"$
0u$
1}#
0t$
1v#
0x$
1n#
0"%
1k#
0$%
1a#
0}$
1_#
0~$
1[#
0!%
1Q#
0|$
1N#
0{$
1J#
0z$
1?#
0y$
0}!
0~!
0!"
0""
0%"
0$"
0#"
0("
0&"
0|!
0x!
0y!
0{!
0z!
0s
0t
0r
0q
0u
0}
0!!
0z
0{
0|
0y
0x
0w
0v
#50000
0!
0*"
#60000
1!
1*"
0*$
1V$
1Q$
1O$
1M$
1L$
1S$
1N$
1P$
1R$
1T$
1H$
1I$
1J$
1K$
1g$
1e$
1d$
1f$
1h$
1p$
1r$
1s$
1q$
1m$
1n$
1o$
1l$
1k$
1j$
1i$
1c$
1r!
10!
11!
12!
13!
16!
15!
14!
18!
1:!
19!
17!
1/!
1-!
1+!
1,!
1.!
0r#
00"
1.#
11#
14#
17#
1:#
1=#
1%#
1L#
1~"
1S#
1V#
1Y#
1w"
1c#
1r"
1n"
0:"
0+"
1;"
0q#
0p#
0o#
1j#
1%
1#
1"
1$
1&
1.
10
11
1/
1+
1,
1-
1*
1)
1(
1'
1S
1&$
1($
1#$
1~#
12"
1D"
1M"
1S"
1\#
1B#
1H#
1O#
1b#
1l#
0-$
0!$
03"
1y$
1z$
1{$
1|$
1!%
1~$
1}$
1#%
0%%
1$%
1"%
1x$
1v$
1t$
1u$
1w$
1{!
1y!
1x!
1z!
1|!
1&"
1("
0)"
1'"
1#"
1$"
1%"
1""
1!"
1~!
1}!
0v!
0u!
1I!
1D!
1B!
1@!
1?!
1F!
1A!
1C!
1E!
1G!
1;!
1<!
1=!
1>!
1t!
11"
0A#
0)$
0y#
0/"
16
1:
19
18
17
1C
1A
1?
1=
1B
1;
1<
1>
1@
1E
05
0T
1v
1w
1x
1y
1|
1{
1z
1~
0"!
1!!
1}
1u
1s
1q
1r
1t
1<"
0$%
1,"
0,$
0g#
0%$
0"$
0}#
0z#
0v#
0n#
0k#
0i#
0e#
0a#
0_#
0[#
0Q#
0N#
0J#
0?#
0$$
0s!
0d!
0)!
0("
1B"
0!!
0G
0^
03
0#%
0'"
1C"
0~
0"%
0&"
1^#
0}
0!%
0%"
1`#
0|
0~$
0$"
1Q"
0{
0}$
0#"
1R"
0z
0|$
0""
1Y"
0y
0{$
0!"
1Z"
0x
0z$
0~!
1u#
0w
0y$
0}!
1w#
0v
0x$
0|!
1x#
0u
0w$
0{!
1{#
0t
0v$
0z!
1|#
0s
0u$
0y!
0r
0t$
0x!
0q
#70000
0!
0*"
#80000
1!
1*"
1-"
11$
1["
1:"
1+"
1+$
1*!
0t!
1@#
15$
06
14
0,"
#80001
0b%
0c%
0d%
0h%
0g%
0f%
0j%
0l%
0k%
0i%
0a%
0`%
0]%
0=$
0>$
0?$
0C$
0B$
0A$
0E$
0G$
0F$
0D$
0<$
0;$
0:$
0M!
0N!
0O!
0W!
0Y!
0Z!
0X!
0T!
0U!
0V!
0R!
0Q!
0P!
0.#
01#
04#
07#
0:#
0=#
0%#
0L#
0~"
0S#
0V#
0Y#
0w"
0c#
0r"
0n"
0f
0g
0h
0l
0k
0j
0n
0p
0o
0m
0e
0d
0c
0($
1v$
0&$
1w$
1x$
0B#
1"%
02"
0l#
1$%
1%%
04"
0f#
1#%
0b#
1}$
1~$
0D"
0\#
1!%
0O#
1{$
1z$
0S"
0H#
1y$
1}!
0@!
0A!
1~!
1!"
0B!
1%"
0F!
0E!
1$"
1#"
0D!
1'"
0H!
0J!
1)"
1("
0I!
0G!
1&"
0?!
1|!
1{!
0>!
1z!
0=!
1A#
1'#
1"#
1y"
1m"
1l"
1j"
1g"
1f"
1e"
1c"
1a"
1`"
1_"
1^"
1]"
1\"
05$
1X#
1U#
1R#
1K#
1<#
19#
16#
13#
10#
1t"
1p"
1k"
1i"
1h"
1d"
1b"
09
1s
0:
1t
1u
0;
1}
0C
0E
1!!
1"!
0F
0D
1~
0@
1z
1{
0A
0B
1|
0>
1x
1w
0=
0<
1v
1)#
1$#
1{"
1z"
1v"
1q"
1u"
1.$
1-#
1,#
1+#
1*#
1(#
1##
1}"
1|"
1:#
1%#
1V#
1Y#
1w"
1r"
1c#
1/$
1.#
11#
14#
17#
1=#
1L#
1~"
1S#
1T#
1!#
1M#
1>#
18#
15#
12#
1/#
10$
1d#
1s"
1x"
1Z#
1W#
1&#
1;#
1v#
1J#
1_#
1[#
1n#
1k#
1e#
1}#
1"$
1z#
1%$
1?#
1N#
1Q#
1a#
#90000
0!
0*"
#100000
1!
1*"
0V$
0U$
0Q$
0O$
0M$
0L$
0S$
0N$
0R$
0W$
0T$
0J$
0K$
0-"
1&%
0s$
1b$
0c$
0r!
1q!
0:!
1w!
01$
0["
0:"
0+"
0;"
1="
0p"
0m"
12
01
1R
0S
0+$
0t#
13"
1m#
0<"
0%%
0)"
1e!
0f!
0*!
1t!
0="
0q"
0@#
16
04
0`
1_
0"!
1<"
1>"
1,"
0r"
0A#
0>"
0s"
0k#
#110000
0!
0*"
#120000
1!
1*"
1-"
11$
1["
1:"
1+"
1+$
1*!
0t!
1@#
06
14
0,"
1A#
#120001
0e%
0_%
1`%
1]%
0@$
08$
1;$
1:$
1M!
1N!
0K!
0S!
0["
01$
0i
0a
1d
1c
1($
0v$
1&$
0w$
0~#
1t$
1|$
0M"
0C!
1""
1x!
0;!
0{!
1>!
0z!
1=!
0@#
19"
15"
19
0s
1:
0t
07
1q
1y
0?
0:"
0A#
#130000
0!
0*"
#140000
1!
1*"
0P$
0H$
1J$
1K$
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#150000
0!
0*"
#160000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#170000
0!
0*"
#180000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#190000
0!
0*"
#200000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#210000
0!
0*"
#220000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#230000
0!
0*"
#240000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#250000
0!
0*"
#260000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#270000
0!
0*"
#280000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#290000
0!
0*"
#300000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#310000
0!
0*"
#320000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#330000
0!
0*"
#340000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#350000
0!
0*"
#360000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#370000
0!
0*"
#380000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#390000
0!
0*"
#400000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#410000
0!
0*"
#420000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#430000
0!
0*"
#440000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#450000
0!
0*"
#460000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#470000
0!
0*"
#480000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#490000
0!
0*"
#500000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#510000
0!
0*"
#520000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#530000
0!
0*"
#540000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#550000
0!
0*"
#560000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#570000
0!
0*"
#580000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#590000
0!
0*"
#600000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#610000
0!
0*"
#620000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#630000
0!
0*"
#640000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#650000
0!
0*"
#660000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#670000
0!
0*"
#680000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#690000
0!
0*"
#700000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#710000
0!
0*"
#720000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#730000
0!
0*"
#740000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#750000
0!
0*"
#760000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#770000
0!
0*"
#780000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#790000
0!
0*"
#800000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#810000
0!
0*"
#820000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#830000
0!
0*"
#840000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#850000
0!
0*"
#860000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#870000
0!
0*"
#880000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#890000
0!
0*"
#900000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#910000
0!
0*"
#920000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#930000
0!
0*"
#940000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#950000
0!
0*"
#960000
1!
1*"
1-"
1+"
1+$
1*!
0t!
06
14
0,"
#970000
0!
0*"
#980000
1!
1*"
0-"
0+"
0+$
0*!
1t!
16
04
1,"
#990000
0!
0*"
#1000000
