

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_21_7_5_3_0_1u_config2_s'
================================================================
* Date:           Fri Jul 18 02:21:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5295|     5295|  26.475 us|  26.475 us|  5295|  5295|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s_fu_76  |compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s  |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     5293|     5293|         5|          3|          1|  1764|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       50|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      440|     1183|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      110|     -|
|Register             |        -|      -|       20|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      460|     1343|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s_fu_76  |compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s  |        0|   0|  440|  1183|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                       |        0|   0|  440|  1183|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_128_p2                        |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp21  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp19  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_122_p2                       |      icmp|   0|  0|  18|          11|          10|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  50|          29|          19|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |indvar_flatten_fu_66                  |   9|          2|   11|         22|
    |layer17_out_blk_n                     |   9|          2|    1|          2|
    |layer2_out_blk_n                      |   9|          2|    1|          2|
    |layer2_out_write                      |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 110|         24|   31|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_21_7_5_3_0_1u_config2_s_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_146                                                                             |   1|   0|    1|          0|
    |indvar_flatten_fu_66                                                                          |  11|   0|   11|          0|
    |start_once_reg                                                                                |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |  20|   0|   20|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,7,5,3,0>,1u>,config2>|  return value|
|layer17_out_dout            |   in|    8|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|   12|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|   12|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_empty_n         |   in|    1|     ap_fifo|                                                             layer17_out|       pointer|
|layer17_out_read            |  out|    1|     ap_fifo|                                                             layer17_out|       pointer|
|layer2_out_din              |  out|   21|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|   12|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|   12|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n           |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

