Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 09 Nov 2018 00:39:52 -0000
Received: from icoremail.net (unknown [209.85.215.170])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH0K4vORbGhhjAQ--.30037S3;
	Fri, 09 Nov 2018 06:46:16 +0800 (CST)
Received: from mail-pg1-f170.google.com (unknown [209.85.215.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnjUmxvORb1wIfAA--.11151S3;
	Fri, 09 Nov 2018 06:46:09 +0800 (CST)
Received: by mail-pg1-f170.google.com with SMTP id w3-v6so9471378pgs.11
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 14:46:09 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:user-agent:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=JE/MHBV4w6Odef+mWWgz0lGyejrM72E5vp8jchSL8V8=;
        b=uUkD5Omi8f+jtWTd1WdZ+bg9CbSOWavjy6C2+C7lxTSAM33hMWQXTKkasOfM0r3Yhh
         kvc2+YGwiZfZRQ4jHWM3Km98GExbwDCz3PdNAmU8lURCsl4xZnqbY+QPj7Qb1g0L2mma
         H5Su3bvyUfY413nvnNFlNuhxU04mhMAZBNnf7wcai7xyC5D1tS3PpVgttQZE6Cmn49pE
         ZSSTKz9c3s7nrB2F1/RtN06B3CykUvKb5jwBM5qWp1yIV4rt+HG+96U2MmS6wIXlfD3u
         IsPyC/DE+crXxfHcOH8je3RXRwqNx3AOVU/F1yDyVXjOOLL2RTrCXIpUVKVq4GHqhZfV
         K5uA==
X-Gm-Message-State: AGRZ1gLUlPBeSDwZ1A6/pH1wX+UkMvXuYnwQtvF4OYMiaIVtxVCRNp6v
	9+iliY2Y/UOi/hR3KrhSSI1zLLpGeYLG01ePfD2IlIf5YmE4m2V3zg==
X-Received: by 2002:a62:c184:: with SMTP id i126-v6mr6484526pfg.53.1541717169613;
        Thu, 08 Nov 2018 14:46:09 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp819787pjt;
        Thu, 8 Nov 2018 14:46:08 -0800 (PST)
X-Google-Smtp-Source: AJdET5eTbBRkJtcaONtZVxzsRe+ZXb6HqI+iV5xyu+K3WIphABBGf0QaQ7Mb6alYFVmcCw+lLHV8
X-Received: by 2002:a63:c051:: with SMTP id z17mr5267212pgi.20.1541717168790;
        Thu, 08 Nov 2018 14:46:08 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541717168; cv=none;
        d=google.com; s=arc-20160816;
        b=QoASeGBRSU/sBAgNlT0lN9iLMATHymzEFbUVJPPLTofedKQDLWRjWeyV8a2Gh8XyYB
         IXgitI+5i1NFGRxZhecpTWkvN1OhOT4H6b+Wx3+83psvdNeJia7S+eBn9l5nvhtRRkh8
         09RaeT+P9oN5cuAX2r1PPXcOQ3x+CYanoPasLTMogZ5zPJ8FBL4XL83NsPWkPDLrO6Ok
         DQHIghwrjle/MFjV5fE8LtKmZpbgJlBmVHICle51a6RDyR1Wjq8k/CPE04VmZdzA2h9v
         SE5AisMc9U327UAtbVq7ViAe3KmV9AJ/y4Vl0xcwp3yKsJQwGHDu+81sYjWcFMntPb9f
         eD4Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :user-agent:references:in-reply-to:message-id:date:subject:cc:to
         :from:dkim-signature;
        bh=JE/MHBV4w6Odef+mWWgz0lGyejrM72E5vp8jchSL8V8=;
        b=LAeSstaaevNw+LD1it5bSJHBHLaVueIVqrLNeMHfdmGikHdUU4Mjif2e0VWRG7Z8Wm
         D6njR1cQ8sopk+leOvv0KuVGXS3C7KRMjV371tLu5SQHss1GOSOfblfKfZj2f5s6/Oqt
         Foq1TbcbOxxXZitimKJtmXfbQK826NYizL6xfCseWpWzZAq6LObLUyHv2KC0pmYo8Y3k
         58cux+WFAssvnBslyPj/XE4ZCHF0Uem4DMq+PZ87CQx9Q5fuIPHNBgfBl++rrSUApY5O
         j2dpJVDKpBqeHwzpsR91hnzK0UYn+P2VpwSFw0JJNcXxQt3gLDFYxN7TbT/xsZTT0dRc
         TY2g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b=pSwKzIbc;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b23-v6si2089196pls.367.2018.11.08.14.45.53;
        Thu, 08 Nov 2018 14:46:08 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728421AbeKIHcU (ORCPT <rfc822;tu.k.phung@gmail.com>
        + 99 others); Fri, 9 Nov 2018 02:32:20 -0500
Received: from mail.kernel.org ([198.145.29.99]:47410 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728380AbeKIHcT (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 02:32:19 -0500
Received: from localhost (unknown [208.72.13.198])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 13B7E2089A;
        Thu,  8 Nov 2018 21:54:52 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1541714092;
        bh=BeLVChnVXDHzUSthqTLIyrnuMu35NDKvyAwkBGLJ17U=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=pSwKzIbcml7R1kn2tJZNL6r6Z6OxsAxf8wGPQq9vyMtPKYzp1vAdHu8dagDsqiK2p
         NPoTZ9VIdZIPYZMKL65u8f9cgHqIBe0zXSlyA6etoK3s2ddywQLWCGCC1008ksFTcS
         pzdy9nheJ4lG2Ig5iuiwxdN05Dfar9q9U31WiW/g=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: linux-kernel@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        stable@vger.kernel.org,
        Len Sorensen <lsorense@csclub.uwaterloo.ca>,
        Lokesh Vutla <lokeshvutla@ti.com>,
        Tony Lindgren <tony@atomide.com>,
        Sasha Levin <sashal@kernel.org>
Subject: [PATCH 3.18 052/144] ARM: dra7xx: Fix counter frequency drift for AM572x errata i856
Date: Thu,  8 Nov 2018 13:50:23 -0800
Message-Id: <20181108215058.607934222@linuxfoundation.org>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181108215054.826084593@linuxfoundation.org>
References: <20181108215054.826084593@linuxfoundation.org>
User-Agent: quilt/0.65
X-stable: review
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnjUmxvORb1wIfAA--.11151S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF45XF15CrWUXFWfKF17Wrg_yoWrCF47pr
	ZxCw43KF4DGrs7Cay3Jr4kXr98Jwn7urW7CrZxtryxZF4ay343Xa1xKa4Yya47JFZ3C3WF
	vr1xKw1xua1DZ3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPSb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr1j6F4UJwA2z4x0Y4vE
	x4A2jsIE14v26rxl6s0DM28EF7xvwVC2z280aVCY1x0267AKxVW0oVCq3wAS0I0E0xvYzx
	vE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWU
	JVWUGwAv7VC2z280aVAFwI0_Gr0_Cr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_ZwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_tr0E3s1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8Jr0_Cr1UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWl
	cIIF0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI
	0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAF
	wI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc4
	0Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_JFI_GrUvcSsGvfC2KfnxnUUI43ZEXa7I
	UOCQ6tUUUUU==

3.18-stable review patch.  If anyone has any objections, please let me know.

------------------

[ Upstream commit afc9d590b8a150cfeaac0078ef5de6fb21a5ea6a ]

Errata i856 for the AM572x (DRA7xx) points out that the 32.768KHz external
crystal is not enabled at power up.  Instead the CPU falls back to using
an emulation for the 32KHz clock which is SYSCLK1/610.  SYSCLK1 is usually
20MHz on boards so far (which gives an emulated frequency of 32.786KHz),
but can also be 19.2 or 27MHz which result in much larger drift.

Since this is used to drive the master counter at 32.768KHz * 375 /
2 = 6.144MHz, the emulated speed for 20MHz is of by 570ppm, or about 43
seconds per day, and more than the 500ppm NTP is able to tolerate.

Checking the CTRL_CORE_BOOTSTRAP register can determine if the CPU
is using the real 32.768KHz crystal or the emulated SYSCLK1/610, and
by known that the real counter frequency can be determined and used.
The real speed is then SYSCLK1 / 610 * 375 / 2 or SYSCLK1 * 75 / 244.

Signed-off-by: Len Sorensen <lsorense@csclub.uwaterloo.ca>
Tested-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
---
 arch/arm/mach-omap2/control.h |  4 ++++
 arch/arm/mach-omap2/timer.c   | 36 +++++++++++++++++++++++++++++++++--
 2 files changed, 38 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-omap2/control.h b/arch/arm/mach-omap2/control.h
index a3c013345c45..a80ac2d70bb1 100644
--- a/arch/arm/mach-omap2/control.h
+++ b/arch/arm/mach-omap2/control.h
@@ -286,6 +286,10 @@
 #define OMAP5XXX_CONTROL_STATUS                0x134
 #define OMAP5_DEVICETYPE_MASK          (0x7 << 6)
 
+/* DRA7XX CONTROL CORE BOOTSTRAP */
+#define DRA7_CTRL_CORE_BOOTSTRAP	0x6c4
+#define DRA7_SPEEDSELECT_MASK		(0x3 << 8)
+
 /*
  * REVISIT: This list of registers is not comprehensive - there are more
  * that should be added.
diff --git a/arch/arm/mach-omap2/timer.c b/arch/arm/mach-omap2/timer.c
index fb0cb2b817a9..7d45c84c69ba 100644
--- a/arch/arm/mach-omap2/timer.c
+++ b/arch/arm/mach-omap2/timer.c
@@ -54,6 +54,7 @@
 
 #include "soc.h"
 #include "common.h"
+#include "control.h"
 #include "powerdomain.h"
 #include "omap-secure.h"
 
@@ -496,7 +497,8 @@ static void __init realtime_counter_init(void)
 	void __iomem *base;
 	static struct clk *sys_clk;
 	unsigned long rate;
-	unsigned int reg, num, den;
+	unsigned int reg;
+	unsigned long long num, den;
 
 	base = ioremap(REALTIME_COUNTER_BASE, SZ_32);
 	if (!base) {
@@ -511,6 +513,35 @@ static void __init realtime_counter_init(void)
 	}
 
 	rate = clk_get_rate(sys_clk);
+
+	if (soc_is_dra7xx()) {
+		/*
+		 * Errata i856 says the 32.768KHz crystal does not start at
+		 * power on, so the CPU falls back to an emulated 32KHz clock
+		 * based on sysclk / 610 instead. This causes the master counter
+		 * frequency to not be 6.144MHz but at sysclk / 610 * 375 / 2
+		 * (OR sysclk * 75 / 244)
+		 *
+		 * This affects at least the DRA7/AM572x 1.0, 1.1 revisions.
+		 * Of course any board built without a populated 32.768KHz
+		 * crystal would also need this fix even if the CPU is fixed
+		 * later.
+		 *
+		 * Either case can be detected by using the two speedselect bits
+		 * If they are not 0, then the 32.768KHz clock driving the
+		 * coarse counter that corrects the fine counter every time it
+		 * ticks is actually rate/610 rather than 32.768KHz and we
+		 * should compensate to avoid the 570ppm (at 20MHz, much worse
+		 * at other rates) too fast system time.
+		 */
+		reg = omap_ctrl_readl(DRA7_CTRL_CORE_BOOTSTRAP);
+		if (reg & DRA7_SPEEDSELECT_MASK) {
+			num = 75;
+			den = 244;
+			goto sysclk1_based;
+		}
+	}
+
 	/* Numerator/denumerator values refer TRM Realtime Counter section */
 	switch (rate) {
 	case 12000000:
@@ -545,6 +576,7 @@ static void __init realtime_counter_init(void)
 		break;
 	}
 
+sysclk1_based:
 	/* Program numerator and denumerator registers */
 	reg = readl_relaxed(base + INCREMENTER_NUMERATOR_OFFSET) &
 			NUMERATOR_DENUMERATOR_MASK;
@@ -556,7 +588,7 @@ static void __init realtime_counter_init(void)
 	reg |= den;
 	writel_relaxed(reg, base + INCREMENTER_DENUMERATOR_RELOAD_OFFSET);
 
-	arch_timer_freq = (rate / den) * num;
+	arch_timer_freq = DIV_ROUND_UP_ULL(rate * num, den);
 	set_cntfreq();
 
 	iounmap(base);
-- 
2.17.1


