////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : add_test_Verilog.vf
// /___/   /\     Timestamp : 12/19/2018 18:14:23
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family xc9500 -verilog "C:/Users/All User/Desktop/FPGA_Study/test_Verilog/add_test_Verilog.vf" -w "C:/Users/All User/Desktop/FPGA_Study/test_Verilog/add_test_Verilog.sch"
//Design Name: add_test_Verilog
//Device: xc9500
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module FTCE_MXILINX_add_test_Verilog(C, 
                                     CE, 
                                     CLR, 
                                     T, 
                                     Q);

   parameter INIT = 1'b0;
   
    input C;
    input CE;
    input CLR;
    input T;
   output Q;
   
   wire TQ;
   wire Q_DUMMY;
   
   assign Q = Q_DUMMY;
   XOR2  I_36_32 (.I0(T), 
                 .I1(Q_DUMMY), 
                 .O(TQ));
   FDCE  I_36_35 (.C(C), 
                 .CE(CE), 
                 .CLR(CLR), 
                 .D(TQ), 
                 .Q(Q_DUMMY));
endmodule
`timescale 1ns / 1ps

module CB2CE_MXILINX_add_test_Verilog(C, 
                                      CE, 
                                      CLR, 
                                      CEO, 
                                      Q0, 
                                      Q1, 
                                      TC);

    input C;
    input CE;
    input CLR;
   output CEO;
   output Q0;
   output Q1;
   output TC;
   
   wire XLXN_1;
   wire Q0_DUMMY;
   wire Q1_DUMMY;
   wire TC_DUMMY;
   
   assign Q0 = Q0_DUMMY;
   assign Q1 = Q1_DUMMY;
   assign TC = TC_DUMMY;
   AND2  I_36_37 (.I0(Q1_DUMMY), 
                 .I1(Q0_DUMMY), 
                 .O(TC_DUMMY));
   VCC  I_36_47 (.P(XLXN_1));
   AND2  I_36_52 (.I0(CE), 
                 .I1(TC_DUMMY), 
                 .O(CEO));
   (* HU_SET = "U0_0" *) 
   FTCE_MXILINX_add_test_Verilog #( .INIT(1'b0) ) U0 (.C(C), 
                                     .CE(CE), 
                                     .CLR(CLR), 
                                     .T(XLXN_1), 
                                     .Q(Q0_DUMMY));
   (* HU_SET = "U1_1" *) 
   FTCE_MXILINX_add_test_Verilog #( .INIT(1'b0) ) U1 (.C(C), 
                                     .CE(CE), 
                                     .CLR(CLR), 
                                     .T(Q0_DUMMY), 
                                     .Q(Q1_DUMMY));
endmodule
`timescale 1ns / 1ps

module add_test_Verilog(CLK_1HZ, 
                        LED_0, 
                        LED_1, 
                        LED_2, 
                        LED_3);

    input CLK_1HZ;
   output LED_0;
   output LED_1;
   output LED_2;
   output LED_3;
   
   wire XLXN_2;
   wire XLXN_3;
   wire XLXN_5;
   wire XLXN_6;
   
   test_Verilog  XLXI_1 (.Select_0(XLXN_6), 
                        .Select_1(XLXN_5), 
                        .Output_0(LED_0), 
                        .Output_1(LED_1), 
                        .Output_2(LED_2), 
                        .Output_3(LED_3));
   (* HU_SET = "XLXI_2_2" *) 
   CB2CE_MXILINX_add_test_Verilog  XLXI_2 (.C(CLK_1HZ), 
                                          .CE(XLXN_2), 
                                          .CLR(XLXN_3), 
                                          .CEO(), 
                                          .Q0(XLXN_6), 
                                          .Q1(XLXN_5), 
                                          .TC());
   VCC  XLXI_3 (.P(XLXN_2));
   GND  XLXI_4 (.G(XLXN_3));
endmodule
