relu_expr_37035264_8_289338_1_1_32_1_1.cu(36): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_8_289338_1_1_32_1_1.cu(44): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_0_578676_1_1_32_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_0_578676_1_1_32_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_3_144669_1_1_128_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_3_144669_1_1_128_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_6_48223_1_1_384_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_6_48223_1_1_384_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_1_289338_1_1_64_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_1_289338_1_1_64_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_7_41334_1_1_448_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_7_41334_1_1_448_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_9_144669_1_1_64_1_1.cu(36): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_9_144669_1_1_64_1_1.cu(44): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_4_96446_1_1_192_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_4_96446_1_1_192_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_2_192892_1_1_96_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_2_192892_1_1_96_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_37035264_5_82668_1_1_224_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_37035264_5_82668_1_1_224_1_1.cu(43): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/elementwise', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='relu_expr', padding_threshold_cap=1.0, reg_tiling=False, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=False, shape=[37035264], smem_tiling=False, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  False
threshold 0
found 10 results in first round with threshold 0
evaluating top 10 configs
{'i0': [32, 2]}
{'i0': [2, 32, 1]}
{'i0': [128, 2]}
{'i0': [2, 128, 1]}
{'i0': [32, 4]}
updated self.tiling:  {'i0': [1, 128, 2]}
{'i0': [4, 32, 1]}
updated self.tiling:  {'i0': [1, 32, 2]}
{'i0': [384, 2]}
updated self.tiling:  {'i0': [2, 32, 2]}
{'i0': [2, 384, 1]}
updated self.tiling:  {'i0': [1, 384, 2]}
{'i0': [64, 2]}
{'i0': [2, 64, 1]}
updated self.tiling:  {'i0': [1, 64, 2]}
{'i0': [192, 2]}
{'i0': [2, 192, 1]}
{'i0': [64, 4]}
{'i0': [4, 64, 1]}
{'i0': [448, 2]}
{'i0': [2, 448, 1]}
updated self.tiling:  {'i0': [1, 192, 2]}
updated self.tiling:  {'i0': [2, 64, 2]}
updated self.tiling:  {'i0': [1, 448, 2]}
{'i0': [96, 2]}
{'i0': [2, 96, 1]}
updated self.tiling:  {'i0': [1, 96, 2]}
{'i0': [224, 2]}
{'i0': [2, 224, 1]}
updated self.tiling:  {'i0': [1, 224, 2]}
top1 time: 2.8613 ms
top10 time: 1.8204 ms
best idx: 9
best config: [level 0: [tile: [256]; step: []]][level 1: [tile: [4]; step: []]][level 2: [tile: [1]; step: []]]
top1 compile time: 0.0024712085723876953 s
top10 compile time: 8.136157035827637 s
