Analysis & Elaboration report for lab2bn
Fri Nov 05 13:40:44 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
  5. Source assignments for ROM_256_8:\FOR_A:1:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
  6. Source assignments for ROM_256_8:\FOR_A:1:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
  7. Source assignments for ROM_256_8:\FOR_A:1:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
  8. Source assignments for ROM_256_8:\FOR_A:2:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
  9. Source assignments for ROM_256_8:\FOR_A:2:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 10. Source assignments for ROM_256_8:\FOR_A:2:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 11. Source assignments for ROM_256_8:\FOR_A:2:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 12. Source assignments for ROM_256_8:\FOR_A:3:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 13. Source assignments for ROM_256_8:\FOR_A:3:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 14. Source assignments for ROM_256_8:\FOR_A:3:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 15. Source assignments for ROM_256_8:\FOR_A:3:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 16. Source assignments for ROM_256_8:\FOR_A:4:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 17. Source assignments for ROM_256_8:\FOR_A:4:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 18. Source assignments for ROM_256_8:\FOR_A:4:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 19. Source assignments for ROM_256_8:\FOR_A:4:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |fast_mul
 21. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:1:MemoryI|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:2:MemoryI|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:3:MemoryI|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:0:MemoryI|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:1:MemoryI|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:2:MemoryI|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:3:MemoryI|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:0:MemoryI|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:1:MemoryI|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:2:MemoryI|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:3:MemoryI|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:0:MemoryI|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:1:MemoryI|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:2:MemoryI|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:3:MemoryI|altsyncram:altsyncram_component
 37. altsyncram Parameter Settings by Entity Instance
 38. Analysis & Elaboration Settings
 39. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Nov 05 13:40:44 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab2bn                                      ;
; Top-level Entity Name              ; fast_mul                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:1:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:1:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:1:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:2:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:2:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:2:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:2:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:3:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:3:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:3:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:3:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:4:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:4:FOR_B:1:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:4:FOR_B:2:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_256_8:\FOR_A:4:FOR_B:3:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fast_mul ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:1:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:2:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:1:FOR_B:3:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:0:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:1:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:2:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:2:FOR_B:3:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:0:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:1:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:2:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:3:FOR_B:3:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:0:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:1:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:2:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_256_8:\FOR_A:4:FOR_B:3:MemoryI|altsyncram:altsyncram_component                           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                               ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; CLEAR0                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                                                   ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                   ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                   ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                ; Untyped        ;
; INIT_FILE                          ; C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                   ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7v04                                                                     ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                 ;
; Entity Instance                           ; ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:1:FOR_B:1:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:1:FOR_B:2:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:1:FOR_B:3:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:2:FOR_B:0:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:2:FOR_B:1:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:2:FOR_B:2:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:2:FOR_B:3:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:3:FOR_B:0:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:3:FOR_B:1:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:3:FOR_B:2:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:3:FOR_B:3:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:4:FOR_B:0:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:4:FOR_B:1:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:4:FOR_B:2:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ROM_256_8:\FOR_A:4:FOR_B:3:MemoryI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                             ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; fast_mul           ; lab2bn             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 05 13:40:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2bn -c lab2bn --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fast_mul.vhd
    Info (12022): Found design unit 1: fast_mul-SYN File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/fast_mul.vhd Line: 23
    Info (12023): Found entity 1: fast_mul File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/fast_mul.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rom_256_8.vhd
    Info (12022): Found design unit 1: rom_256_8-SYN File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/ROM_256_8.vhd Line: 53
    Info (12023): Found entity 1: ROM_256_8 File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/ROM_256_8.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file first_mul_tb.vhd
    Info (12022): Found design unit 1: first_mul_tb-first_mul_tb_arc File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/first_mul_tb.vhd Line: 12
    Info (12023): Found entity 1: first_mul_tb File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/first_mul_tb.vhd Line: 8
Info (12127): Elaborating entity "fast_mul" for the top level hierarchy
Info (12128): Elaborating entity "ROM_256_8" for hierarchy "ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI" File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/fast_mul.vhd Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component" File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/ROM_256_8.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component" File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/ROM_256_8.vhd Line: 60
Info (12133): Instantiated megafunction "ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/ROM_256_8.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\rom21\OneDrive\Desktop\VHDL_git\VHDL\LAB2\Fast_Memory_method1\mem_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7v04.tdf
    Info (12023): Found entity 1: altsyncram_7v04 File: C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method1/db/altsyncram_7v04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7v04" for hierarchy "ROM_256_8:\FOR_A:1:FOR_B:0:MemoryI|altsyncram:altsyncram_component|altsyncram_7v04:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Fri Nov 05 13:40:44 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:14


