#--  Synopsys, Inc.
#--  Version I-2014.03M-SP1
#--  Project file C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/FCCC_0/top_FCCC_0_FCCC.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/Actel/SgCore/OSC/1.0.103/osc_comps.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/OSC_0/top_OSC_0_OSC.vhd"
add_file -verilog "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/hdl/rx_tx.v"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/ram256x16_rtl.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/ram256x8_rtl.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/ram128x8_smartfusion2.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/support.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/ramblocks.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/acmtable.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/instructions.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/iram512x9_rtl.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/instructram.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/instructnvm_bb.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/test/misc.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/test/textio.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/debugblk.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/coreabc.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/coreuart_pkg.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd"
add_file -vhdl -lib COREABC_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/COREABC_0/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/CoreUARTapb_0/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/component/work/top/top.vhd"



#implementation: "synthesis"
impl -add C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S010
set_option -package TQ144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.top"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -RWCheckOnRam 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -opcond COMWC
set_option -retiming 0
set_option -report_path 0
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/kruci_000/Desktop/SoC/i2c/Quadra/synthesis/top.edn"
impl -active "synthesis"
