
============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x0 Instruction: 0x20010005

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20010005

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x4 Instruction: 0x2402000a

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x2402000a

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 0
rt: 1
rd: 0
shamt: 0
funct: 5
imm: 0x5
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x8 Instruction: 0x30030002

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x30030002

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 9
rs: 0
rt: 2
rd: 0
shamt: 0
funct: 10
imm: 0xa
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x5
write_data: 0x0
write_reg: 1
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0xc Instruction: 0xac000000

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac000000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 12
rs: 0
rt: 3
rd: 0
shamt: 0
funct: 2
imm: 0x2
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xa
write_data: 0x0
write_reg: 2
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x5
write_reg: 1
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x10 Instruction: 0xac000000

CYCLE 4
R[0]: 0
R[1]: 5
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac000000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 3
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xa
write_reg: 2
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x14 Instruction: 0xac000000

CYCLE 5
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac000000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 3
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x18 Instruction: 0x8c040000

CYCLE 6
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c040000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x1c Instruction: 0x8c050000

CYCLE 7
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c050000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 4
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x20 Instruction: 0x8c060000

CYCLE 8
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c060000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 5
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 4
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x24 Instruction: 0x8c070000

CYCLE 9
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c070000

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 6
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 5
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 4
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x28 Instruction: 0x3c080023

CYCLE 10
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x3c080023

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 7
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 6
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 5
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x2c Instruction: 0x34090002

CYCLE 11
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x34090002

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 15
rs: 0
rt: 8
rd: 0
shamt: 0
funct: 35
imm: 0x23
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 7
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 6
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x30 Instruction: 0x280a0001

CYCLE 12
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x280a0001

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 13
rs: 0
rt: 9
rd: 0
shamt: 0
funct: 2
imm: 0x2
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x230000
write_data: 0x0
write_reg: 8
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 7
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x34 Instruction: 0x2c0b0001

CYCLE 13
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x2c0b0001

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 10
rs: 0
rt: 10
rd: 0
shamt: 0
funct: 1
imm: 0x1
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x2
write_data: 0x0
write_reg: 9
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x230000
write_reg: 8
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x38 Instruction: 0x226020

CYCLE 14
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x226020

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 11
rs: 0
rt: 11
rd: 0
shamt: 0
funct: 1
imm: 0x1
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0x0
write_reg: 10
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x2
write_reg: 9
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x3c Instruction: 0x226821

CYCLE 15
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x226821

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 12
shamt: 0
funct: 32
imm: 0x6020
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0x0
write_reg: 11
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 10
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x40 Instruction: 0x227024

CYCLE 16
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x227024

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 13
shamt: 0
funct: 33
imm: 0x6821
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xf
write_data: 0xa
write_reg: 12
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 11
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x44 Instruction: 0x227827

CYCLE 17
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x227827

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 14
shamt: 0
funct: 36
imm: 0x7024
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xf
write_data: 0xa
write_reg: 13
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xf
write_reg: 12
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x48 Instruction: 0x228025

CYCLE 18
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x228025

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 15
shamt: 0
funct: 39
imm: 0x7827
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0xa
write_reg: 14
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xf
write_reg: 13
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x4c Instruction: 0x22882a

CYCLE 19
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x22882a

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 16
shamt: 0
funct: 37
imm: 0xffff8025
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xfffffff0
write_data: 0xa
write_reg: 15
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 14
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x50 Instruction: 0x41902b

CYCLE 20
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x41902b

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 17
shamt: 0
funct: 42
imm: 0xffff882a
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xf
write_data: 0xa
write_reg: 16
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xfffffff0
write_reg: 15
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x54 Instruction: 0x19880

CYCLE 21
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x19880

----- ID/EX Register -----
read_data_1: 0xa
read_data_2: 0x5
opcode: 0
rs: 2
rt: 1
rd: 18
shamt: 0
funct: 43
imm: 0xffff902b
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0xa
write_reg: 17
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xf
write_reg: 16
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x58 Instruction: 0x2a042

CYCLE 22
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x2a042

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x5
opcode: 0
rs: 0
rt: 1
rd: 19
shamt: 2
funct: 0
imm: 0xffff9880
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x5
write_reg: 18
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 17
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x5c Instruction: 0x22a822

CYCLE 23
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x22a822

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0xa
opcode: 0
rs: 0
rt: 2
rd: 20
shamt: 1
funct: 2
imm: 0xffffa042
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x14
write_data: 0x5
write_reg: 19
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 18
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x60 Instruction: 0x22b023

CYCLE 24
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x22b023

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 21
shamt: 0
funct: 34
imm: 0xffffa822
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x5
write_data: 0xa
write_reg: 20
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x14
write_reg: 19
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x64 Instruction: 0x0

CYCLE 25
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0

----- ID/EX Register -----
read_data_1: 0x5
read_data_2: 0xa
opcode: 0
rs: 1
rt: 2
rd: 22
shamt: 0
funct: 35
imm: 0xffffb023
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xfffffffb
write_data: 0xa
write_reg: 21
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x5
write_reg: 20
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x68 Instruction: 0x0

CYCLE 26
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0xfffffffb
write_data: 0xa
write_reg: 22
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xfffffffb
write_reg: 21
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x6c Instruction: 0x0

CYCLE 27
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: -5
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0xfffffffb
write_reg: 22
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x70 Instruction: 0x0

CYCLE 28
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: -5
R[22]: -5
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 14.5 nanoseconds.
