[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=bisrjk

[Library]
bisrjk=.\bisrjk.LIB

[$LibMap$]
bisrjk=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[HierarchyViewer]
SortInfo=u
HierarchyInformation=bistjk|arhbistjk|0  
ShowHide=ShowTopLevel
Selected=

[Files]
/bistjk.vhd=-1

[Files.Data]
.\src\bistjk.vhd=VHDL Source Code

