#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  1 19:21:59 2023
# Process ID: 8664
# Current directory: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5084 C:\Architecture\Intelligent-Architecture\Lab4\linux_zynq_7020\linux_zynq_7020.xpr
# Log file: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/vivado.log
# Journal file: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.xpr
INFO: [Project 1-313] Project file moved from '/home/roxbili/linux_zynq_7020' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.023 ; gain = 252.770
update_compile_order -fileset sources_1
open_bd_design {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <design_1> from BD file <C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property location {1 140 -454} [get_bd_cells axi_bram_ctrl_0]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property location {2 447 -437} [get_bd_cells axi_bram_ctrl_1]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_3: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_3: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property location {2 531 -561} [get_bd_cells blk_mem_gen_0]
set_property location {1 170 -302} [get_bd_cells axi_bram_ctrl_1]
set_property location {1 173 -149} [get_bd_cells axi_bram_ctrl_2]
set_property location {1 134 -10} [get_bd_cells axi_bram_ctrl_3]
set_property location {2 434 -455} [get_bd_cells blk_mem_gen_0]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {2 460 -288} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {2 456 -127} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {2 519 -611} [get_bd_cells blk_mem_gen_3]
set_property location {2 458 -178} [get_bd_cells blk_mem_gen_2]
set_property location {2 466 209} [get_bd_cells processing_system7_0]
set_property location {2 443 -32} [get_bd_cells blk_mem_gen_3]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_3/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTA]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4200_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
Slave segment </axi_bram_ctrl_2/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4400_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_3/S_AXI]
Slave segment </axi_bram_ctrl_3/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4600_0000 [ 8K ]>
endgroup
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x40020000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
set_property offset 0x40040000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
set_property offset 0x40060000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
set_property range 128K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
save_bd_design
Wrote  : <C:\Architecture\Intelligent-Architecture\Lab4\linux_zynq_7020\linux_zynq_7020.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_3> to default.
Wrote  : <C:\Architecture\Intelligent-Architecture\Lab4\linux_zynq_7020\linux_zynq_7020.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_3/addra'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_3/addra'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_3 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M02_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M03_AXI'. A default connection has been created.
Exporting to file c:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 9d1765920f813a5a; cache size = 0.704 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Dec  1 19:28:41 2023] Launched design_1_blk_mem_gen_0_0_synth_1, design_1_axi_bram_ctrl_0_2_synth_1, design_1_axi_bram_ctrl_0_1_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_axi_bram_ctrl_0_3_synth_1, design_1_axi_smc_0_synth_1, design_1_blk_mem_gen_0_1_synth_1, design_1_blk_mem_gen_1_0_synth_1, design_1_blk_mem_gen_1_1_synth_1, synth_1...
Run output will be captured here:
design_1_blk_mem_gen_0_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_2_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_bram_ctrl_0_2_synth_1/runme.log
design_1_axi_bram_ctrl_0_1_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_bram_ctrl_0_1_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_3_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_bram_ctrl_0_3_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_blk_mem_gen_0_1_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_blk_mem_gen_0_1_synth_1/runme.log
design_1_blk_mem_gen_1_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_blk_mem_gen_1_0_synth_1/runme.log
design_1_blk_mem_gen_1_1_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_blk_mem_gen_1_1_synth_1/runme.log
synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/synth_1/runme.log
[Fri Dec  1 19:28:41 2023] Launched impl_1...
Run output will be captured here: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1289.473 ; gain = 250.707
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.062 ; gain = 4.590
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2546.500 ; gain = 1252.438
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  1 19:30:35 2023] Launched design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/synth_1/runme.log
[Fri Dec  1 19:30:35 2023] Launched impl_1...
Run output will be captured here: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/impl_1/runme.log
open_bd_design {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  1 19:31:19 2023] Launched design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/synth_1/runme.log
[Fri Dec  1 19:31:19 2023] Launched impl_1...
Run output will be captured here: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 2861.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 3632.953 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 3632.953 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3632.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 148 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3823.359 ; gain = 1122.336
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3856.969 ; gain = 33.609
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 19:50:21 2023...
