{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632749727130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632749727150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 15:35:26 2021 " "Processing started: Mon Sep 27 15:35:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632749727150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749727150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aff7SegDec -c Aff7SegDec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aff7SegDec -c Aff7SegDec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749727150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632749728461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632749728461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff7segdec.v 1 1 " "Found 1 design units, including 1 entities, in source file aff7segdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aff7SegDec " "Found entity 1: Aff7SegDec" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632749754000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aff7SegDec " "Elaborating entity \"Aff7SegDec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632749754050 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Aff7SegDec.v(11) " "Verilog HDL Case Statement warning at Aff7SegDec.v(11): incomplete case statement has no default case item" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1632749754050 "|Aff7SegDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iLsq Aff7SegDec.v(9) " "Verilog HDL Always Construct warning at Aff7SegDec.v(9): inferring latch(es) for variable \"iLsq\", which holds its previous value in one or more paths through the always construct" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632749754050 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[0\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[0\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754050 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[1\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[1\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[2\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[2\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[3\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[3\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[4\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[4\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[5\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[5\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iLsq\[6\] Aff7SegDec.v(9) " "Inferred latch for \"iLsq\[6\]\" at Aff7SegDec.v(9)" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749754059 "|Aff7SegDec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[0\] " "Latch iLsq\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[1\] " "Latch iLsq\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[2\] " "Latch iLsq\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[3\] " "Latch iLsq\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[4\] " "Latch iLsq\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[5\] " "Latch iLsq\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iLsq\[6\] " "Latch iLsq\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Byte\[1\] " "Ports D and ENA on the latch are fed by the same signal Byte\[1\]" {  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632749754928 ""}  } { { "Aff7SegDec.v" "" { Text "C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632749754928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632749755100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632749755738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632749755738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632749755838 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632749755838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632749755838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632749755838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632749755888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 15:35:55 2021 " "Processing ended: Mon Sep 27 15:35:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632749755888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632749755888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632749755888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632749755888 ""}
