# 1.2 Theory Â· Short and applied theory

The `1_2_Theory` folder contains **short, focused theory files**.  
Their purpose is to provide only the essential concepts needed to:

- Understand what each example, activity, and lab is doing  
- Make basic design decisions when working with the Tang Nano 9K  
- Connect the language (Verilog/SystemVerilog) with real hardware (FPGA + peripherals)  

Each file focuses on a specific topic and is not meant to be complete or formal theory.  
Instead, it is a direct complement to hands-on work.

---

## Theory organization

Suggested reading order:

### 1. Context fundamentals
- `1_2_1_HDL_and_FPGA_Basics.md`  
- `1_2_2_Verilog_SystemVerilog_Overview.md`

### 2. Hardware description fundamentals
- `1_2_3_Modules_and_Ports.md`  
- `1_2_4_Combinational_vs_Sequential.md`  
- `1_2_5_Registers_and_Clock.md`  
- `1_2_6_Timing_and_Dividers.md`  
- `1_2_7_Finite_State_Machines.md`  
- `1_2_8_Debouncing_and_Edge_Detection.md`  
- `1_2_9_Buses_Overview.md`  
- `1_2_10_PWM_Basics.md`

### 3. Basic peripherals used in the repository
- `1_2_11_ADC_Basics.md`  
- `1_2_12_Seven_Segment_Basics.md`  
- `1_2_13_LCD_HD44780_Basics.md`  
- `1_2_14_Ultrasonic_HCSR04_Basics.md`  
- `1_2_15_Potentiometer_ADC_Basics.md`

Each file references related Examples, Activities, and Labs.

---

## How to use this folder

- **Before starting a new topic**  
  Read the corresponding theory file (e.g., PWM before LED dimmer, ADC before potentiometer use)

- **During a lab**  
  Use theory as a quick reference for syntax or concepts  

The theory is intended to be used **on demand**, not as mandatory linear reading.
