|xuat_xung
P_BUSY <= dda_module:inst.BUSY
PULSE_WR => dda_module:inst.PULSE_WR
NADV => inst4.IN0
Data[0] <> encoder:inst33.D[0]
Data[0] <> encoder:inst18.D[0]
Data[1] <> encoder:inst33.D[1]
Data[1] <> encoder:inst18.D[1]
Data[2] <> encoder:inst33.D[2]
Data[2] <> encoder:inst18.D[2]
Data[3] <> encoder:inst33.D[3]
Data[3] <> encoder:inst18.D[3]
Data[4] <> encoder:inst33.D[4]
Data[4] <> encoder:inst18.D[4]
Data[5] <> encoder:inst33.D[5]
Data[5] <> encoder:inst18.D[5]
Data[6] <> encoder:inst33.D[6]
Data[6] <> encoder:inst18.D[6]
Data[7] <> encoder:inst33.D[7]
Data[7] <> encoder:inst18.D[7]
Data[8] <> encoder:inst33.D[8]
Data[8] <> encoder:inst18.D[8]
Data[9] <> encoder:inst33.D[9]
Data[9] <> encoder:inst18.D[9]
Data[10] <> encoder:inst33.D[10]
Data[10] <> encoder:inst18.D[10]
Data[11] <> encoder:inst33.D[11]
Data[11] <> encoder:inst18.D[11]
Data[12] <> encoder:inst33.D[12]
Data[12] <> encoder:inst18.D[12]
Data[13] <> encoder:inst33.D[13]
Data[13] <> encoder:inst18.D[13]
Data[14] <> encoder:inst33.D[14]
Data[14] <> encoder:inst18.D[14]
Data[15] <> encoder:inst33.D[15]
Data[15] <> encoder:inst18.D[15]
NE1 => 74138:inst10.G2AN
NE1 => 74138:inst10.G2BN
NWE => dda_module:inst.WR
CLK => dda_module:inst.CLK
CLK => encoder:inst33.CLK
CLK => encoder:inst18.CLK
PULSE1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LSW12 => inst9.IN0
DIR1 <= dda_module:inst.DIR1
LSW11 => inst12.IN0
LSW11 => inst28.IN0
PULSE2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LSW22 => inst21.IN0
LSW22 => LS22.DATAIN
DIR2 <= dda_module:inst.DIR2
LSW21 => inst22.IN0
PULSE3 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
LSW32 => inst26.IN0
DIR3 <= dda_module:inst.DIR3
LSW31 => inst27.IN0
LSW31 => LS31.DATAIN
LS11 <= inst28.DB_MAX_OUTPUT_PORT_TYPE
LS31 <= LSW31.DB_MAX_OUTPUT_PORT_TYPE
LS22 <= LSW22.DB_MAX_OUTPUT_PORT_TYPE
ENC_RST => encoder:inst33.Enc_Reset
ENC_RST => encoder:inst18.Enc_Reset
ENC_5A => encoder:inst33.A
ENC_5B => encoder:inst33.B
NOE => encoder:inst33.RD
NOE => encoder:inst18.RD
ENC_4A => encoder:inst18.A
ENC_4B => encoder:inst18.B
ENC_1A => ~NO_FANOUT~
ENC_1B => ~NO_FANOUT~
ENC_2A => ~NO_FANOUT~
ENC_2B => ~NO_FANOUT~
ENC_3A => ~NO_FANOUT~
ENC_3B => ~NO_FANOUT~


|xuat_xung|dda_module:inst
PULSE1 <= test:inst.pulse
PULSE_WR => test:inst.WR
PULSE_WR => test:inst4.WR
PULSE_WR => test:inst5.WR
CLK => test:inst.clk
CLK => test:inst4.clk
CLK => test:inst5.clk
A[0] => 74138:inst41.A
A[1] => 74138:inst41.B
A[2] => 74138:inst41.C
CS => inst8.IN1
CS => inst10.IN1
CS => inst21.IN1
WR => inst8.IN2
WR => inst10.IN2
WR => inst21.IN2
D[0] => 74373b:inst2.D[1]
D[0] => 74373b:inst7.D[1]
D[0] => 74373b:inst18.D[1]
D[1] => 74373b:inst2.D[2]
D[1] => 74373b:inst7.D[2]
D[1] => 74373b:inst18.D[2]
D[2] => 74373b:inst2.D[3]
D[2] => 74373b:inst7.D[3]
D[2] => 74373b:inst18.D[3]
D[3] => 74373b:inst2.D[4]
D[3] => 74373b:inst7.D[4]
D[3] => 74373b:inst18.D[4]
D[4] => 74373b:inst2.D[5]
D[4] => 74373b:inst7.D[5]
D[4] => 74373b:inst18.D[5]
D[5] => 74373b:inst2.D[6]
D[5] => 74373b:inst7.D[6]
D[5] => 74373b:inst18.D[6]
D[6] => 74373b:inst2.D[7]
D[6] => 74373b:inst7.D[7]
D[6] => 74373b:inst18.D[7]
D[7] => 74373b:inst2.D[8]
D[7] => 74373b:inst7.D[8]
D[7] => 74373b:inst18.D[8]
DIR1 <= test:inst.dir
PULSE2 <= test:inst4.pulse
DIR2 <= test:inst4.dir
PULSE3 <= test:inst5.pulse
DIR3 <= test:inst5.dir
BUSY <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|dda_module:inst|test:inst
N[0] => Ntemp[0].DATAIN
N[1] => Ntemp[1].DATAIN
N[2] => Ntemp[2].DATAIN
N[3] => Ntemp[3].DATAIN
N[4] => Ntemp[4].DATAIN
N[5] => Ntemp[5].DATAIN
N[6] => Ntemp[6].DATAIN
N[7] => dir~reg0.DATAIN
WR => pre_WR.DATAIN
WR => Equal0.IN0
clk => pulse~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => clk20u.CLK
clk => clk20u_cnt[0].CLK
clk => clk20u_cnt[1].CLK
clk => clk20u_cnt[2].CLK
clk => clk20u_cnt[3].CLK
clk => clk20u_cnt[4].CLK
clk => clk20u_cnt[5].CLK
clk => clk20u_cnt[6].CLK
clk => clk20u_cnt[7].CLK
clk => clk20u_cnt[8].CLK
clk => clk20u_cnt[9].CLK
clk => clk20u_cnt[10].CLK
clk => clk20u_cnt[11].CLK
clk => clk20u_cnt[12].CLK
clk => clk20u_cnt[13].CLK
clk => clk20u_cnt[14].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => busy~reg0.CLK
clk => dir~reg0.CLK
clk => Ntemp[0].CLK
clk => Ntemp[1].CLK
clk => Ntemp[2].CLK
clk => Ntemp[3].CLK
clk => Ntemp[4].CLK
clk => Ntemp[5].CLK
clk => Ntemp[6].CLK
clk => Ntemp[7].CLK
clk => pre_WR.CLK
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|dda_module:inst|74373b:inst2
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|dda_module:inst|74138:inst41
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|dda_module:inst|test:inst4
N[0] => Ntemp[0].DATAIN
N[1] => Ntemp[1].DATAIN
N[2] => Ntemp[2].DATAIN
N[3] => Ntemp[3].DATAIN
N[4] => Ntemp[4].DATAIN
N[5] => Ntemp[5].DATAIN
N[6] => Ntemp[6].DATAIN
N[7] => dir~reg0.DATAIN
WR => pre_WR.DATAIN
WR => Equal0.IN0
clk => pulse~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => clk20u.CLK
clk => clk20u_cnt[0].CLK
clk => clk20u_cnt[1].CLK
clk => clk20u_cnt[2].CLK
clk => clk20u_cnt[3].CLK
clk => clk20u_cnt[4].CLK
clk => clk20u_cnt[5].CLK
clk => clk20u_cnt[6].CLK
clk => clk20u_cnt[7].CLK
clk => clk20u_cnt[8].CLK
clk => clk20u_cnt[9].CLK
clk => clk20u_cnt[10].CLK
clk => clk20u_cnt[11].CLK
clk => clk20u_cnt[12].CLK
clk => clk20u_cnt[13].CLK
clk => clk20u_cnt[14].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => busy~reg0.CLK
clk => dir~reg0.CLK
clk => Ntemp[0].CLK
clk => Ntemp[1].CLK
clk => Ntemp[2].CLK
clk => Ntemp[3].CLK
clk => Ntemp[4].CLK
clk => Ntemp[5].CLK
clk => Ntemp[6].CLK
clk => Ntemp[7].CLK
clk => pre_WR.CLK
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|dda_module:inst|74373b:inst7
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|dda_module:inst|test:inst5
N[0] => Ntemp[0].DATAIN
N[1] => Ntemp[1].DATAIN
N[2] => Ntemp[2].DATAIN
N[3] => Ntemp[3].DATAIN
N[4] => Ntemp[4].DATAIN
N[5] => Ntemp[5].DATAIN
N[6] => Ntemp[6].DATAIN
N[7] => dir~reg0.DATAIN
WR => pre_WR.DATAIN
WR => Equal0.IN0
clk => pulse~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => clk20u.CLK
clk => clk20u_cnt[0].CLK
clk => clk20u_cnt[1].CLK
clk => clk20u_cnt[2].CLK
clk => clk20u_cnt[3].CLK
clk => clk20u_cnt[4].CLK
clk => clk20u_cnt[5].CLK
clk => clk20u_cnt[6].CLK
clk => clk20u_cnt[7].CLK
clk => clk20u_cnt[8].CLK
clk => clk20u_cnt[9].CLK
clk => clk20u_cnt[10].CLK
clk => clk20u_cnt[11].CLK
clk => clk20u_cnt[12].CLK
clk => clk20u_cnt[13].CLK
clk => clk20u_cnt[14].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => busy~reg0.CLK
clk => dir~reg0.CLK
clk => Ntemp[0].CLK
clk => Ntemp[1].CLK
clk => Ntemp[2].CLK
clk => Ntemp[3].CLK
clk => Ntemp[4].CLK
clk => Ntemp[5].CLK
clk => Ntemp[6].CLK
clk => Ntemp[7].CLK
clk => pre_WR.CLK
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|dda_module:inst|74373b:inst18
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|74138:inst10
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|74373b:inst1
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|encoder:inst33
D[0] <= lpm_bustri0:inst2.tridata[0]
D[1] <= lpm_bustri0:inst2.tridata[1]
D[2] <= lpm_bustri0:inst2.tridata[2]
D[3] <= lpm_bustri0:inst2.tridata[3]
D[4] <= lpm_bustri0:inst2.tridata[4]
D[5] <= lpm_bustri0:inst2.tridata[5]
D[6] <= lpm_bustri0:inst2.tridata[6]
D[7] <= lpm_bustri0:inst2.tridata[7]
D[8] <= lpm_bustri0:inst2.tridata[8]
D[9] <= lpm_bustri0:inst2.tridata[9]
D[10] <= lpm_bustri0:inst2.tridata[10]
D[11] <= lpm_bustri0:inst2.tridata[11]
D[12] <= lpm_bustri0:inst2.tridata[12]
D[13] <= lpm_bustri0:inst2.tridata[13]
D[14] <= lpm_bustri0:inst2.tridata[14]
D[15] <= lpm_bustri0:inst2.tridata[15]
RD => inst11.IN0
CS => inst11.IN1
A => enc_filter:inst.A
B => enc_filter:inst.B
CLK => lpm_counter0:inst3.clock
Enc_Reset => encoder_module:inst1.RST1


|xuat_xung|encoder:inst33|lpm_bustri0:inst2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enabledt => enabledt.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata


|xuat_xung|encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder:inst33|encoder_module:inst1
D1[0] <= lpm_counter2:inst5.q[0]
D1[1] <= lpm_counter2:inst5.q[1]
D1[2] <= lpm_counter2:inst5.q[2]
D1[3] <= lpm_counter2:inst5.q[3]
D1[4] <= lpm_counter2:inst5.q[4]
D1[5] <= lpm_counter2:inst5.q[5]
D1[6] <= lpm_counter2:inst5.q[6]
D1[7] <= lpm_counter2:inst5.q[7]
D1[8] <= lpm_counter2:inst5.q[8]
D1[9] <= lpm_counter2:inst5.q[9]
D1[10] <= lpm_counter2:inst5.q[10]
D1[11] <= lpm_counter2:inst5.q[11]
D1[12] <= lpm_counter2:inst5.q[12]
D1[13] <= lpm_counter2:inst5.q[13]
D1[14] <= lpm_counter2:inst5.q[14]
D1[15] <= lpm_counter2:inst5.q[15]
A => inst7.IN0
A => lpm_xor0:inst.data0
A => inst3.DATAIN
CLK => inst1.IN0
B => inst4.DATAIN
B => lpm_xor0:inst.data2
RST1 => lpm_counter2:inst5.aclr


|xuat_xung|encoder:inst33|encoder_module:inst1|lpm_counter2:inst5
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|xuat_xung|encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component
clock => cntr_t2h:auto_generated.clock
clk_en => cntr_t2h:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => cntr_t2h:auto_generated.updown
aclr => cntr_t2h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t2h:auto_generated.q[0]
q[1] <= cntr_t2h:auto_generated.q[1]
q[2] <= cntr_t2h:auto_generated.q[2]
q[3] <= cntr_t2h:auto_generated.q[3]
q[4] <= cntr_t2h:auto_generated.q[4]
q[5] <= cntr_t2h:auto_generated.q[5]
q[6] <= cntr_t2h:auto_generated.q[6]
q[7] <= cntr_t2h:auto_generated.q[7]
q[8] <= cntr_t2h:auto_generated.q[8]
q[9] <= cntr_t2h:auto_generated.q[9]
q[10] <= cntr_t2h:auto_generated.q[10]
q[11] <= cntr_t2h:auto_generated.q[11]
q[12] <= cntr_t2h:auto_generated.q[12]
q[13] <= cntr_t2h:auto_generated.q[13]
q[14] <= cntr_t2h:auto_generated.q[14]
q[15] <= cntr_t2h:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
aclr => counter_cella15.ACLR
clk_en => counter_cella0.IN0
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB
updown => counter_cella6.DATAB
updown => counter_cella7.DATAB
updown => counter_cella8.DATAB
updown => counter_cella9.DATAB
updown => counter_cella10.DATAB
updown => counter_cella11.DATAB
updown => counter_cella12.DATAB
updown => counter_cella13.DATAB
updown => counter_cella14.DATAB
updown => counter_cella15.DATAB


|xuat_xung|encoder:inst33|encoder_module:inst1|lpm_xor0:inst
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
result <= lpm_xor:lpm_xor_component.result


|xuat_xung|encoder:inst33|encoder_module:inst1|lpm_xor0:inst|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder:inst33|enc_filter:inst
AF <= inst12.DB_MAX_OUTPUT_PORT_TYPE
clk => inst1.CLK
clk => inst.CLK
clk => inst2.CLK
clk => inst12.CLK
clk => inst8.CLK
clk => inst6.CLK
clk => inst11.CLK
clk => inst13.CLK
A => inst.DATAIN
BF <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B => inst6.DATAIN


|xuat_xung|encoder:inst33|lpm_counter0:inst3
clock => clock.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|xuat_xung|encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_g7h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g7h:auto_generated.q[0]
q[1] <= cntr_g7h:auto_generated.q[1]
q[2] <= cntr_g7h:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT


|xuat_xung|74138:inst17
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder:inst18
D[0] <= lpm_bustri0:inst2.tridata[0]
D[1] <= lpm_bustri0:inst2.tridata[1]
D[2] <= lpm_bustri0:inst2.tridata[2]
D[3] <= lpm_bustri0:inst2.tridata[3]
D[4] <= lpm_bustri0:inst2.tridata[4]
D[5] <= lpm_bustri0:inst2.tridata[5]
D[6] <= lpm_bustri0:inst2.tridata[6]
D[7] <= lpm_bustri0:inst2.tridata[7]
D[8] <= lpm_bustri0:inst2.tridata[8]
D[9] <= lpm_bustri0:inst2.tridata[9]
D[10] <= lpm_bustri0:inst2.tridata[10]
D[11] <= lpm_bustri0:inst2.tridata[11]
D[12] <= lpm_bustri0:inst2.tridata[12]
D[13] <= lpm_bustri0:inst2.tridata[13]
D[14] <= lpm_bustri0:inst2.tridata[14]
D[15] <= lpm_bustri0:inst2.tridata[15]
RD => inst11.IN0
CS => inst11.IN1
A => enc_filter:inst.A
B => enc_filter:inst.B
CLK => lpm_counter0:inst3.clock
Enc_Reset => encoder_module:inst1.RST1


|xuat_xung|encoder:inst18|lpm_bustri0:inst2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enabledt => enabledt.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata


|xuat_xung|encoder:inst18|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder:inst18|encoder_module:inst1
D1[0] <= lpm_counter2:inst5.q[0]
D1[1] <= lpm_counter2:inst5.q[1]
D1[2] <= lpm_counter2:inst5.q[2]
D1[3] <= lpm_counter2:inst5.q[3]
D1[4] <= lpm_counter2:inst5.q[4]
D1[5] <= lpm_counter2:inst5.q[5]
D1[6] <= lpm_counter2:inst5.q[6]
D1[7] <= lpm_counter2:inst5.q[7]
D1[8] <= lpm_counter2:inst5.q[8]
D1[9] <= lpm_counter2:inst5.q[9]
D1[10] <= lpm_counter2:inst5.q[10]
D1[11] <= lpm_counter2:inst5.q[11]
D1[12] <= lpm_counter2:inst5.q[12]
D1[13] <= lpm_counter2:inst5.q[13]
D1[14] <= lpm_counter2:inst5.q[14]
D1[15] <= lpm_counter2:inst5.q[15]
A => inst7.IN0
A => lpm_xor0:inst.data0
A => inst3.DATAIN
CLK => inst1.IN0
B => inst4.DATAIN
B => lpm_xor0:inst.data2
RST1 => lpm_counter2:inst5.aclr


|xuat_xung|encoder:inst18|encoder_module:inst1|lpm_counter2:inst5
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|xuat_xung|encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component
clock => cntr_t2h:auto_generated.clock
clk_en => cntr_t2h:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => cntr_t2h:auto_generated.updown
aclr => cntr_t2h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t2h:auto_generated.q[0]
q[1] <= cntr_t2h:auto_generated.q[1]
q[2] <= cntr_t2h:auto_generated.q[2]
q[3] <= cntr_t2h:auto_generated.q[3]
q[4] <= cntr_t2h:auto_generated.q[4]
q[5] <= cntr_t2h:auto_generated.q[5]
q[6] <= cntr_t2h:auto_generated.q[6]
q[7] <= cntr_t2h:auto_generated.q[7]
q[8] <= cntr_t2h:auto_generated.q[8]
q[9] <= cntr_t2h:auto_generated.q[9]
q[10] <= cntr_t2h:auto_generated.q[10]
q[11] <= cntr_t2h:auto_generated.q[11]
q[12] <= cntr_t2h:auto_generated.q[12]
q[13] <= cntr_t2h:auto_generated.q[13]
q[14] <= cntr_t2h:auto_generated.q[14]
q[15] <= cntr_t2h:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
aclr => counter_cella15.ACLR
clk_en => counter_cella0.IN0
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB
updown => counter_cella6.DATAB
updown => counter_cella7.DATAB
updown => counter_cella8.DATAB
updown => counter_cella9.DATAB
updown => counter_cella10.DATAB
updown => counter_cella11.DATAB
updown => counter_cella12.DATAB
updown => counter_cella13.DATAB
updown => counter_cella14.DATAB
updown => counter_cella15.DATAB


|xuat_xung|encoder:inst18|encoder_module:inst1|lpm_xor0:inst
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
result <= lpm_xor:lpm_xor_component.result


|xuat_xung|encoder:inst18|encoder_module:inst1|lpm_xor0:inst|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder:inst18|enc_filter:inst
AF <= inst12.DB_MAX_OUTPUT_PORT_TYPE
clk => inst1.CLK
clk => inst.CLK
clk => inst2.CLK
clk => inst12.CLK
clk => inst8.CLK
clk => inst6.CLK
clk => inst11.CLK
clk => inst13.CLK
A => inst.DATAIN
BF <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B => inst6.DATAIN


|xuat_xung|encoder:inst18|lpm_counter0:inst3
clock => clock.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|xuat_xung|encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_g7h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g7h:auto_generated.q[0]
q[1] <= cntr_g7h:auto_generated.q[1]
q[2] <= cntr_g7h:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT


