$date
	Fri May 19 10:23:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var reg 4 " datain1 [3:0] $end
$var reg 4 # datain2 [3:0] $end
$var reg 4 $ op_code [3:0] $end
$scope module t $end
$var wire 4 % datain1 [3:0] $end
$var wire 4 & datain2 [3:0] $end
$var wire 4 ' op_code [3:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1111 '
b0 &
b0 %
b1111 $
b0 #
b0 "
b0 !
$end
#100000
b101 !
b101 (
b11 $
b11 '
b10 #
b10 &
b11 "
b11 %
#300000
b1 !
b1 (
b100 $
b100 '
#600000
b110 !
b110 (
b101 $
b101 '
#1000000
