// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_3_i,
        col_sum_3_o,
        col_sum_3_o_ap_vld,
        row_buf_3_address0,
        row_buf_3_ce0,
        row_buf_3_q0,
        conv_i347,
        col_sum_7_i,
        col_sum_7_o,
        col_sum_7_o_ap_vld,
        col_sum_11_i,
        col_sum_11_o,
        col_sum_11_o_ap_vld,
        col_sum_15_i,
        col_sum_15_o,
        col_sum_15_o_ap_vld,
        col_sum_19_i,
        col_sum_19_o,
        col_sum_19_o_ap_vld,
        col_sum_23_i,
        col_sum_23_o,
        col_sum_23_o_ap_vld,
        col_sum_27_i,
        col_sum_27_o,
        col_sum_27_o_ap_vld,
        col_sum_31_i,
        col_sum_31_o,
        col_sum_31_o_ap_vld,
        col_sum_35_i,
        col_sum_35_o,
        col_sum_35_o_ap_vld,
        col_sum_39_i,
        col_sum_39_o,
        col_sum_39_o_ap_vld,
        col_sum_43_i,
        col_sum_43_o,
        col_sum_43_o_ap_vld,
        col_sum_47_i,
        col_sum_47_o,
        col_sum_47_o_ap_vld,
        col_sum_51_i,
        col_sum_51_o,
        col_sum_51_o_ap_vld,
        col_sum_55_i,
        col_sum_55_o,
        col_sum_55_o_ap_vld,
        col_sum_59_i,
        col_sum_59_o,
        col_sum_59_o_ap_vld,
        col_sum_63_i,
        col_sum_63_o,
        col_sum_63_o_ap_vld,
        col_sum_2_i,
        col_sum_2_o,
        col_sum_2_o_ap_vld,
        row_buf_2_address0,
        row_buf_2_ce0,
        row_buf_2_q0,
        col_sum_6_i,
        col_sum_6_o,
        col_sum_6_o_ap_vld,
        col_sum_10_i,
        col_sum_10_o,
        col_sum_10_o_ap_vld,
        col_sum_14_i,
        col_sum_14_o,
        col_sum_14_o_ap_vld,
        col_sum_18_i,
        col_sum_18_o,
        col_sum_18_o_ap_vld,
        col_sum_22_i,
        col_sum_22_o,
        col_sum_22_o_ap_vld,
        col_sum_26_i,
        col_sum_26_o,
        col_sum_26_o_ap_vld,
        col_sum_30_i,
        col_sum_30_o,
        col_sum_30_o_ap_vld,
        col_sum_34_i,
        col_sum_34_o,
        col_sum_34_o_ap_vld,
        col_sum_38_i,
        col_sum_38_o,
        col_sum_38_o_ap_vld,
        col_sum_42_i,
        col_sum_42_o,
        col_sum_42_o_ap_vld,
        col_sum_46_i,
        col_sum_46_o,
        col_sum_46_o_ap_vld,
        col_sum_50_i,
        col_sum_50_o,
        col_sum_50_o_ap_vld,
        col_sum_54_i,
        col_sum_54_o,
        col_sum_54_o_ap_vld,
        col_sum_58_i,
        col_sum_58_o,
        col_sum_58_o_ap_vld,
        col_sum_62_i,
        col_sum_62_o,
        col_sum_62_o_ap_vld,
        col_sum_1_i,
        col_sum_1_o,
        col_sum_1_o_ap_vld,
        row_buf_1_address0,
        row_buf_1_ce0,
        row_buf_1_q0,
        col_sum_5_i,
        col_sum_5_o,
        col_sum_5_o_ap_vld,
        col_sum_9_i,
        col_sum_9_o,
        col_sum_9_o_ap_vld,
        col_sum_13_i,
        col_sum_13_o,
        col_sum_13_o_ap_vld,
        col_sum_17_i,
        col_sum_17_o,
        col_sum_17_o_ap_vld,
        col_sum_21_i,
        col_sum_21_o,
        col_sum_21_o_ap_vld,
        col_sum_25_i,
        col_sum_25_o,
        col_sum_25_o_ap_vld,
        col_sum_29_i,
        col_sum_29_o,
        col_sum_29_o_ap_vld,
        col_sum_33_i,
        col_sum_33_o,
        col_sum_33_o_ap_vld,
        col_sum_37_i,
        col_sum_37_o,
        col_sum_37_o_ap_vld,
        col_sum_41_i,
        col_sum_41_o,
        col_sum_41_o_ap_vld,
        col_sum_45_i,
        col_sum_45_o,
        col_sum_45_o_ap_vld,
        col_sum_49_i,
        col_sum_49_o,
        col_sum_49_o_ap_vld,
        col_sum_53_i,
        col_sum_53_o,
        col_sum_53_o_ap_vld,
        col_sum_57_i,
        col_sum_57_o,
        col_sum_57_o_ap_vld,
        col_sum_61_i,
        col_sum_61_o,
        col_sum_61_o_ap_vld,
        col_sum_i,
        col_sum_o,
        col_sum_o_ap_vld,
        i_1,
        col_sum_60_i,
        col_sum_60_o,
        col_sum_60_o_ap_vld,
        col_sum_56_i,
        col_sum_56_o,
        col_sum_56_o_ap_vld,
        col_sum_52_i,
        col_sum_52_o,
        col_sum_52_o_ap_vld,
        col_sum_48_i,
        col_sum_48_o,
        col_sum_48_o_ap_vld,
        col_sum_44_i,
        col_sum_44_o,
        col_sum_44_o_ap_vld,
        col_sum_40_i,
        col_sum_40_o,
        col_sum_40_o_ap_vld,
        col_sum_36_i,
        col_sum_36_o,
        col_sum_36_o_ap_vld,
        col_sum_32_i,
        col_sum_32_o,
        col_sum_32_o_ap_vld,
        col_sum_28_i,
        col_sum_28_o,
        col_sum_28_o_ap_vld,
        col_sum_24_i,
        col_sum_24_o,
        col_sum_24_o_ap_vld,
        col_sum_20_i,
        col_sum_20_o,
        col_sum_20_o_ap_vld,
        col_sum_16_i,
        col_sum_16_o,
        col_sum_16_o_ap_vld,
        col_sum_12_i,
        col_sum_12_o,
        col_sum_12_o_ap_vld,
        col_sum_8_i,
        col_sum_8_o,
        col_sum_8_o_ap_vld,
        col_sum_4_i,
        col_sum_4_o,
        col_sum_4_o_ap_vld,
        row_buf_address0,
        row_buf_ce0,
        row_buf_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_3_i;
output  [23:0] col_sum_3_o;
output   col_sum_3_o_ap_vld;
output  [3:0] row_buf_3_address0;
output   row_buf_3_ce0;
input  [23:0] row_buf_3_q0;
input  [23:0] conv_i347;
input  [23:0] col_sum_7_i;
output  [23:0] col_sum_7_o;
output   col_sum_7_o_ap_vld;
input  [23:0] col_sum_11_i;
output  [23:0] col_sum_11_o;
output   col_sum_11_o_ap_vld;
input  [23:0] col_sum_15_i;
output  [23:0] col_sum_15_o;
output   col_sum_15_o_ap_vld;
input  [23:0] col_sum_19_i;
output  [23:0] col_sum_19_o;
output   col_sum_19_o_ap_vld;
input  [23:0] col_sum_23_i;
output  [23:0] col_sum_23_o;
output   col_sum_23_o_ap_vld;
input  [23:0] col_sum_27_i;
output  [23:0] col_sum_27_o;
output   col_sum_27_o_ap_vld;
input  [23:0] col_sum_31_i;
output  [23:0] col_sum_31_o;
output   col_sum_31_o_ap_vld;
input  [23:0] col_sum_35_i;
output  [23:0] col_sum_35_o;
output   col_sum_35_o_ap_vld;
input  [23:0] col_sum_39_i;
output  [23:0] col_sum_39_o;
output   col_sum_39_o_ap_vld;
input  [23:0] col_sum_43_i;
output  [23:0] col_sum_43_o;
output   col_sum_43_o_ap_vld;
input  [23:0] col_sum_47_i;
output  [23:0] col_sum_47_o;
output   col_sum_47_o_ap_vld;
input  [23:0] col_sum_51_i;
output  [23:0] col_sum_51_o;
output   col_sum_51_o_ap_vld;
input  [23:0] col_sum_55_i;
output  [23:0] col_sum_55_o;
output   col_sum_55_o_ap_vld;
input  [23:0] col_sum_59_i;
output  [23:0] col_sum_59_o;
output   col_sum_59_o_ap_vld;
input  [23:0] col_sum_63_i;
output  [23:0] col_sum_63_o;
output   col_sum_63_o_ap_vld;
input  [23:0] col_sum_2_i;
output  [23:0] col_sum_2_o;
output   col_sum_2_o_ap_vld;
output  [3:0] row_buf_2_address0;
output   row_buf_2_ce0;
input  [23:0] row_buf_2_q0;
input  [23:0] col_sum_6_i;
output  [23:0] col_sum_6_o;
output   col_sum_6_o_ap_vld;
input  [23:0] col_sum_10_i;
output  [23:0] col_sum_10_o;
output   col_sum_10_o_ap_vld;
input  [23:0] col_sum_14_i;
output  [23:0] col_sum_14_o;
output   col_sum_14_o_ap_vld;
input  [23:0] col_sum_18_i;
output  [23:0] col_sum_18_o;
output   col_sum_18_o_ap_vld;
input  [23:0] col_sum_22_i;
output  [23:0] col_sum_22_o;
output   col_sum_22_o_ap_vld;
input  [23:0] col_sum_26_i;
output  [23:0] col_sum_26_o;
output   col_sum_26_o_ap_vld;
input  [23:0] col_sum_30_i;
output  [23:0] col_sum_30_o;
output   col_sum_30_o_ap_vld;
input  [23:0] col_sum_34_i;
output  [23:0] col_sum_34_o;
output   col_sum_34_o_ap_vld;
input  [23:0] col_sum_38_i;
output  [23:0] col_sum_38_o;
output   col_sum_38_o_ap_vld;
input  [23:0] col_sum_42_i;
output  [23:0] col_sum_42_o;
output   col_sum_42_o_ap_vld;
input  [23:0] col_sum_46_i;
output  [23:0] col_sum_46_o;
output   col_sum_46_o_ap_vld;
input  [23:0] col_sum_50_i;
output  [23:0] col_sum_50_o;
output   col_sum_50_o_ap_vld;
input  [23:0] col_sum_54_i;
output  [23:0] col_sum_54_o;
output   col_sum_54_o_ap_vld;
input  [23:0] col_sum_58_i;
output  [23:0] col_sum_58_o;
output   col_sum_58_o_ap_vld;
input  [23:0] col_sum_62_i;
output  [23:0] col_sum_62_o;
output   col_sum_62_o_ap_vld;
input  [23:0] col_sum_1_i;
output  [23:0] col_sum_1_o;
output   col_sum_1_o_ap_vld;
output  [3:0] row_buf_1_address0;
output   row_buf_1_ce0;
input  [23:0] row_buf_1_q0;
input  [23:0] col_sum_5_i;
output  [23:0] col_sum_5_o;
output   col_sum_5_o_ap_vld;
input  [23:0] col_sum_9_i;
output  [23:0] col_sum_9_o;
output   col_sum_9_o_ap_vld;
input  [23:0] col_sum_13_i;
output  [23:0] col_sum_13_o;
output   col_sum_13_o_ap_vld;
input  [23:0] col_sum_17_i;
output  [23:0] col_sum_17_o;
output   col_sum_17_o_ap_vld;
input  [23:0] col_sum_21_i;
output  [23:0] col_sum_21_o;
output   col_sum_21_o_ap_vld;
input  [23:0] col_sum_25_i;
output  [23:0] col_sum_25_o;
output   col_sum_25_o_ap_vld;
input  [23:0] col_sum_29_i;
output  [23:0] col_sum_29_o;
output   col_sum_29_o_ap_vld;
input  [23:0] col_sum_33_i;
output  [23:0] col_sum_33_o;
output   col_sum_33_o_ap_vld;
input  [23:0] col_sum_37_i;
output  [23:0] col_sum_37_o;
output   col_sum_37_o_ap_vld;
input  [23:0] col_sum_41_i;
output  [23:0] col_sum_41_o;
output   col_sum_41_o_ap_vld;
input  [23:0] col_sum_45_i;
output  [23:0] col_sum_45_o;
output   col_sum_45_o_ap_vld;
input  [23:0] col_sum_49_i;
output  [23:0] col_sum_49_o;
output   col_sum_49_o_ap_vld;
input  [23:0] col_sum_53_i;
output  [23:0] col_sum_53_o;
output   col_sum_53_o_ap_vld;
input  [23:0] col_sum_57_i;
output  [23:0] col_sum_57_o;
output   col_sum_57_o_ap_vld;
input  [23:0] col_sum_61_i;
output  [23:0] col_sum_61_o;
output   col_sum_61_o_ap_vld;
input  [23:0] col_sum_i;
output  [23:0] col_sum_o;
output   col_sum_o_ap_vld;
input  [7:0] i_1;
input  [23:0] col_sum_60_i;
output  [23:0] col_sum_60_o;
output   col_sum_60_o_ap_vld;
input  [23:0] col_sum_56_i;
output  [23:0] col_sum_56_o;
output   col_sum_56_o_ap_vld;
input  [23:0] col_sum_52_i;
output  [23:0] col_sum_52_o;
output   col_sum_52_o_ap_vld;
input  [23:0] col_sum_48_i;
output  [23:0] col_sum_48_o;
output   col_sum_48_o_ap_vld;
input  [23:0] col_sum_44_i;
output  [23:0] col_sum_44_o;
output   col_sum_44_o_ap_vld;
input  [23:0] col_sum_40_i;
output  [23:0] col_sum_40_o;
output   col_sum_40_o_ap_vld;
input  [23:0] col_sum_36_i;
output  [23:0] col_sum_36_o;
output   col_sum_36_o_ap_vld;
input  [23:0] col_sum_32_i;
output  [23:0] col_sum_32_o;
output   col_sum_32_o_ap_vld;
input  [23:0] col_sum_28_i;
output  [23:0] col_sum_28_o;
output   col_sum_28_o_ap_vld;
input  [23:0] col_sum_24_i;
output  [23:0] col_sum_24_o;
output   col_sum_24_o_ap_vld;
input  [23:0] col_sum_20_i;
output  [23:0] col_sum_20_o;
output   col_sum_20_o_ap_vld;
input  [23:0] col_sum_16_i;
output  [23:0] col_sum_16_o;
output   col_sum_16_o_ap_vld;
input  [23:0] col_sum_12_i;
output  [23:0] col_sum_12_o;
output   col_sum_12_o_ap_vld;
input  [23:0] col_sum_8_i;
output  [23:0] col_sum_8_o;
output   col_sum_8_o_ap_vld;
input  [23:0] col_sum_4_i;
output  [23:0] col_sum_4_o;
output   col_sum_4_o_ap_vld;
output  [3:0] row_buf_address0;
output   row_buf_ce0;
input  [23:0] row_buf_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;

reg ap_idle;
reg[23:0] col_sum_3_o;
reg col_sum_3_o_ap_vld;
reg[23:0] col_sum_7_o;
reg col_sum_7_o_ap_vld;
reg[23:0] col_sum_11_o;
reg col_sum_11_o_ap_vld;
reg[23:0] col_sum_15_o;
reg col_sum_15_o_ap_vld;
reg[23:0] col_sum_19_o;
reg col_sum_19_o_ap_vld;
reg[23:0] col_sum_23_o;
reg col_sum_23_o_ap_vld;
reg[23:0] col_sum_27_o;
reg col_sum_27_o_ap_vld;
reg[23:0] col_sum_31_o;
reg col_sum_31_o_ap_vld;
reg[23:0] col_sum_35_o;
reg col_sum_35_o_ap_vld;
reg[23:0] col_sum_39_o;
reg col_sum_39_o_ap_vld;
reg[23:0] col_sum_43_o;
reg col_sum_43_o_ap_vld;
reg[23:0] col_sum_47_o;
reg col_sum_47_o_ap_vld;
reg[23:0] col_sum_51_o;
reg col_sum_51_o_ap_vld;
reg[23:0] col_sum_55_o;
reg col_sum_55_o_ap_vld;
reg[23:0] col_sum_59_o;
reg col_sum_59_o_ap_vld;
reg[23:0] col_sum_63_o;
reg col_sum_63_o_ap_vld;
reg[23:0] col_sum_2_o;
reg col_sum_2_o_ap_vld;
reg[23:0] col_sum_6_o;
reg col_sum_6_o_ap_vld;
reg[23:0] col_sum_10_o;
reg col_sum_10_o_ap_vld;
reg[23:0] col_sum_14_o;
reg col_sum_14_o_ap_vld;
reg[23:0] col_sum_18_o;
reg col_sum_18_o_ap_vld;
reg[23:0] col_sum_22_o;
reg col_sum_22_o_ap_vld;
reg[23:0] col_sum_26_o;
reg col_sum_26_o_ap_vld;
reg[23:0] col_sum_30_o;
reg col_sum_30_o_ap_vld;
reg[23:0] col_sum_34_o;
reg col_sum_34_o_ap_vld;
reg[23:0] col_sum_38_o;
reg col_sum_38_o_ap_vld;
reg[23:0] col_sum_42_o;
reg col_sum_42_o_ap_vld;
reg[23:0] col_sum_46_o;
reg col_sum_46_o_ap_vld;
reg[23:0] col_sum_50_o;
reg col_sum_50_o_ap_vld;
reg[23:0] col_sum_54_o;
reg col_sum_54_o_ap_vld;
reg[23:0] col_sum_58_o;
reg col_sum_58_o_ap_vld;
reg[23:0] col_sum_62_o;
reg col_sum_62_o_ap_vld;
reg[23:0] col_sum_1_o;
reg col_sum_1_o_ap_vld;
reg[23:0] col_sum_5_o;
reg col_sum_5_o_ap_vld;
reg[23:0] col_sum_9_o;
reg col_sum_9_o_ap_vld;
reg[23:0] col_sum_13_o;
reg col_sum_13_o_ap_vld;
reg[23:0] col_sum_17_o;
reg col_sum_17_o_ap_vld;
reg[23:0] col_sum_21_o;
reg col_sum_21_o_ap_vld;
reg[23:0] col_sum_25_o;
reg col_sum_25_o_ap_vld;
reg[23:0] col_sum_29_o;
reg col_sum_29_o_ap_vld;
reg[23:0] col_sum_33_o;
reg col_sum_33_o_ap_vld;
reg[23:0] col_sum_37_o;
reg col_sum_37_o_ap_vld;
reg[23:0] col_sum_41_o;
reg col_sum_41_o_ap_vld;
reg[23:0] col_sum_45_o;
reg col_sum_45_o_ap_vld;
reg[23:0] col_sum_49_o;
reg col_sum_49_o_ap_vld;
reg[23:0] col_sum_53_o;
reg col_sum_53_o_ap_vld;
reg[23:0] col_sum_57_o;
reg col_sum_57_o_ap_vld;
reg[23:0] col_sum_61_o;
reg col_sum_61_o_ap_vld;
reg[23:0] col_sum_o;
reg col_sum_o_ap_vld;
reg[23:0] col_sum_60_o;
reg col_sum_60_o_ap_vld;
reg[23:0] col_sum_56_o;
reg col_sum_56_o_ap_vld;
reg[23:0] col_sum_52_o;
reg col_sum_52_o_ap_vld;
reg[23:0] col_sum_48_o;
reg col_sum_48_o_ap_vld;
reg[23:0] col_sum_44_o;
reg col_sum_44_o_ap_vld;
reg[23:0] col_sum_40_o;
reg col_sum_40_o_ap_vld;
reg[23:0] col_sum_36_o;
reg col_sum_36_o_ap_vld;
reg[23:0] col_sum_32_o;
reg col_sum_32_o_ap_vld;
reg[23:0] col_sum_28_o;
reg col_sum_28_o_ap_vld;
reg[23:0] col_sum_24_o;
reg col_sum_24_o_ap_vld;
reg[23:0] col_sum_20_o;
reg col_sum_20_o_ap_vld;
reg[23:0] col_sum_16_o;
reg col_sum_16_o_ap_vld;
reg[23:0] col_sum_12_o;
reg col_sum_12_o_ap_vld;
reg[23:0] col_sum_8_o;
reg col_sum_8_o_ap_vld;
reg[23:0] col_sum_4_o;
reg col_sum_4_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1552_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [37:0] conv_i347_cast_fu_1540_p1;
reg  signed [37:0] conv_i347_cast_reg_2911;
wire   [5:0] trunc_ln78_fu_1560_p1;
reg   [5:0] trunc_ln78_reg_2923;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter1_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter2_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter3_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter4_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter5_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter6_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter7_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter8_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter9_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter10_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter11_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter12_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter13_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter14_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter15_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter16_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter17_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter18_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter19_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter20_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter21_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter22_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter23_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter24_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter25_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter26_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter27_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter28_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter29_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter30_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter31_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter32_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter33_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter34_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter35_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter36_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter37_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter38_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter39_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter40_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter41_reg;
reg   [5:0] trunc_ln78_reg_2923_pp0_iter42_reg;
wire   [3:0] lshr_ln2_fu_1564_p4;
reg   [3:0] lshr_ln2_reg_2943;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter1_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter2_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter3_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter4_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter5_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter6_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter7_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter8_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter9_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter10_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter11_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter12_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter13_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter14_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter15_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter16_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter17_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter18_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter19_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter20_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter21_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter22_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter23_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter24_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter25_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter26_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter27_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter28_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter29_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter30_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter31_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter32_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter33_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter34_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter35_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter36_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter37_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter38_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter39_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter40_reg;
reg   [3:0] lshr_ln2_reg_2943_pp0_iter41_reg;
wire   [23:0] col_sum_64_fu_1839_p2;
reg   [23:0] col_sum_64_reg_2988;
wire   [0:0] icmp_ln86_fu_1851_p2;
wire   [0:0] and_ln86_fu_1912_p2;
reg   [0:0] and_ln86_reg_3012;
wire   [0:0] and_ln86_1_fu_1924_p2;
reg   [0:0] and_ln86_1_reg_3016;
wire   [0:0] xor_ln86_2_fu_1930_p2;
reg   [0:0] xor_ln86_2_reg_3020;
wire   [23:0] col_sum_65_fu_2149_p2;
reg   [23:0] col_sum_65_reg_3024;
wire   [0:0] icmp_ln86_2_fu_2161_p2;
wire   [0:0] and_ln86_2_fu_2222_p2;
reg   [0:0] and_ln86_2_reg_3048;
wire   [0:0] and_ln86_3_fu_2234_p2;
reg   [0:0] and_ln86_3_reg_3052;
wire   [0:0] xor_ln86_5_fu_2240_p2;
reg   [0:0] xor_ln86_5_reg_3056;
wire   [23:0] col_sum_66_fu_2459_p2;
reg   [23:0] col_sum_66_reg_3060;
wire   [0:0] icmp_ln86_3_fu_2471_p2;
wire   [0:0] and_ln86_4_fu_2532_p2;
reg   [0:0] and_ln86_4_reg_3084;
wire   [0:0] and_ln86_5_fu_2544_p2;
reg   [0:0] and_ln86_5_reg_3088;
wire   [0:0] xor_ln86_8_fu_2550_p2;
reg   [0:0] xor_ln86_8_reg_3092;
wire   [23:0] col_sum_67_fu_2769_p2;
reg   [23:0] col_sum_67_reg_3096;
wire   [0:0] icmp_ln86_4_fu_2781_p2;
wire   [0:0] and_ln86_6_fu_2842_p2;
reg   [0:0] and_ln86_6_reg_3120;
wire   [0:0] and_ln86_7_fu_2854_p2;
reg   [0:0] and_ln86_7_reg_3124;
wire   [0:0] xor_ln86_11_fu_2860_p2;
reg   [0:0] xor_ln86_11_reg_3128;
wire   [63:0] zext_ln78_fu_1574_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln85_fu_1651_p1;
reg   [6:0] j_fu_264;
wire   [6:0] add_ln78_fu_1582_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred943_state44;
reg    ap_predicate_pred960_state45;
reg    ap_predicate_pred966_state45;
reg    ap_predicate_pred980_state44;
reg    ap_predicate_pred989_state45;
reg    ap_predicate_pred993_state45;
reg    ap_predicate_pred1005_state44;
reg    ap_predicate_pred1014_state45;
reg    ap_predicate_pred1018_state45;
reg    ap_predicate_pred1030_state44;
reg    ap_predicate_pred1039_state45;
reg    ap_predicate_pred1043_state45;
reg    ap_predicate_pred1055_state44;
reg    ap_predicate_pred1064_state45;
reg    ap_predicate_pred1068_state45;
reg    ap_predicate_pred1080_state44;
reg    ap_predicate_pred1089_state45;
reg    ap_predicate_pred1093_state45;
reg    ap_predicate_pred1105_state44;
reg    ap_predicate_pred1114_state45;
reg    ap_predicate_pred1118_state45;
reg    ap_predicate_pred1130_state44;
reg    ap_predicate_pred1139_state45;
reg    ap_predicate_pred1143_state45;
reg    ap_predicate_pred1155_state44;
reg    ap_predicate_pred1164_state45;
reg    ap_predicate_pred1168_state45;
reg    ap_predicate_pred1180_state44;
reg    ap_predicate_pred1189_state45;
reg    ap_predicate_pred1193_state45;
reg    ap_predicate_pred1205_state44;
reg    ap_predicate_pred1214_state45;
reg    ap_predicate_pred1218_state45;
reg    ap_predicate_pred1230_state44;
reg    ap_predicate_pred1239_state45;
reg    ap_predicate_pred1243_state45;
reg    ap_predicate_pred1255_state44;
reg    ap_predicate_pred1264_state45;
reg    ap_predicate_pred1268_state45;
reg    ap_predicate_pred1280_state44;
reg    ap_predicate_pred1289_state45;
reg    ap_predicate_pred1293_state45;
reg    ap_predicate_pred1305_state44;
reg    ap_predicate_pred1314_state45;
reg    ap_predicate_pred1318_state45;
reg    ap_predicate_pred1373_state44;
reg    ap_predicate_pred1408_state45;
reg    ap_predicate_pred1412_state45;
reg    ap_predicate_pred1448_state45;
reg    ap_predicate_pred1453_state45;
reg    ap_predicate_pred1468_state45;
reg    ap_predicate_pred1472_state45;
reg    ap_predicate_pred1487_state45;
reg    ap_predicate_pred1491_state45;
reg    ap_predicate_pred1506_state45;
reg    ap_predicate_pred1510_state45;
reg    ap_predicate_pred1525_state45;
reg    ap_predicate_pred1529_state45;
reg    ap_predicate_pred1544_state45;
reg    ap_predicate_pred1548_state45;
reg    ap_predicate_pred1563_state45;
reg    ap_predicate_pred1567_state45;
reg    ap_predicate_pred1582_state45;
reg    ap_predicate_pred1586_state45;
reg    ap_predicate_pred1601_state45;
reg    ap_predicate_pred1605_state45;
reg    ap_predicate_pred1620_state45;
reg    ap_predicate_pred1624_state45;
reg    ap_predicate_pred1639_state45;
reg    ap_predicate_pred1643_state45;
reg    ap_predicate_pred1658_state45;
reg    ap_predicate_pred1662_state45;
reg    ap_predicate_pred1677_state45;
reg    ap_predicate_pred1681_state45;
reg    ap_predicate_pred1696_state45;
reg    ap_predicate_pred1700_state45;
reg    ap_predicate_pred1715_state45;
reg    ap_predicate_pred1719_state45;
reg    ap_predicate_pred1762_state45;
reg    ap_predicate_pred1766_state45;
reg    ap_predicate_pred1800_state45;
reg    ap_predicate_pred1805_state45;
reg    ap_predicate_pred1819_state45;
reg    ap_predicate_pred1823_state45;
reg    ap_predicate_pred1837_state45;
reg    ap_predicate_pred1841_state45;
reg    ap_predicate_pred1855_state45;
reg    ap_predicate_pred1859_state45;
reg    ap_predicate_pred1873_state45;
reg    ap_predicate_pred1877_state45;
reg    ap_predicate_pred1891_state45;
reg    ap_predicate_pred1895_state45;
reg    ap_predicate_pred1909_state45;
reg    ap_predicate_pred1913_state45;
reg    ap_predicate_pred1927_state45;
reg    ap_predicate_pred1931_state45;
reg    ap_predicate_pred1945_state45;
reg    ap_predicate_pred1949_state45;
reg    ap_predicate_pred1963_state45;
reg    ap_predicate_pred1967_state45;
reg    ap_predicate_pred1981_state45;
reg    ap_predicate_pred1985_state45;
reg    ap_predicate_pred1999_state45;
reg    ap_predicate_pred2003_state45;
reg    ap_predicate_pred2017_state45;
reg    ap_predicate_pred2021_state45;
reg    ap_predicate_pred2035_state45;
reg    ap_predicate_pred2039_state45;
reg    ap_predicate_pred2053_state45;
reg    ap_predicate_pred2057_state45;
reg    ap_predicate_pred2071_state45;
reg    ap_predicate_pred2075_state45;
reg    ap_predicate_pred2109_state45;
reg    ap_predicate_pred2114_state45;
reg    ap_predicate_pred2128_state45;
reg    ap_predicate_pred2132_state45;
reg    ap_predicate_pred2146_state45;
reg    ap_predicate_pred2150_state45;
reg    ap_predicate_pred2164_state45;
reg    ap_predicate_pred2168_state45;
reg    ap_predicate_pred2182_state45;
reg    ap_predicate_pred2186_state45;
reg    ap_predicate_pred2200_state45;
reg    ap_predicate_pred2204_state45;
reg    ap_predicate_pred2218_state45;
reg    ap_predicate_pred2222_state45;
reg    ap_predicate_pred2236_state45;
reg    ap_predicate_pred2240_state45;
reg    ap_predicate_pred2254_state45;
reg    ap_predicate_pred2258_state45;
reg    ap_predicate_pred2272_state45;
reg    ap_predicate_pred2276_state45;
reg    ap_predicate_pred2290_state45;
reg    ap_predicate_pred2294_state45;
reg    ap_predicate_pred2308_state45;
reg    ap_predicate_pred2312_state45;
reg    ap_predicate_pred2326_state45;
reg    ap_predicate_pred2330_state45;
reg    ap_predicate_pred2344_state45;
reg    ap_predicate_pred2348_state45;
reg    ap_predicate_pred2362_state45;
reg    ap_predicate_pred2366_state45;
reg    ap_predicate_pred2380_state45;
reg    ap_predicate_pred2384_state45;
reg    row_buf_ce0_local;
reg    row_buf_1_ce0_local;
reg    row_buf_2_ce0_local;
reg    row_buf_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;
wire  signed [23:0] t_1_fu_1751_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;
wire  signed [23:0] t_3_fu_2061_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;
wire  signed [23:0] t_5_fu_2371_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;
wire  signed [23:0] t_7_fu_2681_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
wire   [37:0] grp_fu_1601_p0;
wire  signed [23:0] grp_fu_1601_p1;
wire   [37:0] grp_fu_1614_p0;
wire  signed [23:0] grp_fu_1614_p1;
wire   [37:0] grp_fu_1627_p0;
wire  signed [23:0] grp_fu_1627_p1;
wire   [37:0] grp_fu_1640_p0;
wire  signed [23:0] grp_fu_1640_p1;
wire   [11:0] tmp_s_fu_1645_p3;
wire   [37:0] grp_fu_1601_p2;
wire   [13:0] tmp_13_fu_1679_p4;
wire   [0:0] tmp_17_fu_1671_p3;
wire   [0:0] icmp_ln84_1_fu_1695_p2;
wire   [0:0] tmp_16_fu_1659_p3;
wire   [0:0] or_ln84_fu_1701_p2;
wire   [0:0] xor_ln84_fu_1707_p2;
wire   [0:0] icmp_ln84_fu_1689_p2;
wire   [0:0] xor_ln84_1_fu_1719_p2;
wire   [0:0] or_ln84_1_fu_1725_p2;
wire   [0:0] and_ln84_fu_1713_p2;
wire   [0:0] and_ln84_1_fu_1731_p2;
wire   [0:0] or_ln84_2_fu_1745_p2;
wire   [23:0] select_ln84_fu_1737_p3;
wire   [23:0] t_fu_1667_p1;
wire   [23:0] tmp_14_fu_1760_p33;
wire  signed [23:0] tmp_14_fu_1760_p35;
wire  signed [24:0] sext_ln86_fu_1831_p1;
wire  signed [24:0] sext_ln86_1_fu_1835_p1;
wire   [24:0] add_ln86_1_fu_1845_p2;
wire   [0:0] tmp_18_fu_1857_p3;
wire   [0:0] tmp_19_fu_1898_p3;
wire   [0:0] xor_ln86_fu_1906_p2;
wire   [0:0] xor_ln86_1_fu_1918_p2;
wire   [37:0] grp_fu_1614_p2;
wire   [13:0] tmp_15_fu_1989_p4;
wire   [0:0] tmp_21_fu_1981_p3;
wire   [0:0] icmp_ln84_3_fu_2005_p2;
wire   [0:0] tmp_20_fu_1969_p3;
wire   [0:0] or_ln84_3_fu_2011_p2;
wire   [0:0] xor_ln84_2_fu_2017_p2;
wire   [0:0] icmp_ln84_2_fu_1999_p2;
wire   [0:0] xor_ln84_3_fu_2029_p2;
wire   [0:0] or_ln84_4_fu_2035_p2;
wire   [0:0] and_ln84_2_fu_2023_p2;
wire   [0:0] and_ln84_3_fu_2041_p2;
wire   [0:0] or_ln84_5_fu_2055_p2;
wire   [23:0] select_ln84_2_fu_2047_p3;
wire   [23:0] t_2_fu_1977_p1;
wire   [23:0] tmp_22_fu_2070_p33;
wire  signed [23:0] tmp_22_fu_2070_p35;
wire  signed [24:0] sext_ln86_2_fu_2141_p1;
wire  signed [24:0] sext_ln86_3_fu_2145_p1;
wire   [24:0] add_ln86_2_fu_2155_p2;
wire   [0:0] tmp_23_fu_2167_p3;
wire   [0:0] tmp_24_fu_2208_p3;
wire   [0:0] xor_ln86_3_fu_2216_p2;
wire   [0:0] xor_ln86_4_fu_2228_p2;
wire   [37:0] grp_fu_1627_p2;
wire   [13:0] tmp_27_fu_2299_p4;
wire   [0:0] tmp_26_fu_2291_p3;
wire   [0:0] icmp_ln84_5_fu_2315_p2;
wire   [0:0] tmp_25_fu_2279_p3;
wire   [0:0] or_ln84_6_fu_2321_p2;
wire   [0:0] xor_ln84_4_fu_2327_p2;
wire   [0:0] icmp_ln84_4_fu_2309_p2;
wire   [0:0] xor_ln84_5_fu_2339_p2;
wire   [0:0] or_ln84_7_fu_2345_p2;
wire   [0:0] and_ln84_4_fu_2333_p2;
wire   [0:0] and_ln84_5_fu_2351_p2;
wire   [0:0] or_ln84_8_fu_2365_p2;
wire   [23:0] select_ln84_4_fu_2357_p3;
wire   [23:0] t_4_fu_2287_p1;
wire   [23:0] tmp_28_fu_2380_p33;
wire  signed [23:0] tmp_28_fu_2380_p35;
wire  signed [24:0] sext_ln86_4_fu_2451_p1;
wire  signed [24:0] sext_ln86_5_fu_2455_p1;
wire   [24:0] add_ln86_3_fu_2465_p2;
wire   [0:0] tmp_29_fu_2477_p3;
wire   [0:0] tmp_30_fu_2518_p3;
wire   [0:0] xor_ln86_6_fu_2526_p2;
wire   [0:0] xor_ln86_7_fu_2538_p2;
wire   [37:0] grp_fu_1640_p2;
wire   [13:0] tmp_33_fu_2609_p4;
wire   [0:0] tmp_32_fu_2601_p3;
wire   [0:0] icmp_ln84_7_fu_2625_p2;
wire   [0:0] tmp_31_fu_2589_p3;
wire   [0:0] or_ln84_9_fu_2631_p2;
wire   [0:0] xor_ln84_6_fu_2637_p2;
wire   [0:0] icmp_ln84_6_fu_2619_p2;
wire   [0:0] xor_ln84_7_fu_2649_p2;
wire   [0:0] or_ln84_10_fu_2655_p2;
wire   [0:0] and_ln84_6_fu_2643_p2;
wire   [0:0] and_ln84_7_fu_2661_p2;
wire   [0:0] or_ln84_11_fu_2675_p2;
wire   [23:0] select_ln84_6_fu_2667_p3;
wire   [23:0] t_6_fu_2597_p1;
wire   [23:0] tmp_34_fu_2690_p33;
wire  signed [23:0] tmp_34_fu_2690_p35;
wire  signed [24:0] sext_ln86_6_fu_2761_p1;
wire  signed [24:0] sext_ln86_7_fu_2765_p1;
wire   [24:0] add_ln86_4_fu_2775_p2;
wire   [0:0] tmp_35_fu_2787_p3;
wire   [0:0] tmp_36_fu_2828_p3;
wire   [0:0] xor_ln86_9_fu_2836_p2;
wire   [0:0] xor_ln86_10_fu_2848_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3193;
reg    ap_condition_3199;
reg    ap_condition_3204;
reg    ap_condition_3210;
reg    ap_condition_3215;
reg    ap_condition_3220;
reg    ap_condition_3225;
reg    ap_condition_3231;
reg    ap_condition_3236;
reg    ap_condition_3241;
reg    ap_condition_3246;
reg    ap_condition_3252;
reg    ap_condition_3258;
reg    ap_condition_3263;
reg    ap_condition_3268;
reg    ap_condition_3273;
reg    ap_condition_3279;
reg    ap_condition_3284;
reg    ap_condition_3289;
reg    ap_condition_3294;
reg    ap_condition_3300;
reg    ap_condition_3305;
reg    ap_condition_3310;
reg    ap_condition_3315;
reg    ap_condition_3320;
reg    ap_condition_3326;
reg    ap_condition_3331;
reg    ap_condition_3336;
reg    ap_condition_3341;
reg    ap_condition_3347;
reg    ap_condition_3352;
reg    ap_condition_3357;
reg    ap_condition_3362;
reg    ap_condition_3367;
reg    ap_condition_3373;
reg    ap_condition_3378;
reg    ap_condition_3383;
reg    ap_condition_3388;
reg    ap_condition_3394;
reg    ap_condition_3399;
reg    ap_condition_3404;
reg    ap_condition_3409;
reg    ap_condition_3415;
reg    ap_condition_3420;
reg    ap_condition_3426;
reg    ap_condition_3431;
reg    ap_condition_3436;
reg    ap_condition_3442;
reg    ap_condition_3447;
reg    ap_condition_3452;
reg    ap_condition_3457;
reg    ap_condition_3463;
reg    ap_condition_3468;
reg    ap_condition_3473;
reg    ap_condition_3478;
reg    ap_condition_3496;
reg    ap_condition_3502;
reg    ap_condition_3507;
reg    ap_condition_3512;
reg    ap_condition_3517;
reg    ap_condition_3522;
reg    ap_condition_3527;
reg    ap_condition_3532;
reg    ap_condition_3537;
wire   [5:0] tmp_14_fu_1760_p1;
wire   [5:0] tmp_14_fu_1760_p3;
wire   [5:0] tmp_14_fu_1760_p5;
wire   [5:0] tmp_14_fu_1760_p7;
wire   [5:0] tmp_14_fu_1760_p9;
wire   [5:0] tmp_14_fu_1760_p11;
wire   [5:0] tmp_14_fu_1760_p13;
wire   [5:0] tmp_14_fu_1760_p15;
wire  signed [5:0] tmp_14_fu_1760_p17;
wire  signed [5:0] tmp_14_fu_1760_p19;
wire  signed [5:0] tmp_14_fu_1760_p21;
wire  signed [5:0] tmp_14_fu_1760_p23;
wire  signed [5:0] tmp_14_fu_1760_p25;
wire  signed [5:0] tmp_14_fu_1760_p27;
wire  signed [5:0] tmp_14_fu_1760_p29;
wire  signed [5:0] tmp_14_fu_1760_p31;
wire   [5:0] tmp_22_fu_2070_p1;
wire   [5:0] tmp_22_fu_2070_p3;
wire   [5:0] tmp_22_fu_2070_p5;
wire   [5:0] tmp_22_fu_2070_p7;
wire   [5:0] tmp_22_fu_2070_p9;
wire   [5:0] tmp_22_fu_2070_p11;
wire   [5:0] tmp_22_fu_2070_p13;
wire   [5:0] tmp_22_fu_2070_p15;
wire  signed [5:0] tmp_22_fu_2070_p17;
wire  signed [5:0] tmp_22_fu_2070_p19;
wire  signed [5:0] tmp_22_fu_2070_p21;
wire  signed [5:0] tmp_22_fu_2070_p23;
wire  signed [5:0] tmp_22_fu_2070_p25;
wire  signed [5:0] tmp_22_fu_2070_p27;
wire  signed [5:0] tmp_22_fu_2070_p29;
wire  signed [5:0] tmp_22_fu_2070_p31;
wire   [5:0] tmp_28_fu_2380_p1;
wire   [5:0] tmp_28_fu_2380_p3;
wire   [5:0] tmp_28_fu_2380_p5;
wire   [5:0] tmp_28_fu_2380_p7;
wire   [5:0] tmp_28_fu_2380_p9;
wire   [5:0] tmp_28_fu_2380_p11;
wire   [5:0] tmp_28_fu_2380_p13;
wire   [5:0] tmp_28_fu_2380_p15;
wire  signed [5:0] tmp_28_fu_2380_p17;
wire  signed [5:0] tmp_28_fu_2380_p19;
wire  signed [5:0] tmp_28_fu_2380_p21;
wire  signed [5:0] tmp_28_fu_2380_p23;
wire  signed [5:0] tmp_28_fu_2380_p25;
wire  signed [5:0] tmp_28_fu_2380_p27;
wire  signed [5:0] tmp_28_fu_2380_p29;
wire  signed [5:0] tmp_28_fu_2380_p31;
wire   [5:0] tmp_34_fu_2690_p1;
wire   [5:0] tmp_34_fu_2690_p3;
wire   [5:0] tmp_34_fu_2690_p5;
wire   [5:0] tmp_34_fu_2690_p7;
wire   [5:0] tmp_34_fu_2690_p9;
wire   [5:0] tmp_34_fu_2690_p11;
wire   [5:0] tmp_34_fu_2690_p13;
wire   [5:0] tmp_34_fu_2690_p15;
wire  signed [5:0] tmp_34_fu_2690_p17;
wire  signed [5:0] tmp_34_fu_2690_p19;
wire  signed [5:0] tmp_34_fu_2690_p21;
wire  signed [5:0] tmp_34_fu_2690_p23;
wire  signed [5:0] tmp_34_fu_2690_p25;
wire  signed [5:0] tmp_34_fu_2690_p27;
wire  signed [5:0] tmp_34_fu_2690_p29;
wire  signed [5:0] tmp_34_fu_2690_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 j_fu_264 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1601_p0),
    .din1(grp_fu_1601_p1),
    .ce(1'b1),
    .dout(grp_fu_1601_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1614_p0),
    .din1(grp_fu_1614_p1),
    .ce(1'b1),
    .dout(grp_fu_1614_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1627_p0),
    .din1(grp_fu_1627_p1),
    .ce(1'b1),
    .dout(grp_fu_1627_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1640_p0),
    .din1(grp_fu_1640_p1),
    .ce(1'b1),
    .dout(grp_fu_1640_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U15(
    .din0(col_sum_i),
    .din1(col_sum_4_i),
    .din2(col_sum_8_i),
    .din3(col_sum_12_i),
    .din4(col_sum_16_i),
    .din5(col_sum_20_i),
    .din6(col_sum_24_i),
    .din7(col_sum_28_i),
    .din8(col_sum_32_i),
    .din9(col_sum_36_i),
    .din10(col_sum_40_i),
    .din11(col_sum_44_i),
    .din12(col_sum_48_i),
    .din13(col_sum_52_i),
    .din14(col_sum_56_i),
    .din15(col_sum_60_i),
    .def(tmp_14_fu_1760_p33),
    .sel(trunc_ln78_reg_2923_pp0_iter41_reg),
    .dout(tmp_14_fu_1760_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U16(
    .din0(col_sum_1_i),
    .din1(col_sum_5_i),
    .din2(col_sum_9_i),
    .din3(col_sum_13_i),
    .din4(col_sum_17_i),
    .din5(col_sum_21_i),
    .din6(col_sum_25_i),
    .din7(col_sum_29_i),
    .din8(col_sum_33_i),
    .din9(col_sum_37_i),
    .din10(col_sum_41_i),
    .din11(col_sum_45_i),
    .din12(col_sum_49_i),
    .din13(col_sum_53_i),
    .din14(col_sum_57_i),
    .din15(col_sum_61_i),
    .def(tmp_22_fu_2070_p33),
    .sel(trunc_ln78_reg_2923_pp0_iter41_reg),
    .dout(tmp_22_fu_2070_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U17(
    .din0(col_sum_2_i),
    .din1(col_sum_6_i),
    .din2(col_sum_10_i),
    .din3(col_sum_14_i),
    .din4(col_sum_18_i),
    .din5(col_sum_22_i),
    .din6(col_sum_26_i),
    .din7(col_sum_30_i),
    .din8(col_sum_34_i),
    .din9(col_sum_38_i),
    .din10(col_sum_42_i),
    .din11(col_sum_46_i),
    .din12(col_sum_50_i),
    .din13(col_sum_54_i),
    .din14(col_sum_58_i),
    .din15(col_sum_62_i),
    .def(tmp_28_fu_2380_p33),
    .sel(trunc_ln78_reg_2923_pp0_iter41_reg),
    .dout(tmp_28_fu_2380_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U18(
    .din0(col_sum_3_i),
    .din1(col_sum_7_i),
    .din2(col_sum_11_i),
    .din3(col_sum_15_i),
    .din4(col_sum_19_i),
    .din5(col_sum_23_i),
    .din6(col_sum_27_i),
    .din7(col_sum_31_i),
    .din8(col_sum_35_i),
    .din9(col_sum_39_i),
    .din10(col_sum_43_i),
    .din11(col_sum_47_i),
    .din12(col_sum_51_i),
    .din13(col_sum_55_i),
    .din14(col_sum_59_i),
    .din15(col_sum_63_i),
    .def(tmp_34_fu_2690_p33),
    .sel(trunc_ln78_reg_2923_pp0_iter41_reg),
    .dout(tmp_34_fu_2690_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter43_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_1552_p3 == 1'd0))) begin
            j_fu_264 <= add_ln78_fu_1582_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_264 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln86_1_reg_3016 <= and_ln86_1_fu_1924_p2;
        and_ln86_2_reg_3048 <= and_ln86_2_fu_2222_p2;
        and_ln86_3_reg_3052 <= and_ln86_3_fu_2234_p2;
        and_ln86_4_reg_3084 <= and_ln86_4_fu_2532_p2;
        and_ln86_5_reg_3088 <= and_ln86_5_fu_2544_p2;
        and_ln86_6_reg_3120 <= and_ln86_6_fu_2842_p2;
        and_ln86_7_reg_3124 <= and_ln86_7_fu_2854_p2;
        and_ln86_reg_3012 <= and_ln86_fu_1912_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1005_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48);
        ap_predicate_pred1014_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1018_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1030_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44);
        ap_predicate_pred1039_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1043_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1055_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40);
        ap_predicate_pred1064_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1068_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1080_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36);
        ap_predicate_pred1089_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1093_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1105_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32);
        ap_predicate_pred1114_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1118_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1130_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28);
        ap_predicate_pred1139_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1143_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1155_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24);
        ap_predicate_pred1164_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1168_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1180_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20);
        ap_predicate_pred1189_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1193_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1205_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16);
        ap_predicate_pred1214_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1218_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1230_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12);
        ap_predicate_pred1239_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1243_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1255_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8);
        ap_predicate_pred1264_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1268_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1280_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4);
        ap_predicate_pred1289_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1293_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1305_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0);
        ap_predicate_pred1314_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1318_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1373_state44 <= (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48));
        ap_predicate_pred1408_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred1412_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (xor_ln86_2_reg_3020 == 1'd1) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred1448_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1453_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1468_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1472_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1487_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1491_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1506_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1510_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1525_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1529_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1544_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1548_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1563_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1567_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1582_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1586_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1601_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1605_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1620_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1624_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1639_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1643_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1658_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1662_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1677_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1681_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1696_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1700_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1715_state45 <= ((1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1719_state45 <= ((xor_ln86_5_reg_3056 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1762_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd0 == and_ln86_2_reg_3048) & (xor_ln86_5_reg_3056 == 1'd1) & (1'd1 == and_ln86_3_reg_3052));
        ap_predicate_pred1766_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (xor_ln86_5_reg_3056 == 1'd1) & (1'd1 == and_ln86_2_reg_3048));
        ap_predicate_pred1800_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1805_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1819_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1823_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1837_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1841_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1855_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1859_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1873_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1877_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1891_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1895_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1909_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1913_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1927_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1931_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1945_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1949_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1963_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1967_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1981_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred1985_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred1999_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred2003_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred2017_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred2021_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred2035_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred2039_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred2053_state45 <= ((1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred2057_state45 <= ((xor_ln86_8_reg_3092 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred2071_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd0 == and_ln86_4_reg_3084) & (xor_ln86_8_reg_3092 == 1'd1) & (1'd1 == and_ln86_5_reg_3088));
        ap_predicate_pred2075_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (xor_ln86_8_reg_3092 == 1'd1) & (1'd1 == and_ln86_4_reg_3084));
        ap_predicate_pred2109_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2114_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2128_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2132_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2146_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2150_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2164_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2168_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2182_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2186_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2200_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2204_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2218_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2222_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2236_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2240_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2254_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2258_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2272_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2276_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2290_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2294_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2308_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2312_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2326_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2330_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2344_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2348_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2362_state45 <= ((1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2366_state45 <= ((xor_ln86_11_reg_3128 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred2380_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (1'd0 == and_ln86_6_reg_3120) & (xor_ln86_11_reg_3128 == 1'd1) & (1'd1 == and_ln86_7_reg_3124));
        ap_predicate_pred2384_state45 <= (~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter42_reg == 6'd48) & (xor_ln86_11_reg_3128 == 1'd1) & (1'd1 == and_ln86_6_reg_3120));
        ap_predicate_pred943_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56);
        ap_predicate_pred960_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred966_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd56) & (1'd1 == and_ln86_reg_3012));
        ap_predicate_pred980_state44 <= (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52);
        ap_predicate_pred989_state45 <= ((1'd0 == and_ln86_reg_3012) & (xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_1_reg_3016));
        ap_predicate_pred993_state45 <= ((xor_ln86_2_reg_3020 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter42_reg == 6'd52) & (1'd1 == and_ln86_reg_3012));
        col_sum_64_reg_2988 <= col_sum_64_fu_1839_p2;
        col_sum_65_reg_3024 <= col_sum_65_fu_2149_p2;
        col_sum_66_reg_3060 <= col_sum_66_fu_2459_p2;
        col_sum_67_reg_3096 <= col_sum_67_fu_2769_p2;
        lshr_ln2_reg_2943_pp0_iter10_reg <= lshr_ln2_reg_2943_pp0_iter9_reg;
        lshr_ln2_reg_2943_pp0_iter11_reg <= lshr_ln2_reg_2943_pp0_iter10_reg;
        lshr_ln2_reg_2943_pp0_iter12_reg <= lshr_ln2_reg_2943_pp0_iter11_reg;
        lshr_ln2_reg_2943_pp0_iter13_reg <= lshr_ln2_reg_2943_pp0_iter12_reg;
        lshr_ln2_reg_2943_pp0_iter14_reg <= lshr_ln2_reg_2943_pp0_iter13_reg;
        lshr_ln2_reg_2943_pp0_iter15_reg <= lshr_ln2_reg_2943_pp0_iter14_reg;
        lshr_ln2_reg_2943_pp0_iter16_reg <= lshr_ln2_reg_2943_pp0_iter15_reg;
        lshr_ln2_reg_2943_pp0_iter17_reg <= lshr_ln2_reg_2943_pp0_iter16_reg;
        lshr_ln2_reg_2943_pp0_iter18_reg <= lshr_ln2_reg_2943_pp0_iter17_reg;
        lshr_ln2_reg_2943_pp0_iter19_reg <= lshr_ln2_reg_2943_pp0_iter18_reg;
        lshr_ln2_reg_2943_pp0_iter20_reg <= lshr_ln2_reg_2943_pp0_iter19_reg;
        lshr_ln2_reg_2943_pp0_iter21_reg <= lshr_ln2_reg_2943_pp0_iter20_reg;
        lshr_ln2_reg_2943_pp0_iter22_reg <= lshr_ln2_reg_2943_pp0_iter21_reg;
        lshr_ln2_reg_2943_pp0_iter23_reg <= lshr_ln2_reg_2943_pp0_iter22_reg;
        lshr_ln2_reg_2943_pp0_iter24_reg <= lshr_ln2_reg_2943_pp0_iter23_reg;
        lshr_ln2_reg_2943_pp0_iter25_reg <= lshr_ln2_reg_2943_pp0_iter24_reg;
        lshr_ln2_reg_2943_pp0_iter26_reg <= lshr_ln2_reg_2943_pp0_iter25_reg;
        lshr_ln2_reg_2943_pp0_iter27_reg <= lshr_ln2_reg_2943_pp0_iter26_reg;
        lshr_ln2_reg_2943_pp0_iter28_reg <= lshr_ln2_reg_2943_pp0_iter27_reg;
        lshr_ln2_reg_2943_pp0_iter29_reg <= lshr_ln2_reg_2943_pp0_iter28_reg;
        lshr_ln2_reg_2943_pp0_iter2_reg <= lshr_ln2_reg_2943_pp0_iter1_reg;
        lshr_ln2_reg_2943_pp0_iter30_reg <= lshr_ln2_reg_2943_pp0_iter29_reg;
        lshr_ln2_reg_2943_pp0_iter31_reg <= lshr_ln2_reg_2943_pp0_iter30_reg;
        lshr_ln2_reg_2943_pp0_iter32_reg <= lshr_ln2_reg_2943_pp0_iter31_reg;
        lshr_ln2_reg_2943_pp0_iter33_reg <= lshr_ln2_reg_2943_pp0_iter32_reg;
        lshr_ln2_reg_2943_pp0_iter34_reg <= lshr_ln2_reg_2943_pp0_iter33_reg;
        lshr_ln2_reg_2943_pp0_iter35_reg <= lshr_ln2_reg_2943_pp0_iter34_reg;
        lshr_ln2_reg_2943_pp0_iter36_reg <= lshr_ln2_reg_2943_pp0_iter35_reg;
        lshr_ln2_reg_2943_pp0_iter37_reg <= lshr_ln2_reg_2943_pp0_iter36_reg;
        lshr_ln2_reg_2943_pp0_iter38_reg <= lshr_ln2_reg_2943_pp0_iter37_reg;
        lshr_ln2_reg_2943_pp0_iter39_reg <= lshr_ln2_reg_2943_pp0_iter38_reg;
        lshr_ln2_reg_2943_pp0_iter3_reg <= lshr_ln2_reg_2943_pp0_iter2_reg;
        lshr_ln2_reg_2943_pp0_iter40_reg <= lshr_ln2_reg_2943_pp0_iter39_reg;
        lshr_ln2_reg_2943_pp0_iter41_reg <= lshr_ln2_reg_2943_pp0_iter40_reg;
        lshr_ln2_reg_2943_pp0_iter4_reg <= lshr_ln2_reg_2943_pp0_iter3_reg;
        lshr_ln2_reg_2943_pp0_iter5_reg <= lshr_ln2_reg_2943_pp0_iter4_reg;
        lshr_ln2_reg_2943_pp0_iter6_reg <= lshr_ln2_reg_2943_pp0_iter5_reg;
        lshr_ln2_reg_2943_pp0_iter7_reg <= lshr_ln2_reg_2943_pp0_iter6_reg;
        lshr_ln2_reg_2943_pp0_iter8_reg <= lshr_ln2_reg_2943_pp0_iter7_reg;
        lshr_ln2_reg_2943_pp0_iter9_reg <= lshr_ln2_reg_2943_pp0_iter8_reg;
        trunc_ln78_reg_2923_pp0_iter10_reg <= trunc_ln78_reg_2923_pp0_iter9_reg;
        trunc_ln78_reg_2923_pp0_iter11_reg <= trunc_ln78_reg_2923_pp0_iter10_reg;
        trunc_ln78_reg_2923_pp0_iter12_reg <= trunc_ln78_reg_2923_pp0_iter11_reg;
        trunc_ln78_reg_2923_pp0_iter13_reg <= trunc_ln78_reg_2923_pp0_iter12_reg;
        trunc_ln78_reg_2923_pp0_iter14_reg <= trunc_ln78_reg_2923_pp0_iter13_reg;
        trunc_ln78_reg_2923_pp0_iter15_reg <= trunc_ln78_reg_2923_pp0_iter14_reg;
        trunc_ln78_reg_2923_pp0_iter16_reg <= trunc_ln78_reg_2923_pp0_iter15_reg;
        trunc_ln78_reg_2923_pp0_iter17_reg <= trunc_ln78_reg_2923_pp0_iter16_reg;
        trunc_ln78_reg_2923_pp0_iter18_reg <= trunc_ln78_reg_2923_pp0_iter17_reg;
        trunc_ln78_reg_2923_pp0_iter19_reg <= trunc_ln78_reg_2923_pp0_iter18_reg;
        trunc_ln78_reg_2923_pp0_iter20_reg <= trunc_ln78_reg_2923_pp0_iter19_reg;
        trunc_ln78_reg_2923_pp0_iter21_reg <= trunc_ln78_reg_2923_pp0_iter20_reg;
        trunc_ln78_reg_2923_pp0_iter22_reg <= trunc_ln78_reg_2923_pp0_iter21_reg;
        trunc_ln78_reg_2923_pp0_iter23_reg <= trunc_ln78_reg_2923_pp0_iter22_reg;
        trunc_ln78_reg_2923_pp0_iter24_reg <= trunc_ln78_reg_2923_pp0_iter23_reg;
        trunc_ln78_reg_2923_pp0_iter25_reg <= trunc_ln78_reg_2923_pp0_iter24_reg;
        trunc_ln78_reg_2923_pp0_iter26_reg <= trunc_ln78_reg_2923_pp0_iter25_reg;
        trunc_ln78_reg_2923_pp0_iter27_reg <= trunc_ln78_reg_2923_pp0_iter26_reg;
        trunc_ln78_reg_2923_pp0_iter28_reg <= trunc_ln78_reg_2923_pp0_iter27_reg;
        trunc_ln78_reg_2923_pp0_iter29_reg <= trunc_ln78_reg_2923_pp0_iter28_reg;
        trunc_ln78_reg_2923_pp0_iter2_reg <= trunc_ln78_reg_2923_pp0_iter1_reg;
        trunc_ln78_reg_2923_pp0_iter30_reg <= trunc_ln78_reg_2923_pp0_iter29_reg;
        trunc_ln78_reg_2923_pp0_iter31_reg <= trunc_ln78_reg_2923_pp0_iter30_reg;
        trunc_ln78_reg_2923_pp0_iter32_reg <= trunc_ln78_reg_2923_pp0_iter31_reg;
        trunc_ln78_reg_2923_pp0_iter33_reg <= trunc_ln78_reg_2923_pp0_iter32_reg;
        trunc_ln78_reg_2923_pp0_iter34_reg <= trunc_ln78_reg_2923_pp0_iter33_reg;
        trunc_ln78_reg_2923_pp0_iter35_reg <= trunc_ln78_reg_2923_pp0_iter34_reg;
        trunc_ln78_reg_2923_pp0_iter36_reg <= trunc_ln78_reg_2923_pp0_iter35_reg;
        trunc_ln78_reg_2923_pp0_iter37_reg <= trunc_ln78_reg_2923_pp0_iter36_reg;
        trunc_ln78_reg_2923_pp0_iter38_reg <= trunc_ln78_reg_2923_pp0_iter37_reg;
        trunc_ln78_reg_2923_pp0_iter39_reg <= trunc_ln78_reg_2923_pp0_iter38_reg;
        trunc_ln78_reg_2923_pp0_iter3_reg <= trunc_ln78_reg_2923_pp0_iter2_reg;
        trunc_ln78_reg_2923_pp0_iter40_reg <= trunc_ln78_reg_2923_pp0_iter39_reg;
        trunc_ln78_reg_2923_pp0_iter41_reg <= trunc_ln78_reg_2923_pp0_iter40_reg;
        trunc_ln78_reg_2923_pp0_iter42_reg <= trunc_ln78_reg_2923_pp0_iter41_reg;
        trunc_ln78_reg_2923_pp0_iter4_reg <= trunc_ln78_reg_2923_pp0_iter3_reg;
        trunc_ln78_reg_2923_pp0_iter5_reg <= trunc_ln78_reg_2923_pp0_iter4_reg;
        trunc_ln78_reg_2923_pp0_iter6_reg <= trunc_ln78_reg_2923_pp0_iter5_reg;
        trunc_ln78_reg_2923_pp0_iter7_reg <= trunc_ln78_reg_2923_pp0_iter6_reg;
        trunc_ln78_reg_2923_pp0_iter8_reg <= trunc_ln78_reg_2923_pp0_iter7_reg;
        trunc_ln78_reg_2923_pp0_iter9_reg <= trunc_ln78_reg_2923_pp0_iter8_reg;
        xor_ln86_11_reg_3128 <= xor_ln86_11_fu_2860_p2;
        xor_ln86_2_reg_3020 <= xor_ln86_2_fu_1930_p2;
        xor_ln86_5_reg_3056 <= xor_ln86_5_fu_2240_p2;
        xor_ln86_8_reg_3092 <= xor_ln86_8_fu_2550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i347_cast_reg_2911 <= conv_i347_cast_fu_1540_p1;
        lshr_ln2_reg_2943 <= {{ap_sig_allocacmp_jb[5:2]}};
        lshr_ln2_reg_2943_pp0_iter1_reg <= lshr_ln2_reg_2943;
        trunc_ln78_reg_2923 <= trunc_ln78_fu_1560_p1;
        trunc_ln78_reg_2923_pp0_iter1_reg <= trunc_ln78_reg_2923;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1552_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter43_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) 
    & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_264;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2021_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_10_o = 24'd8388607;
        end else if (((ap_predicate_pred2017_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_10_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1))) begin
            col_sum_10_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3193)) begin
            col_sum_10_o = 24'd0;
        end else begin
            col_sum_10_o = col_sum_10_i;
        end
    end else begin
        col_sum_10_o = col_sum_10_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1)) | ((ap_predicate_pred2021_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2017_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_10_o_ap_vld = 1'b1;
    end else begin
        col_sum_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2330_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_11_o = 24'd8388607;
        end else if (((ap_predicate_pred2326_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_11_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1))) begin
            col_sum_11_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3199)) begin
            col_sum_11_o = 24'd0;
        end else begin
            col_sum_11_o = col_sum_11_i;
        end
    end else begin
        col_sum_11_o = col_sum_11_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1)) | ((ap_predicate_pred2330_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2326_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_11_o_ap_vld = 1'b1;
    end else begin
        col_sum_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1243_state45 == 1'b1))) begin
            col_sum_12_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1239_state45 == 1'b1))) begin
            col_sum_12_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1))) begin
            col_sum_12_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3204)) begin
            col_sum_12_o = 24'd0;
        end else begin
            col_sum_12_o = col_sum_12_i;
        end
    end else begin
        col_sum_12_o = col_sum_12_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1243_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1239_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1)))) begin
        col_sum_12_o_ap_vld = 1'b1;
    end else begin
        col_sum_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1662_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_13_o = 24'd8388607;
        end else if (((ap_predicate_pred1658_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_13_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1))) begin
            col_sum_13_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3210)) begin
            col_sum_13_o = 24'd0;
        end else begin
            col_sum_13_o = col_sum_13_i;
        end
    end else begin
        col_sum_13_o = col_sum_13_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1)) | ((ap_predicate_pred1662_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1658_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_13_o_ap_vld = 1'b1;
    end else begin
        col_sum_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2003_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_14_o = 24'd8388607;
        end else if (((ap_predicate_pred1999_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_14_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1))) begin
            col_sum_14_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3215)) begin
            col_sum_14_o = 24'd0;
        end else begin
            col_sum_14_o = col_sum_14_i;
        end
    end else begin
        col_sum_14_o = col_sum_14_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1)) | ((ap_predicate_pred2003_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1999_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_14_o_ap_vld = 1'b1;
    end else begin
        col_sum_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2312_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_15_o = 24'd8388607;
        end else if (((ap_predicate_pred2308_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_15_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1))) begin
            col_sum_15_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3220)) begin
            col_sum_15_o = 24'd0;
        end else begin
            col_sum_15_o = col_sum_15_i;
        end
    end else begin
        col_sum_15_o = col_sum_15_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1230_state44 == 1'b1)) | ((ap_predicate_pred2312_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2308_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_15_o_ap_vld = 1'b1;
    end else begin
        col_sum_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1218_state45 == 1'b1))) begin
            col_sum_16_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1214_state45 == 1'b1))) begin
            col_sum_16_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1))) begin
            col_sum_16_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3225)) begin
            col_sum_16_o = 24'd0;
        end else begin
            col_sum_16_o = col_sum_16_i;
        end
    end else begin
        col_sum_16_o = col_sum_16_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1218_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1214_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1)))) begin
        col_sum_16_o_ap_vld = 1'b1;
    end else begin
        col_sum_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1643_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_17_o = 24'd8388607;
        end else if (((ap_predicate_pred1639_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_17_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1))) begin
            col_sum_17_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3231)) begin
            col_sum_17_o = 24'd0;
        end else begin
            col_sum_17_o = col_sum_17_i;
        end
    end else begin
        col_sum_17_o = col_sum_17_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1)) | ((ap_predicate_pred1643_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1639_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_17_o_ap_vld = 1'b1;
    end else begin
        col_sum_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1985_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_18_o = 24'd8388607;
        end else if (((ap_predicate_pred1981_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_18_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1))) begin
            col_sum_18_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3236)) begin
            col_sum_18_o = 24'd0;
        end else begin
            col_sum_18_o = col_sum_18_i;
        end
    end else begin
        col_sum_18_o = col_sum_18_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1)) | ((ap_predicate_pred1985_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1981_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_18_o_ap_vld = 1'b1;
    end else begin
        col_sum_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2294_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_19_o = 24'd8388607;
        end else if (((ap_predicate_pred2290_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_19_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1))) begin
            col_sum_19_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3241)) begin
            col_sum_19_o = 24'd0;
        end else begin
            col_sum_19_o = col_sum_19_i;
        end
    end else begin
        col_sum_19_o = col_sum_19_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1205_state44 == 1'b1)) | ((ap_predicate_pred2294_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2290_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_19_o_ap_vld = 1'b1;
    end else begin
        col_sum_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1719_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_1_o = 24'd8388607;
        end else if (((ap_predicate_pred1715_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_1_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1))) begin
            col_sum_1_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3246)) begin
            col_sum_1_o = 24'd0;
        end else begin
            col_sum_1_o = col_sum_1_i;
        end
    end else begin
        col_sum_1_o = col_sum_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1)) | ((ap_predicate_pred1719_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1715_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_1_o_ap_vld = 1'b1;
    end else begin
        col_sum_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1193_state45 == 1'b1))) begin
            col_sum_20_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1189_state45 == 1'b1))) begin
            col_sum_20_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1))) begin
            col_sum_20_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3252)) begin
            col_sum_20_o = 24'd0;
        end else begin
            col_sum_20_o = col_sum_20_i;
        end
    end else begin
        col_sum_20_o = col_sum_20_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1193_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1189_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1)))) begin
        col_sum_20_o_ap_vld = 1'b1;
    end else begin
        col_sum_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1624_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_21_o = 24'd8388607;
        end else if (((ap_predicate_pred1620_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_21_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1))) begin
            col_sum_21_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3258)) begin
            col_sum_21_o = 24'd0;
        end else begin
            col_sum_21_o = col_sum_21_i;
        end
    end else begin
        col_sum_21_o = col_sum_21_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1)) | ((ap_predicate_pred1624_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1620_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_21_o_ap_vld = 1'b1;
    end else begin
        col_sum_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1967_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_22_o = 24'd8388607;
        end else if (((ap_predicate_pred1963_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_22_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1))) begin
            col_sum_22_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3263)) begin
            col_sum_22_o = 24'd0;
        end else begin
            col_sum_22_o = col_sum_22_i;
        end
    end else begin
        col_sum_22_o = col_sum_22_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1)) | ((ap_predicate_pred1967_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1963_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_22_o_ap_vld = 1'b1;
    end else begin
        col_sum_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2276_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_23_o = 24'd8388607;
        end else if (((ap_predicate_pred2272_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_23_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1))) begin
            col_sum_23_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3268)) begin
            col_sum_23_o = 24'd0;
        end else begin
            col_sum_23_o = col_sum_23_i;
        end
    end else begin
        col_sum_23_o = col_sum_23_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1180_state44 == 1'b1)) | ((ap_predicate_pred2276_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2272_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_23_o_ap_vld = 1'b1;
    end else begin
        col_sum_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1168_state45 == 1'b1))) begin
            col_sum_24_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1164_state45 == 1'b1))) begin
            col_sum_24_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1))) begin
            col_sum_24_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3273)) begin
            col_sum_24_o = 24'd0;
        end else begin
            col_sum_24_o = col_sum_24_i;
        end
    end else begin
        col_sum_24_o = col_sum_24_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1168_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1164_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1)))) begin
        col_sum_24_o_ap_vld = 1'b1;
    end else begin
        col_sum_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1605_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_25_o = 24'd8388607;
        end else if (((ap_predicate_pred1601_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_25_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1))) begin
            col_sum_25_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3279)) begin
            col_sum_25_o = 24'd0;
        end else begin
            col_sum_25_o = col_sum_25_i;
        end
    end else begin
        col_sum_25_o = col_sum_25_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1605_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1601_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_25_o_ap_vld = 1'b1;
    end else begin
        col_sum_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1949_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_26_o = 24'd8388607;
        end else if (((ap_predicate_pred1945_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_26_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1))) begin
            col_sum_26_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3284)) begin
            col_sum_26_o = 24'd0;
        end else begin
            col_sum_26_o = col_sum_26_i;
        end
    end else begin
        col_sum_26_o = col_sum_26_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1)) | ((ap_predicate_pred1949_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1945_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_26_o_ap_vld = 1'b1;
    end else begin
        col_sum_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2258_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_27_o = 24'd8388607;
        end else if (((ap_predicate_pred2254_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_27_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1))) begin
            col_sum_27_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3289)) begin
            col_sum_27_o = 24'd0;
        end else begin
            col_sum_27_o = col_sum_27_i;
        end
    end else begin
        col_sum_27_o = col_sum_27_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1155_state44 == 1'b1)) | ((ap_predicate_pred2258_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2254_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_27_o_ap_vld = 1'b1;
    end else begin
        col_sum_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1143_state45 == 1'b1))) begin
            col_sum_28_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1139_state45 == 1'b1))) begin
            col_sum_28_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1))) begin
            col_sum_28_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3294)) begin
            col_sum_28_o = 24'd0;
        end else begin
            col_sum_28_o = col_sum_28_i;
        end
    end else begin
        col_sum_28_o = col_sum_28_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1143_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1139_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1)))) begin
        col_sum_28_o_ap_vld = 1'b1;
    end else begin
        col_sum_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1586_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_29_o = 24'd8388607;
        end else if (((ap_predicate_pred1582_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_29_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1))) begin
            col_sum_29_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3300)) begin
            col_sum_29_o = 24'd0;
        end else begin
            col_sum_29_o = col_sum_29_i;
        end
    end else begin
        col_sum_29_o = col_sum_29_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1586_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1582_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_29_o_ap_vld = 1'b1;
    end else begin
        col_sum_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2057_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_2_o = 24'd8388607;
        end else if (((ap_predicate_pred2053_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_2_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1))) begin
            col_sum_2_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3305)) begin
            col_sum_2_o = 24'd0;
        end else begin
            col_sum_2_o = col_sum_2_i;
        end
    end else begin
        col_sum_2_o = col_sum_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1)) | ((ap_predicate_pred2057_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2053_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_2_o_ap_vld = 1'b1;
    end else begin
        col_sum_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1931_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_30_o = 24'd8388607;
        end else if (((ap_predicate_pred1927_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_30_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1))) begin
            col_sum_30_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3310)) begin
            col_sum_30_o = 24'd0;
        end else begin
            col_sum_30_o = col_sum_30_i;
        end
    end else begin
        col_sum_30_o = col_sum_30_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1)) | ((ap_predicate_pred1931_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1927_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_30_o_ap_vld = 1'b1;
    end else begin
        col_sum_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2240_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_31_o = 24'd8388607;
        end else if (((ap_predicate_pred2236_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_31_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1))) begin
            col_sum_31_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3315)) begin
            col_sum_31_o = 24'd0;
        end else begin
            col_sum_31_o = col_sum_31_i;
        end
    end else begin
        col_sum_31_o = col_sum_31_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1130_state44 == 1'b1)) | ((ap_predicate_pred2240_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2236_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_31_o_ap_vld = 1'b1;
    end else begin
        col_sum_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1118_state45 == 1'b1))) begin
            col_sum_32_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1114_state45 == 1'b1))) begin
            col_sum_32_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1))) begin
            col_sum_32_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3320)) begin
            col_sum_32_o = 24'd0;
        end else begin
            col_sum_32_o = col_sum_32_i;
        end
    end else begin
        col_sum_32_o = col_sum_32_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1118_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1114_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1)))) begin
        col_sum_32_o_ap_vld = 1'b1;
    end else begin
        col_sum_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1567_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_33_o = 24'd8388607;
        end else if (((ap_predicate_pred1563_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_33_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1))) begin
            col_sum_33_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3326)) begin
            col_sum_33_o = 24'd0;
        end else begin
            col_sum_33_o = col_sum_33_i;
        end
    end else begin
        col_sum_33_o = col_sum_33_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1567_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1563_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_33_o_ap_vld = 1'b1;
    end else begin
        col_sum_33_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1913_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_34_o = 24'd8388607;
        end else if (((ap_predicate_pred1909_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_34_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1))) begin
            col_sum_34_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3331)) begin
            col_sum_34_o = 24'd0;
        end else begin
            col_sum_34_o = col_sum_34_i;
        end
    end else begin
        col_sum_34_o = col_sum_34_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1)) | ((ap_predicate_pred1913_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1909_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_34_o_ap_vld = 1'b1;
    end else begin
        col_sum_34_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2222_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_35_o = 24'd8388607;
        end else if (((ap_predicate_pred2218_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_35_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1))) begin
            col_sum_35_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3336)) begin
            col_sum_35_o = 24'd0;
        end else begin
            col_sum_35_o = col_sum_35_i;
        end
    end else begin
        col_sum_35_o = col_sum_35_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1105_state44 == 1'b1)) | ((ap_predicate_pred2222_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2218_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_35_o_ap_vld = 1'b1;
    end else begin
        col_sum_35_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1093_state45 == 1'b1))) begin
            col_sum_36_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1089_state45 == 1'b1))) begin
            col_sum_36_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1))) begin
            col_sum_36_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3341)) begin
            col_sum_36_o = 24'd0;
        end else begin
            col_sum_36_o = col_sum_36_i;
        end
    end else begin
        col_sum_36_o = col_sum_36_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1093_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1089_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1)))) begin
        col_sum_36_o_ap_vld = 1'b1;
    end else begin
        col_sum_36_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1548_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_37_o = 24'd8388607;
        end else if (((ap_predicate_pred1544_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_37_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1))) begin
            col_sum_37_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3347)) begin
            col_sum_37_o = 24'd0;
        end else begin
            col_sum_37_o = col_sum_37_i;
        end
    end else begin
        col_sum_37_o = col_sum_37_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1548_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1544_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_37_o_ap_vld = 1'b1;
    end else begin
        col_sum_37_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1895_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_38_o = 24'd8388607;
        end else if (((ap_predicate_pred1891_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_38_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1))) begin
            col_sum_38_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3352)) begin
            col_sum_38_o = 24'd0;
        end else begin
            col_sum_38_o = col_sum_38_i;
        end
    end else begin
        col_sum_38_o = col_sum_38_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1)) | ((ap_predicate_pred1895_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1891_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_38_o_ap_vld = 1'b1;
    end else begin
        col_sum_38_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2204_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_39_o = 24'd8388607;
        end else if (((ap_predicate_pred2200_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_39_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1))) begin
            col_sum_39_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3357)) begin
            col_sum_39_o = 24'd0;
        end else begin
            col_sum_39_o = col_sum_39_i;
        end
    end else begin
        col_sum_39_o = col_sum_39_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1080_state44 == 1'b1)) | ((ap_predicate_pred2204_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2200_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_39_o_ap_vld = 1'b1;
    end else begin
        col_sum_39_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2366_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_3_o = 24'd8388607;
        end else if (((ap_predicate_pred2362_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_3_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1))) begin
            col_sum_3_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3362)) begin
            col_sum_3_o = 24'd0;
        end else begin
            col_sum_3_o = col_sum_3_i;
        end
    end else begin
        col_sum_3_o = col_sum_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1)) | ((ap_predicate_pred2366_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2362_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_3_o_ap_vld = 1'b1;
    end else begin
        col_sum_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1068_state45 == 1'b1))) begin
            col_sum_40_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1064_state45 == 1'b1))) begin
            col_sum_40_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1))) begin
            col_sum_40_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3367)) begin
            col_sum_40_o = 24'd0;
        end else begin
            col_sum_40_o = col_sum_40_i;
        end
    end else begin
        col_sum_40_o = col_sum_40_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1068_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1064_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1)))) begin
        col_sum_40_o_ap_vld = 1'b1;
    end else begin
        col_sum_40_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1529_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_41_o = 24'd8388607;
        end else if (((ap_predicate_pred1525_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_41_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1))) begin
            col_sum_41_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3373)) begin
            col_sum_41_o = 24'd0;
        end else begin
            col_sum_41_o = col_sum_41_i;
        end
    end else begin
        col_sum_41_o = col_sum_41_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1529_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1525_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_41_o_ap_vld = 1'b1;
    end else begin
        col_sum_41_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1877_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_42_o = 24'd8388607;
        end else if (((ap_predicate_pred1873_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_42_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1))) begin
            col_sum_42_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3378)) begin
            col_sum_42_o = 24'd0;
        end else begin
            col_sum_42_o = col_sum_42_i;
        end
    end else begin
        col_sum_42_o = col_sum_42_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1)) | ((ap_predicate_pred1877_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1873_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_42_o_ap_vld = 1'b1;
    end else begin
        col_sum_42_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2186_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_43_o = 24'd8388607;
        end else if (((ap_predicate_pred2182_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_43_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1))) begin
            col_sum_43_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3383)) begin
            col_sum_43_o = 24'd0;
        end else begin
            col_sum_43_o = col_sum_43_i;
        end
    end else begin
        col_sum_43_o = col_sum_43_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1055_state44 == 1'b1)) | ((ap_predicate_pred2186_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2182_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_43_o_ap_vld = 1'b1;
    end else begin
        col_sum_43_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1043_state45 == 1'b1))) begin
            col_sum_44_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1039_state45 == 1'b1))) begin
            col_sum_44_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1))) begin
            col_sum_44_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3388)) begin
            col_sum_44_o = 24'd0;
        end else begin
            col_sum_44_o = col_sum_44_i;
        end
    end else begin
        col_sum_44_o = col_sum_44_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1043_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1039_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1)))) begin
        col_sum_44_o_ap_vld = 1'b1;
    end else begin
        col_sum_44_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1510_state45 == 1'b1))) begin
            col_sum_45_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1506_state45 == 1'b1))) begin
            col_sum_45_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1))) begin
            col_sum_45_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3394)) begin
            col_sum_45_o = 24'd0;
        end else begin
            col_sum_45_o = col_sum_45_i;
        end
    end else begin
        col_sum_45_o = col_sum_45_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1510_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1506_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_45_o_ap_vld = 1'b1;
    end else begin
        col_sum_45_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1859_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_46_o = 24'd8388607;
        end else if (((ap_predicate_pred1855_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_46_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1))) begin
            col_sum_46_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3399)) begin
            col_sum_46_o = 24'd0;
        end else begin
            col_sum_46_o = col_sum_46_i;
        end
    end else begin
        col_sum_46_o = col_sum_46_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1)) | ((ap_predicate_pred1859_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1855_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_46_o_ap_vld = 1'b1;
    end else begin
        col_sum_46_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2168_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_47_o = 24'd8388607;
        end else if (((ap_predicate_pred2164_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_47_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1))) begin
            col_sum_47_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3404)) begin
            col_sum_47_o = 24'd0;
        end else begin
            col_sum_47_o = col_sum_47_i;
        end
    end else begin
        col_sum_47_o = col_sum_47_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1030_state44 == 1'b1)) | ((ap_predicate_pred2168_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2164_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_47_o_ap_vld = 1'b1;
    end else begin
        col_sum_47_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1018_state45 == 1'b1))) begin
            col_sum_48_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1014_state45 == 1'b1))) begin
            col_sum_48_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1))) begin
            col_sum_48_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3409)) begin
            col_sum_48_o = 24'd0;
        end else begin
            col_sum_48_o = col_sum_48_i;
        end
    end else begin
        col_sum_48_o = col_sum_48_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1018_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1014_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1)))) begin
        col_sum_48_o_ap_vld = 1'b1;
    end else begin
        col_sum_48_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1491_state45 == 1'b1))) begin
            col_sum_49_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1487_state45 == 1'b1))) begin
            col_sum_49_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1))) begin
            col_sum_49_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3415)) begin
            col_sum_49_o = 24'd0;
        end else begin
            col_sum_49_o = col_sum_49_i;
        end
    end else begin
        col_sum_49_o = col_sum_49_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1491_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1487_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_49_o_ap_vld = 1'b1;
    end else begin
        col_sum_49_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1293_state45 == 1'b1))) begin
            col_sum_4_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1289_state45 == 1'b1))) begin
            col_sum_4_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1))) begin
            col_sum_4_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3420)) begin
            col_sum_4_o = 24'd0;
        end else begin
            col_sum_4_o = col_sum_4_i;
        end
    end else begin
        col_sum_4_o = col_sum_4_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1293_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1289_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1)))) begin
        col_sum_4_o_ap_vld = 1'b1;
    end else begin
        col_sum_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1841_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_50_o = 24'd8388607;
        end else if (((ap_predicate_pred1837_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_50_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1))) begin
            col_sum_50_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3426)) begin
            col_sum_50_o = 24'd0;
        end else begin
            col_sum_50_o = col_sum_50_i;
        end
    end else begin
        col_sum_50_o = col_sum_50_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1)) | ((ap_predicate_pred1841_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1837_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_50_o_ap_vld = 1'b1;
    end else begin
        col_sum_50_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2150_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_51_o = 24'd8388607;
        end else if (((ap_predicate_pred2146_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_51_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1))) begin
            col_sum_51_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3431)) begin
            col_sum_51_o = 24'd0;
        end else begin
            col_sum_51_o = col_sum_51_i;
        end
    end else begin
        col_sum_51_o = col_sum_51_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1005_state44 == 1'b1)) | ((ap_predicate_pred2150_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2146_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_51_o_ap_vld = 1'b1;
    end else begin
        col_sum_51_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred993_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_52_o = 24'd8388607;
        end else if (((ap_predicate_pred989_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_52_o = 24'd8388608;
        end else if (((ap_predicate_pred980_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_52_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3436)) begin
            col_sum_52_o = 24'd0;
        end else begin
            col_sum_52_o = col_sum_52_i;
        end
    end else begin
        col_sum_52_o = col_sum_52_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred993_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred989_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred980_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_52_o_ap_vld = 1'b1;
    end else begin
        col_sum_52_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1472_state45 == 1'b1))) begin
            col_sum_53_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1468_state45 == 1'b1))) begin
            col_sum_53_o = 24'd8388608;
        end else if (((ap_predicate_pred980_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_53_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3442)) begin
            col_sum_53_o = 24'd0;
        end else begin
            col_sum_53_o = col_sum_53_i;
        end
    end else begin
        col_sum_53_o = col_sum_53_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred980_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1472_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1468_state45 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_53_o_ap_vld = 1'b1;
    end else begin
        col_sum_53_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1823_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_54_o = 24'd8388607;
        end else if (((ap_predicate_pred1819_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_54_o = 24'd8388608;
        end else if (((ap_predicate_pred980_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_54_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3447)) begin
            col_sum_54_o = 24'd0;
        end else begin
            col_sum_54_o = col_sum_54_i;
        end
    end else begin
        col_sum_54_o = col_sum_54_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred980_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((ap_predicate_pred1823_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1819_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_54_o_ap_vld = 1'b1;
    end else begin
        col_sum_54_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2132_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_55_o = 24'd8388607;
        end else if (((ap_predicate_pred2128_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_55_o = 24'd8388608;
        end else if (((ap_predicate_pred980_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_55_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3452)) begin
            col_sum_55_o = 24'd0;
        end else begin
            col_sum_55_o = col_sum_55_i;
        end
    end else begin
        col_sum_55_o = col_sum_55_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred980_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((ap_predicate_pred2132_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2128_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_55_o_ap_vld = 1'b1;
    end else begin
        col_sum_55_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred966_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_56_o = 24'd8388607;
        end else if (((ap_predicate_pred960_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_56_o = 24'd8388608;
        end else if (((ap_predicate_pred943_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_56_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3457)) begin
            col_sum_56_o = 24'd0;
        end else begin
            col_sum_56_o = col_sum_56_i;
        end
    end else begin
        col_sum_56_o = col_sum_56_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred966_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred960_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred943_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_56_o_ap_vld = 1'b1;
    end else begin
        col_sum_56_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1453_state45 == 1'b1))) begin
            col_sum_57_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1448_state45 == 1'b1))) begin
            col_sum_57_o = 24'd8388608;
        end else if (((ap_predicate_pred943_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_57_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3463)) begin
            col_sum_57_o = 24'd0;
        end else begin
            col_sum_57_o = col_sum_57_i;
        end
    end else begin
        col_sum_57_o = col_sum_57_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred943_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1453_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1448_state45 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_57_o_ap_vld = 1'b1;
    end else begin
        col_sum_57_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1805_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_58_o = 24'd8388607;
        end else if (((ap_predicate_pred1800_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_58_o = 24'd8388608;
        end else if (((ap_predicate_pred943_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_58_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3468)) begin
            col_sum_58_o = 24'd0;
        end else begin
            col_sum_58_o = col_sum_58_i;
        end
    end else begin
        col_sum_58_o = col_sum_58_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred943_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((ap_predicate_pred1805_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1800_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_58_o_ap_vld = 1'b1;
    end else begin
        col_sum_58_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2114_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_59_o = 24'd8388607;
        end else if (((ap_predicate_pred2109_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_59_o = 24'd8388608;
        end else if (((ap_predicate_pred943_state44 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            col_sum_59_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3473)) begin
            col_sum_59_o = 24'd0;
        end else begin
            col_sum_59_o = col_sum_59_i;
        end
    end else begin
        col_sum_59_o = col_sum_59_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred943_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1)) | ((ap_predicate_pred2114_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2109_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_59_o_ap_vld = 1'b1;
    end else begin
        col_sum_59_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1700_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_5_o = 24'd8388607;
        end else if (((ap_predicate_pred1696_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_5_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1))) begin
            col_sum_5_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3478)) begin
            col_sum_5_o = 24'd0;
        end else begin
            col_sum_5_o = col_sum_5_i;
        end
    end else begin
        col_sum_5_o = col_sum_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1)) | ((ap_predicate_pred1700_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1696_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_5_o_ap_vld = 1'b1;
    end else begin
        col_sum_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1412_state45 == 1'b1))) begin
            col_sum_60_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1408_state45 == 1'b1))) begin
            col_sum_60_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1))) begin
            col_sum_60_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3496)) begin
            col_sum_60_o = 24'd0;
        end else begin
            col_sum_60_o = col_sum_60_i;
        end
    end else begin
        col_sum_60_o = col_sum_60_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1412_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1408_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1)) | (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg 
    == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_fu_1851_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_60_o_ap_vld = 1'b1;
    end else begin
        col_sum_60_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1766_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_61_o = 24'd8388607;
        end else if (((ap_predicate_pred1762_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_61_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1))) begin
            col_sum_61_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3502)) begin
            col_sum_61_o = 24'd0;
        end else begin
            col_sum_61_o = col_sum_61_i;
        end
    end else begin
        col_sum_61_o = col_sum_61_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1)) | ((ap_predicate_pred1766_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1762_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg 
    == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_2_fu_2161_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_61_o_ap_vld = 1'b1;
    end else begin
        col_sum_61_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2075_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_62_o = 24'd8388607;
        end else if (((ap_predicate_pred2071_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_62_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1))) begin
            col_sum_62_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3507)) begin
            col_sum_62_o = 24'd0;
        end else begin
            col_sum_62_o = col_sum_62_i;
        end
    end else begin
        col_sum_62_o = col_sum_62_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1)) | ((ap_predicate_pred2075_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2071_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg 
    == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_3_fu_2471_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_62_o_ap_vld = 1'b1;
    end else begin
        col_sum_62_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2384_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_63_o = 24'd8388607;
        end else if (((ap_predicate_pred2380_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_63_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1))) begin
            col_sum_63_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3512)) begin
            col_sum_63_o = 24'd0;
        end else begin
            col_sum_63_o = col_sum_63_i;
        end
    end else begin
        col_sum_63_o = col_sum_63_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1373_state44 == 1'b1)) | ((ap_predicate_pred2384_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2380_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg 
    == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_4_fu_2781_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_63_o_ap_vld = 1'b1;
    end else begin
        col_sum_63_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2039_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_6_o = 24'd8388607;
        end else if (((ap_predicate_pred2035_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_6_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1))) begin
            col_sum_6_o = col_sum_66_reg_3060;
        end else if ((1'b1 == ap_condition_3517)) begin
            col_sum_6_o = 24'd0;
        end else begin
            col_sum_6_o = col_sum_6_i;
        end
    end else begin
        col_sum_6_o = col_sum_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1)) | ((ap_predicate_pred2039_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2035_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_6_o_ap_vld = 1'b1;
    end else begin
        col_sum_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2348_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_7_o = 24'd8388607;
        end else if (((ap_predicate_pred2344_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_7_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1))) begin
            col_sum_7_o = col_sum_67_reg_3096;
        end else if ((1'b1 == ap_condition_3522)) begin
            col_sum_7_o = 24'd0;
        end else begin
            col_sum_7_o = col_sum_7_i;
        end
    end else begin
        col_sum_7_o = col_sum_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1280_state44 == 1'b1)) | ((ap_predicate_pred2348_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred2344_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_7_o_ap_vld = 1'b1;
    end else begin
        col_sum_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1268_state45 == 1'b1))) begin
            col_sum_8_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1264_state45 == 1'b1))) begin
            col_sum_8_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1))) begin
            col_sum_8_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3527)) begin
            col_sum_8_o = 24'd0;
        end else begin
            col_sum_8_o = col_sum_8_i;
        end
    end else begin
        col_sum_8_o = col_sum_8_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1268_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1264_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1)))) begin
        col_sum_8_o_ap_vld = 1'b1;
    end else begin
        col_sum_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1681_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_9_o = 24'd8388607;
        end else if (((ap_predicate_pred1677_state45 == 1'b1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
            col_sum_9_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1))) begin
            col_sum_9_o = col_sum_65_reg_3024;
        end else if ((1'b1 == ap_condition_3532)) begin
            col_sum_9_o = 24'd0;
        end else begin
            col_sum_9_o = col_sum_9_i;
        end
    end else begin
        col_sum_9_o = col_sum_9_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1255_state44 == 1'b1)) | ((ap_predicate_pred1681_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((ap_predicate_pred1677_state45 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)))) begin
        col_sum_9_o_ap_vld = 1'b1;
    end else begin
        col_sum_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1318_state45 == 1'b1))) begin
            col_sum_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1314_state45 == 1'b1))) begin
            col_sum_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1))) begin
            col_sum_o = col_sum_64_reg_2988;
        end else if ((1'b1 == ap_condition_3537)) begin
            col_sum_o = 24'd0;
        end else begin
            col_sum_o = col_sum_i;
        end
    end else begin
        col_sum_o = col_sum_i;
    end
end

always @ (*) begin
    if ((((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1318_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (ap_predicate_pred1314_state45 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (ap_predicate_pred1305_state44 == 1'b1)))) begin
        col_sum_o_ap_vld = 1'b1;
    end else begin
        col_sum_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_1_ce0_local = 1'b1;
    end else begin
        row_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_2_ce0_local = 1'b1;
    end else begin
        row_buf_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_3_ce0_local = 1'b1;
    end else begin
        row_buf_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_ce0_local = 1'b1;
    end else begin
        row_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_1582_p2 = (ap_sig_allocacmp_jb + 7'd4);

assign add_ln86_1_fu_1845_p2 = ($signed(sext_ln86_fu_1831_p1) + $signed(sext_ln86_1_fu_1835_p1));

assign add_ln86_2_fu_2155_p2 = ($signed(sext_ln86_2_fu_2141_p1) + $signed(sext_ln86_3_fu_2145_p1));

assign add_ln86_3_fu_2465_p2 = ($signed(sext_ln86_4_fu_2451_p1) + $signed(sext_ln86_5_fu_2455_p1));

assign add_ln86_4_fu_2775_p2 = ($signed(sext_ln86_6_fu_2761_p1) + $signed(sext_ln86_7_fu_2765_p1));

assign and_ln84_1_fu_1731_p2 = (tmp_16_fu_1659_p3 & or_ln84_1_fu_1725_p2);

assign and_ln84_2_fu_2023_p2 = (xor_ln84_2_fu_2017_p2 & or_ln84_3_fu_2011_p2);

assign and_ln84_3_fu_2041_p2 = (tmp_20_fu_1969_p3 & or_ln84_4_fu_2035_p2);

assign and_ln84_4_fu_2333_p2 = (xor_ln84_4_fu_2327_p2 & or_ln84_6_fu_2321_p2);

assign and_ln84_5_fu_2351_p2 = (tmp_25_fu_2279_p3 & or_ln84_7_fu_2345_p2);

assign and_ln84_6_fu_2643_p2 = (xor_ln84_6_fu_2637_p2 & or_ln84_9_fu_2631_p2);

assign and_ln84_7_fu_2661_p2 = (tmp_31_fu_2589_p3 & or_ln84_10_fu_2655_p2);

assign and_ln84_fu_1713_p2 = (xor_ln84_fu_1707_p2 & or_ln84_fu_1701_p2);

assign and_ln86_1_fu_1924_p2 = (xor_ln86_1_fu_1918_p2 & tmp_18_fu_1857_p3);

assign and_ln86_2_fu_2222_p2 = (xor_ln86_3_fu_2216_p2 & tmp_24_fu_2208_p3);

assign and_ln86_3_fu_2234_p2 = (xor_ln86_4_fu_2228_p2 & tmp_23_fu_2167_p3);

assign and_ln86_4_fu_2532_p2 = (xor_ln86_6_fu_2526_p2 & tmp_30_fu_2518_p3);

assign and_ln86_5_fu_2544_p2 = (xor_ln86_7_fu_2538_p2 & tmp_29_fu_2477_p3);

assign and_ln86_6_fu_2842_p2 = (xor_ln86_9_fu_2836_p2 & tmp_36_fu_2828_p3);

assign and_ln86_7_fu_2854_p2 = (xor_ln86_10_fu_2848_p2 & tmp_35_fu_2787_p3);

assign and_ln86_fu_1912_p2 = (xor_ln86_fu_1906_p2 & tmp_19_fu_1898_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3193 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3199 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3204 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3210 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3215 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3220 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3225 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3231 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3236 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3241 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3246 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3252 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3258 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3263 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3268 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3273 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3279 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3284 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3289 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3294 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3300 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3305 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3310 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3315 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3320 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3326 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3331 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3336 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3341 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3347 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3352 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3357 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3362 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3367 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3373 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3378 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3383 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3388 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3394 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3399 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3404 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3409 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3415 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3420 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3426 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3431 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3436 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3442 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3447 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3452 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3457 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3463 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3468 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3473 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3478 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3496 = (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_fu_1851_p2 == 1'd1) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3502 = (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_2_fu_2161_p2 == 1'd1) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3507 = (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_3_fu_2471_p2 == 1'd1) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3512 = (~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd52) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd56) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd12) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd16) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd20) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd24) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd28) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd32) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd36) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd40) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd44) & ~(trunc_ln78_reg_2923_pp0_iter41_reg == 6'd48) & (icmp_ln86_4_fu_2781_p2 == 1'd1) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3517 = ((icmp_ln86_3_fu_2471_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3522 = ((icmp_ln86_4_fu_2781_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd4) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3527 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3532 = ((icmp_ln86_2_fu_2161_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd8) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

always @ (*) begin
    ap_condition_3537 = ((icmp_ln86_fu_1851_p2 == 1'd1) & (trunc_ln78_reg_2923_pp0_iter41_reg == 6'd0) & (ap_enable_reg_pp0_iter42 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_64_fu_1839_p2 = ($signed(tmp_14_fu_1760_p35) + $signed(t_1_fu_1751_p3));

assign col_sum_65_fu_2149_p2 = ($signed(tmp_22_fu_2070_p35) + $signed(t_3_fu_2061_p3));

assign col_sum_66_fu_2459_p2 = ($signed(tmp_28_fu_2380_p35) + $signed(t_5_fu_2371_p3));

assign col_sum_67_fu_2769_p2 = ($signed(tmp_34_fu_2690_p35) + $signed(t_7_fu_2681_p3));

assign conv_i347_cast_fu_1540_p1 = $signed(conv_i347);

assign grp_fu_1601_p0 = {{row_buf_q0}, {14'd0}};

assign grp_fu_1601_p1 = conv_i347_cast_reg_2911;

assign grp_fu_1614_p0 = {{row_buf_1_q0}, {14'd0}};

assign grp_fu_1614_p1 = conv_i347_cast_reg_2911;

assign grp_fu_1627_p0 = {{row_buf_2_q0}, {14'd0}};

assign grp_fu_1627_p1 = conv_i347_cast_reg_2911;

assign grp_fu_1640_p0 = {{row_buf_3_q0}, {14'd0}};

assign grp_fu_1640_p1 = conv_i347_cast_reg_2911;

assign icmp_ln84_1_fu_1695_p2 = ((tmp_13_fu_1679_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_2_fu_1999_p2 = ((tmp_15_fu_1989_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln84_3_fu_2005_p2 = ((tmp_15_fu_1989_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_4_fu_2309_p2 = ((tmp_27_fu_2299_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln84_5_fu_2315_p2 = ((tmp_27_fu_2299_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_6_fu_2619_p2 = ((tmp_33_fu_2609_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln84_7_fu_2625_p2 = ((tmp_33_fu_2609_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1689_p2 = ((tmp_13_fu_1679_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_2161_p2 = ((add_ln86_2_fu_2155_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_3_fu_2471_p2 = ((add_ln86_3_fu_2465_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_4_fu_2781_p2 = ((add_ln86_4_fu_2775_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1851_p2 = ((add_ln86_1_fu_1845_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1564_p4 = {{ap_sig_allocacmp_jb[5:2]}};

assign or_ln84_10_fu_2655_p2 = (xor_ln84_7_fu_2649_p2 | icmp_ln84_6_fu_2619_p2);

assign or_ln84_11_fu_2675_p2 = (and_ln84_7_fu_2661_p2 | and_ln84_6_fu_2643_p2);

assign or_ln84_1_fu_1725_p2 = (xor_ln84_1_fu_1719_p2 | icmp_ln84_fu_1689_p2);

assign or_ln84_2_fu_1745_p2 = (and_ln84_fu_1713_p2 | and_ln84_1_fu_1731_p2);

assign or_ln84_3_fu_2011_p2 = (tmp_21_fu_1981_p3 | icmp_ln84_3_fu_2005_p2);

assign or_ln84_4_fu_2035_p2 = (xor_ln84_3_fu_2029_p2 | icmp_ln84_2_fu_1999_p2);

assign or_ln84_5_fu_2055_p2 = (and_ln84_3_fu_2041_p2 | and_ln84_2_fu_2023_p2);

assign or_ln84_6_fu_2321_p2 = (tmp_26_fu_2291_p3 | icmp_ln84_5_fu_2315_p2);

assign or_ln84_7_fu_2345_p2 = (xor_ln84_5_fu_2339_p2 | icmp_ln84_4_fu_2309_p2);

assign or_ln84_8_fu_2365_p2 = (and_ln84_5_fu_2351_p2 | and_ln84_4_fu_2333_p2);

assign or_ln84_9_fu_2631_p2 = (tmp_32_fu_2601_p3 | icmp_ln84_7_fu_2625_p2);

assign or_ln84_fu_1701_p2 = (tmp_17_fu_1671_p3 | icmp_ln84_1_fu_1695_p2);

assign row_buf_1_address0 = zext_ln78_fu_1574_p1;

assign row_buf_1_ce0 = row_buf_1_ce0_local;

assign row_buf_2_address0 = zext_ln78_fu_1574_p1;

assign row_buf_2_ce0 = row_buf_2_ce0_local;

assign row_buf_3_address0 = zext_ln78_fu_1574_p1;

assign row_buf_3_ce0 = row_buf_3_ce0_local;

assign row_buf_address0 = zext_ln78_fu_1574_p1;

assign row_buf_ce0 = row_buf_ce0_local;

assign select_ln84_2_fu_2047_p3 = ((and_ln84_2_fu_2023_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_4_fu_2357_p3 = ((and_ln84_4_fu_2333_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_6_fu_2667_p3 = ((and_ln84_6_fu_2643_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln84_fu_1737_p3 = ((and_ln84_fu_1713_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln86_1_fu_1835_p1 = t_1_fu_1751_p3;

assign sext_ln86_2_fu_2141_p1 = tmp_22_fu_2070_p35;

assign sext_ln86_3_fu_2145_p1 = t_3_fu_2061_p3;

assign sext_ln86_4_fu_2451_p1 = tmp_28_fu_2380_p35;

assign sext_ln86_5_fu_2455_p1 = t_5_fu_2371_p3;

assign sext_ln86_6_fu_2761_p1 = tmp_34_fu_2690_p35;

assign sext_ln86_7_fu_2765_p1 = t_7_fu_2681_p3;

assign sext_ln86_fu_1831_p1 = tmp_14_fu_1760_p35;

assign t_1_fu_1751_p3 = ((or_ln84_2_fu_1745_p2[0:0] == 1'b1) ? select_ln84_fu_1737_p3 : t_fu_1667_p1);

assign t_2_fu_1977_p1 = grp_fu_1614_p2[23:0];

assign t_3_fu_2061_p3 = ((or_ln84_5_fu_2055_p2[0:0] == 1'b1) ? select_ln84_2_fu_2047_p3 : t_2_fu_1977_p1);

assign t_4_fu_2287_p1 = grp_fu_1627_p2[23:0];

assign t_5_fu_2371_p3 = ((or_ln84_8_fu_2365_p2[0:0] == 1'b1) ? select_ln84_4_fu_2357_p3 : t_4_fu_2287_p1);

assign t_6_fu_2597_p1 = grp_fu_1640_p2[23:0];

assign t_7_fu_2681_p3 = ((or_ln84_11_fu_2675_p2[0:0] == 1'b1) ? select_ln84_6_fu_2667_p3 : t_6_fu_2597_p1);

assign t_fu_1667_p1 = grp_fu_1601_p2[23:0];

assign tmp_13_fu_1679_p4 = {{grp_fu_1601_p2[37:24]}};

assign tmp_14_fu_1760_p33 = 'bx;

assign tmp_15_fu_1989_p4 = {{grp_fu_1614_p2[37:24]}};

assign tmp_16_fu_1659_p3 = grp_fu_1601_p2[32'd37];

assign tmp_17_fu_1671_p3 = grp_fu_1601_p2[32'd23];

assign tmp_18_fu_1857_p3 = add_ln86_1_fu_1845_p2[32'd24];

assign tmp_19_fu_1898_p3 = col_sum_64_fu_1839_p2[32'd23];

assign tmp_20_fu_1969_p3 = grp_fu_1614_p2[32'd37];

assign tmp_21_fu_1981_p3 = grp_fu_1614_p2[32'd23];

assign tmp_22_fu_2070_p33 = 'bx;

assign tmp_23_fu_2167_p3 = add_ln86_2_fu_2155_p2[32'd24];

assign tmp_24_fu_2208_p3 = col_sum_65_fu_2149_p2[32'd23];

assign tmp_25_fu_2279_p3 = grp_fu_1627_p2[32'd37];

assign tmp_26_fu_2291_p3 = grp_fu_1627_p2[32'd23];

assign tmp_27_fu_2299_p4 = {{grp_fu_1627_p2[37:24]}};

assign tmp_28_fu_2380_p33 = 'bx;

assign tmp_29_fu_2477_p3 = add_ln86_3_fu_2465_p2[32'd24];

assign tmp_30_fu_2518_p3 = col_sum_66_fu_2459_p2[32'd23];

assign tmp_31_fu_2589_p3 = grp_fu_1640_p2[32'd37];

assign tmp_32_fu_2601_p3 = grp_fu_1640_p2[32'd23];

assign tmp_33_fu_2609_p4 = {{grp_fu_1640_p2[37:24]}};

assign tmp_34_fu_2690_p33 = 'bx;

assign tmp_35_fu_2787_p3 = add_ln86_4_fu_2775_p2[32'd24];

assign tmp_36_fu_2828_p3 = col_sum_67_fu_2769_p2[32'd23];

assign tmp_fu_1552_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_s_fu_1645_p3 = {{i_1}, {lshr_ln2_reg_2943_pp0_iter41_reg}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln85_fu_1651_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 = t_5_fu_2371_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln85_fu_1651_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 = t_3_fu_2061_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln85_fu_1651_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 = t_1_fu_1751_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln85_fu_1651_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 = t_7_fu_2681_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;

assign trunc_ln78_fu_1560_p1 = ap_sig_allocacmp_jb[5:0];

assign xor_ln84_1_fu_1719_p2 = (tmp_17_fu_1671_p3 ^ 1'd1);

assign xor_ln84_2_fu_2017_p2 = (tmp_20_fu_1969_p3 ^ 1'd1);

assign xor_ln84_3_fu_2029_p2 = (tmp_21_fu_1981_p3 ^ 1'd1);

assign xor_ln84_4_fu_2327_p2 = (tmp_25_fu_2279_p3 ^ 1'd1);

assign xor_ln84_5_fu_2339_p2 = (tmp_26_fu_2291_p3 ^ 1'd1);

assign xor_ln84_6_fu_2637_p2 = (tmp_31_fu_2589_p3 ^ 1'd1);

assign xor_ln84_7_fu_2649_p2 = (tmp_32_fu_2601_p3 ^ 1'd1);

assign xor_ln84_fu_1707_p2 = (tmp_16_fu_1659_p3 ^ 1'd1);

assign xor_ln86_10_fu_2848_p2 = (tmp_36_fu_2828_p3 ^ 1'd1);

assign xor_ln86_11_fu_2860_p2 = (tmp_36_fu_2828_p3 ^ tmp_35_fu_2787_p3);

assign xor_ln86_1_fu_1918_p2 = (tmp_19_fu_1898_p3 ^ 1'd1);

assign xor_ln86_2_fu_1930_p2 = (tmp_19_fu_1898_p3 ^ tmp_18_fu_1857_p3);

assign xor_ln86_3_fu_2216_p2 = (tmp_23_fu_2167_p3 ^ 1'd1);

assign xor_ln86_4_fu_2228_p2 = (tmp_24_fu_2208_p3 ^ 1'd1);

assign xor_ln86_5_fu_2240_p2 = (tmp_24_fu_2208_p3 ^ tmp_23_fu_2167_p3);

assign xor_ln86_6_fu_2526_p2 = (tmp_29_fu_2477_p3 ^ 1'd1);

assign xor_ln86_7_fu_2538_p2 = (tmp_30_fu_2518_p3 ^ 1'd1);

assign xor_ln86_8_fu_2550_p2 = (tmp_30_fu_2518_p3 ^ tmp_29_fu_2477_p3);

assign xor_ln86_9_fu_2836_p2 = (tmp_35_fu_2787_p3 ^ 1'd1);

assign xor_ln86_fu_1906_p2 = (tmp_18_fu_1857_p3 ^ 1'd1);

assign zext_ln78_fu_1574_p1 = lshr_ln2_fu_1564_p4;

assign zext_ln85_fu_1651_p1 = tmp_s_fu_1645_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6
