<stg><name>compute_Pipeline_VITIS_LOOP_135_2</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %tmp_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %lshr_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="lshr_ln_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %zext_ln131_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:5 %zext_ln131_cast = zext i6 %zext_ln131_read

]]></Node>
<StgValue><ssdm name="zext_ln131_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i64 %zext_ln131_cast, i64 %i_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i64 %i_6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %icmp_ln135 = icmp_eq  i64 %i, i64 64

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln135 = br i1 %icmp_ln135, void %fpga_resource_limit_hint.for.inc.3_begin, void %fpga_resource_limit_hint.for.body4.lr.ph.2_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:1 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:2 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:3 %trunc_ln139 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:4 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln139, i5 %lshr_ln_read

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:5 %zext_ln139 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:6 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:7 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:12 %lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %i, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:16 %trunc_ln139_1 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln139_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:21 %br_ln139 = br i1 %trunc_ln139_1, void %arrayidx1033.case.0, void %arrayidx1033.case.1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:0 %specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_7, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln140"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:1 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:2 %specresourcelimit_ln140 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty_7, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln140"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:3 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:4 %add_ln135 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:5 %store_ln135 = store i64 %add_ln135, i64 %i_6

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:6 %br_ln135 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:10 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:11 %mul = hmul i16 %tmp_s, i16 %tmp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:13 %zext_ln139_1 = zext i11 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:14 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln139_1

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:15 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln139_1

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:17 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:18 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:11 %mul = hmul i16 %tmp_s, i16 %tmp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:17 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:18 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:19 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln139_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:20 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body4.lr.ph.2_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:20 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1033.case.0:0 %store_ln139 = store i16 %add, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1033.case.0:1 %br_ln139 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1033.case.1:0 %store_ln139 = store i16 %add, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1033.case.1:1 %br_ln139 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="zext_ln131" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln131"/></StgValue>
</port>
<port id="82" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="lshr_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lshr_ln"/></StgValue>
</port>
<port id="87" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="88" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i_6" fromId="89" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.half" to="tmp_read" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="tmp" to="tmp_read" fromId="88" toId="9">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i1" to="trunc_ln_read" fromId="94" toId="10">
</dataflow>
<dataflow id="96" from="trunc_ln" to="trunc_ln_read" fromId="87" toId="10">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i5" to="lshr_ln_read" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="lshr_ln" to="lshr_ln_read" fromId="86" toId="11">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln131_read" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="zext_ln131" to="zext_ln131_read" fromId="81" toId="12">
</dataflow>
<dataflow id="103" from="zext_ln131_read" to="zext_ln131_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="reg_file_7_1" to="specmemcore_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="114" from="reg_file_7_0" to="specmemcore_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="119" from="reg_file_2_1" to="specmemcore_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="124" from="reg_file_2_0" to="specmemcore_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="128" from="zext_ln131_cast" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="129" from="i_6" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="130" from="i_6" to="i" fromId="8" toId="20">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specpipeline_ln0" fromId="133" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="21">
</dataflow>
<dataflow id="140" from="p_str" to="specpipeline_ln0" fromId="139" toId="21">
</dataflow>
<dataflow id="141" from="i" to="icmp_ln135" fromId="20" toId="22">
</dataflow>
<dataflow id="143" from="StgValue_142" to="icmp_ln135" fromId="142" toId="22">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="144" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_146" to="empty" fromId="146" toId="23">
</dataflow>
<dataflow id="148" from="StgValue_142" to="empty" fromId="142" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="icmp_ln135" to="br_ln135" fromId="22" toId="24">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="152" toId="25">
</dataflow>
<dataflow id="155" from="empty" to="rbegin3" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="152" toId="26">
</dataflow>
<dataflow id="158" from="empty_0" to="rbegin5" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="i" to="trunc_ln139" fromId="20" toId="27">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="160" toId="28">
</dataflow>
<dataflow id="162" from="trunc_ln139" to="add_ln" fromId="27" toId="28">
</dataflow>
<dataflow id="163" from="lshr_ln_read" to="add_ln" fromId="11" toId="28">
</dataflow>
<dataflow id="164" from="add_ln" to="zext_ln139" fromId="28" toId="29">
</dataflow>
<dataflow id="165" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="85" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_149" to="reg_file_2_0_addr" fromId="149" toId="30">
</dataflow>
<dataflow id="167" from="zext_ln139" to="reg_file_2_0_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="168" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="84" toId="31">
</dataflow>
<dataflow id="169" from="StgValue_149" to="reg_file_2_1_addr" fromId="149" toId="31">
</dataflow>
<dataflow id="170" from="zext_ln139" to="reg_file_2_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="171" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="30" toId="32">
</dataflow>
<dataflow id="172" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="31" toId="33">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="lshr_ln5" fromId="173" toId="34">
</dataflow>
<dataflow id="175" from="i" to="lshr_ln5" fromId="20" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_89" to="lshr_ln5" fromId="89" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="lshr_ln5" fromId="177" toId="34">
</dataflow>
<dataflow id="179" from="i" to="trunc_ln139_1" fromId="20" toId="35">
</dataflow>
<dataflow id="180" from="trunc_ln139_1" to="br_ln139" fromId="35" toId="36">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln140" fromId="181" toId="37">
</dataflow>
<dataflow id="183" from="StgValue_146" to="specresourcelimit_ln140" fromId="146" toId="37">
</dataflow>
<dataflow id="185" from="empty_15" to="specresourcelimit_ln140" fromId="184" toId="37">
</dataflow>
<dataflow id="187" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="37">
</dataflow>
<dataflow id="188" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="37">
</dataflow>
<dataflow id="189" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="37">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="190" toId="38">
</dataflow>
<dataflow id="192" from="empty_0" to="rend6" fromId="157" toId="38">
</dataflow>
<dataflow id="193" from="rbegin5" to="rend6" fromId="26" toId="38">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln140" fromId="181" toId="39">
</dataflow>
<dataflow id="195" from="StgValue_146" to="specresourcelimit_ln140" fromId="146" toId="39">
</dataflow>
<dataflow id="197" from="empty_9" to="specresourcelimit_ln140" fromId="196" toId="39">
</dataflow>
<dataflow id="198" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="39">
</dataflow>
<dataflow id="199" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="39">
</dataflow>
<dataflow id="200" from="empty_7" to="specresourcelimit_ln140" fromId="186" toId="39">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="190" toId="40">
</dataflow>
<dataflow id="202" from="empty" to="rend4" fromId="154" toId="40">
</dataflow>
<dataflow id="203" from="rbegin3" to="rend4" fromId="25" toId="40">
</dataflow>
<dataflow id="204" from="i" to="add_ln135" fromId="20" toId="41">
</dataflow>
<dataflow id="205" from="StgValue_146" to="add_ln135" fromId="146" toId="41">
</dataflow>
<dataflow id="206" from="add_ln135" to="store_ln135" fromId="41" toId="42">
</dataflow>
<dataflow id="207" from="i_6" to="store_ln135" fromId="8" toId="42">
</dataflow>
<dataflow id="208" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="30" toId="44">
</dataflow>
<dataflow id="209" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="31" toId="45">
</dataflow>
<dataflow id="211" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="210" toId="46">
</dataflow>
<dataflow id="212" from="reg_file_2_0_load" to="tmp_s" fromId="44" toId="46">
</dataflow>
<dataflow id="213" from="reg_file_2_1_load" to="tmp_s" fromId="45" toId="46">
</dataflow>
<dataflow id="214" from="trunc_ln_read" to="tmp_s" fromId="10" toId="46">
</dataflow>
<dataflow id="215" from="tmp_s" to="mul" fromId="46" toId="47">
</dataflow>
<dataflow id="216" from="tmp_read" to="mul" fromId="9" toId="47">
</dataflow>
<dataflow id="217" from="lshr_ln5" to="zext_ln139_1" fromId="34" toId="48">
</dataflow>
<dataflow id="218" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="83" toId="49">
</dataflow>
<dataflow id="219" from="StgValue_149" to="reg_file_7_0_addr" fromId="149" toId="49">
</dataflow>
<dataflow id="220" from="zext_ln139_1" to="reg_file_7_0_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="221" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="82" toId="50">
</dataflow>
<dataflow id="222" from="StgValue_149" to="reg_file_7_1_addr" fromId="149" toId="50">
</dataflow>
<dataflow id="223" from="zext_ln139_1" to="reg_file_7_1_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="224" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="49" toId="51">
</dataflow>
<dataflow id="225" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="50" toId="52">
</dataflow>
<dataflow id="226" from="tmp_s" to="mul" fromId="46" toId="53">
</dataflow>
<dataflow id="227" from="tmp_read" to="mul" fromId="9" toId="53">
</dataflow>
<dataflow id="228" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="49" toId="54">
</dataflow>
<dataflow id="229" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="50" toId="55">
</dataflow>
<dataflow id="230" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_35" fromId="210" toId="56">
</dataflow>
<dataflow id="231" from="reg_file_7_0_load" to="tmp_35" fromId="54" toId="56">
</dataflow>
<dataflow id="232" from="reg_file_7_1_load" to="tmp_35" fromId="55" toId="56">
</dataflow>
<dataflow id="233" from="trunc_ln139_1" to="tmp_35" fromId="35" toId="56">
</dataflow>
<dataflow id="234" from="tmp_35" to="add" fromId="56" toId="57">
</dataflow>
<dataflow id="235" from="mul" to="add" fromId="53" toId="57">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="236" toId="58">
</dataflow>
<dataflow id="239" from="empty_21" to="specloopname_ln130" fromId="238" toId="58">
</dataflow>
<dataflow id="240" from="tmp_35" to="add" fromId="56" toId="59">
</dataflow>
<dataflow id="241" from="mul" to="add" fromId="53" toId="59">
</dataflow>
<dataflow id="242" from="add" to="store_ln139" fromId="59" toId="60">
</dataflow>
<dataflow id="243" from="reg_file_7_0_addr" to="store_ln139" fromId="49" toId="60">
</dataflow>
<dataflow id="244" from="add" to="store_ln139" fromId="59" toId="62">
</dataflow>
<dataflow id="245" from="reg_file_7_1_addr" to="store_ln139" fromId="50" toId="62">
</dataflow>
<dataflow id="246" from="icmp_ln135" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="247" from="trunc_ln139_1" to="StgValue_6" fromId="35" toId="6">
</dataflow>
<dataflow id="248" from="icmp_ln135" to="StgValue_5" fromId="22" toId="5">
</dataflow>
</dataflows>


</stg>
