!!!!   22    0    1 1554796645  V27b0                                         
--------------------------------------------------------------------------
-- Boundary-Scan Description Language (BSDL) file
-- Manufacturer: Intel Corporation
-- Component   : PCH
-- Package(s)  : bga
-- Version     : Not for customer release
-- Date        : Thr Jul 26 2018 12:50:49
-- Entity name : icp_u42_a0
--------------------------------------------------------------------------
-- Information in this document is provided in connection with Intel products.
-- No license, express or implied, by estoppel or otherwise, to any
-- intellectual property rights is granted by this document. Except as
-- provided in Intel's Terms and Conditions of Sale for such products,
-- Intel assumes no liability whatsoever, and Intel disclaims any express or
-- implied warranty, relating to sale and/or use of Intel products including
-- liability or warranties relating to fitness for a particular purpose,
-- merchantability, or infringement of any patent, copyright or other
-- intellectual property right. Intel products are not intended for use in
-- medical, life saving, or life sustaining applications.
--
-- Intel may make changes to specifications and product descriptions at any
-- time, without notice.
--
-- This product may contain design defects or errors
-- known as errata which may cause the product to deviate from published
-- specifications. Current characterized errata are available on request.
--
-- Contact your local Intel sales office or your distributor to obtain the
-- latest specifications and before placing your product order.
--
-- Copyright (c) Intel Corporation 2008. Third-party brands and names are the
-- property of their respective owners.
--------------------------------------------------------------------------

entity icp_u42_a0 is

generic(PHYSICAL_PIN_MAP : string := "bga");

port(
   XTAL_OUT            : linkage bit;
   XTAL_IN             : linkage bit;
   WAKEB               : inout bit;
   VSSIN_SENSE         : linkage bit;
   VSS                 : linkage bit_vector (431 downto 0);
   VIDSOUT             : linkage bit;
   VIDSCK              : linkage bit;
   VIDALERTB           : linkage bit;
   EDP_VDDEN           : linkage bit;
   VCCSTPWRGOOD_TCSS   : linkage bit;
   VCCSTG_OUT_LGC      : linkage bit;
   VCCSTG_OUT          : linkage bit_vector (6 downto 0);
   VCCSTG              : linkage bit;
   VCCST_OVERRIDE      : linkage bit;
   VCCST_PWRGD         : inout bit;
   VCCST               : linkage bit;
   VCCPLL_OC           : linkage bit_vector (3 downto 0);
   VCCPLL              : linkage bit_vector (1 downto 0);
   VCCSPI              : linkage bit;
   VCCRTC              : linkage bit;
   VCCPRIM_1P05        : linkage bit_vector (3 downto 0);
   VCCPRIM_3P3         : linkage bit_vector (3 downto 0);
   VCCPRIM_1P8         : linkage bit_vector (8 downto 0);
   VCCPGPPR            : linkage bit;
   VCCDSW_3P3          : linkage bit;
   VCCLDOSTD_0P85      : linkage bit;
   VCCIO_OUT           : linkage bit;
   VCCIN_SENSE         : linkage bit;
   VCCIN_AUX_VSSSENSE  : linkage bit;
   VCCIN_AUX_VCCSENSE  : linkage bit;
   VCCIN_AUX           : linkage bit_vector (35 downto 0);
   VCCIN               : linkage bit_vector (103 downto 0);
   RSVD                : linkage bit_vector (66 downto 0);
   VCCDSW_1P05         : linkage bit;
   VCCDPHY_1P24        : linkage bit;
   VDDQ                : linkage bit_vector (46 downto 0);
   VCCA_CLKLDO_1P8     : linkage bit;
   VCC1P8A             : linkage bit_vector (4 downto 0);
   VCC1P05             : linkage bit_vector (2 downto 0);
   VCC_VNNEXT_1P05     : linkage bit;
   VCC_V1P05EXT_1P05   : linkage bit;
   RSVD_TP             : linkage bit_vector (35 downto 0);
   USB2P_9             : inout bit;
   USB2P_8             : inout bit;
   USB2P_7             : inout bit;
   USB2P_6             : inout bit;
   USB2P_5             : inout bit;
   USB2P_4             : inout bit;
   USB2P_3             : inout bit;
   USB2P_2             : inout bit;
   USB2P_10            : inout bit;
   USB2P_1             : inout bit;
   USB2N_9             : inout bit;
   USB2N_8             : inout bit;
   USB2N_7             : inout bit;
   USB2N_6             : inout bit;
   USB2N_5             : inout bit;
   USB2N_4             : inout bit;
   USB2N_3             : inout bit;
   USB2N_2             : inout bit;
   USB2N_10            : inout bit;
   USB2N_1             : inout bit;
   USB_VBUSSENSE       : linkage bit;
   USB_ID              : linkage bit;
   USB2_COMP           : linkage bit;
   RSVD_BSCAN          : inout bit;
   THRMTRIPB           : inout bit;
   TC_RCOMP_P          : linkage bit;
   TC_RCOMP_N          : linkage bit;
   TCP3_TXRX_P1        : linkage bit;
   TCP3_TXRX_P0        : linkage bit;
   TCP3_TXRX_N1        : linkage bit;
   TCP3_TXRX_N0        : linkage bit;
   TCP3_TX_P1          : linkage bit;
   TCP3_TX_P0          : linkage bit;
   TCP3_TX_N1          : linkage bit;
   TCP3_TX_N0          : linkage bit;
   TCP3_AUX_P          : linkage bit;
   TCP3_AUX_N          : linkage bit;
   TCP2_TXRX_P1        : linkage bit;
   TCP2_TXRX_P0        : linkage bit;
   TCP2_TXRX_N1        : linkage bit;
   TCP2_TXRX_N0        : linkage bit;
   TCP2_TX_P1          : linkage bit;
   TCP2_TX_P0          : linkage bit;
   TCP2_TX_N1          : linkage bit;
   TCP2_TX_N0          : linkage bit;
   TCP2_AUX_P          : linkage bit;
   TCP2_AUX_N          : linkage bit;
   TCP1_TXRX_P1        : linkage bit;
   TCP1_TXRX_P0        : linkage bit;
   TCP1_TXRX_N1        : linkage bit;
   TCP1_TXRX_N0        : linkage bit;
   TCP1_TX_P1          : linkage bit;
   TCP1_TX_P0          : linkage bit;
   TCP1_TX_N1          : linkage bit;
   TCP1_TX_N0          : linkage bit;
   TCP1_AUX_P          : linkage bit;
   TCP1_AUX_N          : linkage bit;
   TCP0_TXRX_P1        : linkage bit;
   TCP0_TXRX_P0        : linkage bit;
   TCP0_TXRX_N1        : linkage bit;
   TCP0_TXRX_N0        : linkage bit;
   TCP0_TX_P1          : linkage bit;
   TCP0_TX_P0          : linkage bit;
   TCP0_TX_N1          : linkage bit;
   TCP0_TX_N0          : linkage bit;
   TCP0_AUX_P          : linkage bit;
   TCP0_AUX_N          : linkage bit;
   SYS_RESETB          : inout bit;
   SYS_PWROK           : inout bit;
   SRTCRSTB            : linkage bit;
   SPI0_CS2B           : inout bit;
   SPI0_MOSI           : inout bit;
   SPI0_MISO           : inout bit;
   SPI0_IO3            : inout bit;
   SPI0_IO2            : inout bit;
   SPI0_CS1B           : inout bit;
   SPI0_CS0B           : inout bit;
   SPI0_CLK            : inout bit;
   SNDW_RCOMP          : linkage bit;
   SLP_SUSB            : inout bit;
   SLP_LANB            : inout bit;
   SKTOCCB             : linkage bit;
   SD3_RCOMP           : linkage bit;
   RTCRSTB             : in bit;
   RTCX2               : linkage bit;
   RTCX1               : linkage bit;
   RSMRSTB             : in bit;
   PROCHOTB            : linkage bit;
   PROC_PREQB          : inout bit;
   PROC_PRDYB          : inout bit;
   PECI                : inout bit;
   PCIE_RCOMPP         : linkage bit;
   PCIE_RCOMPN         : linkage bit;
   PCIE9_TXP           : buffer bit;
   PCIE9_TXN           : buffer bit;
   PCIE9_RXP           : in bit;
   PCIE9_RXN           : in bit;
   PCIE8_TXP           : buffer bit;
   PCIE8_TXN           : buffer bit;
   PCIE8_RXP           : in bit;
   PCIE8_RXN           : in bit;
   PCIE7_TXP           : buffer bit;
   PCIE7_TXN           : buffer bit;
   PCIE7_RXP           : in bit;
   PCIE7_RXN           : in bit;
   PCIE6_TXP_USB31_6_TXP: buffer bit;
   PCIE6_TXN_USB31_6_TXN: buffer bit;
   PCIE6_RXP_USB31_6_RXP: in bit;
   PCIE6_RXN_USB31_6_RXN: in bit;
   PCIE5_TXP_USB31_5_TXP: buffer bit;
   PCIE5_TXN_USB31_5_TXN: buffer bit;
   PCIE5_RXP_USB31_5_RXP: in bit;
   PCIE5_RXN_USB31_5_RXN: in bit;
   PCIE4_TXP_USB31_4_TXP: buffer bit;
   PCIE4_TXN_USB31_4_TXN: buffer bit;
   PCIE4_RXP_USB31_4_RXP: in bit;
   PCIE4_RXN_USB31_4_RXN: in bit;
   PCIE3_TXP_USB31_3_TXP: buffer bit;
   PCIE3_TXN_USB31_3_TXN: buffer bit;
   PCIE3_RXP_USB31_3_RXP: in bit;
   PCIE3_RXN_USB31_3_RXN: in bit;
   PCIE2_TXP_USB31_2_TXP: buffer bit;
   PCIE2_TXN_USB31_2_TXN: buffer bit;
   PCIE2_RXP_USB31_2_RXP: in bit;
   PCIE2_RXN_USB31_2_RXN: in bit;
   PCIE16_TXP_SATA2_TXP: buffer bit;
   PCIE16_TXN_SATA2_TXN: buffer bit;
   PCIE16_RXP_SATA2_RXP: in bit;
   PCIE16_RXN_SATA2_RXN: in bit;
   PCIE15_TXP_SATA1B_TXP: buffer bit;
   PCIE15_TXN_SATA1B_TXN: buffer bit;
   PCIE15_RXP_SATA1B_RXP: in bit;
   PCIE15_RXN_SATA1B_RXN: in bit;
   PCIE14_TXP          : buffer bit;
   PCIE14_TXN          : buffer bit;
   PCIE14_RXP          : in bit;
   PCIE14_RXN          : in bit;
   PCIE13_TXP          : buffer bit;
   PCIE13_TXN          : buffer bit;
   PCIE13_RXP          : in bit;
   PCIE13_RXN          : in bit;
   PCIE12_TXP_SATA1A_TXP: buffer bit;
   PCIE12_TXN_SATA1A_TXN: buffer bit;
   PCIE12_RXP_SATA1A_RXP: in bit;
   PCIE12_RXN_SATA1A_RXN: in bit;
   PCIE11_TXP_SATA0_TXP: buffer bit;
   PCIE11_TXN_SATA0_TXN: buffer bit;
   PCIE11_RXP_SATA0_RXP: in bit;
   PCIE11_RXN_SATA0_RXN: in bit;
   PCIE10_TXP          : buffer bit;
   PCIE10_TXN          : buffer bit;
   PCIE10_RXP          : in bit;
   PCIE10_RXN          : in bit;
   PCIE1_TXP_USB31_1_TXP: buffer bit;
   PCIE1_TXN_USB31_1_TXN: buffer bit;
   PCIE1_RXP_USB31_1_RXP: in bit;
   PCIE1_RXN_USB31_1_RXN: in bit;
   PCH_IST_TP_1        : linkage bit;
   PCH_IST_TP_0        : linkage bit;
   PCH_PWROK           : linkage bit;
   PCH_OPIRCOMP        : linkage bit;
   TP                  : linkage bit_vector (3 downto 0);
   PCH_JTAGX           : linkage bit;
   PCH_TMS             : in bit;
   PCH_TDO             : out bit;
   PCH_TDI             : in bit;
   PCH_TCK             : in bit;
   PCH_TRSTB           : linkage bit;
   CFG_9               : linkage bit;
   CFG_8               : linkage bit;
   CFG_7               : linkage bit;
   CFG_6               : linkage bit;
   CFG_5               : linkage bit;
   CFG_4               : linkage bit;
   CFG_3               : linkage bit;
   CFG_2               : linkage bit;
   CFG_15              : linkage bit;
   CFG_14              : linkage bit;
   CFG_13              : linkage bit;
   CFG_12              : linkage bit;
   CFG_11              : linkage bit;
   CFG_10              : linkage bit;
   CFG_1               : linkage bit;
   CFG_0               : linkage bit;
   CFG_RCOMP           : linkage bit;
   CFG_19              : linkage bit;
   CFG_17              : linkage bit;
   CFG_18              : linkage bit;
   CFG_16              : linkage bit;
   CL_RSTB             : inout bit;
   CL_DATA             : inout bit;
   CL_CLK              : inout bit;
   BPMB_3              : linkage bit;
   BPMB_2              : linkage bit;
   BPMB_1              : linkage bit;
   BPMB_0              : linkage bit;
   INTRUDERB           : in bit;
   INPUT3VSEL          : linkage bit;
   CSI_RCOMP           : linkage bit;
   GPP_H9_I2C4_SCL_CNV_MFUART2: inout bit;
   GPP_H8_I2C4_SDA_CNV_MFUART2: inout bit;
   GPP_H7_I2C3_SCL     : inout bit;
   GPP_H6_I2C3_SDA     : inout bit;
   GPP_H5_I2C2_SCL     : inout bit;
   GPP_H4_I2C2_SDA     : inout bit;
   GPP_H3_SX_EXIT_HOLDOFFB_CNV: inout bit;
   GPP_H23_IMGCLKOUT4  : inout bit;
   GPP_H22_IMGCLKOUT3  : inout bit;
   GPP_H21_IMGCLKOUT2  : inout bit;
   GPP_H20_IMGCLKOUT1  : inout bit;
   GPP_H2_CNV_BT_I2S_SDO: inout bit;
   GPP_H19_TIME_SYNC0  : inout bit;
   GPP_H18_CPU_C10_GATEB: inout bit;
   GPP_H17_DDPB_CTRLDATA: inout bit;
   GPP_H16_DDPB_CTRLCLK: inout bit;
   GPP_H15_M2_SKT2_CFG3: inout bit;
   GPP_H14_M2_SKT2_CFG2: inout bit;
   GPP_H13_M2_SKT2_CFG1: inout bit;
   GPP_H12_M2_SKT2_CFG0: inout bit;
   GPP_H11_SRCCLKREQ5B : inout bit;
   GPP_H10_SRCCLKREQ4B : inout bit;
   GPP_H1_SD_PWR_ENB_CNV_BT_I2S: inout bit;
   GPP_H0_CNV_BT_I2S_SDO: inout bit;
   GPP_G7_SD_WP        : inout bit;
   GPP_G6_SD_CLK       : inout bit;
   GPP_G5_SD_CDB       : inout bit;
   GPP_G4_SD_DATA3     : inout bit;
   GPP_G3_SD_DATA2     : inout bit;
   GPP_G2_SD_DATA1     : inout bit;
   GPP_G1_SD_DATA0     : inout bit;
   GPP_G0_SD_CMD       : inout bit;
   GPP_E9_USB_OC0B     : inout bit;
   GPP_E8_SATALEDB_SPI1_CS1B: inout bit;
   GPP_E7_CPU_GP1      : inout bit;
   GPP_E6              : inout bit;
   GPP_E5_DEVSLP1      : inout bit;
   GPP_E4_DEVSLP0      : inout bit;
   GPP_E3_CPU_GP0      : inout bit;
   GPP_E23_DDPA_CTRLDATA_BK4_SB: inout bit;
   GPP_E22_DDPA_CTRLCLK_PCIE_LN: inout bit;
   GPP_E21_DDP2_CTRLDATA_TBT_LS: inout bit;
   GPP_E20_DDP2_CTRLCLK_TBT_LSX: inout bit;
   GPP_E2_SPI1_IO3     : inout bit;
   GPP_E19_DDP1_CTRLDATA_TBT_LS: inout bit;
   GPP_E18_DDP1_CTRLCLK_TBT_LSX: inout bit;
   GPP_E17             : inout bit;
   GPP_E16_ISH_GP7     : inout bit;
   GPP_E15_ISH_GP6     : inout bit;
   GPP_E14_DPPE_HPDA_DISP_MISCA: inout bit;
   GPP_E13_SPI1_MOSI_BK3_SBK3: inout bit;
   GPP_E12_SPI1_MISO_BK2_SBK2: inout bit;
   GPP_E11_SPI1_CLK_BK1_SBK1: inout bit;
   GPP_E10_SPI1_CSB_BK0_SBK0: inout bit;
   GPP_E1_SPI1_IO2     : inout bit;
   GPP_E0_SATAXPCIE0_SATAGP0: inout bit;
   GPP_D9_ISH_SPI_CSB_DDP3_CTRL: inout bit;
   GPP_D8_SRCCLKREQ3B  : inout bit;
   GPP_D7_SRCCLKREQ2B  : inout bit;
   GPP_D6_SRCCLKREQ1B  : inout bit;
   GPP_D5_SRCCLKREQ0B  : inout bit;
   GPP_D4_IMGCLKOUT0   : inout bit;
   GPP_D3_ISH_GP3      : inout bit;
   GPP_D2_ISH_GP2      : inout bit;
   GPP_D19_I2S_MCLK    : inout bit;
   GPP_D18_ISH_GP5     : inout bit;
   GPP_D17_ISH_GP4     : inout bit;
   GPP_D16_ISH_UART0_CTSB_CNV_W: inout bit;
   GPP_D15_ISH_UART0_RTSB_GSPI2: inout bit;
   GPP_D14_ISH_UART0_TXD: inout bit;
   GPP_D13_ISH_UART0_RXD: inout bit;
   GPP_D12_ISH_SPI_MOSI_DDP4_CT: inout bit;
   GPP_D11_ISH_SPI_MISO_DDP4_CT: inout bit;
   GPP_D10_ISH_SPI_CLK_DDP3_CTR: inout bit;
   GPP_D1_ISH_GP1      : inout bit;
   GPP_D0_ISH_GP0      : inout bit;
   GPP_C9_UART0_TXD    : inout bit;
   GPP_C8_UART0_RXD    : inout bit;
   GPP_C7_SML1DATA_SUSACKB: inout bit;
   GPP_C6_SML1CLK_SUSWARNB_SUSP: inout bit;
   GPP_C5_SML0ALERTB   : inout bit;
   GPP_C4_SML0DATA     : inout bit;
   GPP_C3_SML0CLK      : inout bit;
   GPP_C23_UART2_CTSB  : inout bit;
   GPP_C22_UART2_RTSB  : inout bit;
   GPP_C21_UART2_TXD   : inout bit;
   GPP_C20_UART2_RXD   : inout bit;
   GPP_C2_SMBALERTB    : inout bit;
   GPP_C19_I2C1_SCL    : inout bit;
   GPP_C18_I2C1_SDA    : inout bit;
   GPP_C17_I2C0_SCL    : inout bit;
   GPP_C16_I2C0_SDA    : inout bit;
   GPP_C15_UART1_CTSB_ISH_UART1: inout bit;
   GPP_C14_UART1_RTSB_ISH_UART1: inout bit;
   GPP_C13_UART1_TXD_ISH_UART1: inout bit;
   GPP_C12_UART1_RXD_ISH_UART1: inout bit;
   GPP_C11_UART0_CTSB  : inout bit;
   GPP_C10_UART0_RTSB  : inout bit;
   GPP_C1_SMBDATA      : inout bit;
   GPP_C0_SMBCLK       : inout bit;
   GPP_B9_I2C5_SDA_ISH_I2C2_SDA: inout bit;
   GPP_B8_ISH_I2C1_SCL : inout bit;
   GPP_B7_ISH_I2C1_SDA : inout bit;
   GPP_B6_ISH_I2C0_SCL : inout bit;
   GPP_B5_ISH_I2C0_SDA : inout bit;
   GPP_B4_CPU_GP3      : inout bit;
   GPP_B3_CPU_GP2      : inout bit;
   GPP_B23_SML1ALERTB_PCHHOTB_G: inout bit;
   GPP_B22_GSPI1_MOSI  : inout bit;
   GPP_B21_GSPI1_MISO  : inout bit;
   GPP_B20_GSPI1_CLK   : inout bit;
   GPP_B2_VRALERTB     : inout bit;
   GPP_B19_GSPI1_CS0B  : inout bit;
   GPP_B18_GSPI0_MOSI  : inout bit;
   GPP_B17_GSPI0_MISO  : inout bit;
   GPP_B16_GSPI0_CLK   : inout bit;
   GPP_B15_GSPI0_CS0B  : inout bit;
   GPP_B14_SPKR_TIME_SYNC1_GSPI: inout bit;
   GPP_B13_PLTRSTB     : inout bit;
   GPP_B12_SLP_S0B     : inout bit;
   GPP_B11_PMCALERTB   : inout bit;
   GPP_B10_I2C5_SCL_ISH_I2C2_SC: inout bit;
   GPP_B1_CORE_VID1    : inout bit;
   GPP_B0_CORE_VID0    : inout bit;
   GPP_A9_I2S2_TXD_MODEM_CLKREQ: inout bit;
   GPP_A8_I2S2_SFRM_CNV_RF_RESE: inout bit;
   GPP_A7_I2S2_SCLK    : inout bit;
   GPP_A6_ESPI_RESETB  : inout bit;
   GPP_A5_ESPI_CLK     : inout bit;
   GPP_A4_ESPI_CSB     : inout bit;
   GPP_A3_ESPI_IO3     : inout bit;
   GPP_A23_I2S1_SCLK   : inout bit;
   GPP_A22             : inout bit;
   GPP_A21             : inout bit;
   GPP_A20_DDSP_HPD2_DISP_MISC2: inout bit;
   GPP_A2_ESPI_IO2     : inout bit;
   GPP_A19_DDSP_HPD1_DISP_MISC1: inout bit;
   GPP_A18_DDSP_HPDB_DISP_MISCB: inout bit;
   GPP_A17_DISP_MISCC  : inout bit;
   GPP_A16_USB_OC3B    : inout bit;
   GPP_A15_USB_OC2B_DDSP_HPD4_D: inout bit;
   GPP_A14_USB_OC1B_DDSP_HPD3_D: inout bit;
   GPP_A13_SATAXPCIE2_SATAGP2: inout bit;
   GPP_A12_SATAXPCIE1_SATAGP1: inout bit;
   GPP_A11_DEVSLP2     : inout bit;
   GPP_A10_I2S2_RXD    : inout bit;
   GPP_A1_ESPI_IO1     : inout bit;
   GPP_A0_ESPI_IO0     : inout bit;
   GPP_S7_SNDW4_DATA_DMIC_DATA0: inout bit;
   GPP_S6_SNDW4_CLK_DMIC_CLK0: inout bit;
   GPP_S5_SNDW3_DATA_DMIC_DATA1: inout bit;
   GPP_S4_SNDW3_CLK_DMIC_CLK1: inout bit;
   GPP_S3_SNDW2_DATA   : inout bit;
   GPP_S2_SNDW2_CLK    : inout bit;
   GPP_S1_SNDW1_DATA   : inout bit;
   GPP_S0_SNDW1_CLK    : inout bit;
   GPP_R7_I2S1_RXD     : inout bit;
   GPP_R6_I2S1_TXD     : inout bit;
   GPP_R5_HDA_SDI1_I2S1_SFRM: inout bit;
   GPP_R4_HDA_RSTB     : inout bit;
   GPP_R3_HDA_SDI0_I2S0_RXD: inout bit;
   GPP_R2_HDA_SDO_I2S0_TXD: inout bit;
   GPP_R1_HDA_SYNC_I2S0_SFRM: inout bit;
   GPP_R0_HDA_BCLK_I2S0_SCLK: inout bit;
   GPP_F9_EMMC_DATA1   : inout bit;
   GPP_F8_EMMC_DATA0   : inout bit;
   GPP_F7_EMMC_CMD     : inout bit;
   GPP_F6_CNV_PA_BLANKING: inout bit;
   GPP_F5_MODEM_CLKREQ : inout bit;
   GPP_F4_CNV_RF_RESETB: inout bit;
   GPP_F3_CNV_RGI_RSP_UART0_CTS: inout bit;
   GPP_F2_CNV_RGI_DT_UART0_TXD: inout bit;
   GPP_F19_A4WP_PRESENT: inout bit;
   GPP_F18_EMMC_RESETB : inout bit;
   GPP_F17_EMMC_CLK    : inout bit;
   GPP_F16_EMMC_RCLK   : inout bit;
   GPP_F15_EMMC_DATA7  : inout bit;
   GPP_F14_EMMC_DATA6  : inout bit;
   GPP_F13_EMMC_DATA5  : inout bit;
   GPP_F12_EMMC_DATA4  : inout bit;
   GPP_F11_EMMC_DATA3  : inout bit;
   GPP_F10_EMMC_DATA2  : inout bit;
   GPP_F1_CNV_BRI_RSP_UART0_RXD: inout bit;
   GPP_F0_CNV_BRI_DT_UART0_RTSB: inout bit;
   GPD9_SPL_WLANB      : inout bit;
   GPD8_SUSCLK         : inout bit;
   GPD7                : inout bit;
   GPD6_SLP_AB         : inout bit;
   GPD5_SLP_S4B        : inout bit;
   GPD4_SLP_S3B        : inout bit;
   GPD3_PWRBTNB        : inout bit;
   GPD2_LAN_WAKEB      : inout bit;
   GPD11_LANPHYPC_DSWLDO_MON: inout bit;
   GPD10_SLP_S5B       : inout bit;
   GPD1_ACPRESENT      : inout bit;
   GPD0_BATLOWB        : inout bit;
   IST_TRIG_1          : linkage bit;
   IST_TRIG_0          : linkage bit;
   IST_TP_1            : linkage bit;
   IST_TP_0            : linkage bit;
   EMMC_RCOMP          : linkage bit;
   DSW_PWROK           : linkage bit;
   DRAM_RESETB         : inout bit;
   DISP_RCOMP          : linkage bit;
   DISP_UTILS          : linkage bit;
   DDIB_TXP_3          : linkage bit;
   DDIB_TXP_2          : linkage bit;
   DDIB_TXP_1          : linkage bit;
   DDIB_TXP_0          : linkage bit;
   DDIB_TXN_3          : linkage bit;
   DDIB_TXN_2          : linkage bit;
   DDIB_TXN_1          : linkage bit;
   DDIB_TXN_0          : linkage bit;
   DDIB_AUX_P          : linkage bit;
   DDIB_AUX_N          : linkage bit;
   DDIA_TXP_3          : linkage bit;
   DDIA_TXP_2          : linkage bit;
   DDIA_TXP_1          : linkage bit;
   DDIA_TXP_0          : linkage bit;
   DDIA_TXN_3          : linkage bit;
   DDIA_TXN_2          : linkage bit;
   DDIA_TXN_1          : linkage bit;
   DDIA_TXN_0          : linkage bit;
   DDIA_AUX_P          : linkage bit;
   DDIA_AUX_N          : linkage bit;
   DBG_PMODE           : linkage bit;
   CSI_H_DP_3_CSI_G_CLK_P: linkage bit;
   CSI_H_DN_3_CSI_G_CLK_N: linkage bit;
   CSI_H_DP_2_CSI_G_DP_0: linkage bit;
   CSI_H_DN_2_CSI_G_DN_0: linkage bit;
   CSI_H_DP_1          : linkage bit;
   CSI_H_DN_1          : linkage bit;
   CSI_H_DP_0          : linkage bit;
   CSI_H_DN_0          : linkage bit;
   CSI_H_CLK_P         : linkage bit;
   CSI_H_CLK_N         : linkage bit;
   CSI_F_DP_1          : linkage bit;
   CSI_F_DN_1          : linkage bit;
   CSI_F_DP_0          : linkage bit;
   CSI_F_DN_0          : linkage bit;
   CSI_F_CLK_P         : linkage bit;
   CSI_F_CLK_N         : linkage bit;
   CSI_E_DP_1          : linkage bit;
   CSI_E_DN_1          : linkage bit;
   CSI_E_DP_0          : linkage bit;
   CSI_E_DN_0          : linkage bit;
   CSI_E_CLK_P         : linkage bit;
   CSI_E_CLK_N         : linkage bit;
   CSI_D_DP_3_CSI_C_CLK_P: linkage bit;
   CSI_D_DN_3_CSI_C_CLK_N: linkage bit;
   CSI_D_DP_2_CSI_C_DP_0: linkage bit;
   CSI_D_DN_2_CSI_C_DN_0: linkage bit;
   CSI_D_DP_1          : linkage bit;
   CSI_D_DN_1          : linkage bit;
   CSI_D_DP_0          : linkage bit;
   CSI_D_DN_0          : linkage bit;
   CSI_D_CLK_P         : linkage bit;
   CSI_D_CLK_N         : linkage bit;
   PROCPWRGD           : inout bit;
   PROC_POPIRCOMP      : linkage bit;
   PROC_TRSTB          : linkage bit;
   PROC_TMS            : linkage bit;
   PROC_TDO            : linkage bit;
   PROC_TDI            : linkage bit;
   PROC_TCK            : linkage bit;
   CNV_WT_RCOMP        : linkage bit;
   CNV_WT_D1P          : out bit;
   CNV_WT_D1N          : out bit;
   CNV_WT_D0P          : out bit;
   CNV_WT_D0N          : out bit;
   CNV_WT_CLKP         : out bit;
   CNV_WT_CLKN         : out bit;
   CNV_WR_D1P          : in bit;
   CNV_WR_D1N          : in bit;
   CNV_WR_D0P          : in bit;
   CNV_WR_D0N          : in bit;
   CNV_WR_CLKP         : in bit;
   CNV_WR_CLKN         : in bit;
   CLKOUT_PCIE_P5      : out bit;
   CLKOUT_PCIE_P4      : out bit;
   CLKOUT_PCIE_P3      : out bit;
   CLKOUT_PCIE_P2      : out bit;
   CLKOUT_PCIE_P1      : out bit;
   CLKOUT_PCIE_P0      : out bit;
   CLKOUT_PCIE_N5      : out bit;
   CLKOUT_PCIE_N4      : out bit;
   CLKOUT_PCIE_N3      : out bit;
   CLKOUT_PCIE_N2      : out bit;
   CLKOUT_PCIE_N1      : out bit;
   CLKOUT_PCIE_N0      : out bit;
   XCLK_BIASREF        : linkage bit;
   CATERRB             : linkage bit;
   EDP_BKLTEN          : linkage bit;
   EDP_BKLTCTL         : linkage bit;
   DDRD_DQ3_7_DDR1_DQ7_7: linkage bit;
   DDRD_DQ3_6_DDR1_DQ7_6: linkage bit;
   DDRD_DQ3_5_DDR1_DQ7_5: linkage bit;
   DDRD_DQ3_4_DDR1_DQ7_4: linkage bit;
   DDRD_DQ3_3_DDR1_DQ7_3: linkage bit;
   DDRD_DQ3_2_DDR1_DQ7_2: linkage bit;
   DDRD_DQ3_1_DDR1_DQ7_1: linkage bit;
   DDRD_DQ3_0_DDR1_DQ7_0: linkage bit;
   DDRD_DQ1_7_DDR1_DQ5_7: linkage bit;
   DDRD_DQ1_6_DDR1_DQ5_6: linkage bit;
   DDRD_DQ1_5_DDR1_DQ5_5: linkage bit;
   DDRD_DQ1_4_DDR1_DQ5_4: linkage bit;
   DDRD_DQ1_3_DDR1_DQ5_3: linkage bit;
   DDRD_DQ1_2_DDR1_DQ5_2: linkage bit;
   DDRD_DQ1_1_DDR1_DQ5_1: linkage bit;
   DDRD_DQ1_0_DDR1_DQ5_0: linkage bit;
   DDRC_DQ3_7_DDR1_DQ3_7: linkage bit;
   DDRC_DQ3_6_DDR1_DQ3_6: linkage bit;
   DDRC_DQ3_5_DDR1_DQ3_5: linkage bit;
   DDRC_DQ3_4_DDR1_DQ3_4: linkage bit;
   DDRC_DQ3_3_DDR1_DQ3_3: linkage bit;
   DDRC_DQ3_2_DDR1_DQ3_2: linkage bit;
   DDRC_DQ3_1_DDR1_DQ3_1: linkage bit;
   DDRC_DQ3_0_DDR1_DQ3_0: linkage bit;
   DDRC_DQ1_7_DDR1_DQ1_7: linkage bit;
   DDRC_DQ1_6_DDR1_DQ1_6: linkage bit;
   DDRC_DQ1_5_DDR1_DQ1_5: linkage bit;
   DDRC_DQ1_4_DDR1_DQ1_4: linkage bit;
   DDRC_DQ1_3_DDR1_DQ1_3: linkage bit;
   DDRC_DQ1_2_DDR1_DQ1_2: linkage bit;
   DDRC_DQ1_1_DDR1_DQ1_1: linkage bit;
   DDRC_DQ1_0_DDR1_DQ1_0: linkage bit;
   DDRB_DQ3_7_DDR0_DQ7_7: linkage bit;
   DDRB_DQ3_6_DDR0_DQ7_6: linkage bit;
   DDRB_DQ3_5_DDR0_DQ7_5: linkage bit;
   DDRB_DQ3_4_DDR0_DQ7_4: linkage bit;
   DDRB_DQ3_3_DDR0_DQ7_3: linkage bit;
   DDRB_DQ3_2_DDR0_DQ7_2: linkage bit;
   DDRB_DQ3_1_DDR0_DQ7_1: linkage bit;
   DDRB_DQ3_0_DDR0_DQ7_0: linkage bit;
   DDRB_DQ1_7_DDR0_DQ5_7: linkage bit;
   DDRB_DQ1_6_DDR0_DQ5_6: linkage bit;
   DDRB_DQ1_5_DDR0_DQ5_5: linkage bit;
   DDRB_DQ1_4_DDR0_DQ5_4: linkage bit;
   DDRB_DQ1_3_DDR0_DQ5_3: linkage bit;
   DDRB_DQ1_2_DDR0_DQ5_2: linkage bit;
   DDRB_DQ1_1_DDR0_DQ5_1: linkage bit;
   DDRB_DQ1_0_DDR0_DQ5_0: linkage bit;
   DDRA_DQ3_7_DDR0_DQ3_7: linkage bit;
   DDRA_DQ3_6_DDR0_DQ3_6: linkage bit;
   DDRA_DQ3_5_DDR0_DQ3_5: linkage bit;
   DDRA_DQ3_4_DDR0_DQ3_4: linkage bit;
   DDRA_DQ3_3_DDR0_DQ3_3: linkage bit;
   DDRA_DQ3_2_DDR0_DQ3_2: linkage bit;
   DDRA_DQ3_1_DDR0_DQ3_1: linkage bit;
   DDRA_DQ3_0_DDR0_DQ3_0: linkage bit;
   DDRA_DQ1_7_DDR0_DQ1_7: linkage bit;
   DDRA_DQ1_6_DDR0_DQ1_6: linkage bit;
   DDRA_DQ1_5_DDR0_DQ1_5: linkage bit;
   DDRA_DQ1_4_DDR0_DQ1_4: linkage bit;
   DDRA_DQ1_3_DDR0_DQ1_3: linkage bit;
   DDRA_DQ1_2_DDR0_DQ1_2: linkage bit;
   DDRA_DQ1_1_DDR0_DQ1_1: linkage bit;
   DDRA_DQ1_0_DDR0_DQ1_0: linkage bit;
   DDRD_DQ2_7_DDR1_DQ6_7: linkage bit;
   DDRD_DQ2_6_DDR1_DQ6_6: linkage bit;
   DDRD_DQ2_5_DDR1_DQ6_5: linkage bit;
   DDRD_DQ2_4_DDR1_DQ6_4: linkage bit;
   DDRD_DQ2_3_DDR1_DQ6_3: linkage bit;
   DDRD_DQ2_2_DDR1_DQ6_2: linkage bit;
   DDRD_DQ2_1_DDR1_DQ6_1: linkage bit;
   DDRD_DQ2_0_DDR1_DQ6_0: linkage bit;
   DDRD_DQ0_7_DDR1_DQ4_7: linkage bit;
   DDRD_DQ0_6_DDR1_DQ4_6: linkage bit;
   DDRD_DQ0_5_DDR1_DQ4_5: linkage bit;
   DDRD_DQ0_4_DDR1_DQ4_4: linkage bit;
   DDRD_DQ0_3_DDR1_DQ4_3: linkage bit;
   DDRD_DQ0_2_DDR1_DQ4_2: linkage bit;
   DDRD_DQ0_1_DDR1_DQ4_1: linkage bit;
   DDRD_DQ0_0_DDR1_DQ4_0: linkage bit;
   DDRC_DQ2_7_DDR1_DQ2_7: linkage bit;
   DDRC_DQ2_6_DDR1_DQ2_6: linkage bit;
   DDRC_DQ2_5_DDR1_DQ2_5: linkage bit;
   DDRC_DQ2_4_DDR1_DQ2_4: linkage bit;
   DDRC_DQ2_3_DDR1_DQ2_3: linkage bit;
   DDRC_DQ2_2_DDR1_DQ2_2: linkage bit;
   DDRC_DQ2_1_DDR1_DQ2_1: linkage bit;
   DDRC_DQ2_0_DDR1_DQ2_0: linkage bit;
   DDRC_DQ0_7_DDR1_DQ0_7: linkage bit;
   DDRC_DQ0_6_DDR1_DQ0_6: linkage bit;
   DDRC_DQ0_5_DDR1_DQ0_5: linkage bit;
   DDRC_DQ0_4_DDR1_DQ0_4: linkage bit;
   DDRC_DQ0_3_DDR1_DQ0_3: linkage bit;
   DDRC_DQ0_2_DDR1_DQ0_2: linkage bit;
   DDRC_DQ0_1_DDR1_DQ0_1: linkage bit;
   DDRC_DQ0_0_DDR1_DQ0_0: linkage bit;
   DDRB_DQ2_7_DDR0_DQ6_7: linkage bit;
   DDRB_DQ2_6_DDR0_DQ6_6: linkage bit;
   DDRB_DQ2_5_DDR0_DQ6_5: linkage bit;
   DDRB_DQ2_4_DDR0_DQ6_4: linkage bit;
   DDRB_DQ2_3_DDR0_DQ6_3: linkage bit;
   DDRB_DQ2_2_DDR0_DQ6_2: linkage bit;
   DDRB_DQ2_1_DDR0_DQ6_1: linkage bit;
   DDRB_DQ2_0_DDR0_DQ6_0: linkage bit;
   DDRB_DQ0_7_DDR0_DQ4_7: linkage bit;
   DDRB_DQ0_6_DDR0_DQ4_6: linkage bit;
   DDRB_DQ0_5_DDR0_DQ4_5: linkage bit;
   DDRB_DQ0_4_DDR0_DQ4_4: linkage bit;
   DDRB_DQ0_3_DDR0_DQ4_3: linkage bit;
   DDRB_DQ0_2_DDR0_DQ4_2: linkage bit;
   DDRB_DQ0_1_DDR0_DQ4_1: linkage bit;
   DDRB_DQ0_0_DDR0_DQ4_0: linkage bit;
   DDRA_DQ2_7_DDR0_DQ2_7: linkage bit;
   DDRA_DQ2_6_DDR0_DQ2_6: linkage bit;
   DDRA_DQ2_5_DDR0_DQ2_5: linkage bit;
   DDRA_DQ2_4_DDR0_DQ2_4: linkage bit;
   DDRA_DQ2_3_DDR0_DQ2_3: linkage bit;
   DDRA_DQ2_2_DDR0_DQ2_2: linkage bit;
   DDRA_DQ2_1_DDR0_DQ2_1: linkage bit;
   DDRA_DQ2_0_DDR0_DQ2_0: linkage bit;
   DDRA_DQ0_7_DDR0_DQ0_7: linkage bit;
   DDRA_DQ0_6_DDR0_DQ0_6: linkage bit;
   DDRA_DQ0_5_DDR0_DQ0_5: linkage bit;
   DDRA_DQ0_4_DDR0_DQ0_4: linkage bit;
   DDRA_DQ0_3_DDR0_DQ0_3: linkage bit;
   DDRA_DQ0_2_DDR0_DQ0_2: linkage bit;
   DDRA_DQ0_1_DDR0_DQ0_1: linkage bit;
   DDRA_DQ0_0_DDR0_DQ0_0: linkage bit;
   DDRD_DQSP_3_DDR1_DQSP_7: linkage bit;
   DDRD_DQSP_1_DDR1_DQSP_5: linkage bit;
   DDRC_DQSP_3_DDR1_DQSP_3: linkage bit;
   DDRC_DQSP_1_DDR1_DQSP_1: linkage bit;
   DDRB_DQSP_3_DDR0_DQSP_7: linkage bit;
   DDRB_DQSP_1_DDR0_DQSP_5: linkage bit;
   DDRA_DQSP_3_DDR0_DQSP_3: linkage bit;
   DDRA_DQSP_1_DDR0_DQSP_1: linkage bit;
   DDRD_DQSP_2_DDR1_DQSP_6: linkage bit;
   DDRD_DQSP_0_DDR1_DQSP_4: linkage bit;
   DDRC_DQSP_2_DDR1_DQSP_2: linkage bit;
   DDRC_DQSP_0_DDR1_DQSP_0: linkage bit;
   DDRB_DQSP_2_DDR0_DQSP_6: linkage bit;
   DDRB_DQSP_0_DDR0_DQSP_4: linkage bit;
   DDRA_DQSP_2_DDR0_DQSP_2: linkage bit;
   DDRA_DQSP_0_DDR0_DQSP_0: linkage bit;
   DDRD_DQSN_3_DDR1_DQSN_7: linkage bit;
   DDRD_DQSN_1_DDR1_DQSN_5: linkage bit;
   DDRC_DQSN_3_DDR1_DQSN_3: linkage bit;
   DDRC_DQSN_1_DDR1_DQSN_1: linkage bit;
   DDRB_DQSN_3_DDR0_DQSN_7: linkage bit;
   DDRB_DQSN_1_DDR0_DQSN_5: linkage bit;
   DDRA_DQSN_3_DDR0_DQSN_3: linkage bit;
   DDRA_DQSN_1_DDR0_DQSN_1: linkage bit;
   DDRD_DQSN_2_DDR1_DQSN_6: linkage bit;
   DDRD_DQSN_0_DDR1_DQSN_4: linkage bit;
   DDRC_DQSN_2_DDR1_DQSN_2: linkage bit;
   DDRC_DQSN_0_DDR1_DQSN_0: linkage bit;
   DDRB_DQSN_2_DDR0_DQSN_6: linkage bit;
   DDRB_DQSN_0_DDR0_DQSN_4: linkage bit;
   DDRA_DQSN_2_DDR0_DQSN_2: linkage bit;
   DDRA_DQSN_0_DDR0_DQSN_0: linkage bit;
   NC_DDR0_PAR         : linkage bit;
   NC_DDR0_ALERTB      : linkage bit;
   NC_DDR0_ACTB        : linkage bit;
   DDRB_CKE0_NC        : linkage bit;
   DDRA_CKE1_NC        : linkage bit;
   DDRB_CKE1_DDR0_CKE1 : linkage bit;
   DDRA_CKE0_DDR0_CKE0 : linkage bit;
   NC_DDR0_ODT_1       : linkage bit;
   NC_DDR0_ODT_0       : linkage bit;
   DDRB_CLK_P_DDR0_CLK_P_1: linkage bit;
   DDRA_CLK_P_DDR0_CLK_P_0: linkage bit;
   DDRB_CLK_N_DDR0_CLK_N_1: linkage bit;
   DDRA_CLK_N_DDR0_CLK_N_0: linkage bit;
   DDRB_CS_0_NC        : linkage bit;
   DDRA_CS_1_NC        : linkage bit;
   DDRB_CS_1_DDR0_CSB_1: linkage bit;
   DDRA_CS_0_DDR0_CSB_0: linkage bit;
   NC_DDR0_MA0         : linkage bit;
   NC_DDR0_MA1         : linkage bit;
   DDRB_CA5_DDR0_MA2   : linkage bit;
   NC_DDR0_MA3         : linkage bit;
   NC_DDR0_MA4         : linkage bit;
   DDRA_CA0_DDR0_MA5   : linkage bit;
   DDRA_CA2_DDR0_MA6   : linkage bit;
   DDRA_CA4_DDR0_MA7   : linkage bit;
   DDRA_CA3_DDR0_MA8   : linkage bit;
   DDRA_CA1_DDR0_MA9   : linkage bit;
   NC_DDR0_MA10        : linkage bit;
   NC_DDR0_MA11        : linkage bit;
   NC_DDR0_MA12        : linkage bit;
   DDRB_CA0_DDR0_MA13  : linkage bit;
   DDRB_CA2_DDR0_MA14WEB: linkage bit;
   DDRB_CA1_DDR0_MA15CASB: linkage bit;
   DDRB_CA3_DDR0_MA16RASB: linkage bit;
   DDRB_CA4_DDR0_BA0   : linkage bit;
   NC_DDR0_BA1         : linkage bit;
   DDRA_CA5_DDR0_BG0   : linkage bit;
   NC_DDR0_BG1         : linkage bit;
   NC_DDR1_PAR         : linkage bit;
   NC_DDR1_ALERTB      : linkage bit;
   NC_DDR1_ACTB        : linkage bit;
   DDRD_CKE0_NC        : linkage bit;
   DDRC_CKE1_NC        : linkage bit;
   DDRD_CKE1_DDR1_CKE1 : linkage bit;
   DDRC_CKE0_DDR1_CKE0 : linkage bit;
   NC_DDR1_ODT_1       : linkage bit;
   NC_DDR1_ODT_0       : linkage bit;
   DDRD_CLK_P_DDR1_CLK_P_1: linkage bit;
   DDRC_CLK_P_DDR1_CLK_P_0: linkage bit;
   DDRD_CLK_N_DDR1_CLK_N_1: linkage bit;
   DDRC_CLK_N_DDR1_CLK_N_0: linkage bit;
   DDRD_CS_0_NC        : linkage bit;
   DDRC_CS_1_NC        : linkage bit;
   DDRD_CS_1_DDR1_CSB_1: linkage bit;
   DDRC_CS_0_DDR1_CSB_0: linkage bit;
   NC_DDR1_MA0         : linkage bit;
   NC_DDR1_MA1         : linkage bit;
   DDRD_CA5_DDR1_MA2   : linkage bit;
   NC_DDR1_MA3         : linkage bit;
   NC_DDR1_MA4         : linkage bit;
   DDRC_CA0_DDR1_MA5   : linkage bit;
   DDRC_CA2_DDR1_MA6   : linkage bit;
   DDRC_CA4_DDR1_MA7   : linkage bit;
   DDRC_CA3_DDR1_MA8   : linkage bit;
   DDRC_CA1_DDR1_MA9   : linkage bit;
   NC_DDR1_MA10        : linkage bit;
   NC_DDR1_MA11        : linkage bit;
   NC_DDR1_MA12        : linkage bit;
   DDRD_CA0_DDR1_MA13  : linkage bit;
   DDRD_CA2_DDR1_MA14WEB: linkage bit;
   DDRD_CA1_DDR1_MA15CASB: linkage bit;
   DDRD_CA3_DDR1_MA16RASB: linkage bit;
   DDRD_CA4_DDR1_BA0   : linkage bit;
   NC_DDR1_BA1         : linkage bit;
   DDRC_CA5_DDR1_BG0   : linkage bit;
   NC_DDR1_BG1         : linkage bit;
   DDR_VTT_CTL         : linkage bit;
   DDR1_VREF_CA        : linkage bit;
   DDR0_VREF_CA        : linkage bit;
   DDR_RCOMP_2         : linkage bit;
   DDR_RCOMP_1         : linkage bit;
   DDR_RCOMP_0         : linkage bit
    );

use STD_1149_1_2001.all;
use STD_1149_6_2003.all;

attribute COMPONENT_CONFORMANCE of icp_u42_a0 : entity is "STD_1149_1_2001";

attribute PIN_MAP of icp_u42_a0 : entity is PHYSICAL_PIN_MAP;

constant bga : PIN_MAP_STRING :=
" XTAL_OUT            :  DU8, " &
" XTAL_IN             :  DW8, " &
" WAKEB               : DL45, " &
" VSSIN_SENSE         :  G17, " &
" VSS                 : (A11,A17,A3,A31,A34,A36,A39,A42,A44,A46,A48,A49,AA45,AA47,AB11,AB3,AB38,AB39,AB41,AB42,AB43,AB5,AB6,AC45,AC49,AD10,AD11,AD34,AD37,AE6,AF37,AF45,AF47,AG1,AG11,AG3,AG38,AG39,AG41,AG42,AG43,AG5,AG9,AH2,AH37,AH45,AH49,AJ2,AJ3,AK37,AL2,AL45,AL47,AL6,AM2,AM37,AN2,AN38,AN39,AN41,AN42,AN43,AN45,AN49,AN6,AR1,AR11,AR2,AR3,AR7,AR9,AT3,AT45,AT47,AT5,AT6,AT7,AU37,AV11,AV3,AV38,AV39,AV41,AV42,AV43,AV45,AV49,AV7,AY3,AY7,B17,B2,B21,B24,B3,B31,B48,BA1,BA2,BA45,BA47,BB11,BB3,BB7,BC37,BD3,BD38,BD39,BD41,BD42,BD43,BD45,BD49,BD5,BD6,BD7,BE1,BE2,BF3,BF45,BF47,BF7,BG3,BG41,BG7,BH37,BJ1,BJ2,BJ3,BJ41,BJ43,BJ45,BJ49,BJ7,BM11,BM3,BM45,BM47,BM5,BM6,BM7,BP1,BP2,BP3,BP43,BP7,BR45,BR49,BT3,BT39,BT41,BT42,BT43,BT7,BU45,BU47,BV1,BV11,BV2,BV3,BV7,BW3,BW37,BW5,BW6,BW7,BY37,BY45,BY49,C11,C13,C14,C17,C21,C24,C31,C34,C39,C48,C49,C6,CA3,CA38,CA41,CA42,CA43,CA7,CB37,CB45,CB47,CC3,CC7,CE37,CE45,CE49,CE9,CG37,CG39,CG43,CG45,CG47,CG9,CH3,CH5,CJ37,CJ42,CJ9,CK45,CK49,CK9,CL37,CL42,CL49,CM45,CM47,CM9,CN3,CN37,CN39,CN5,CP9,CR32,CR37,CR45,CR49,CT37,CT39,CT42,CT9,CU45,CU47,CU49,CV3,CV34,CV35,CV5,CV9,CY41,CY45,CY49,CY9,D13,D17,D31,D44,D49,DA10,DA33,DA9,DB32,DB35,DB38,DB45,DB47,DB49,DC3,DC49,DC5,DC6,DD37,DD42,DE10,DE13,DE15,DE17,DE18,DE20,DE22,DE23,DE26,DE28,DE29,DE33,DE45,DE6,DF13,DF22,DF28,DF33,DF35,DF39,DG10,DG12,DG13,DG15,DG22,DG23,DG47,DG6,DH1,DH3,DH45,DH5,DJ19,DJ21,DJ27,DJ31,DJ33,DJ36,DJ42,DK3,DK4,DK49,DK6,DK8,DL10,DL13,DL44,DL47,DM47,DN15,DN19,DN24,DN31,DN36,DN42,DP45,DR49,DT1,DT10,DT15,DT20,DT27,DT3,DT32,DT37,DT42,DT49,DT6,DT7,DT8,DU1,DU10,DU15,DU2,DU20,DU27,DU32,DU37,DU48,DU49,DU7,DV2,DV44,DV48,DV8,DW1,DW10,DW2,DW20,DW27,DW44,DW46,DW48,DW49,DW7,E11,E34,E36,E39,E42,E6,F11,F31,F45,F47,F8,G21,G24,G3,G31,G36,G49,G5,H17,H21,H24,H31,H33,H36,H45,H49,J10,J13,J16,J36,J6,K11,K33,K8,L36,L39,L41,L42,L43,L45,L47,M10,M3,M36,M5,N45,N49,P11,P41,P8,R3,R37,T11,T36,T41,T43,T45,T47,U3,U37,U5,V11,V36,V45,V49,V9,W37,Y36,Y38,Y43,Y9,DU47,K15,J15,A16,C16), " &
" VIDSOUT             :   H3, " &
" VIDSCK              :   H2, " &
" VIDALERTB           :   H1, " &
" EDP_VDDEN           : DN21, " &
" VCCSTPWRGOOD_TCSS   :  CE3, " &
" VCCSTG_OUT_LGC      :   E5, " &
" VCCSTG_OUT          : (F33,G33,AB34,U35,T34,V34,R35), " &
" VCCSTG              :  BY1, " &
" VCCST_OVERRIDE      :  CE4, " &
" VCCST_PWRGD         :  CF2, " &
" VCCST               :  CB1, " &
" VCCPLL_OC           : (CG38,CG41,CG42,CG49), " &
" VCCPLL              : (CD2,CD1), " &
" VCCSPI              : DB34, " &
" VCCRTC              : DG33, " &
" VCCPRIM_1P05        : (DF31,DF29,DG29,DG31), " &
" VCCPRIM_3P3         : (DF23,DG26,DG28,DC33), " &
" VCCPRIM_1P8         : (DF15,DF17,DF18,DF20,DF34,DG17,DG18,DG20,DD35), " &
" VCCPGPPR            : DF26, " &
" VCCDSW_3P3          : DE31, " &
" VCCLDOSTD_0P85      : DW37, " &
" VCCIO_OUT           :  AD7, " &
" VCCIN_SENSE         :  F17, " &
" VCCIN_AUX_VSSSENSE  :  BD9, " &
" VCCIN_AUX_VCCSENSE  :  BF9, " &
" VCCIN_AUX           : (AH1,AJ1,AL1,AM1,AN1,AT11,AT9,AU10,AV9,AW10,AY11,AY9,BA10,BB9,CH1,CK11,CL10,CM11,CN1,CN10,CP11,CR10,CT11,CU10,CV1,CV11,CW10,CY11,DC1,DC11,DE12,DF12,P13,R12,T13,U12), " &
" VCCIN               : (A19,A21,A23,A24,A27,A29,AA12,AB1,AB13,AC12,B19,B23,B27,B29,BN10,BP11,BP9,BR10,BT11,BT9,BU10,BV36,BV9,BW10,BW36,BW9,BY10,C19,C23,C27,C29,CA36,CA9,CB10,CC11,CC36,CC9,CD10,CE11,CE34,CE35,CF10,CF33,CG11,CG34,CG35,CH10,CJ11,CJ34,CJ35,CK10,CL34,CL35,CN34,CN35,CP33,CR34,CR35,CT33,CT34,CT35,CU33,D19,D21,D23,D24,D27,D29,F19,F21,F23,F24,F27,F29,G1,G19,G23,G27,G29,H19,H23,H27,H29,J18,J20,J22,J23,J26,J28,J30,J32,K17,K19,K21,K23,K24,K27,K29,K31,M1,U1,V13,W12,Y13), " &
" RSVD                : (Y34,AA35,W35,B33,A33,D1,BM36,AP10,BP36,AR10,DT2,DP3,AN7,AN9,CP5,CP3,DK15,DK31,DJ34,K13,H34,L13,D33,DW42,DU42,DK40,DJ40,D4,H5,AE11,AF10,G34,C33,DF37,DB37,CY35,CV37,CY37,DR5,DP5,BL10,BJ11,BG11,AL11,CK33,CG32,BP41,M34,M13,AJ11,AN11,CJ32,L34,Y11,F15,G15,A14,E16,D14,J3,A5,E1,C1,B14,A4,C2,M38), " &
" VCCDSW_1P05         : DD34, " &
" VCCDPHY_1P24        : DW32, " &
" VDDQ                : (AA37,AA49,AB36,AC35,AC37,AD35,AD36,AE36,AF49,AG36,AJ36,AL36,AL49,AN36,AP37,AR36,AR37,AT36,AT49,AV36,AW37,AY36,BA37,BA49,BB36,BD36,BE37,BF36,BF37,BF49,BG36,BJ36,BL37,BM49,BN37,BP38,BP39,BR37,BT38,BU37,BU49,CA39,CB49,L38,L49,N36,T49), " &
" VCCA_CLKLDO_1P8     : DW15, " &
" VCC1P8A             : (BG9,BJ9,BM9,BW1,BW2), " &
" VCC1P05             : (BY2,CB2,CC1), " &
" VCC_VNNEXT_1P05     : CY34, " &
" VCC_V1P05EXT_1P05   : DJ15, " &
" RSVD_TP             : (DP1,DP2,DL8,AV2,AU2,AT1,AU1,AT2,AV1,DV4,DW4,CA11,BW11,DW6,DV6,CN32,CL32,DA11,BH10,AM10,BC10,CH33,AH10,BT36,AK10,N34,J34,P10,R1,CV32,CT32,DH49,DV3,DW3,B47,A47), " &
" USB2P_9             :  DL1, " &
" USB2P_8             :  DP6, " &
" USB2P_7             : DJ13, " &
" USB2P_6             : DN11, " &
" USB2P_5             :  DL3, " &
" USB2P_4             : DJ10, " &
" USB2P_3             : DN13, " &
" USB2P_2             : DJ11, " &
" USB2P_10            : DN10, " &
" USB2P_1             :  DP8, " &
" USB2N_9             :  DL2, " &
" USB2N_8             :  DN6, " &
" USB2N_7             : DK13, " &
" USB2N_6             : DP11, " &
" USB2N_5             :  DL5, " &
" USB2N_4             : DK10, " &
" USB2N_3             : DP13, " &
" USB2N_2             : DK11, " &
" USB2N_10            : DP10, " &
" USB2N_1             :  DN8, " &
" USB_VBUSSENSE       : DL11, " &
" USB_ID              :  DL6, " &
" USB2_COMP           :  DN5, " &
" RSVD_BSCAN          :  CD3, " &
" THRMTRIPB           :   E3, " &
" TC_RCOMP_P          :  AY2, " &
" TC_RCOMP_N          :  AY1, " &
" TCP3_TXRX_P1        :  BT1, " &
" TCP3_TXRX_P0        :  BR2, " &
" TCP3_TXRX_N1        :  BT2, " &
" TCP3_TXRX_N0        :  BR1, " &
" TCP3_TX_P1          :  BV6, " &
" TCP3_TX_P0          :  BP5, " &
" TCP3_TX_N1          :  BV5, " &
" TCP3_TX_N0          :  BP6, " &
" TCP3_AUX_P          :  BT5, " &
" TCP3_AUX_N          :  BT6, " &
" TCP2_TXRX_P1        :  BM1, " &
" TCP2_TXRX_P0        :  BL2, " &
" TCP2_TXRX_N1        :  BM2, " &
" TCP2_TXRX_N0        :  BL1, " &
" TCP2_TX_P1          :  BJ6, " &
" TCP2_TX_P0          :  BF5, " &
" TCP2_TX_N1          :  BJ5, " &
" TCP2_TX_N0          :  BF6, " &
" TCP2_AUX_P          :  BG5, " &
" TCP2_AUX_N          :  BG6, " &
" TCP1_TXRX_P1        :  BB2, " &
" TCP1_TXRX_P0        :  BD1, " &
" TCP1_TXRX_N1        :  BB1, " &
" TCP1_TXRX_N0        :  BD2, " &
" TCP1_TX_P1          :  AL3, " &
" TCP1_TX_P0          :  AR6, " &
" TCP1_TX_N1          :  AL5, " &
" TCP1_TX_N0          :  AR5, " &
" TCP1_AUX_P          :  AN5, " &
" TCP1_AUX_N          :  AN3, " &
" TCP0_TXRX_P1        :  BF2, " &
" TCP0_TXRX_P0        :  BH1, " &
" TCP0_TXRX_N1        :  BF1, " &
" TCP0_TXRX_N0        :  BH2, " &
" TCP0_TX_P1          :  AV5, " &
" TCP0_TX_P0          :  BB6, " &
" TCP0_TX_N1          :  AV6, " &
" TCP0_TX_N0          :  BB5, " &
" TCP0_AUX_P          :  AY6, " &
" TCP0_AUX_N          :  AY5, " &
" SYS_RESETB          : DK19, " &
" SYS_PWROK           : DP19, " &
" SRTCRSTB            : DK46, " &
" SPI0_CS2B           : DB41, " &
" SPI0_MOSI           : DD43, " &
" SPI0_MISO           : DF43, " &
" SPI0_IO3            : DD41, " &
" SPI0_IO2            : DF42, " &
" SPI0_CS1B           : DF41, " &
" SPI0_CS0B           : DB43, " &
" SPI0_CLK            : DB42, " &
" SNDW_RCOMP          : CV38, " &
" SLP_SUSB            : DM49, " &
" SLP_LANB            : DN48, " &
" SKTOCCB             :   C5, " &
" SD3_RCOMP           : CJ43, " &
" RTCRSTB             : DT47, " &
" RTCX2               : DL49, " &
" RTCX1               : DL48, " &
" RSMRSTB             : DG49, " &
" PROCHOTB            :   C3, " &
" PROC_PREQB          :   M6, " &
" PROC_PRDYB          :   P6, " &
" PECI                :  CD5, " &
" PCIE_RCOMPP         :  DN3, " &
" PCIE_RCOMPN         :  DN1, " &
" PCIE9_TXP           :  DA1, " &
" PCIE9_TXN           :  DA2, " &
" PCIE9_RXP           :  CP6, " &
" PCIE9_RXN           :  CP7, " &
" PCIE8_TXP           :  DA5, " &
" PCIE8_TXN           :  DA3, " &
" PCIE8_RXP           :  CT7, " &
" PCIE8_RXN           :  CT6, " &
" PCIE7_TXP           :  DD5, " &
" PCIE7_TXN           :  DD3, " &
" PCIE7_RXP           :  CV6, " &
" PCIE7_RXN           :  CV7, " &
" PCIE6_TXP_USB31_6_TXP:  DD2, " &
" PCIE6_TXN_USB31_6_TXN:  DD1, " &
" PCIE6_RXP_USB31_6_RXP:  CY6, " &
" PCIE6_RXN_USB31_6_RXN:  CY7, " &
" PCIE5_TXP_USB31_5_TXP:  DE3, " &
" PCIE5_TXN_USB31_5_TXN:  DE4, " &
" PCIE5_RXP_USB31_5_RXP:  DA7, " &
" PCIE5_RXN_USB31_5_RXN:  DA6, " &
" PCIE4_TXP_USB31_4_TXP:  DF1, " &
" PCIE4_TXN_USB31_4_TXN:  DF2, " &
" PCIE4_RXP_USB31_4_RXP:  DC9, " &
" PCIE4_RXN_USB31_4_RXN:  DC7, " &
" PCIE3_TXP_USB31_3_TXP:  DF5, " &
" PCIE3_TXN_USB31_3_TXN:  DF3, " &
" PCIE3_RXP_USB31_3_RXP:  DE9, " &
" PCIE3_RXN_USB31_3_RXN:  DE7, " &
" PCIE2_TXP_USB31_2_TXP:  DJ5, " &
" PCIE2_TXN_USB31_2_TXN:  DJ3, " &
" PCIE2_RXP_USB31_2_RXP:  DG7, " &
" PCIE2_RXN_USB31_2_RXN:  DG9, " &
" PCIE16_TXP_SATA2_TXP:  CP2, " &
" PCIE16_TXN_SATA2_TXN:  CP1, " &
" PCIE16_RXP_SATA2_RXP:  CA5, " &
" PCIE16_RXN_SATA2_RXN:  CA6, " &
" PCIE15_TXP_SATA1B_TXP:  CR4, " &
" PCIE15_TXN_SATA1B_TXN:  CR3, " &
" PCIE15_RXP_SATA1B_RXP:  CC6, " &
" PCIE15_RXN_SATA1B_RXN:  CC5, " &
" PCIE14_TXP          :  CT1, " &
" PCIE14_TXN          :  CT2, " &
" PCIE14_RXP          :  CE7, " &
" PCIE14_RXN          :  CE6, " &
" PCIE13_TXP          :  CT5, " &
" PCIE13_TXN          :  CT3, " &
" PCIE13_RXP          :  CG6, " &
" PCIE13_RXN          :  CG7, " &
" PCIE12_TXP_SATA1A_TXP:  CW3, " &
" PCIE12_TXN_SATA1A_TXN:  CW5, " &
" PCIE12_RXP_SATA1A_RXP:  CJ7, " &
" PCIE12_RXN_SATA1A_RXN:  CJ6, " &
" PCIE11_TXP_SATA0_TXP:  CW1, " &
" PCIE11_TXN_SATA0_TXN:  CW2, " &
" PCIE11_RXP_SATA0_RXP:  CK6, " &
" PCIE11_RXN_SATA0_RXN:  CK7, " &
" PCIE10_TXP          :  CY4, " &
" PCIE10_TXN          :  CY3, " &
" PCIE10_RXP          :  CM6, " &
" PCIE10_RXN          :  CM7, " &
" PCIE1_TXP_USB31_1_TXP:  DJ1, " &
" PCIE1_TXN_USB31_1_TXN:  DJ2, " &
" PCIE1_RXP_USB31_1_RXP:  DJ6, " &
" PCIE1_RXN_USB31_1_RXN:  DJ8, " &
" PCH_IST_TP_1        : CY32, " &
" PCH_IST_TP_0        : CW33, " &
" PCH_PWROK           : DN47, " &
" PCH_OPIRCOMP        :  DU3, " &
" TP                  : (DB10,CM33,DV47,DW47), " &
" PCH_JTAGX           :   N2, " &
" PCH_TMS             :   N3, " &
" PCH_TDO             :   K2, " &
" PCH_TDI             :   K1, " &
" PCH_TCK             :   R5, " &
" PCH_TRSTB           :   N5, " &
" CFG_9               :  AJ5, " &
" CFG_8               :  V10, " &
" CFG_7               :  AB7, " &
" CFG_6               :  AJ6, " &
" CFG_5               :  AB9, " &
" CFG_4               :  AE9, " &
" CFG_3               :  AD9, " &
" CFG_2               :  AG7, " &
" CFG_15              :  AJ9, " &
" CFG_14              :  AL9, " &
" CFG_13              :  AL7, " &
" CFG_12              : AB10, " &
" CFG_11              :  AJ7, " &
" CFG_10              :  Y10, " &
" CFG_1               :  AE7, " &
" CFG_0               :  AG6, " &
" CFG_RCOMP           :  AD6, " &
" CFG_19              :   Y7, " &
" CFG_17              :   V7, " &
" CFG_18              :   Y6, " &
" CFG_16              :   V6, " &
" CL_RSTB             : DT19, " &
" CL_DATA             : DW19, " &
" CL_CLK              : DV19, " &
" BPMB_3              :   T6, " &
" BPMB_2              :  T10, " &
" BPMB_1              :   T7, " &
" BPMB_0              :   T9, " &
" INTRUDERB           : DR47, " &
" INPUT3VSEL          : DN49, " &
" CSI_RCOMP           :   B4, " &
" GPP_H9_I2C4_SCL_CNV_MFUART2: DW40, " &
" GPP_H8_I2C4_SDA_CNV_MFUART2: DT40, " &
" GPP_H7_I2C3_SCL     : DT41, " &
" GPP_H6_I2C3_SDA     : DW41, " &
" GPP_H5_I2C2_SCL     : DV41, " &
" GPP_H4_I2C2_SDA     : DU41, " &
" GPP_H3_SX_EXIT_HOLDOFFB_CNV: DG40, " &
" GPP_H23_IMGCLKOUT4  : DN38, " &
" GPP_H22_IMGCLKOUT3  : DL36, " &
" GPP_H21_IMGCLKOUT2  : DK36, " &
" GPP_H20_IMGCLKOUT1  : DP38, " &
" GPP_H2_CNV_BT_I2S_SDO: DJ38, " &
" GPP_H19_TIME_SYNC0  : DL38, " &
" GPP_H18_CPU_C10_GATEB: DU40, " &
" GPP_H17_DDPB_CTRLDATA: DP42, " &
" GPP_H16_DDPB_CTRLCLK: DL40, " &
" GPP_H15_M2_SKT2_CFG3: DU38, " &
" GPP_H14_M2_SKT2_CFG2: DV38, " &
" GPP_H13_M2_SKT2_CFG1: DW38, " &
" GPP_H12_M2_SKT2_CFG0: DT38, " &
" GPP_H11_SRCCLKREQ5B : DP40, " &
" GPP_H10_SRCCLKREQ4B : DN40, " &
" GPP_H1_SD_PWR_ENB_CNV_BT_I2S: DG38, " &
" GPP_H0_CNV_BT_I2S_SDO: DK38, " &
" GPP_G7_SD_WP        : CF49, " &
" GPP_G6_SD_CLK       : CE46, " &
" GPP_G5_SD_CDB       : CE47, " &
" GPP_G4_SD_DATA3     : CF45, " &
" GPP_G3_SD_DATA2     : CC47, " &
" GPP_G2_SD_DATA1     : CC49, " &
" GPP_G1_SD_DATA0     : CC48, " &
" GPP_G0_SD_CMD       : CC45, " &
" GPP_E9_USB_OC0B     : DW14, " &
" GPP_E8_SATALEDB_SPI1_CS1B: DU16, " &
" GPP_E7_CPU_GP1      : DT11, " &
" GPP_E6              : DT12, " &
" GPP_E5_DEVSLP1      : DU11, " &
" GPP_E4_DEVSLP0      : DU12, " &
" GPP_E3_CPU_GP0      : DV11, " &
" GPP_E23_DDPA_CTRLDATA_BK4_SB: DJ17, " &
" GPP_E22_DDPA_CTRLCLK_PCIE_LN: DP15, " &
" GPP_E21_DDP2_CTRLDATA_TBT_LS: DP17, " &
" GPP_E20_DDP2_CTRLCLK_TBT_LSX: DN17, " &
" GPP_E2_SPI1_IO3     : DW18, " &
" GPP_E19_DDP1_CTRLDATA_TBT_LS: DK17, " &
" GPP_E18_DDP1_CTRLCLK_TBT_LSX: DL17, " &
" GPP_E17             : DV14, " &
" GPP_E16_ISH_GP7     : DU14, " &
" GPP_E15_ISH_GP6     : DT14, " &
" GPP_E14_DPPE_HPDA_DISP_MISCA: DW11, " &
" GPP_E13_SPI1_MOSI_BK3_SBK3: DT16, " &
" GPP_E12_SPI1_MISO_BK2_SBK2: DU18, " &
" GPP_E11_SPI1_CLK_BK1_SBK1: DV16, " &
" GPP_E10_SPI1_CSB_BK0_SBK0: DW16, " &
" GPP_E1_SPI1_IO2     : DT18, " &
" GPP_E0_SATAXPCIE0_SATAGP0: DW12, " &
" GPP_D9_ISH_SPI_CSB_DDP3_CTRL: DK34, " &
" GPP_D8_SRCCLKREQ3B  : DP36, " &
" GPP_D7_SRCCLKREQ2B  : DP34, " &
" GPP_D6_SRCCLKREQ1B  : DN34, " &
" GPP_D5_SRCCLKREQ0B  : DK33, " &
" GPP_D4_IMGCLKOUT0   : DT34, " &
" GPP_D3_ISH_GP3      : DT36, " &
" GPP_D2_ISH_GP2      : DW36, " &
" GPP_D19_I2S_MCLK    : DP33, " &
" GPP_D18_ISH_GP5     : DW34, " &
" GPP_D17_ISH_GP4     : DU34, " &
" GPP_D16_ISH_UART0_CTSB_CNV_W: DU33, " &
" GPP_D15_ISH_UART0_RTSB_GSPI2: DT33, " &
" GPP_D14_ISH_UART0_TXD: DW33, " &
" GPP_D13_ISH_UART0_RXD: DV33, " &
" GPP_D12_ISH_SPI_MOSI_DDP4_CT: DL33, " &
" GPP_D11_ISH_SPI_MISO_DDP4_CT: DN33, " &
" GPP_D10_ISH_SPI_CLK_DDP3_CTR: DL34, " &
" GPP_D1_ISH_GP1      : DV36, " &
" GPP_D0_ISH_GP0      : DU36, " &
" GPP_C9_UART0_TXD    : DK21, " &
" GPP_C8_UART0_RXD    : DP21, " &
" GPP_C7_SML1DATA_SUSACKB: DL22, " &
" GPP_C6_SML1CLK_SUSWARNB_SUSP: DN22, " &
" GPP_C5_SML0ALERTB   : DP22, " &
" GPP_C4_SML0DATA     : DJ24, " &
" GPP_C3_SML0CLK      : DK24, " &
" GPP_C23_UART2_CTSB  : DU22, " &
" GPP_C22_UART2_RTSB  : DV22, " &
" GPP_C21_UART2_TXD   : DW22, " &
" GPP_C20_UART2_RXD   : DT22, " &
" GPP_C2_SMBALERTB    : DL24, " &
" GPP_C19_I2C1_SCL    : DU23, " &
" GPP_C18_I2C1_SDA    : DW23, " &
" GPP_C17_I2C0_SCL    : DT23, " &
" GPP_C16_I2C0_SDA    : DT24, " &
" GPP_C15_UART1_CTSB_ISH_UART1: DU24, " &
" GPP_C14_UART1_RTSB_ISH_UART1: DV24, " &
" GPP_C13_UART1_TXD_ISH_UART1: DW24, " &
" GPP_C12_UART1_RXD_ISH_UART1: DK22, " &
" GPP_C11_UART0_CTSB  : DJ22, " &
" GPP_C10_UART0_RTSB  : DL21, " &
" GPP_C1_SMBDATA      : DP24, " &
" GPP_C0_SMBCLK       : DK27, " &
" GPP_B9_I2C5_SDA_ISH_I2C2_SDA: CL41, " &
" GPP_B8_ISH_I2C1_SCL : CL43, " &
" GPP_B7_ISH_I2C1_SDA : CN41, " &
" GPP_B6_ISH_I2C0_SCL : CN42, " &
" GPP_B5_ISH_I2C0_SDA : CN43, " &
" GPP_B4_CPU_GP3      : CR39, " &
" GPP_B3_CPU_GP2      : CR38, " &
" GPP_B23_SML1ALERTB_PCHHOTB_G: CL48, " &
" GPP_B22_GSPI1_MOSI  : CK47, " &
" GPP_B21_GSPI1_MISO  : CK46, " &
" GPP_B20_GSPI1_CLK   : CL47, " &
" GPP_B2_VRALERTB     : CN38, " &
" GPP_B19_GSPI1_CS0B  : CH45, " &
" GPP_B18_GSPI0_MOSI  : CF48, " &
" GPP_B17_GSPI0_MISO  : CF47, " &
" GPP_B16_GSPI0_CLK   : CH48, " &
" GPP_B15_GSPI0_CS0B  : CH49, " &
" GPP_B14_SPKR_TIME_SYNC1_GSPI: CH47, " &
" GPP_B13_PLTRSTB     : CM49, " &
" GPP_B12_SLP_S0B     : CL45, " &
" GPP_B11_PMCALERTB   : CL39, " &
" GPP_B10_I2C5_SCL_ISH_I2C2_SC: CJ39, " &
" GPP_B1_CORE_VID1    : CJ38, " &
" GPP_B0_CORE_VID0    : CL38, " &
" GPP_A9_I2S2_TXD_MODEM_CLKREQ: CT47, " &
" GPP_A8_I2S2_SFRM_CNV_RF_RESE: CT48, " &
" GPP_A7_I2S2_SCLK    : CT49, " &
" GPP_A6_ESPI_RESETB  : CR46, " &
" GPP_A5_ESPI_CLK     : CR47, " &
" GPP_A4_ESPI_CSB     : CT45, " &
" GPP_A3_ESPI_IO3     : CN47, " &
" GPP_A23_I2S1_SCLK   : DC45, " &
" GPP_A22             : CV41, " &
" GPP_A21             : CV43, " &
" GPP_A20_DDSP_HPD2_DISP_MISC2: CY43, " &
" GPP_A2_ESPI_IO2     : CN49, " &
" GPP_A19_DDSP_HPD1_DISP_MISC1: CV39, " &
" GPP_A18_DDSP_HPDB_DISP_MISCB: CV42, " &
" GPP_A17_DISP_MISCC  : CT38, " &
" GPP_A16_USB_OC3B    : CT43, " &
" GPP_A15_USB_OC2B_DDSP_HPD4_D: CT41, " &
" GPP_A14_USB_OC1B_DDSP_HPD3_D: CR41, " &
" GPP_A13_SATAXPCIE2_SATAGP2: CR43, " &
" GPP_A12_SATAXPCIE1_SATAGP1: CR42, " &
" GPP_A11_DEVSLP2     : CV48, " &
" GPP_A10_I2S2_RXD    : CV47, " &
" GPP_A1_ESPI_IO1     : CN48, " &
" GPP_A0_ESPI_IO0     : CN45, " &
" GPP_S7_SNDW4_DATA_DMIC_DATA0: DG34, " &
" GPP_S6_SNDW4_CLK_DMIC_CLK0: DG36, " &
" GPP_S5_SNDW3_DATA_DMIC_DATA1: DD39, " &
" GPP_S4_SNDW3_CLK_DMIC_CLK1: DF38, " &
" GPP_S3_SNDW2_DATA   : DD38, " &
" GPP_S2_SNDW2_CLK    : DB39, " &
" GPP_S1_SNDW1_DATA   : CY38, " &
" GPP_S0_SNDW1_CLK    : CY39, " &
" GPP_R7_I2S1_RXD     : DA48, " &
" GPP_R6_I2S1_TXD     : DA45, " &
" GPP_R5_HDA_SDI1_I2S1_SFRM: DA49, " &
" GPP_R4_HDA_RSTB     : DA47, " &
" GPP_R3_HDA_SDI0_I2S0_RXD: CV45, " &
" GPP_R2_HDA_SDO_I2S0_TXD: CY47, " &
" GPP_R1_HDA_SYNC_I2S0_SFRM: CV49, " &
" GPP_R0_HDA_BCLK_I2S0_SCLK: CY46, " &
" GPP_F9_EMMC_DATA1   : DU30, " &
" GPP_F8_EMMC_DATA0   : DP27, " &
" GPP_F7_EMMC_CMD     : DV28, " &
" GPP_F6_CNV_PA_BLANKING: DP29, " &
" GPP_F5_MODEM_CLKREQ : DK29, " &
" GPP_F4_CNV_RF_RESETB: DJ29, " &
" GPP_F3_CNV_RGI_RSP_UART0_CTS: DN29, " &
" GPP_F2_CNV_RGI_DT_UART0_TXD: DP31, " &
" GPP_F19_A4WP_PRESENT: DL27, " &
" GPP_F18_EMMC_RESETB : DT28, " &
" GPP_F17_EMMC_CLK    : DN27, " &
" GPP_F16_EMMC_RCLK   : DW28, " &
" GPP_F15_EMMC_DATA7  : DW29, " &
" GPP_F14_EMMC_DATA6  : DW30, " &
" GPP_F13_EMMC_DATA5  : DU29, " &
" GPP_F12_EMMC_DATA4  : DV30, " &
" GPP_F11_EMMC_DATA3  : DT29, " &
" GPP_F10_EMMC_DATA2  : DT30, " &
" GPP_F1_CNV_BRI_RSP_UART0_RXD: DL29, " &
" GPP_F0_CNV_BRI_DT_UART0_RTSB: DL31, " &
" GPD9_SPL_WLANB      : DE49, " &
" GPD8_SUSCLK         : DF49, " &
" GPD7                : DC47, " &
" GPD6_SLP_AB         : DH47, " &
" GPD5_SLP_S4B        : DC48, " &
" GPD4_SLP_S3B        : DF47, " &
" GPD3_PWRBTNB        : CY42, " &
" GPD2_LAN_WAKEB      : DE47, " &
" GPD11_LANPHYPC_DSWLDO_MON: DF48, " &
" GPD10_SLP_S5B       : DF45, " &
" GPD1_ACPRESENT      : DE46, " &
" GPD0_BATLOWB        : DH48, " &
" IST_TRIG_1          : BF10, " &
" IST_TRIG_0          : BE10, " &
" IST_TP_1            : BD11, " &
" IST_TP_0            : BF11, " &
" EMMC_RCOMP          : DU28, " &
" DSW_PWROK           : DR48, " &
" DRAM_RESETB         : DK47, " &
" DISP_RCOMP          :   R2, " &
" DISP_UTILS          :   D2, " &
" DDIB_TXP_3          :  AC2, " &
" DDIB_TXP_2          :  AC3, " &
" DDIB_TXP_1          :  AE1, " &
" DDIB_TXP_0          :  AE5, " &
" DDIB_TXN_3          :  AC1, " &
" DDIB_TXN_2          :  AC5, " &
" DDIB_TXN_1          :  AE2, " &
" DDIB_TXN_0          :  AE3, " &
" DDIB_AUX_P          :  AD4, " &
" DDIB_AUX_N          :  AD3, " &
" DDIA_TXP_3          :   V5, " &
" DDIA_TXP_2          :   V1, " &
" DDIA_TXP_1          :   Y2, " &
" DDIA_TXP_0          :   Y3, " &
" DDIA_TXN_3          :   V3, " &
" DDIA_TXN_2          :   V2, " &
" DDIA_TXN_1          :   Y1, " &
" DDIA_TXN_0          :   Y5, " &
" DDIA_AUX_P          :   W3, " &
" DDIA_AUX_N          :   W4, " &
" DBG_PMODE           : DL15, " &
" CSI_H_DP_3_CSI_G_CLK_P:   L6, " &
" CSI_H_DN_3_CSI_G_CLK_N:   K6, " &
" CSI_H_DP_2_CSI_G_DP_0:   J8, " &
" CSI_H_DN_2_CSI_G_DN_0:   G8, " &
" CSI_H_DP_1          :  F10, " &
" CSI_H_DN_1          :  G10, " &
" CSI_H_DP_0          :   G6, " &
" CSI_H_DN_0          :   F6, " &
" CSI_H_CLK_P         :  J11, " &
" CSI_H_CLK_N         :  G11, " &
" CSI_F_DP_1          :  L11, " &
" CSI_F_DN_1          :  M11, " &
" CSI_F_DP_0          :   M8, " &
" CSI_F_DN_0          :   L8, " &
" CSI_F_CLK_P         :  L10, " &
" CSI_F_CLK_N         :  K10, " &
" CSI_E_DP_1          :  F13, " &
" CSI_E_DN_1          :  G13, " &
" CSI_E_DP_0          :  A12, " &
" CSI_E_DN_0          :  B12, " &
" CSI_E_CLK_P         :  C12, " &
" CSI_E_CLK_N         :  D12, " &
" CSI_D_DP_3_CSI_C_CLK_P:   C8, " &
" CSI_D_DN_3_CSI_C_CLK_N:   D8, " &
" CSI_D_DP_2_CSI_C_DP_0:   C7, " &
" CSI_D_DN_2_CSI_C_DN_0:   D7, " &
" CSI_D_DP_1          :   A9, " &
" CSI_D_DN_1          :   B9, " &
" CSI_D_DP_0          :   B7, " &
" CSI_D_DN_0          :   A7, " &
" CSI_D_CLK_P         :   C9, " &
" CSI_D_CLK_N         :   D9, " &
" PROCPWRGD           :  CF1, " &
" PROC_POPIRCOMP      : CJ41, " &
" PROC_TRSTB          :   N1, " &
" PROC_TMS            :   P4, " &
" PROC_TDO            :   K3, " &
" PROC_TDI            :   K5, " &
" PROC_TCK            :   P3, " &
" CNV_WT_RCOMP        : DT45, " &
" CNV_WT_D1P          : DT44, " &
" CNV_WT_D1N          : DU44, " &
" CNV_WT_D0P          : DU45, " &
" CNV_WT_D0N          : DV45, " &
" CNV_WT_CLKP         : DK42, " &
" CNV_WT_CLKN         : DL42, " &
" CNV_WR_D1P          : DG44, " &
" CNV_WR_D1N          : DG42, " &
" CNV_WR_D0P          : DN44, " &
" CNV_WR_D0N          : DP44, " &
" CNV_WR_CLKP         : DJ44, " &
" CNV_WR_CLKN         : DK44, " &
" CLKOUT_PCIE_P5      :  CF3, " &
" CLKOUT_PCIE_P4      :  CJ1, " &
" CLKOUT_PCIE_P3      :  CK4, " &
" CLKOUT_PCIE_P2      :  CL5, " &
" CLKOUT_PCIE_P1      :  CL1, " &
" CLKOUT_PCIE_P0      :  CJ5, " &
" CLKOUT_PCIE_N5      :  CF5, " &
" CLKOUT_PCIE_N4      :  CJ2, " &
" CLKOUT_PCIE_N3      :  CK3, " &
" CLKOUT_PCIE_N2      :  CL3, " &
" CLKOUT_PCIE_N1      :  CL2, " &
" CLKOUT_PCIE_N0      :  CJ3, " &
" XCLK_BIASREF        :  DU6, " &
" CATERRB             :   J4, " &
" EDP_BKLTEN          : DL19, " &
" EDP_BKLTCTL         : DU19, " &
" DDRD_DQ3_7_DDR1_DQ7_7:  A38, " &
" DDRD_DQ3_6_DDR1_DQ7_6:  B38, " &
" DDRD_DQ3_5_DDR1_DQ7_5:  C38, " &
" DDRD_DQ3_4_DDR1_DQ7_4:  C35, " &
" DDRD_DQ3_3_DDR1_DQ7_3:  D38, " &
" DDRD_DQ3_2_DDR1_DQ7_2:  A35, " &
" DDRD_DQ3_1_DDR1_DQ7_1:  D35, " &
" DDRD_DQ3_0_DDR1_DQ7_0:  B35, " &
" DDRD_DQ1_7_DDR1_DQ5_7:  J43, " &
" DDRD_DQ1_6_DDR1_DQ5_6:  G43, " &
" DDRD_DQ1_5_DDR1_DQ5_5:  J42, " &
" DDRD_DQ1_4_DDR1_DQ5_4:  J39, " &
" DDRD_DQ1_3_DDR1_DQ5_3:  G42, " &
" DDRD_DQ1_2_DDR1_DQ5_2:  G38, " &
" DDRD_DQ1_1_DDR1_DQ5_1:  G39, " &
" DDRD_DQ1_0_DDR1_DQ5_0:  J38, " &
" DDRC_DQ3_7_DDR1_DQ3_7: AE42, " &
" DDRC_DQ3_6_DDR1_DQ3_6: AD42, " &
" DDRC_DQ3_5_DDR1_DQ3_5: AD43, " &
" DDRC_DQ3_4_DDR1_DQ3_4: AE38, " &
" DDRC_DQ3_3_DDR1_DQ3_3: AE43, " &
" DDRC_DQ3_2_DDR1_DQ3_2: AE39, " &
" DDRC_DQ3_1_DDR1_DQ3_1: AD39, " &
" DDRC_DQ3_0_DDR1_DQ3_0: AD38, " &
" DDRC_DQ1_7_DDR1_DQ1_7: AJ43, " &
" DDRC_DQ1_6_DDR1_DQ1_6: AL42, " &
" DDRC_DQ1_5_DDR1_DQ1_5: AJ42, " &
" DDRC_DQ1_4_DDR1_DQ1_4: AL38, " &
" DDRC_DQ1_3_DDR1_DQ1_3: AL43, " &
" DDRC_DQ1_2_DDR1_DQ1_2: AJ39, " &
" DDRC_DQ1_1_DDR1_DQ1_1: AL39, " &
" DDRC_DQ1_0_DDR1_DQ1_0: AJ38, " &
" DDRB_DQ3_7_DDR0_DQ7_7: AT43, " &
" DDRB_DQ3_6_DDR0_DQ7_6: AR42, " &
" DDRB_DQ3_5_DDR0_DQ7_5: AR39, " &
" DDRB_DQ3_4_DDR0_DQ7_4: AR38, " &
" DDRB_DQ3_3_DDR0_DQ7_3: AT38, " &
" DDRB_DQ3_2_DDR0_DQ7_2: AR43, " &
" DDRB_DQ3_1_DDR0_DQ7_1: AT39, " &
" DDRB_DQ3_0_DDR0_DQ7_0: AT42, " &
" DDRB_DQ1_7_DDR0_DQ5_7: BB43, " &
" DDRB_DQ1_6_DDR0_DQ5_6: BB42, " &
" DDRB_DQ1_5_DDR0_DQ5_5: BB38, " &
" DDRB_DQ1_4_DDR0_DQ5_4: AY39, " &
" DDRB_DQ1_3_DDR0_DQ5_3: BB39, " &
" DDRB_DQ1_2_DDR0_DQ5_2: AY43, " &
" DDRB_DQ1_1_DDR0_DQ5_1: AY38, " &
" DDRB_DQ1_0_DDR0_DQ5_0: AY42, " &
" DDRA_DQ3_7_DDR0_DQ3_7: BW43, " &
" DDRA_DQ3_6_DDR0_DQ3_6: BW42, " &
" DDRA_DQ3_5_DDR0_DQ3_5: BW39, " &
" DDRA_DQ3_4_DDR0_DQ3_4: BV38, " &
" DDRA_DQ3_3_DDR0_DQ3_3: BW38, " &
" DDRA_DQ3_2_DDR0_DQ3_2: BV43, " &
" DDRA_DQ3_1_DDR0_DQ3_1: BV39, " &
" DDRA_DQ3_0_DDR0_DQ3_0: BV42, " &
" DDRA_DQ1_7_DDR0_DQ1_7: CE43, " &
" DDRA_DQ1_6_DDR0_DQ1_6: CE42, " &
" DDRA_DQ1_5_DDR0_DQ1_5: CE39, " &
" DDRA_DQ1_4_DDR0_DQ1_4: CC38, " &
" DDRA_DQ1_3_DDR0_DQ1_3: CE38, " &
" DDRA_DQ1_2_DDR0_DQ1_2: CC43, " &
" DDRA_DQ1_1_DDR0_DQ1_1: CC39, " &
" DDRA_DQ1_0_DDR0_DQ1_0: CC42, " &
" DDRD_DQ2_7_DDR1_DQ6_7:  A40, " &
" DDRD_DQ2_6_DDR1_DQ6_6:  B40, " &
" DDRD_DQ2_5_DDR1_DQ6_5:  D40, " &
" DDRD_DQ2_4_DDR1_DQ6_4:  C43, " &
" DDRD_DQ2_3_DDR1_DQ6_3:  C40, " &
" DDRD_DQ2_2_DDR1_DQ6_2:  A43, " &
" DDRD_DQ2_1_DDR1_DQ6_1:  D43, " &
" DDRD_DQ2_0_DDR1_DQ6_0:  B43, " &
" DDRD_DQ0_7_DDR1_DQ4_7:  E48, " &
" DDRD_DQ0_6_DDR1_DQ4_6:  G48, " &
" DDRD_DQ0_5_DDR1_DQ4_5:  G45, " &
" DDRD_DQ0_4_DDR1_DQ4_4:  J47, " &
" DDRD_DQ0_3_DDR1_DQ4_3:  G47, " &
" DDRD_DQ0_2_DDR1_DQ4_2:  J49, " &
" DDRD_DQ0_1_DDR1_DQ4_1:  J45, " &
" DDRD_DQ0_0_DDR1_DQ4_0:  J48, " &
" DDRC_DQ2_7_DDR1_DQ2_7: AE45, " &
" DDRC_DQ2_6_DDR1_DQ2_6: AB45, " &
" DDRC_DQ2_5_DDR1_DQ2_5: AB47, " &
" DDRC_DQ2_4_DDR1_DQ2_4: AE48, " &
" DDRC_DQ2_3_DDR1_DQ2_3: AE47, " &
" DDRC_DQ2_2_DDR1_DQ2_2: AE49, " &
" DDRC_DQ2_1_DDR1_DQ2_1: AB48, " &
" DDRC_DQ2_0_DDR1_DQ2_0: AB49, " &
" DDRC_DQ0_7_DDR1_DQ0_7: AG49, " &
" DDRC_DQ0_6_DDR1_DQ0_6: AG48, " &
" DDRC_DQ0_5_DDR1_DQ0_5: AG45, " &
" DDRC_DQ0_4_DDR1_DQ0_4: AK47, " &
" DDRC_DQ0_3_DDR1_DQ0_3: AG47, " &
" DDRC_DQ0_2_DDR1_DQ0_2: AK49, " &
" DDRC_DQ0_1_DDR1_DQ0_1: AK45, " &
" DDRC_DQ0_0_DDR1_DQ0_0: AK48, " &
" DDRB_DQ2_7_DDR0_DQ6_7: AM49, " &
" DDRB_DQ2_6_DDR0_DQ6_6: AM48, " &
" DDRB_DQ2_5_DDR0_DQ6_5: AM47, " &
" DDRB_DQ2_4_DDR0_DQ6_4: AR45, " &
" DDRB_DQ2_3_DDR0_DQ6_3: AM45, " &
" DDRB_DQ2_2_DDR0_DQ6_2: AR49, " &
" DDRB_DQ2_1_DDR0_DQ6_1: AR47, " &
" DDRB_DQ2_0_DDR0_DQ6_0: AR48, " &
" DDRB_DQ0_7_DDR0_DQ4_7: AU49, " &
" DDRB_DQ0_6_DDR0_DQ4_6: AU48, " &
" DDRB_DQ0_5_DDR0_DQ4_5: AU47, " &
" DDRB_DQ0_4_DDR0_DQ4_4: AY45, " &
" DDRB_DQ0_3_DDR0_DQ4_3: AU45, " &
" DDRB_DQ0_2_DDR0_DQ4_2: AY49, " &
" DDRB_DQ0_1_DDR0_DQ4_1: AY47, " &
" DDRB_DQ0_0_DDR0_DQ4_0: AY48, " &
" DDRA_DQ2_7_DDR0_DQ2_7: BN48, " &
" DDRA_DQ2_6_DDR0_DQ2_6: BN45, " &
" DDRA_DQ2_5_DDR0_DQ2_5: BN47, " &
" DDRA_DQ2_4_DDR0_DQ2_4: BT45, " &
" DDRA_DQ2_3_DDR0_DQ2_3: BN49, " &
" DDRA_DQ2_2_DDR0_DQ2_2: BT49, " &
" DDRA_DQ2_1_DDR0_DQ2_1: BT47, " &
" DDRA_DQ2_0_DDR0_DQ2_0: BT48, " &
" DDRA_DQ0_7_DDR0_DQ0_7: BV48, " &
" DDRA_DQ0_6_DDR0_DQ0_6: BV45, " &
" DDRA_DQ0_5_DDR0_DQ0_5: BV47, " &
" DDRA_DQ0_4_DDR0_DQ0_4: CA45, " &
" DDRA_DQ0_3_DDR0_DQ0_3: BV49, " &
" DDRA_DQ0_2_DDR0_DQ0_2: CA49, " &
" DDRA_DQ0_1_DDR0_DQ0_1: CA47, " &
" DDRA_DQ0_0_DDR0_DQ0_0: CA48, " &
" DDRD_DQSP_3_DDR1_DQSP_7:  C36, " &
" DDRD_DQSP_1_DDR1_DQSP_5:  J41, " &
" DDRC_DQSP_3_DDR1_DQSP_3: AD41, " &
" DDRC_DQSP_1_DDR1_DQSP_1: AL41, " &
" DDRB_DQSP_3_DDR0_DQSP_7: AT41, " &
" DDRB_DQSP_1_DDR0_DQSP_5: BB41, " &
" DDRA_DQSP_3_DDR0_DQSP_3: BW41, " &
" DDRA_DQSP_1_DDR0_DQSP_1: CE41, " &
" DDRD_DQSP_2_DDR1_DQSP_6:  D42, " &
" DDRD_DQSP_0_DDR1_DQSP_4:  H46, " &
" DDRC_DQSP_2_DDR1_DQSP_2: AC46, " &
" DDRC_DQSP_0_DDR1_DQSP_0: AH47, " &
" DDRB_DQSP_2_DDR0_DQSP_6: AN47, " &
" DDRB_DQSP_0_DDR0_DQSP_4: AV47, " &
" DDRA_DQSP_2_DDR0_DQSP_2: BR46, " &
" DDRA_DQSP_0_DDR0_DQSP_0: BY46, " &
" DDRD_DQSN_3_DDR1_DQSN_7:  D36, " &
" DDRD_DQSN_1_DDR1_DQSN_5:  G41, " &
" DDRC_DQSN_3_DDR1_DQSN_3: AE41, " &
" DDRC_DQSN_1_DDR1_DQSN_1: AJ41, " &
" DDRB_DQSN_3_DDR0_DQSN_7: AR41, " &
" DDRB_DQSN_1_DDR0_DQSN_5: AY41, " &
" DDRA_DQSN_3_DDR0_DQSN_3: BV41, " &
" DDRA_DQSN_1_DDR0_DQSN_1: CC41, " &
" DDRD_DQSN_2_DDR1_DQSN_6:  C42, " &
" DDRD_DQSN_0_DDR1_DQSN_4:  H47, " &
" DDRC_DQSN_2_DDR1_DQSN_2: AC47, " &
" DDRC_DQSN_0_DDR1_DQSN_0: AH46, " &
" DDRB_DQSN_2_DDR0_DQSN_6: AN46, " &
" DDRB_DQSN_0_DDR0_DQSN_4: AV46, " &
" DDRA_DQSN_2_DDR0_DQSN_2: BR47, " &
" DDRA_DQSN_0_DDR0_DQSN_0: BY47, " &
" NC_DDR0_PAR         : BF39, " &
" NC_DDR0_ALERTB      : BD46, " &
" NC_DDR0_ACTB        : BE49, " &
" DDRB_CKE0_NC        : BF38, " &
" DDRA_CKE1_NC        : BJ47, " &
" DDRB_CKE1_DDR0_CKE1 : BF41, " &
" DDRA_CKE0_DDR0_CKE0 : BG49, " &
" NC_DDR0_ODT_1       : BB45, " &
" NC_DDR0_ODT_0       : BJ39, " &
" DDRB_CLK_P_DDR0_CLK_P_1: BF43, " &
" DDRA_CLK_P_DDR0_CLK_P_0: BL47, " &
" DDRB_CLK_N_DDR0_CLK_N_1: BF42, " &
" DDRA_CLK_N_DDR0_CLK_N_0: BL48, " &
" DDRB_CS_0_NC        : BP42, " &
" DDRA_CS_1_NC        : BM42, " &
" DDRB_CS_1_DDR0_CSB_1: BG42, " &
" DDRA_CS_0_DDR0_CSB_0: BM38, " &
" NC_DDR0_MA0         : BB48, " &
" NC_DDR0_MA1         : BL49, " &
" DDRB_CA5_DDR0_MA2   : BG38, " &
" NC_DDR0_MA3         : BL45, " &
" NC_DDR0_MA4         : BJ46, " &
" DDRA_CA0_DDR0_MA5   : BG48, " &
" DDRA_CA2_DDR0_MA6   : BE45, " &
" DDRA_CA4_DDR0_MA7   : BG45, " &
" DDRA_CA3_DDR0_MA8   : BG47, " &
" DDRA_CA1_DDR0_MA9   : BE47, " &
" NC_DDR0_MA10        : BJ38, " &
" NC_DDR0_MA11        : BB47, " &
" NC_DDR0_MA12        : BE48, " &
" DDRB_CA0_DDR0_MA13  : BM39, " &
" DDRB_CA2_DDR0_MA14WEB: BG43, " &
" DDRB_CA1_DDR0_MA15CASB: BJ42, " &
" DDRB_CA3_DDR0_MA16RASB: BM41, " &
" DDRB_CA4_DDR0_BA0   : BM43, " &
" NC_DDR0_BA1         : BG39, " &
" DDRA_CA5_DDR0_BG0   : BB49, " &
" NC_DDR0_BG1         : BD47, " &
" NC_DDR1_PAR         :  P38, " &
" NC_DDR1_ALERTB      :  M49, " &
" NC_DDR1_ACTB        :  M48, " &
" DDRD_CKE0_NC        :  M41, " &
" DDRC_CKE1_NC        :  V46, " &
" DDRD_CKE1_DDR1_CKE1 :  P43, " &
" DDRC_CKE0_DDR1_CKE0 :  U45, " &
" NC_DDR1_ODT_1       :  V38, " &
" NC_DDR1_ODT_0       :  V43, " &
" DDRD_CLK_P_DDR1_CLK_P_1:  M42, " &
" DDRC_CLK_P_DDR1_CLK_P_0:  Y47, " &
" DDRD_CLK_N_DDR1_CLK_N_1:  M43, " &
" DDRC_CLK_N_DDR1_CLK_N_0:  Y48, " &
" DDRD_CS_0_NC        :  Y39, " &
" DDRC_CS_1_NC        :  V39, " &
" DDRD_CS_1_DDR1_CSB_1:  T39, " &
" DDRC_CS_0_DDR1_CSB_0:  V42, " &
" NC_DDR1_MA0         :  P42, " &
" NC_DDR1_MA1         :  Y49, " &
" DDRD_CA5_DDR1_MA2   :  U48, " &
" NC_DDR1_MA3         :  Y45, " &
" NC_DDR1_MA4         :  U47, " &
" DDRC_CA0_DDR1_MA5   :  R49, " &
" DDRC_CA2_DDR1_MA6   :  U49, " &
" DDRC_CA4_DDR1_MA7   :  M47, " &
" DDRC_CA3_DDR1_MA8   :  M45, " &
" DDRC_CA1_DDR1_MA9   :  R47, " &
" NC_DDR1_MA10        :  P39, " &
" NC_DDR1_MA11        :  N46, " &
" NC_DDR1_MA12        :  R48, " &
" DDRD_CA0_DDR1_MA13  :  Y41, " &
" DDRD_CA2_DDR1_MA14WEB:  V41, " &
" DDRD_CA1_DDR1_MA15CASB:  Y42, " &
" DDRD_CA3_DDR1_MA16RASB:  V47, " &
" DDRD_CA4_DDR1_BA0   :  T38, " &
" NC_DDR1_BA1         :  T42, " &
" DDRC_CA5_DDR1_BG0   :  R45, " &
" NC_DDR1_BG1         :  N47, " &
" DDR_VTT_CTL         :  M39, " &
" DDR1_VREF_CA        :  B45, " &
" DDR0_VREF_CA        :  C44, " &
" DDR_RCOMP_2         :  C47, " &
" DDR_RCOMP_1         :  E46, " &
" DDR_RCOMP_0         :  D47";

attribute PORT_GROUPING of icp_u42_a0 : entity is
"Differential_Voltage ((CLKOUT_PCIE_P4,CLKOUT_PCIE_N4)),"&
"Differential_Voltage ((CLKOUT_PCIE_P1,CLKOUT_PCIE_N1)),"&
"Differential_Voltage ((CLKOUT_PCIE_P2,CLKOUT_PCIE_N2)),"&
"Differential_Voltage ((CLKOUT_PCIE_P3,CLKOUT_PCIE_N3)),"&
"Differential_Voltage ((CLKOUT_PCIE_P0,CLKOUT_PCIE_N0)),"&
"Differential_Voltage ((CLKOUT_PCIE_P5,CLKOUT_PCIE_N5)),"&
"Differential_Voltage ((PCIE16_TXP_SATA2_TXP,PCIE16_TXN_SATA2_TXN)),"&
"Differential_Voltage ((PCIE15_TXP_SATA1B_TXP,PCIE15_TXN_SATA1B_TXN)),"&
"Differential_Voltage ((PCIE14_TXP,PCIE14_TXN)),"&
"Differential_Voltage ((PCIE13_TXP,PCIE13_TXN)),"&
"Differential_Voltage ((PCIE12_TXP_SATA1A_TXP,PCIE12_TXN_SATA1A_TXN)),"&
"Differential_Voltage ((PCIE11_TXP_SATA0_TXP,PCIE11_TXN_SATA0_TXN)),"&
"Differential_Voltage ((PCIE8_TXP,PCIE8_TXN)),"&
"Differential_Voltage ((PCIE7_TXP,PCIE7_TXN)),"&
"Differential_Voltage ((PCIE10_TXP,PCIE10_TXN)),"&
"Differential_Voltage ((PCIE9_TXP,PCIE9_TXN)),"&
"Differential_Voltage ((PCIE6_TXP_USB31_6_TXP,PCIE6_TXN_USB31_6_TXN)),"&
"Differential_Voltage ((PCIE5_TXP_USB31_5_TXP,PCIE5_TXN_USB31_5_TXN)),"&
"Differential_Voltage ((PCIE4_TXP_USB31_4_TXP,PCIE4_TXN_USB31_4_TXN)),"&
"Differential_Voltage ((PCIE3_TXP_USB31_3_TXP,PCIE3_TXN_USB31_3_TXN)),"&
"Differential_Voltage ((PCIE2_TXP_USB31_2_TXP,PCIE2_TXN_USB31_2_TXN)),"&
"Differential_Voltage ((PCIE1_TXP_USB31_1_TXP,PCIE1_TXN_USB31_1_TXN)),"&
"Differential_Voltage ((USB2P_9,USB2N_9)),"&
"Differential_Voltage ((USB2P_7,USB2N_7)),"&
"Differential_Voltage ((USB2P_5,USB2N_5)),"&
"Differential_Voltage ((USB2P_3,USB2N_3)),"&
"Differential_Voltage ((USB2P_1,USB2N_1)),"&
"Differential_Voltage ((USB2P_10,USB2N_10)),"&
"Differential_Voltage ((USB2P_8,USB2N_8)),"&
"Differential_Voltage ((USB2P_6,USB2N_6)),"&
"Differential_Voltage ((USB2P_4,USB2N_4)),"&
"Differential_Voltage ((USB2P_2,USB2N_2))";


attribute TAP_SCAN_IN of PCH_TDI : signal is true;
attribute TAP_SCAN_MODE of PCH_TMS : signal is true;
attribute TAP_SCAN_OUT of PCH_TDO : signal is true;
attribute TAP_SCAN_CLOCK of PCH_TCK : signal is (1.0e6,BOTH);


attribute INSTRUCTION_LENGTH of icp_u42_a0 : entity is 8;
attribute INSTRUCTION_OPCODE of icp_u42_a0 : entity is
     "extest  (00001001)," &
     "sample  (00000001)," &
     "preload (00000001)," &
     "highz   (00001000)," &
     "clamp   (00000100)," &
     "idcode  (00000010)," &
     "extest_toggle (00001101)," &
     "extest_train (00001111)," &
     "extest_pulse (00001110)," &
     "bypass  (11111111)," &
     "RD_SUSDR  (01001100)," &
     "WR_TAPCR  (11001101)," &
     "RD_TAPCR  (01001101)";

attribute INSTRUCTION_CAPTURE of icp_u42_a0 : entity is "XXXXXX01";

attribute IDCODE_REGISTER of icp_u42_a0 : entity is
    "0000"  &             -- Version Number
    "1110"  &             -- Part Number
    "0111" &               -- Part Number
    "1010" &               -- Part Number
    "1111" &               -- Part Number
    "00000001001" &        -- Manufacturer ID
    "1";                   -- Required by IEEE Std. to be 1

attribute REGISTER_ACCESS of icp_u42_a0 : entity is
    "BOUNDARY (extest, sample, extest_toggle, extest_train, extest_pulse)," &
    "DEVICE_ID (idcode)," &
    "BYPASS (bypass, clamp, highz)," &
    "SUSDR[32] (RD_SUSDR)," &
    "TAPCR[32] (WR_TAPCR,RD_TAPCR)";

attribute BOUNDARY_LENGTH of icp_u42_a0: entity is 895;
attribute BOUNDARY_REGISTER of icp_u42_a0 : entity is
-- num cell      port                   function          safe [ccell disval rslt]
"   0( bc_4    , *                    , internal         , 0 )," &
"   1( bc_1    , *                    , control          , 1 )," &
"   2( bc_8    , CL_RSTB              , bidir            , X  , 1     , 1  , Z      )," &
"   3( bc_1    , *                    , control          , 1 )," &
"   4( bc_8    , SYS_RESETB           , bidir            , X  , 3     , 1  , Z      )," &
"   5( bc_1    , *                    , control          , 1 )," &
"   6( bc_8    , SYS_PWROK            , bidir            , X  , 5     , 1  , Z      )," &
"   7( bc_1    , *                    , INTERNAL         , 1 )," &
"   8( BC_0    , *                    , INTERNAL         , X )," &
"   9( bc_1    , *                    , INTERNAL         , 1 )," &
"  10( BC_0    , *                    , INTERNAL         , X )," &
"  11( bc_1    , *                    , INTERNAL         , 1 )," &
"  12( BC_0    , *                    , INTERNAL         , X )," &
"  13( bc_1    , *                    , internal         , 1 )," &
"  14( bc_1    , *                    , control          , 1 )," &
"  15( bc_8    , GPP_E23_DDPA_CTRLDATA_BK4_SB , bidir            , X  , 14    , 1  , Z      )," &
"  16( bc_1    , *                    , internal         , 1 )," &
"  17( bc_1    , *                    , control          , 1 )," &
"  18( bc_8    , GPP_E22_DDPA_CTRLCLK_PCIE_LN , bidir            , X  , 17    , 1  , Z      )," &
"  19( bc_1    , *                    , internal         , 1 )," &
"  20( bc_1    , *                    , control          , 1 )," &
"  21( bc_8    , GPP_E21_DDP2_CTRLDATA_TBT_LS , bidir            , X  , 20    , 1  , Z      )," &
"  22( bc_1    , *                    , internal         , 1 )," &
"  23( bc_1    , *                    , control          , 1 )," &
"  24( bc_8    , GPP_E20_DDP2_CTRLCLK_TBT_LSX , bidir            , X  , 23    , 1  , Z      )," &
"  25( bc_1    , *                    , internal         , 1 )," &
"  26( bc_1    , *                    , control          , 1 )," &
"  27( bc_8    , GPP_E19_DDP1_CTRLDATA_TBT_LS , bidir            , X  , 26    , 1  , Z      )," &
"  28( bc_1    , *                    , internal         , 1 )," &
"  29( bc_1    , *                    , control          , 1 )," &
"  30( bc_8    , GPP_E18_DDP1_CTRLCLK_TBT_LSX , bidir            , X  , 29    , 1  , Z      )," &
"  31( bc_1    , *                    , internal         , 1 )," &
"  32( bc_1    , *                    , control          , 1 )," &
"  33( bc_8    , GPP_E17              , bidir            , X  , 32    , 1  , Z      )," &
"  34( bc_1    , *                    , internal         , 1 )," &
"  35( bc_1    , *                    , control          , 1 )," &
"  36( bc_8    , GPP_E16_ISH_GP7      , bidir            , X  , 35    , 1  , Z      )," &
"  37( bc_1    , *                    , internal         , 1 )," &
"  38( bc_1    , *                    , control          , 1 )," &
"  39( bc_8    , GPP_E15_ISH_GP6      , bidir            , X  , 38    , 1  , Z      )," &
"  40( bc_1    , *                    , internal         , 1 )," &
"  41( bc_1    , *                    , control          , 1 )," &
"  42( bc_8    , GPP_E14_DPPE_HPDA_DISP_MISCA , bidir            , X  , 41    , 1  , Z      )," &
"  43( bc_1    , *                    , internal         , 1 )," &
"  44( bc_1    , *                    , control          , 1 )," &
"  45( bc_8    , GPP_E13_SPI1_MOSI_BK3_SBK3 , bidir            , X  , 44    , 1  , Z      )," &
"  46( bc_1    , *                    , internal         , 1 )," &
"  47( bc_1    , *                    , control          , 1 )," &
"  48( bc_8    , GPP_E12_SPI1_MISO_BK2_SBK2 , bidir            , X  , 47    , 1  , Z      )," &
"  49( bc_1    , *                    , internal         , 1 )," &
"  50( bc_1    , *                    , control          , 1 )," &
"  51( bc_8    , GPP_E11_SPI1_CLK_BK1_SBK1 , bidir            , X  , 50    , 1  , Z      )," &
"  52( bc_1    , *                    , internal         , 1 )," &
"  53( bc_1    , *                    , control          , 1 )," &
"  54( bc_8    , GPP_E10_SPI1_CSB_BK0_SBK0 , bidir            , X  , 53    , 1  , Z      )," &
"  55( bc_1    , *                    , internal         , 1 )," &
"  56( bc_1    , *                    , control          , 1 )," &
"  57( bc_8    , GPP_E9_USB_OC0B      , bidir            , X  , 56    , 1  , Z      )," &
"  58( bc_1    , *                    , internal         , 1 )," &
"  59( bc_1    , *                    , control          , 1 )," &
"  60( bc_8    , GPP_E8_SATALEDB_SPI1_CS1B , bidir            , X  , 59    , 1  , Z      )," &
"  61( bc_1    , *                    , internal         , 1 )," &
"  62( bc_1    , *                    , control          , 1 )," &
"  63( bc_8    , GPP_E7_CPU_GP1       , bidir            , X  , 62    , 1  , Z      )," &
"  64( bc_1    , *                    , internal         , 1 )," &
"  65( bc_1    , *                    , control          , 1 )," &
"  66( bc_8    , GPP_E6               , bidir            , X  , 65    , 1  , Z      )," &
"  67( bc_1    , *                    , internal         , 1 )," &
"  68( bc_1    , *                    , control          , 1 )," &
"  69( bc_8    , GPP_E5_DEVSLP1       , bidir            , X  , 68    , 1  , Z      )," &
"  70( bc_1    , *                    , internal         , 1 )," &
"  71( bc_1    , *                    , control          , 1 )," &
"  72( bc_8    , GPP_E4_DEVSLP0       , bidir            , X  , 71    , 1  , Z      )," &
"  73( bc_1    , *                    , internal         , 1 )," &
"  74( bc_1    , *                    , control          , 1 )," &
"  75( bc_8    , GPP_E3_CPU_GP0       , bidir            , X  , 74    , 1  , Z      )," &
"  76( bc_1    , *                    , internal         , 1 )," &
"  77( bc_1    , *                    , control          , 1 )," &
"  78( bc_8    , GPP_E2_SPI1_IO3      , bidir            , X  , 77    , 1  , Z      )," &
"  79( bc_1    , *                    , internal         , 1 )," &
"  80( bc_1    , *                    , control          , 1 )," &
"  81( bc_8    , GPP_E1_SPI1_IO2      , bidir            , X  , 80    , 1  , Z      )," &
"  82( bc_1    , *                    , internal         , 1 )," &
"  83( bc_1    , *                    , control          , 1 )," &
"  84( bc_8    , GPP_E0_SATAXPCIE0_SATAGP0 , bidir            , X  , 83    , 1  , Z      )," &
"  85( bc_1    , *                    , INTERNAL         , 1 )," &
"  86( BC_0    , *                    , INTERNAL         , X )," &
"  87( bc_1    , *                    , INTERNAL         , 1 )," &
"  88( BC_0    , *                    , INTERNAL         , X )," &
"  89( bc_1    , *                    , control          , 1 )," &
"  90( bc_8    , PROC_PREQB           , bidir            , X  , 89    , 1  , Z      )," &
"  91( bc_1    , *                    , control          , 1 )," &
"  92( bc_8    , PROC_PRDYB           , bidir            , X  , 91    , 1  , Z      )," &
"  93( bc_1    , *                    , internal         , 1 )," &
"  94( bc_1    , *                    , control          , 1 )," &
"  95( bc_8    , GPP_C23_UART2_CTSB   , bidir            , X  , 94    , 1  , Z      )," &
"  96( bc_1    , *                    , internal         , 1 )," &
"  97( bc_1    , *                    , control          , 1 )," &
"  98( bc_8    , GPP_C22_UART2_RTSB   , bidir            , X  , 97    , 1  , Z      )," &
"  99( bc_1    , *                    , internal         , 1 )," &
" 100( bc_1    , *                    , control          , 1 )," &
" 101( bc_8    , GPP_C21_UART2_TXD    , bidir            , X  , 100   , 1  , Z      )," &
" 102( bc_1    , *                    , internal         , 1 )," &
" 103( bc_1    , *                    , control          , 1 )," &
" 104( bc_8    , GPP_C20_UART2_RXD    , bidir            , X  , 103   , 1  , Z      )," &
" 105( bc_1    , *                    , internal         , 1 )," &
" 106( bc_1    , *                    , control          , 1 )," &
" 107( bc_8    , GPP_C19_I2C1_SCL     , bidir            , X  , 106   , 1  , Z      )," &
" 108( bc_1    , *                    , internal         , 1 )," &
" 109( bc_1    , *                    , control          , 1 )," &
" 110( bc_8    , GPP_C18_I2C1_SDA     , bidir            , X  , 109   , 1  , Z      )," &
" 111( bc_1    , *                    , internal         , 1 )," &
" 112( bc_1    , *                    , control          , 1 )," &
" 113( bc_8    , GPP_C17_I2C0_SCL     , bidir            , X  , 112   , 1  , Z      )," &
" 114( bc_1    , *                    , internal         , 1 )," &
" 115( bc_1    , *                    , control          , 1 )," &
" 116( bc_8    , GPP_C16_I2C0_SDA     , bidir            , X  , 115   , 1  , Z      )," &
" 117( bc_1    , *                    , internal         , 1 )," &
" 118( bc_1    , *                    , control          , 1 )," &
" 119( bc_8    , GPP_C15_UART1_CTSB_ISH_UART1 , bidir            , X  , 118   , 1  , Z      )," &
" 120( bc_1    , *                    , internal         , 1 )," &
" 121( bc_1    , *                    , control          , 1 )," &
" 122( bc_8    , GPP_C14_UART1_RTSB_ISH_UART1 , bidir            , X  , 121   , 1  , Z      )," &
" 123( bc_1    , *                    , internal         , 1 )," &
" 124( bc_1    , *                    , control          , 1 )," &
" 125( bc_8    , GPP_C13_UART1_TXD_ISH_UART1 , bidir            , X  , 124   , 1  , Z      )," &
" 126( bc_1    , *                    , internal         , 1 )," &
" 127( bc_1    , *                    , control          , 1 )," &
" 128( bc_8    , GPP_C12_UART1_RXD_ISH_UART1 , bidir            , X  , 127   , 1  , Z      )," &
" 129( bc_1    , *                    , internal         , 1 )," &
" 130( bc_1    , *                    , control          , 1 )," &
" 131( bc_8    , GPP_C11_UART0_CTSB   , bidir            , X  , 130   , 1  , Z      )," &
" 132( bc_1    , *                    , internal         , 1 )," &
" 133( bc_1    , *                    , control          , 1 )," &
" 134( bc_8    , GPP_C10_UART0_RTSB   , bidir            , X  , 133   , 1  , Z      )," &
" 135( bc_1    , *                    , internal         , 1 )," &
" 136( bc_1    , *                    , control          , 1 )," &
" 137( bc_8    , GPP_C9_UART0_TXD     , bidir            , X  , 136   , 1  , Z      )," &
" 138( bc_1    , *                    , internal         , 1 )," &
" 139( bc_1    , *                    , control          , 1 )," &
" 140( bc_8    , GPP_C8_UART0_RXD     , bidir            , X  , 139   , 1  , Z      )," &
" 141( bc_1    , *                    , internal         , 1 )," &
" 142( bc_1    , *                    , control          , 1 )," &
" 143( bc_8    , GPP_C7_SML1DATA_SUSACKB , bidir            , X  , 142   , 1  , Z      )," &
" 144( bc_1    , *                    , internal         , 1 )," &
" 145( bc_1    , *                    , control          , 1 )," &
" 146( bc_8    , GPP_C6_SML1CLK_SUSWARNB_SUSP , bidir            , X  , 145   , 1  , Z      )," &
" 147( bc_1    , *                    , internal         , 1 )," &
" 148( bc_1    , *                    , control          , 1 )," &
" 149( bc_8    , GPP_C5_SML0ALERTB    , bidir            , X  , 148   , 1  , Z      )," &
" 150( bc_1    , *                    , internal         , 1 )," &
" 151( bc_1    , *                    , control          , 1 )," &
" 152( bc_8    , GPP_C4_SML0DATA      , bidir            , X  , 151   , 1  , Z      )," &
" 153( bc_1    , *                    , internal         , 1 )," &
" 154( bc_1    , *                    , control          , 1 )," &
" 155( bc_8    , GPP_C3_SML0CLK       , bidir            , X  , 154   , 1  , Z      )," &
" 156( bc_1    , *                    , internal         , 1 )," &
" 157( bc_1    , *                    , control          , 1 )," &
" 158( bc_8    , GPP_C2_SMBALERTB     , bidir            , X  , 157   , 1  , Z      )," &
" 159( bc_1    , *                    , internal         , 1 )," &
" 160( bc_1    , *                    , control          , 1 )," &
" 161( bc_8    , GPP_C1_SMBDATA       , bidir            , X  , 160   , 1  , Z      )," &
" 162( bc_1    , *                    , internal         , 1 )," &
" 163( bc_1    , *                    , control          , 1 )," &
" 164( bc_8    , GPP_C0_SMBCLK        , bidir            , X  , 163   , 1  , Z      )," &
" 165( bc_1    , *                    , internal         , 1 )," &
" 166( bc_1    , *                    , internal         , 1 )," &
" 167( bc_1    , *                    , internal         , 0 )," &
" 168( bc_4    , *                    , internal         , 1 )," &
" 169( bc_4    , *                    , internal         , 0 )," &
" 170( bc_1    , *                    , internal         , 1 )," &
" 171( bc_1    , *                    , control          , 1 )," &
" 172( bc_8    , GPP_H23_IMGCLKOUT4   , bidir            , X  , 171   , 1  , Z      )," &
" 173( bc_1    , *                    , internal         , 1 )," &
" 174( bc_1    , *                    , control          , 1 )," &
" 175( bc_8    , GPP_H22_IMGCLKOUT3   , bidir            , X  , 174   , 1  , Z      )," &
" 176( bc_1    , *                    , internal         , 1 )," &
" 177( bc_1    , *                    , control          , 1 )," &
" 178( bc_8    , GPP_H21_IMGCLKOUT2   , bidir            , X  , 177   , 1  , Z      )," &
" 179( bc_1    , *                    , internal         , 1 )," &
" 180( bc_1    , *                    , control          , 1 )," &
" 181( bc_8    , GPP_H20_IMGCLKOUT1   , bidir            , X  , 180   , 1  , Z      )," &
" 182( bc_1    , *                    , internal         , 1 )," &
" 183( bc_1    , *                    , control          , 1 )," &
" 184( bc_8    , GPP_H19_TIME_SYNC0   , bidir            , X  , 183   , 1  , Z      )," &
" 185( bc_1    , *                    , internal         , 1 )," &
" 186( bc_1    , *                    , control          , 1 )," &
" 187( bc_8    , GPP_H18_CPU_C10_GATEB , bidir            , X  , 186   , 1  , Z      )," &
" 188( bc_1    , *                    , internal         , 1 )," &
" 189( bc_1    , *                    , control          , 1 )," &
" 190( bc_8    , GPP_H17_DDPB_CTRLDATA , bidir            , X  , 189   , 1  , Z      )," &
" 191( bc_1    , *                    , internal         , 1 )," &
" 192( bc_1    , *                    , control          , 1 )," &
" 193( bc_8    , GPP_H16_DDPB_CTRLCLK , bidir            , X  , 192   , 1  , Z      )," &
" 194( bc_1    , *                    , internal         , 1 )," &
" 195( bc_1    , *                    , control          , 1 )," &
" 196( bc_8    , GPP_H15_M2_SKT2_CFG3 , bidir            , X  , 195   , 1  , Z      )," &
" 197( bc_1    , *                    , internal         , 1 )," &
" 198( bc_1    , *                    , control          , 1 )," &
" 199( bc_8    , GPP_H14_M2_SKT2_CFG2 , bidir            , X  , 198   , 1  , Z      )," &
" 200( bc_1    , *                    , internal         , 1 )," &
" 201( bc_1    , *                    , control          , 1 )," &
" 202( bc_8    , GPP_H13_M2_SKT2_CFG1 , bidir            , X  , 201   , 1  , Z      )," &
" 203( bc_1    , *                    , internal         , 1 )," &
" 204( bc_1    , *                    , control          , 1 )," &
" 205( bc_8    , GPP_H12_M2_SKT2_CFG0 , bidir            , X  , 204   , 1  , Z      )," &
" 206( bc_1    , *                    , internal         , 1 )," &
" 207( bc_1    , *                    , control          , 1 )," &
" 208( bc_8    , GPP_H11_SRCCLKREQ5B  , bidir            , X  , 207   , 1  , Z      )," &
" 209( bc_1    , *                    , internal         , 1 )," &
" 210( bc_1    , *                    , control          , 1 )," &
" 211( bc_8    , GPP_H10_SRCCLKREQ4B  , bidir            , X  , 210   , 1  , Z      )," &
" 212( bc_1    , *                    , internal         , 1 )," &
" 213( bc_1    , *                    , control          , 1 )," &
" 214( bc_8    , GPP_H9_I2C4_SCL_CNV_MFUART2 , bidir            , X  , 213   , 1  , Z      )," &
" 215( bc_1    , *                    , internal         , 1 )," &
" 216( bc_1    , *                    , control          , 1 )," &
" 217( bc_8    , GPP_H8_I2C4_SDA_CNV_MFUART2 , bidir            , X  , 216   , 1  , Z      )," &
" 218( bc_1    , *                    , internal         , 1 )," &
" 219( bc_1    , *                    , control          , 1 )," &
" 220( bc_8    , GPP_H7_I2C3_SCL      , bidir            , X  , 219   , 1  , Z      )," &
" 221( bc_1    , *                    , internal         , 1 )," &
" 222( bc_1    , *                    , control          , 1 )," &
" 223( bc_8    , GPP_H6_I2C3_SDA      , bidir            , X  , 222   , 1  , Z      )," &
" 224( bc_1    , *                    , internal         , 1 )," &
" 225( bc_1    , *                    , control          , 1 )," &
" 226( bc_8    , GPP_H5_I2C2_SCL      , bidir            , X  , 225   , 1  , Z      )," &
" 227( bc_1    , *                    , internal         , 1 )," &
" 228( bc_1    , *                    , control          , 1 )," &
" 229( bc_8    , GPP_H4_I2C2_SDA      , bidir            , X  , 228   , 1  , Z      )," &
" 230( bc_1    , *                    , internal         , 1 )," &
" 231( bc_1    , *                    , control          , 1 )," &
" 232( bc_8    , GPP_H3_SX_EXIT_HOLDOFFB_CNV , bidir            , X  , 231   , 1  , Z      )," &
" 233( bc_1    , *                    , internal         , 1 )," &
" 234( bc_1    , *                    , control          , 1 )," &
" 235( bc_8    , GPP_H2_CNV_BT_I2S_SDO , bidir            , X  , 234   , 1  , Z      )," &
" 236( bc_1    , *                    , internal         , 1 )," &
" 237( bc_1    , *                    , control          , 1 )," &
" 238( bc_8    , GPP_H1_SD_PWR_ENB_CNV_BT_I2S , bidir            , X  , 237   , 1  , Z      )," &
" 239( bc_1    , *                    , internal         , 1 )," &
" 240( bc_1    , *                    , control          , 1 )," &
" 241( bc_8    , GPP_H0_CNV_BT_I2S_SDO , bidir            , X  , 240   , 1  , Z      )," &
" 242( bc_1    , *                    , control          , 1 )," &
" 243( bc_8    , GPP_F19_A4WP_PRESENT , bidir            , X  , 242   , 1  , Z      )," &
" 244( bc_1    , *                    , control          , 1 )," &
" 245( bc_8    , GPP_F18_EMMC_RESETB  , bidir            , X  , 244   , 1  , Z      )," &
" 246( bc_1    , *                    , control          , 1 )," &
" 247( bc_8    , GPP_F17_EMMC_CLK     , bidir            , X  , 246   , 1  , Z      )," &
" 248( bc_1    , *                    , control          , 1 )," &
" 249( bc_8    , GPP_F16_EMMC_RCLK    , bidir            , X  , 248   , 1  , Z      )," &
" 250( bc_1    , *                    , control          , 1 )," &
" 251( bc_8    , GPP_F15_EMMC_DATA7   , bidir            , X  , 250   , 1  , Z      )," &
" 252( bc_1    , *                    , control          , 1 )," &
" 253( bc_8    , GPP_F14_EMMC_DATA6   , bidir            , X  , 252   , 1  , Z      )," &
" 254( bc_1    , *                    , control          , 1 )," &
" 255( bc_8    , GPP_F13_EMMC_DATA5   , bidir            , X  , 254   , 1  , Z      )," &
" 256( bc_1    , *                    , control          , 1 )," &
" 257( bc_8    , GPP_F12_EMMC_DATA4   , bidir            , X  , 256   , 1  , Z      )," &
" 258( bc_1    , *                    , control          , 1 )," &
" 259( bc_8    , GPP_F11_EMMC_DATA3   , bidir            , X  , 258   , 1  , Z      )," &
" 260( bc_1    , *                    , control          , 1 )," &
" 261( bc_8    , GPP_F10_EMMC_DATA2   , bidir            , X  , 260   , 1  , Z      )," &
" 262( bc_1    , *                    , control          , 1 )," &
" 263( bc_8    , GPP_F9_EMMC_DATA1    , bidir            , X  , 262   , 1  , Z      )," &
" 264( bc_1    , *                    , control          , 1 )," &
" 265( bc_8    , GPP_F8_EMMC_DATA0    , bidir            , X  , 264   , 1  , Z      )," &
" 266( bc_1    , *                    , control          , 1 )," &
" 267( bc_8    , GPP_F7_EMMC_CMD      , bidir            , X  , 266   , 1  , Z      )," &
" 268( bc_1    , *                    , control          , 1 )," &
" 269( bc_8    , GPP_F6_CNV_PA_BLANKING , bidir            , X  , 268   , 1  , Z      )," &
" 270( bc_1    , *                    , control          , 1 )," &
" 271( bc_8    , GPP_F5_MODEM_CLKREQ  , bidir            , X  , 270   , 1  , Z      )," &
" 272( bc_1    , *                    , control          , 1 )," &
" 273( bc_8    , GPP_F4_CNV_RF_RESETB , bidir            , X  , 272   , 1  , Z      )," &
" 274( bc_1    , *                    , control          , 1 )," &
" 275( bc_8    , GPP_F3_CNV_RGI_RSP_UART0_CTS , bidir            , X  , 274   , 1  , Z      )," &
" 276( bc_1    , *                    , control          , 1 )," &
" 277( bc_8    , GPP_F2_CNV_RGI_DT_UART0_TXD , bidir            , X  , 276   , 1  , Z      )," &
" 278( bc_1    , *                    , control          , 1 )," &
" 279( bc_8    , GPP_F1_CNV_BRI_RSP_UART0_RXD , bidir            , X  , 278   , 1  , Z      )," &
" 280( bc_1    , *                    , control          , 1 )," &
" 281( bc_8    , GPP_F0_CNV_BRI_DT_UART0_RTSB , bidir            , X  , 280   , 1  , Z      )," &
" 282( bc_1    , *                    , internal         , 1 )," &
" 283( bc_1    , *                    , control          , 1 )," &
" 284( bc_8    , GPP_D19_I2S_MCLK     , bidir            , X  , 283   , 1  , Z      )," &
" 285( bc_1    , *                    , internal         , 1 )," &
" 286( bc_1    , *                    , control          , 1 )," &
" 287( bc_8    , GPP_D18_ISH_GP5      , bidir            , X  , 286   , 1  , Z      )," &
" 288( bc_1    , *                    , internal         , 1 )," &
" 289( bc_1    , *                    , control          , 1 )," &
" 290( bc_8    , GPP_D17_ISH_GP4      , bidir            , X  , 289   , 1  , Z      )," &
" 291( bc_1    , *                    , internal         , 1 )," &
" 292( bc_1    , *                    , control          , 1 )," &
" 293( bc_8    , GPP_D16_ISH_UART0_CTSB_CNV_W , bidir            , X  , 292   , 1  , Z      )," &
" 294( bc_1    , *                    , internal         , 1 )," &
" 295( bc_1    , *                    , control          , 1 )," &
" 296( bc_8    , GPP_D15_ISH_UART0_RTSB_GSPI2 , bidir            , X  , 295   , 1  , Z      )," &
" 297( bc_1    , *                    , internal         , 1 )," &
" 298( bc_1    , *                    , control          , 1 )," &
" 299( bc_8    , GPP_D14_ISH_UART0_TXD , bidir            , X  , 298   , 1  , Z      )," &
" 300( bc_1    , *                    , internal         , 1 )," &
" 301( bc_1    , *                    , control          , 1 )," &
" 302( bc_8    , GPP_D13_ISH_UART0_RXD , bidir            , X  , 301   , 1  , Z      )," &
" 303( bc_1    , *                    , internal         , 1 )," &
" 304( bc_1    , *                    , control          , 1 )," &
" 305( bc_8    , GPP_D12_ISH_SPI_MOSI_DDP4_CT , bidir            , X  , 304   , 1  , Z      )," &
" 306( bc_1    , *                    , internal         , 1 )," &
" 307( bc_1    , *                    , control          , 1 )," &
" 308( bc_8    , GPP_D11_ISH_SPI_MISO_DDP4_CT , bidir            , X  , 307   , 1  , Z      )," &
" 309( bc_1    , *                    , internal         , 1 )," &
" 310( bc_1    , *                    , control          , 1 )," &
" 311( bc_8    , GPP_D10_ISH_SPI_CLK_DDP3_CTR , bidir            , X  , 310   , 1  , Z      )," &
" 312( bc_1    , *                    , internal         , 1 )," &
" 313( bc_1    , *                    , control          , 1 )," &
" 314( bc_8    , GPP_D9_ISH_SPI_CSB_DDP3_CTRL , bidir            , X  , 313   , 1  , Z      )," &
" 315( bc_1    , *                    , internal         , 1 )," &
" 316( bc_1    , *                    , control          , 1 )," &
" 317( bc_8    , GPP_D8_SRCCLKREQ3B   , bidir            , X  , 316   , 1  , Z      )," &
" 318( bc_1    , *                    , internal         , 1 )," &
" 319( bc_1    , *                    , control          , 1 )," &
" 320( bc_8    , GPP_D7_SRCCLKREQ2B   , bidir            , X  , 319   , 1  , Z      )," &
" 321( bc_1    , *                    , internal         , 1 )," &
" 322( bc_1    , *                    , control          , 1 )," &
" 323( bc_8    , GPP_D6_SRCCLKREQ1B   , bidir            , X  , 322   , 1  , Z      )," &
" 324( bc_1    , *                    , internal         , 1 )," &
" 325( bc_1    , *                    , control          , 1 )," &
" 326( bc_8    , GPP_D5_SRCCLKREQ0B   , bidir            , X  , 325   , 1  , Z      )," &
" 327( bc_1    , *                    , internal         , 1 )," &
" 328( bc_1    , *                    , control          , 1 )," &
" 329( bc_8    , GPP_D4_IMGCLKOUT0    , bidir            , X  , 328   , 1  , Z      )," &
" 330( bc_1    , *                    , internal         , 1 )," &
" 331( bc_1    , *                    , control          , 1 )," &
" 332( bc_8    , GPP_D3_ISH_GP3       , bidir            , X  , 331   , 1  , Z      )," &
" 333( bc_1    , *                    , internal         , 1 )," &
" 334( bc_1    , *                    , control          , 1 )," &
" 335( bc_8    , GPP_D2_ISH_GP2       , bidir            , X  , 334   , 1  , Z      )," &
" 336( bc_1    , *                    , internal         , 1 )," &
" 337( bc_1    , *                    , control          , 1 )," &
" 338( bc_8    , GPP_D1_ISH_GP1       , bidir            , X  , 337   , 1  , Z      )," &
" 339( bc_1    , *                    , internal         , 1 )," &
" 340( bc_1    , *                    , control          , 1 )," &
" 341( bc_8    , GPP_D0_ISH_GP0       , bidir            , X  , 340   , 1  , Z      )," &
" 342( bc_1    , *                    , internal         , 0 )," &
" 343( bc_4    , *                    , internal         , 1 )," &
" 344( bc_4    , *                    , internal         , 0 )," &
" 345( bc_1    , *                    , INTERNAL         , 0 )," &
" 346( BC_0    , *                    , INTERNAL         , X )," &
" 347( bc_1    , *                    , control          , 0 )," &
" 348( bc_8    , CL_DATA              , bidir            , X  , 347   , 0  , Z      )," &
" 349( bc_1    , *                    , control          , 0 )," &
" 350( bc_8    , CL_CLK               , bidir            , X  , 349   , 0  , Z      )," &
" 351( bc_4    , *                    , internal         , 1 )," &
" 352( bc_4    , *                    , internal         , 0 )," &
" 353( bc_0    , *                    , internal         , 0 )," &
" 354( BC_0    , *                    , INTERNAL         , X )," &
" 355( bc_2    , *                    , internal         , 0 )," &
" 356( BC_0    , *                    , INTERNAL         , X )," &
" 357( bc_2    , *                    , internal         , 0 )," &
" 358( bc_1    , *                    , internal         , 0 )," &
" 359( bc_0    , *                    , internal         , 0 )," &
" 360( bc_4    , CNV_WR_D1P           , input            , 0 )," &
" 361( bc_2    , *                    , internal         , 0 )," &
" 362( bc_4    , CNV_WR_D1N           , input            , 0 )," &
" 363( bc_2    , *                    , internal         , 0 )," &
" 364( bc_1    , *                    , internal         , 0 )," &
" 365( bc_0    , *                    , internal         , 0 )," &
" 366( bc_4    , CNV_WR_D0P           , input            , 0 )," &
" 367( bc_2    , *                    , internal         , 0 )," &
" 368( bc_4    , CNV_WR_D0N           , input            , 0 )," &
" 369( bc_2    , *                    , internal         , 0 )," &
" 370( bc_1    , *                    , internal         , 0 )," &
" 371( bc_0    , *                    , internal         , 0 )," &
" 372( bc_4    , CNV_WR_CLKP          , input            , 0 )," &
" 373( bc_2    , *                    , internal         , 0 )," &
" 374( bc_4    , CNV_WR_CLKN          , input            , 0 )," &
" 375( bc_2    , *                    , internal         , 0 )," &
" 376( bc_1    , *                    , internal         , 0 )," &
" 377( bc_0    , *                    , internal         , 0 )," &
" 378( BC_0    , *                    , INTERNAL         , X )," &
" 379( bc_2    , *                    , INTERNAL         , 0 )," &
" 380( BC_0    , *                    , INTERNAL         , X )," &
" 381( bc_2    , *                    , internal         , 0 )," &
" 382( bc_1    , *                    , internal         , X )," &
" 383( bc_0    , *                    , internal         , 0 )," &
" 384( bc_1    , CNV_WT_D1P           , output3          , X  , 385   , 0  , Z      )," &
" 385( bc_2    , *                    , control          , 0 )," &
" 386( bc_1    , CNV_WT_D1N           , output3          , X  , 385   , 0  , Z      )," &
" 387( bc_2    , *                    , internal         , 0 )," &
" 388( bc_1    , *                    , internal         , X )," &
" 389( bc_0    , *                    , internal         , 0 )," &
" 390( bc_1    , CNV_WT_D0P           , output3          , X  , 391   , 0  , Z      )," &
" 391( bc_2    , *                    , control          , 0 )," &
" 392( bc_1    , CNV_WT_D0N           , output3          , X  , 391   , 0  , Z      )," &
" 393( bc_2    , *                    , internal         , 0 )," &
" 394( bc_1    , *                    , internal         , X )," &
" 395( bc_0    , *                    , internal         , 0 )," &
" 396( bc_1    , CNV_WT_CLKP          , output3          , X  , 397   , 0  , Z      )," &
" 397( bc_2    , *                    , control          , 0 )," &
" 398( bc_1    , CNV_WT_CLKN          , output3          , X  , 397   , 0  , Z      )," &
" 399( bc_2    , *                    , internal         , 0 )," &
" 400( bc_1    , *                    , internal         , X )," &
" 401( bc_4    , *                    , internal         , 1 )," &
" 402( bc_4    , *                    , internal         , 0 )," &
" 403( bc_4    , *                    , internal         , 1 )," &
" 404( bc_4    , RTCRSTB              , input            , X )," &
" 405( bc_4    , *                    , internal         , 1 )," &
" 406( bc_4    , RSMRSTB              , input            , X )," &
" 407( bc_4    , *                    , internal         , 1 )," &
" 408( bc_4    , *                    , internal         , 0 )," &
" 409( BC_0    , *                    , INTERNAL         , X )," &
" 410( bc_4    , INTRUDERB            , input            , X )," &
" 411( bc_4    , *                    , internal         , 1 )," &
" 412( bc_4    , *                    , internal         , 0 )," &
" 413( bc_1    , *                    , control          , 1 )," &
" 414( bc_8    , DRAM_RESETB          , bidir            , X  , 413   , 1  , Z      )," &
" 415( bc_1    , *                    , control          , 1 )," &
" 416( bc_8    , WAKEB                , bidir            , X  , 415   , 1  , Z      )," &
" 417( bc_1    , *                    , control          , 1 )," &
" 418( bc_8    , SLP_SUSB             , bidir            , X  , 417   , 1  , Z      )," &
" 419( bc_1    , *                    , control          , 1 )," &
" 420( bc_8    , SLP_LANB             , bidir            , X  , 419   , 1  , Z      )," &
" 421( bc_1    , *                    , INTERNAL         , 1 )," &
" 422( BC_0    , *                    , INTERNAL         , X )," &
" 423( bc_1    , *                    , control          , 1 )," &
" 424( bc_8    , GPD11_LANPHYPC_DSWLDO_MON , bidir            , X  , 423   , 1  , Z      )," &
" 425( bc_1    , *                    , control          , 1 )," &
" 426( bc_8    , GPD10_SLP_S5B        , bidir            , X  , 425   , 1  , Z      )," &
" 427( bc_1    , *                    , control          , 1 )," &
" 428( bc_8    , GPD9_SPL_WLANB       , bidir            , X  , 427   , 1  , Z      )," &
" 429( bc_1    , *                    , control          , 1 )," &
" 430( bc_8    , GPD8_SUSCLK          , bidir            , X  , 429   , 1  , Z      )," &
" 431( bc_1    , *                    , control          , 1 )," &
" 432( bc_8    , GPD7                 , bidir            , X  , 431   , 1  , Z      )," &
" 433( bc_1    , *                    , control          , 1 )," &
" 434( bc_8    , GPD6_SLP_AB          , bidir            , X  , 433   , 1  , Z      )," &
" 435( bc_1    , *                    , control          , 1 )," &
" 436( bc_8    , GPD5_SLP_S4B         , bidir            , X  , 435   , 1  , Z      )," &
" 437( bc_1    , *                    , control          , 1 )," &
" 438( bc_8    , GPD4_SLP_S3B         , bidir            , X  , 437   , 1  , Z      )," &
" 439( bc_1    , *                    , control          , 1 )," &
" 440( bc_8    , GPD3_PWRBTNB         , bidir            , X  , 439   , 1  , Z      )," &
" 441( bc_1    , *                    , control          , 1 )," &
" 442( bc_8    , GPD2_LAN_WAKEB       , bidir            , X  , 441   , 1  , Z      )," &
" 443( bc_1    , *                    , control          , 1 )," &
" 444( bc_8    , GPD1_ACPRESENT       , bidir            , X  , 443   , 1  , Z      )," &
" 445( bc_1    , *                    , control          , 1 )," &
" 446( bc_8    , GPD0_BATLOWB         , bidir            , X  , 445   , 1  , Z      )," &
" 447( bc_1    , *                    , internal         , 1 )," &
" 448( bc_1    , *                    , internal         , 0 )," &
" 449( bc_4    , *                    , internal         , 1 )," &
" 450( bc_4    , *                    , internal         , 0 )," &
" 451( bc_1    , *                    , control          , 1 )," &
" 452( bc_8    , SPI0_CLK             , bidir            , X  , 451   , 1  , Z      )," &
" 453( bc_1    , *                    , control          , 1 )," &
" 454( bc_8    , SPI0_CS1B            , bidir            , X  , 453   , 1  , Z      )," &
" 455( bc_1    , *                    , control          , 1 )," &
" 456( bc_8    , SPI0_CS0B            , bidir            , X  , 455   , 1  , Z      )," &
" 457( bc_1    , *                    , control          , 1 )," &
" 458( bc_8    , SPI0_CS2B            , bidir            , X  , 457   , 1  , Z      )," &
" 459( bc_1    , *                    , control          , 1 )," &
" 460( bc_8    , SPI0_MISO            , bidir            , X  , 459   , 1  , Z      )," &
" 461( bc_1    , *                    , control          , 1 )," &
" 462( bc_8    , SPI0_MOSI            , bidir            , X  , 461   , 1  , Z      )," &
" 463( bc_1    , *                    , control          , 1 )," &
" 464( bc_8    , SPI0_IO3             , bidir            , X  , 463   , 1  , Z      )," &
" 465( bc_1    , *                    , control          , 1 )," &
" 466( bc_8    , SPI0_IO2             , bidir            , X  , 465   , 1  , Z      )," &
" 467( bc_1    , *                    , control          , 1 )," &
" 468( bc_8    , GPP_S7_SNDW4_DATA_DMIC_DATA0 , bidir            , X  , 467   , 1  , Z      )," &
" 469( bc_1    , *                    , control          , 1 )," &
" 470( bc_8    , GPP_S6_SNDW4_CLK_DMIC_CLK0 , bidir            , X  , 469   , 1  , Z      )," &
" 471( bc_1    , *                    , control          , 1 )," &
" 472( bc_8    , GPP_S5_SNDW3_DATA_DMIC_DATA1 , bidir            , X  , 471   , 1  , Z      )," &
" 473( bc_1    , *                    , control          , 1 )," &
" 474( bc_8    , GPP_S4_SNDW3_CLK_DMIC_CLK1 , bidir            , X  , 473   , 1  , Z      )," &
" 475( bc_1    , *                    , control          , 1 )," &
" 476( bc_8    , GPP_S3_SNDW2_DATA    , bidir            , X  , 475   , 1  , Z      )," &
" 477( bc_1    , *                    , control          , 1 )," &
" 478( bc_8    , GPP_S2_SNDW2_CLK     , bidir            , X  , 477   , 1  , Z      )," &
" 479( bc_1    , *                    , control          , 1 )," &
" 480( bc_8    , GPP_S1_SNDW1_DATA    , bidir            , X  , 479   , 1  , Z      )," &
" 481( bc_1    , *                    , control          , 1 )," &
" 482( bc_8    , GPP_S0_SNDW1_CLK     , bidir            , X  , 481   , 1  , Z      )," &
" 483( bc_1    , *                    , control          , 1 )," &
" 484( bc_8    , GPP_R7_I2S1_RXD      , bidir            , X  , 483   , 1  , Z      )," &
" 485( bc_1    , *                    , control          , 1 )," &
" 486( bc_8    , GPP_R6_I2S1_TXD      , bidir            , X  , 485   , 1  , Z      )," &
" 487( bc_1    , *                    , control          , 1 )," &
" 488( bc_8    , GPP_R5_HDA_SDI1_I2S1_SFRM , bidir            , X  , 487   , 1  , Z      )," &
" 489( bc_1    , *                    , control          , 1 )," &
" 490( bc_8    , GPP_R4_HDA_RSTB      , bidir            , X  , 489   , 1  , Z      )," &
" 491( bc_1    , *                    , control          , 1 )," &
" 492( bc_8    , GPP_R3_HDA_SDI0_I2S0_RXD , bidir            , X  , 491   , 1  , Z      )," &
" 493( bc_1    , *                    , control          , 1 )," &
" 494( bc_8    , GPP_R2_HDA_SDO_I2S0_TXD , bidir            , X  , 493   , 1  , Z      )," &
" 495( bc_1    , *                    , control          , 1 )," &
" 496( bc_8    , GPP_R1_HDA_SYNC_I2S0_SFRM , bidir            , X  , 495   , 1  , Z      )," &
" 497( bc_1    , *                    , control          , 1 )," &
" 498( bc_8    , GPP_R0_HDA_BCLK_I2S0_SCLK , bidir            , X  , 497   , 1  , Z      )," &
" 499( bc_1    , *                    , internal         , 1 )," &
" 500( bc_1    , *                    , internal         , 1 )," &
" 501( bc_1    , *                    , internal         , 1 )," &
" 502( bc_1    , *                    , internal         , 0 )," &
" 503( bc_4    , *                    , internal         , 1 )," &
" 504( bc_4    , *                    , internal         , 0 )," &
" 505( bc_1    , *                    , internal         , 1 )," &
" 506( bc_1    , *                    , control          , 1 )," &
" 507( bc_8    , GPP_A23_I2S1_SCLK    , bidir            , X  , 506   , 1  , Z      )," &
" 508( bc_1    , *                    , internal         , 1 )," &
" 509( bc_1    , *                    , control          , 1 )," &
" 510( bc_8    , GPP_A22              , bidir            , X  , 509   , 1  , Z      )," &
" 511( bc_1    , *                    , internal         , 1 )," &
" 512( bc_1    , *                    , control          , 1 )," &
" 513( bc_8    , GPP_A21              , bidir            , X  , 512   , 1  , Z      )," &
" 514( bc_1    , *                    , internal         , 1 )," &
" 515( bc_1    , *                    , control          , 1 )," &
" 516( bc_8    , GPP_A20_DDSP_HPD2_DISP_MISC2 , bidir            , X  , 515   , 1  , Z      )," &
" 517( bc_1    , *                    , internal         , 1 )," &
" 518( bc_1    , *                    , control          , 1 )," &
" 519( bc_8    , GPP_A19_DDSP_HPD1_DISP_MISC1 , bidir            , X  , 518   , 1  , Z      )," &
" 520( bc_1    , *                    , internal         , 1 )," &
" 521( bc_1    , *                    , control          , 1 )," &
" 522( bc_8    , GPP_A18_DDSP_HPDB_DISP_MISCB , bidir            , X  , 521   , 1  , Z      )," &
" 523( bc_1    , *                    , internal         , 1 )," &
" 524( bc_1    , *                    , control          , 1 )," &
" 525( bc_8    , GPP_A17_DISP_MISCC   , bidir            , X  , 524   , 1  , Z      )," &
" 526( bc_1    , *                    , internal         , 1 )," &
" 527( bc_1    , *                    , control          , 1 )," &
" 528( bc_8    , GPP_A16_USB_OC3B     , bidir            , X  , 527   , 1  , Z      )," &
" 529( bc_1    , *                    , internal         , 1 )," &
" 530( bc_1    , *                    , control          , 1 )," &
" 531( bc_8    , GPP_A15_USB_OC2B_DDSP_HPD4_D , bidir            , X  , 530   , 1  , Z      )," &
" 532( bc_1    , *                    , internal         , 1 )," &
" 533( bc_1    , *                    , control          , 1 )," &
" 534( bc_8    , GPP_A14_USB_OC1B_DDSP_HPD3_D , bidir            , X  , 533   , 1  , Z      )," &
" 535( bc_1    , *                    , internal         , 1 )," &
" 536( bc_1    , *                    , control          , 1 )," &
" 537( bc_8    , GPP_A13_SATAXPCIE2_SATAGP2 , bidir            , X  , 536   , 1  , Z      )," &
" 538( bc_1    , *                    , internal         , 1 )," &
" 539( bc_1    , *                    , control          , 1 )," &
" 540( bc_8    , GPP_A12_SATAXPCIE1_SATAGP1 , bidir            , X  , 539   , 1  , Z      )," &
" 541( bc_1    , *                    , internal         , 1 )," &
" 542( bc_1    , *                    , control          , 1 )," &
" 543( bc_8    , GPP_A11_DEVSLP2      , bidir            , X  , 542   , 1  , Z      )," &
" 544( bc_1    , *                    , internal         , 1 )," &
" 545( bc_1    , *                    , control          , 1 )," &
" 546( bc_8    , GPP_A10_I2S2_RXD     , bidir            , X  , 545   , 1  , Z      )," &
" 547( bc_1    , *                    , internal         , 1 )," &
" 548( bc_1    , *                    , control          , 1 )," &
" 549( bc_8    , GPP_A9_I2S2_TXD_MODEM_CLKREQ , bidir            , X  , 548   , 1  , Z      )," &
" 550( bc_1    , *                    , internal         , 1 )," &
" 551( bc_1    , *                    , control          , 1 )," &
" 552( bc_8    , GPP_A8_I2S2_SFRM_CNV_RF_RESE , bidir            , X  , 551   , 1  , Z      )," &
" 553( bc_1    , *                    , internal         , 1 )," &
" 554( bc_1    , *                    , control          , 1 )," &
" 555( bc_8    , GPP_A7_I2S2_SCLK     , bidir            , X  , 554   , 1  , Z      )," &
" 556( bc_1    , *                    , internal         , 1 )," &
" 557( bc_1    , *                    , control          , 1 )," &
" 558( bc_8    , GPP_A6_ESPI_RESETB   , bidir            , X  , 557   , 1  , Z      )," &
" 559( bc_1    , *                    , internal         , 1 )," &
" 560( bc_1    , *                    , control          , 1 )," &
" 561( bc_8    , GPP_A5_ESPI_CLK      , bidir            , X  , 560   , 1  , Z      )," &
" 562( bc_1    , *                    , internal         , 1 )," &
" 563( bc_1    , *                    , control          , 1 )," &
" 564( bc_8    , GPP_A4_ESPI_CSB      , bidir            , X  , 563   , 1  , Z      )," &
" 565( bc_1    , *                    , internal         , 1 )," &
" 566( bc_1    , *                    , control          , 1 )," &
" 567( bc_8    , GPP_A3_ESPI_IO3      , bidir            , X  , 566   , 1  , Z      )," &
" 568( bc_1    , *                    , internal         , 1 )," &
" 569( bc_1    , *                    , control          , 1 )," &
" 570( bc_8    , GPP_A2_ESPI_IO2      , bidir            , X  , 569   , 1  , Z      )," &
" 571( bc_1    , *                    , internal         , 1 )," &
" 572( bc_1    , *                    , control          , 1 )," &
" 573( bc_8    , GPP_A1_ESPI_IO1      , bidir            , X  , 572   , 1  , Z      )," &
" 574( bc_1    , *                    , internal         , 1 )," &
" 575( bc_1    , *                    , control          , 1 )," &
" 576( bc_8    , GPP_A0_ESPI_IO0      , bidir            , X  , 575   , 1  , Z      )," &
" 577( bc_1    , *                    , internal         , 1 )," &
" 578( bc_1    , *                    , control          , 1 )," &
" 579( bc_8    , GPP_B23_SML1ALERTB_PCHHOTB_G , bidir            , X  , 578   , 1  , Z      )," &
" 580( bc_1    , *                    , internal         , 1 )," &
" 581( bc_1    , *                    , control          , 1 )," &
" 582( bc_8    , GPP_B22_GSPI1_MOSI   , bidir            , X  , 581   , 1  , Z      )," &
" 583( bc_1    , *                    , internal         , 1 )," &
" 584( bc_1    , *                    , control          , 1 )," &
" 585( bc_8    , GPP_B21_GSPI1_MISO   , bidir            , X  , 584   , 1  , Z      )," &
" 586( bc_1    , *                    , internal         , 1 )," &
" 587( bc_1    , *                    , control          , 1 )," &
" 588( bc_8    , GPP_B20_GSPI1_CLK    , bidir            , X  , 587   , 1  , Z      )," &
" 589( bc_1    , *                    , internal         , 1 )," &
" 590( bc_1    , *                    , control          , 1 )," &
" 591( bc_8    , GPP_B19_GSPI1_CS0B   , bidir            , X  , 590   , 1  , Z      )," &
" 592( bc_1    , *                    , internal         , 1 )," &
" 593( bc_1    , *                    , control          , 1 )," &
" 594( bc_8    , GPP_B18_GSPI0_MOSI   , bidir            , X  , 593   , 1  , Z      )," &
" 595( bc_1    , *                    , internal         , 1 )," &
" 596( bc_1    , *                    , control          , 1 )," &
" 597( bc_8    , GPP_B17_GSPI0_MISO   , bidir            , X  , 596   , 1  , Z      )," &
" 598( bc_1    , *                    , internal         , 1 )," &
" 599( bc_1    , *                    , control          , 1 )," &
" 600( bc_8    , GPP_B16_GSPI0_CLK    , bidir            , X  , 599   , 1  , Z      )," &
" 601( bc_1    , *                    , internal         , 1 )," &
" 602( bc_1    , *                    , control          , 1 )," &
" 603( bc_8    , GPP_B15_GSPI0_CS0B   , bidir            , X  , 602   , 1  , Z      )," &
" 604( bc_1    , *                    , internal         , 1 )," &
" 605( bc_1    , *                    , control          , 1 )," &
" 606( bc_8    , GPP_B14_SPKR_TIME_SYNC1_GSPI , bidir            , X  , 605   , 1  , Z      )," &
" 607( bc_1    , *                    , internal         , 1 )," &
" 608( bc_1    , *                    , control          , 1 )," &
" 609( bc_8    , GPP_B13_PLTRSTB      , bidir            , X  , 608   , 1  , Z      )," &
" 610( bc_1    , *                    , internal         , 1 )," &
" 611( bc_1    , *                    , control          , 1 )," &
" 612( bc_8    , GPP_B12_SLP_S0B      , bidir            , X  , 611   , 1  , Z      )," &
" 613( bc_1    , *                    , internal         , 1 )," &
" 614( bc_1    , *                    , control          , 1 )," &
" 615( bc_8    , GPP_B11_PMCALERTB    , bidir            , X  , 614   , 1  , Z      )," &
" 616( bc_1    , *                    , internal         , 1 )," &
" 617( bc_1    , *                    , control          , 1 )," &
" 618( bc_8    , GPP_B10_I2C5_SCL_ISH_I2C2_SC , bidir            , X  , 617   , 1  , Z      )," &
" 619( bc_1    , *                    , internal         , 1 )," &
" 620( bc_1    , *                    , control          , 1 )," &
" 621( bc_8    , GPP_B9_I2C5_SDA_ISH_I2C2_SDA , bidir            , X  , 620   , 1  , Z      )," &
" 622( bc_1    , *                    , internal         , 1 )," &
" 623( bc_1    , *                    , control          , 1 )," &
" 624( bc_8    , GPP_B8_ISH_I2C1_SCL  , bidir            , X  , 623   , 1  , Z      )," &
" 625( bc_1    , *                    , internal         , 1 )," &
" 626( bc_1    , *                    , control          , 1 )," &
" 627( bc_8    , GPP_B7_ISH_I2C1_SDA  , bidir            , X  , 626   , 1  , Z      )," &
" 628( bc_1    , *                    , internal         , 1 )," &
" 629( bc_1    , *                    , control          , 1 )," &
" 630( bc_8    , GPP_B6_ISH_I2C0_SCL  , bidir            , X  , 629   , 1  , Z      )," &
" 631( bc_1    , *                    , internal         , 1 )," &
" 632( bc_1    , *                    , control          , 1 )," &
" 633( bc_8    , GPP_B5_ISH_I2C0_SDA  , bidir            , X  , 632   , 1  , Z      )," &
" 634( bc_1    , *                    , internal         , 1 )," &
" 635( bc_1    , *                    , control          , 1 )," &
" 636( bc_8    , GPP_B4_CPU_GP3       , bidir            , X  , 635   , 1  , Z      )," &
" 637( bc_1    , *                    , internal         , 1 )," &
" 638( bc_1    , *                    , control          , 1 )," &
" 639( bc_8    , GPP_B3_CPU_GP2       , bidir            , X  , 638   , 1  , Z      )," &
" 640( bc_1    , *                    , internal         , 1 )," &
" 641( bc_1    , *                    , control          , 1 )," &
" 642( bc_8    , GPP_B2_VRALERTB      , bidir            , X  , 641   , 1  , Z      )," &
" 643( bc_1    , *                    , internal         , 1 )," &
" 644( bc_1    , *                    , control          , 1 )," &
" 645( bc_8    , GPP_B1_CORE_VID1     , bidir            , X  , 644   , 1  , Z      )," &
" 646( bc_1    , *                    , internal         , 1 )," &
" 647( bc_1    , *                    , control          , 1 )," &
" 648( bc_8    , GPP_B0_CORE_VID0     , bidir            , X  , 647   , 1  , Z      )," &
" 649( bc_1    , *                    , control          , 1 )," &
" 650( bc_8    , GPP_G7_SD_WP         , bidir            , X  , 649   , 1  , Z      )," &
" 651( bc_1    , *                    , control          , 1 )," &
" 652( bc_8    , GPP_G6_SD_CLK        , bidir            , X  , 651   , 1  , Z      )," &
" 653( bc_1    , *                    , control          , 1 )," &
" 654( bc_8    , GPP_G5_SD_CDB        , bidir            , X  , 653   , 1  , Z      )," &
" 655( bc_1    , *                    , control          , 1 )," &
" 656( bc_8    , GPP_G4_SD_DATA3      , bidir            , X  , 655   , 1  , Z      )," &
" 657( bc_1    , *                    , control          , 1 )," &
" 658( bc_8    , GPP_G3_SD_DATA2      , bidir            , X  , 657   , 1  , Z      )," &
" 659( bc_1    , *                    , control          , 1 )," &
" 660( bc_8    , GPP_G2_SD_DATA1      , bidir            , X  , 659   , 1  , Z      )," &
" 661( bc_1    , *                    , control          , 1 )," &
" 662( bc_8    , GPP_G1_SD_DATA0      , bidir            , X  , 661   , 1  , Z      )," &
" 663( bc_1    , *                    , control          , 1 )," &
" 664( bc_8    , GPP_G0_SD_CMD        , bidir            , X  , 663   , 1  , Z      )," &
" 665( bc_1    , *                    , internal         , 1 )," &
" 666( bc_1    , *                    , internal         , 0 )," &
" 667( bc_4    , *                    , internal         , 1 )," &
" 668( bc_4    , *                    , internal         , 0 )," &
" 669( bc_2    , *                    , INTERNAL         , 1 )," &
" 670( BC_0    , *                    , INTERNAL         , X )," &
" 671( bc_2    , *                    , INTERNAL         , 1 )," &
" 672( BC_0    , *                    , INTERNAL         , X )," &
" 673( bc_2    , *                    , INTERNAL         , 1 )," &
" 674( BC_0    , *                    , INTERNAL         , X )," &
" 675( bc_2    , *                    , INTERNAL         , 1 )," &
" 676( BC_0    , *                    , INTERNAL         , X )," &
" 677( bc_2    , *                    , INTERNAL         , 1 )," &
" 678( BC_0    , *                    , INTERNAL         , X )," &
" 679( bc_2    , *                    , INTERNAL         , 1 )," &
" 680( BC_0    , *                    , INTERNAL         , X )," &
" 681( bc_2    , *                    , INTERNAL         , 1 )," &
" 682( BC_0    , *                    , INTERNAL         , X )," &
" 683( bc_2    , *                    , INTERNAL         , 1 )," &
" 684( BC_0    , *                    , INTERNAL         , X )," &
" 685( bc_2    , *                    , INTERNAL         , 1 )," &
" 686( BC_0    , *                    , INTERNAL         , X )," &
" 687( bc_2    , *                    , INTERNAL         , 1 )," &
" 688( BC_0    , *                    , INTERNAL         , X )," &
" 689( bc_2    , *                    , INTERNAL         , 1 )," &
" 690( BC_0    , *                    , INTERNAL         , X )," &
" 691( bc_2    , *                    , INTERNAL         , 1 )," &
" 692( BC_0    , *                    , INTERNAL         , X )," &
" 693( bc_2    , *                    , INTERNAL         , 1 )," &
" 694( BC_0    , *                    , INTERNAL         , X )," &
" 695( BC_0    , *                    , INTERNAL         , X )," &
" 696( BC_0    , *                    , INTERNAL         , X )," &
" 697( BC_0    , *                    , INTERNAL         , X )," &
" 698( BC_0    , *                    , INTERNAL         , X )," &
" 699( BC_0    , *                    , INTERNAL         , X )," &
" 700( BC_0    , *                    , INTERNAL         , X )," &
" 701( BC_0    , *                    , INTERNAL         , X )," &
" 702( BC_0    , *                    , INTERNAL         , X )," &
" 703( BC_0    , *                    , INTERNAL         , X )," &
" 704( BC_0    , *                    , INTERNAL         , X )," &
" 705( BC_0    , *                    , INTERNAL         , X )," &
" 706( bc_4    , *                    , internal         , 1 )," &
" 707( bc_4    , *                    , internal         , 0 )," &
" 708( bc_1    , *                    , INTERNAL         , 1 )," &
" 709( BC_0    , *                    , INTERNAL         , X )," &
" 710( bc_1    , *                    , control          , 1 )," &
" 711( bc_8    , VCCST_PWRGD          , bidir            , X  , 710   , 1  , Z      )," &
" 712( bc_1    , *                    , INTERNAL         , 1 )," &
" 713( BC_0    , *                    , INTERNAL         , X )," &
" 714( bc_1    , *                    , control          , 1 )," &
" 715( bc_8    , RSVD_BSCAN           , bidir            , X  , 714   , 1  , Z      )," &
" 716( bc_1    , *                    , INTERNAL         , 1 )," &
" 717( BC_0    , *                    , INTERNAL         , X )," &
" 718( bc_1    , *                    , INTERNAL         , 1 )," &
" 719( BC_0    , *                    , INTERNAL         , X )," &
" 720( bc_1    , *                    , INTERNAL         , 1 )," &
" 721( BC_0    , *                    , INTERNAL         , X )," &
" 722( bc_1    , *                    , INTERNAL         , 1 )," &
" 723( BC_0    , *                    , INTERNAL         , X )," &
" 724( bc_1    , *                    , control          , 1 )," &
" 725( bc_8    , THRMTRIPB            , bidir            , X  , 724   , 1  , Z      )," &
" 726( bc_1    , *                    , control          , 1 )," &
" 727( bc_8    , PROCPWRGD            , bidir            , X  , 726   , 1  , Z      )," &
" 728( bc_1    , *                    , control          , 1 )," &
" 729( bc_8    , PECI                 , bidir            , X  , 728   , 1  , Z      )," &
" 730( bc_1    , *                    , INTERNAL         , 1 )," &
" 731( BC_0    , *                    , INTERNAL         , X )," &
" 732( bc_1    , *                    , INTERNAL         , 1 )," &
" 733( BC_0    , *                    , INTERNAL         , X )," &
" 734( bc_1    , *                    , INTERNAL         , 1 )," &
" 735( BC_0    , *                    , INTERNAL         , X )," &
" 736( bc_1    , *                    , INTERNAL         , 1 )," &
" 737( BC_0    , *                    , INTERNAL         , X )," &
" 738( bc_4    , *                    , internal         , 1 )," &
" 739( bc_4    , *                    , internal         , 0 )," &
" 740( bc_2    , *                    , internal         , 0 )," &
" 741( BC_0    , *                    , INTERNAL         , X )," &
" 742( bc_2    , *                    , INTERNAL         , 0 )," &
" 743( BC_0    , *                    , INTERNAL         , X )," &
" 744( bc_2    , *                    , internal         , 0 )," &
" 745( BC_0    , *                    , INTERNAL         , X )," &
" 746( bc_2    , *                    , INTERNAL         , 0 )," &
" 747( BC_0    , *                    , INTERNAL         , X )," &
" 748( bc_2    , *                    , internal         , 0 )," &
" 749( BC_0    , *                    , INTERNAL         , X )," &
" 750( bc_2    , *                    , INTERNAL         , 0 )," &
" 751( BC_0    , *                    , INTERNAL         , X )," &
" 752( bc_2    , *                    , internal         , 0 )," &
" 753( bc_4    , CLKOUT_PCIE_N4       , observe_only     , X )," &
" 754( bc_2    , *                    , control          , 0 )," &
" 755( bc_2    , CLKOUT_PCIE_P4       , output3          , X  , 754   , 0  , Z      )," &
" 756( bc_2    , *                    , internal         , 0 )," &
" 757( BC_0    , *                    , INTERNAL         , X )," &
" 758( bc_2    , *                    , INTERNAL         , 0 )," &
" 759( BC_0    , *                    , INTERNAL         , X )," &
" 760( bc_2    , *                    , internal         , 0 )," &
" 761( bc_4    , CLKOUT_PCIE_N1       , observe_only     , X )," &
" 762( bc_2    , *                    , control          , 0 )," &
" 763( bc_2    , CLKOUT_PCIE_P1       , output3          , X  , 762   , 0  , Z      )," &
" 764( bc_2    , *                    , internal         , 0 )," &
" 765( bc_4    , CLKOUT_PCIE_N2       , observe_only     , X )," &
" 766( bc_2    , *                    , control          , 0 )," &
" 767( bc_2    , CLKOUT_PCIE_P2       , output3          , X  , 766   , 0  , Z      )," &
" 768( bc_2    , *                    , internal         , 0 )," &
" 769( bc_4    , CLKOUT_PCIE_N3       , observe_only     , X )," &
" 770( bc_2    , *                    , control          , 0 )," &
" 771( bc_2    , CLKOUT_PCIE_P3       , output3          , X  , 770   , 0  , Z      )," &
" 772( bc_2    , *                    , internal         , 0 )," &
" 773( bc_4    , CLKOUT_PCIE_N0       , observe_only     , X )," &
" 774( bc_2    , *                    , control          , 0 )," &
" 775( bc_2    , CLKOUT_PCIE_P0       , output3          , X  , 774   , 0  , Z      )," &
" 776( bc_2    , *                    , internal         , 0 )," &
" 777( bc_4    , CLKOUT_PCIE_N5       , observe_only     , X )," &
" 778( bc_2    , *                    , control          , 0 )," &
" 779( bc_2    , CLKOUT_PCIE_P5       , output3          , X  , 778   , 0  , Z      )," &
" 780( bc_2    , *                    , internal         , 0 )," &
" 781( bc_0    , *                    , internal         , X )," &
" 782( bc_2    , *                    , internal         , 0 )," &
" 783( bc_0    , *                    , internal         , X )," &
" 784( bc_2    , *                    , internal         , 0 )," &
" 785( bc_0    , *                    , internal         , X )," &
" 786( bc_4    , *                    , internal         , 1 )," &
" 787( bc_4    , *                    , internal         , 1 )," &
" 788( bc_4    , *                    , internal         , 0 )," &
" 789( bc_4    , *                    , internal         , 0 )," &
" 790( bc_4    , *                    , internal         , 0 )," &
" 791( bc_4    , PCIE11_RXN_SATA0_RXN , input            , X )," &
" 792( bc_4    , PCIE11_RXP_SATA0_RXP , input            , X )," &
" 793( bc_4    , PCIE12_RXP_SATA1A_RXP , input            , X )," &
" 794( bc_4    , PCIE12_RXN_SATA1A_RXN , input            , X )," &
" 795( bc_4    , PCIE13_RXP           , input            , X )," &
" 796( bc_4    , PCIE13_RXN           , input            , X )," &
" 797( bc_4    , PCIE14_RXP           , input            , X )," &
" 798( bc_4    , PCIE14_RXN           , input            , X )," &
" 799( bc_4    , PCIE15_RXP_SATA1B_RXP , input            , X )," &
" 800( bc_4    , PCIE15_RXN_SATA1B_RXN , input            , X )," &
" 801( bc_4    , PCIE16_RXP_SATA2_RXP , input            , X )," &
" 802( bc_4    , PCIE16_RXN_SATA2_RXN , input            , X )," &
" 803( ac_10   , PCIE16_TXP_SATA2_TXP , output2          , X )," &
" 804( bc_4    , PCIE16_TXN_SATA2_TXN , observe_only     , X )," &
" 805( ac_10   , PCIE15_TXP_SATA1B_TXP , output2          , X )," &
" 806( bc_4    , PCIE15_TXN_SATA1B_TXN , observe_only     , X )," &
" 807( ac_10   , PCIE14_TXP           , output2          , X )," &
" 808( bc_4    , PCIE14_TXN           , observe_only     , X )," &
" 809( ac_10   , PCIE13_TXP           , output2          , X )," &
" 810( bc_4    , PCIE13_TXN           , observe_only     , X )," &
" 811( ac_10   , PCIE12_TXP_SATA1A_TXP , output2          , X )," &
" 812( bc_4    , PCIE12_TXN_SATA1A_TXN , observe_only     , X )," &
" 813( ac_10   , PCIE11_TXP_SATA0_TXP , output2          , X )," &
" 814( bc_4    , PCIE11_TXN_SATA0_TXN , observe_only     , X )," &
" 815( bc_4    , *                    , internal         , 1 )," &
" 816( bc_4    , *                    , internal         , 0 )," &
" 817( ac_10   , PCIE8_TXP            , output2          , X )," &
" 818( bc_4    , PCIE8_TXN            , observe_only     , X )," &
" 819( ac_10   , PCIE7_TXP            , output2          , X )," &
" 820( bc_4    , PCIE7_TXN            , observe_only     , X )," &
" 821( bc_4    , PCIE7_RXP            , input            , X )," &
" 822( bc_4    , PCIE7_RXN            , input            , X )," &
" 823( bc_4    , PCIE8_RXP            , input            , X )," &
" 824( bc_4    , PCIE8_RXN            , input            , X )," &
" 825( bc_4    , PCIE9_RXP            , input            , X )," &
" 826( bc_4    , PCIE9_RXN            , input            , X )," &
" 827( bc_4    , PCIE10_RXP           , input            , X )," &
" 828( bc_4    , PCIE10_RXN           , input            , X )," &
" 829( ac_10   , PCIE10_TXP           , output2          , X )," &
" 830( bc_4    , PCIE10_TXN           , observe_only     , X )," &
" 831( ac_10   , PCIE9_TXP            , output2          , X )," &
" 832( bc_4    , PCIE9_TXN            , observe_only     , X )," &
" 833( bc_4    , *                    , internal         , 1 )," &
" 834( bc_4    , *                    , internal         , 0 )," &
" 835( bc_4    , PCIE1_RXP_USB31_1_RXP , input            , X )," &
" 836( bc_4    , PCIE1_RXN_USB31_1_RXN , input            , X )," &
" 837( bc_4    , PCIE2_RXP_USB31_2_RXP , input            , X )," &
" 838( bc_4    , PCIE2_RXN_USB31_2_RXN , input            , X )," &
" 839( bc_4    , PCIE3_RXP_USB31_3_RXP , input            , X )," &
" 840( bc_4    , PCIE3_RXN_USB31_3_RXN , input            , X )," &
" 841( bc_4    , PCIE4_RXP_USB31_4_RXP , input            , X )," &
" 842( bc_4    , PCIE4_RXN_USB31_4_RXN , input            , X )," &
" 843( bc_4    , PCIE5_RXP_USB31_5_RXP , input            , X )," &
" 844( bc_4    , PCIE5_RXN_USB31_5_RXN , input            , X )," &
" 845( bc_4    , PCIE6_RXP_USB31_6_RXP , input            , X )," &
" 846( bc_4    , PCIE6_RXN_USB31_6_RXN , input            , X )," &
" 847( ac_10   , PCIE6_TXP_USB31_6_TXP , output2          , X )," &
" 848( bc_4    , PCIE6_TXN_USB31_6_TXN , observe_only     , X )," &
" 849( ac_10   , PCIE5_TXP_USB31_5_TXP , output2          , X )," &
" 850( bc_4    , PCIE5_TXN_USB31_5_TXN , observe_only     , X )," &
" 851( ac_10   , PCIE4_TXP_USB31_4_TXP , output2          , X )," &
" 852( bc_4    , PCIE4_TXN_USB31_4_TXN , observe_only     , X )," &
" 853( ac_10   , PCIE3_TXP_USB31_3_TXP , output2          , X )," &
" 854( bc_4    , PCIE3_TXN_USB31_3_TXN , observe_only     , X )," &
" 855( ac_10   , PCIE2_TXP_USB31_2_TXP , output2          , X )," &
" 856( bc_4    , PCIE2_TXN_USB31_2_TXN , observe_only     , X )," &
" 857( ac_10   , PCIE1_TXP_USB31_1_TXP , output2          , X )," &
" 858( bc_4    , PCIE1_TXN_USB31_1_TXN , observe_only     , X )," &
" 859( bc_4    , *                    , internal         , 1 )," &
" 860( bc_4    , *                    , internal         , 0 )," &
" 861( bc_4    , USB2N_9              , observe_only     , X )," &
" 862( bc_2    , *                    , control          , 0 )," &
" 863( bc_8    , USB2P_9              , bidir            , X  , 862   , 0  , PULL0  )," &
" 864( bc_4    , USB2N_7              , observe_only     , X )," &
" 865( bc_2    , *                    , control          , 0 )," &
" 866( bc_8    , USB2P_7              , bidir            , X  , 865   , 0  , PULL0  )," &
" 867( bc_4    , USB2N_5              , observe_only     , X )," &
" 868( bc_2    , *                    , control          , 0 )," &
" 869( bc_8    , USB2P_5              , bidir            , X  , 868   , 0  , PULL0  )," &
" 870( bc_4    , USB2N_3              , observe_only     , X )," &
" 871( bc_2    , *                    , control          , 0 )," &
" 872( bc_8    , USB2P_3              , bidir            , X  , 871   , 0  , PULL0  )," &
" 873( bc_4    , USB2N_1              , observe_only     , X )," &
" 874( bc_2    , *                    , control          , 0 )," &
" 875( bc_8    , USB2P_1              , bidir            , X  , 874   , 0  , PULL0  )," &
" 876( bc_4    , USB2N_10             , observe_only     , X )," &
" 877( bc_2    , *                    , control          , 0 )," &
" 878( bc_8    , USB2P_10             , bidir            , X  , 877   , 0  , PULL0  )," &
" 879( bc_4    , USB2N_8              , observe_only     , X )," &
" 880( bc_2    , *                    , control          , 0 )," &
" 881( bc_8    , USB2P_8              , bidir            , X  , 880   , 0  , PULL0  )," &
" 882( bc_4    , USB2N_6              , observe_only     , X )," &
" 883( bc_2    , *                    , control          , 0 )," &
" 884( bc_8    , USB2P_6              , bidir            , X  , 883   , 0  , PULL0  )," &
" 885( bc_4    , USB2N_4              , observe_only     , X )," &
" 886( bc_2    , *                    , control          , 0 )," &
" 887( bc_8    , USB2P_4              , bidir            , X  , 886   , 0  , PULL0  )," &
" 888( bc_4    , USB2N_2              , observe_only     , X )," &
" 889( bc_2    , *                    , control          , 0 )," &
" 890( bc_8    , USB2P_2              , bidir            , X  , 889   , 0  , PULL0  )," &
" 891( bc_0    , *                    , internal         , X )," &
" 892( bc_0    , *                    , internal         , X )," &
" 893( bc_0    , *                    , internal         , X )," &
" 894( bc_4    , *                    , internal         , 1 )" ;

-- Advanced I/O Description for 1149.6 AC-coupled and differential pins
attribute AIO_COMPONENT_CONFORMANCE of icp_u42_a0 : entity is
   "STD_1149_6_2003";

-- 1149.6 7.5.2 Define optional Pulse width timing requirements for EXTEST_PULSE
--              (specify minimum wait time in RUTI, in seconds)
attribute AIO_EXTEST_Pulse_Execution of icp_u42_a0 : entity is
   "wait_duration 1.0e-5";

-- 1149.6 7.5.3 Define optional requirements for EXTEST_TRAIN
--              (5.4.2 permission: specify min # of pulses produced during extest_train)
attribute AIO_EXTEST_Train_Execution of icp_u42_a0 : entity is
   "train 2";

-- Define charactistics of any AC pins
attribute AIO_Pin_Behavior of icp_u42_a0 : entity is
"PCIE11_RXN_SATA0_RXN  [791] :                  HP_time=8.0e-9 ; " &
"PCIE11_RXP_SATA0_RXP  [792] :                  HP_time=8.0e-9 ; " &
"PCIE12_RXP_SATA1A_RXP  [793] :                  HP_time=8.0e-9 ; " &
"PCIE12_RXN_SATA1A_RXN  [794] :                  HP_time=8.0e-9 ; " &
"PCIE13_RXP            [795] :                  HP_time=8.0e-9 ; " &
"PCIE13_RXN            [796] :                  HP_time=8.0e-9 ; " &
"PCIE14_RXP            [797] :                  HP_time=8.0e-9 ; " &
"PCIE14_RXN            [798] :                  HP_time=8.0e-9 ; " &
"PCIE15_RXP_SATA1B_RXP  [799] :                  HP_time=8.0e-9 ; " &
"PCIE15_RXN_SATA1B_RXN  [800] :                  HP_time=8.0e-9 ; " &
"PCIE16_RXP_SATA2_RXP  [801] :                  HP_time=8.0e-9 ; " &
"PCIE16_RXN_SATA2_RXN  [802] :                  HP_time=8.0e-9 ; " &
"PCIE16_TXP_SATA2_TXP                           ; " &
"PCIE15_TXP_SATA1B_TXP                           ; " &
"PCIE14_TXP                                     ; " &
"PCIE13_TXP                                     ; " &
"PCIE12_TXP_SATA1A_TXP                           ; " &
"PCIE11_TXP_SATA0_TXP                           ; " &
"PCIE8_TXP                                      ; " &
"PCIE7_TXP                                      ; " &
"PCIE7_RXP             [821] :                  HP_time=8.0e-9 ; " &
"PCIE7_RXN             [822] :                  HP_time=8.0e-9 ; " &
"PCIE8_RXP             [823] :                  HP_time=8.0e-9 ; " &
"PCIE8_RXN             [824] :                  HP_time=8.0e-9 ; " &
"PCIE9_RXP             [825] :                  HP_time=8.0e-9 ; " &
"PCIE9_RXN             [826] :                  HP_time=8.0e-9 ; " &
"PCIE10_RXP            [827] :                  HP_time=8.0e-9 ; " &
"PCIE10_RXN            [828] :                  HP_time=8.0e-9 ; " &
"PCIE10_TXP                                     ; " &
"PCIE9_TXP                                      ; " &
"PCIE1_RXP_USB31_1_RXP  [835] :                  HP_time=8.0e-9 ; " &
"PCIE1_RXN_USB31_1_RXN  [836] :                  HP_time=8.0e-9 ; " &
"PCIE2_RXP_USB31_2_RXP  [837] :                  HP_time=8.0e-9 ; " &
"PCIE2_RXN_USB31_2_RXN  [838] :                  HP_time=8.0e-9 ; " &
"PCIE3_RXP_USB31_3_RXP  [839] :                  HP_time=8.0e-9 ; " &
"PCIE3_RXN_USB31_3_RXN  [840] :                  HP_time=8.0e-9 ; " &
"PCIE4_RXP_USB31_4_RXP  [841] :                  HP_time=8.0e-9 ; " &
"PCIE4_RXN_USB31_4_RXN  [842] :                  HP_time=8.0e-9 ; " &
"PCIE5_RXP_USB31_5_RXP  [843] :                  HP_time=8.0e-9 ; " &
"PCIE5_RXN_USB31_5_RXN  [844] :                  HP_time=8.0e-9 ; " &
"PCIE6_RXP_USB31_6_RXP  [845] :                  HP_time=8.0e-9 ; " &
"PCIE6_RXN_USB31_6_RXN  [846] :                  HP_time=8.0e-9 ; " &
"PCIE6_TXP_USB31_6_TXP                           ; " &
"PCIE5_TXP_USB31_5_TXP                           ; " &
"PCIE4_TXP_USB31_4_TXP                           ; " &
"PCIE3_TXP_USB31_3_TXP                           ; " &
"PCIE2_TXP_USB31_2_TXP                           ; " &
"PCIE1_TXP_USB31_1_TXP                             " ;

attribute EXTEST_TOGGLE_CELLS : BSDL_EXTENSION;
----Extest Toggle Extension----

-- Tcell:
-- The boundary register cell number that allows the associated "Signal"(s)
-- output(s) to toggle at  the TCK frequency when the "Tcell" contains the
-- "Tval" value, the EXTEST_TOGGLE command is active and the TAP state machine
-- is in Run-Test-Idle.

-- Tval:
-- The value required in the "Tcell" of the boundary register that allows the
-- associated "Signal"(s) output(s) to toggle at  the TCK frequency when the
-- "Tcell" contains the "Tval" value, the EXTEST_TOGGLE command is active and
-- the TAP state machine is in Run-Test-Idle.

--   Options: 0 = Output toggles when "Tcell" is set to zero
--            1 = Output toggles when "Tcell" is set to one

-- DI/PS/SE:
-- Differential/Pseudo Single Ended/Single Ended. "Tcell" will enable toggling
-- one output if pseudo single ended or single ended, and enable toggling two
-- outputs if differential.

-- Note: Pseudo single ended is one output leg of a differential pair output
--       that will be configured to toggle. "PS" looks much like "SE" mode
--       other than there could be more "Treq" parameters for proper operation.

--   Options: DI = Differential (two differential output legs toggle
--                 simultaneously)
--            PS = Pseudo Single Ended (one leg of a differential can toggle
--                 independent of the other)
--            SE = Single Ended (one output will toggle)

-- Signal:
-- Associates the signal name to the "Tcell" number for the EXTEST_TOGGLE
-- instruction and also represents the positive output of a differential pair.
-- A signal name defined in the PHYSICAL_PIN_MAP area of the BSDL file is
-- required for this field.

-- DiffNeg:
-- When both legs of the differential pair are controlled by the same "Tcell",
-- "DiffNeg" identifies the negative leg of the differential pair. A signal
-- name defined in the PHYSICAL_PIN_MAP area of the BSDL file is required for
-- this field.

-- DiffMode:
-- Describes if the differential pair outputs are simultaneously driven to the
-- same logic state or to opposite logic states.

--   Options: OPPO = Simultaneous 1/0 or 0/1 logic levels.
--           SAME = Simultaneous 1/1 or 0/0 logic levels.

-- Treq:
-- The field contains values required in other boundary register cells that
-- enable the described "Signal" to toggle. The field originated to support
-- pseudo single ended but is not limited to that use. 'cell# = value'

--   Example: '510=1, 511=0'

-- Single quotes define the field with commas defining each entry. There is no
-- limit to the number of entries.

-- The following would typically follow what has already been defined through IEEE 1149.1 and
-- 1149.6 syntax in the BSDL file.

-- Ccell:
-- The control cell number that enables the output signal(s) to drive out.

-- Disval:
-- The logic value placed into the control cell that disables the signal(s)
-- output(s) from driving.

--   Options: 0 = Output(s) not driven when zero
--            1 = Output(s) not driven when one

-- Rslt:
-- The resulting state the output(s) maintains when disabled.

--   Options:     Z = High Impedance
--                WEAK0 = External pull down
--                WEAK1 = External pull up
--                PULL0 = Internal pull down
--                PULL1 = Internal pull up

attribute EXTEST_TOGGLE_CELLS of icp_u42_a0 : entity is

--{Tcell, Tval, DI/PS/SE, Signal, DiffNeg, DiffMode, Treq, Ccell, Disval, Rslt}
"{   2, 0, SE, CL_RSTB           ,                   ,      ,                    ,   1, 1, Z }," &
"{   4, 0, SE, SYS_RESETB        ,                   ,      ,                    ,   3, 1, Z }," &
"{   6, 0, SE, SYS_PWROK         ,                   ,      ,                    ,   5, 1, Z }," &
"{  15, 0, SE, GPP_E23_DDPA_CTRLDATA_BK4_SB,                   ,      ,                    ,  14, 1, Z }," &
"{  18, 0, SE, GPP_E22_DDPA_CTRLCLK_PCIE_LN,                   ,      ,                    ,  17, 1, Z }," &
"{  21, 0, SE, GPP_E21_DDP2_CTRLDATA_TBT_LS,                   ,      ,                    ,  20, 1, Z }," &
"{  24, 0, SE, GPP_E20_DDP2_CTRLCLK_TBT_LSX,                   ,      ,                    ,  23, 1, Z }," &
"{  27, 0, SE, GPP_E19_DDP1_CTRLDATA_TBT_LS,                   ,      ,                    ,  26, 1, Z }," &
"{  30, 0, SE, GPP_E18_DDP1_CTRLCLK_TBT_LSX,                   ,      ,                    ,  29, 1, Z }," &
"{  33, 0, SE, GPP_E17           ,                   ,      ,                    ,  32, 1, Z }," &
"{  36, 0, SE, GPP_E16_ISH_GP7   ,                   ,      ,                    ,  35, 1, Z }," &
"{  39, 0, SE, GPP_E15_ISH_GP6   ,                   ,      ,                    ,  38, 1, Z }," &
"{  42, 0, SE, GPP_E14_DPPE_HPDA_DISP_MISCA,                   ,      ,                    ,  41, 1, Z }," &
"{  45, 0, SE, GPP_E13_SPI1_MOSI_BK3_SBK3,                   ,      ,                    ,  44, 1, Z }," &
"{  48, 0, SE, GPP_E12_SPI1_MISO_BK2_SBK2,                   ,      ,                    ,  47, 1, Z }," &
"{  51, 0, SE, GPP_E11_SPI1_CLK_BK1_SBK1,                   ,      ,                    ,  50, 1, Z }," &
"{  54, 0, SE, GPP_E10_SPI1_CSB_BK0_SBK0,                   ,      ,                    ,  53, 1, Z }," &
"{  57, 0, SE, GPP_E9_USB_OC0B   ,                   ,      ,                    ,  56, 1, Z }," &
"{  60, 0, SE, GPP_E8_SATALEDB_SPI1_CS1B,                   ,      ,                    ,  59, 1, Z }," &
"{  63, 0, SE, GPP_E7_CPU_GP1    ,                   ,      ,                    ,  62, 1, Z }," &
"{  66, 0, SE, GPP_E6            ,                   ,      ,                    ,  65, 1, Z }," &
"{  69, 0, SE, GPP_E5_DEVSLP1    ,                   ,      ,                    ,  68, 1, Z }," &
"{  72, 0, SE, GPP_E4_DEVSLP0    ,                   ,      ,                    ,  71, 1, Z }," &
"{  75, 0, SE, GPP_E3_CPU_GP0    ,                   ,      ,                    ,  74, 1, Z }," &
"{  78, 0, SE, GPP_E2_SPI1_IO3   ,                   ,      ,                    ,  77, 1, Z }," &
"{  81, 0, SE, GPP_E1_SPI1_IO2   ,                   ,      ,                    ,  80, 1, Z }," &
"{  84, 0, SE, GPP_E0_SATAXPCIE0_SATAGP0,                   ,      ,                    ,  83, 1, Z }," &
"{  90, 0, SE, PROC_PREQB        ,                   ,      ,                    ,  89, 1, Z }," &
"{  92, 0, SE, PROC_PRDYB        ,                   ,      ,                    ,  91, 1, Z }," &
"{  95, 0, SE, GPP_C23_UART2_CTSB,                   ,      ,                    ,  94, 1, Z }," &
"{  98, 0, SE, GPP_C22_UART2_RTSB,                   ,      ,                    ,  97, 1, Z }," &
"{ 101, 0, SE, GPP_C21_UART2_TXD ,                   ,      ,                    , 100, 1, Z }," &
"{ 104, 0, SE, GPP_C20_UART2_RXD ,                   ,      ,                    , 103, 1, Z }," &
"{ 107, 0, SE, GPP_C19_I2C1_SCL  ,                   ,      ,                    , 106, 1, Z }," &
"{ 110, 0, SE, GPP_C18_I2C1_SDA  ,                   ,      ,                    , 109, 1, Z }," &
"{ 113, 0, SE, GPP_C17_I2C0_SCL  ,                   ,      ,                    , 112, 1, Z }," &
"{ 116, 0, SE, GPP_C16_I2C0_SDA  ,                   ,      ,                    , 115, 1, Z }," &
"{ 119, 0, SE, GPP_C15_UART1_CTSB_ISH_UART1,                   ,      ,                    , 118, 1, Z }," &
"{ 122, 0, SE, GPP_C14_UART1_RTSB_ISH_UART1,                   ,      ,                    , 121, 1, Z }," &
"{ 125, 0, SE, GPP_C13_UART1_TXD_ISH_UART1,                   ,      ,                    , 124, 1, Z }," &
"{ 128, 0, SE, GPP_C12_UART1_RXD_ISH_UART1,                   ,      ,                    , 127, 1, Z }," &
"{ 131, 0, SE, GPP_C11_UART0_CTSB,                   ,      ,                    , 130, 1, Z }," &
"{ 134, 0, SE, GPP_C10_UART0_RTSB,                   ,      ,                    , 133, 1, Z }," &
"{ 137, 0, SE, GPP_C9_UART0_TXD  ,                   ,      ,                    , 136, 1, Z }," &
"{ 140, 0, SE, GPP_C8_UART0_RXD  ,                   ,      ,                    , 139, 1, Z }," &
"{ 143, 0, SE, GPP_C7_SML1DATA_SUSACKB,                   ,      ,                    , 142, 1, Z }," &
"{ 146, 0, SE, GPP_C6_SML1CLK_SUSWARNB_SUSP,                   ,      ,                    , 145, 1, Z }," &
"{ 149, 0, SE, GPP_C5_SML0ALERTB ,                   ,      ,                    , 148, 1, Z }," &
"{ 152, 0, SE, GPP_C4_SML0DATA   ,                   ,      ,                    , 151, 1, Z }," &
"{ 155, 0, SE, GPP_C3_SML0CLK    ,                   ,      ,                    , 154, 1, Z }," &
"{ 158, 0, SE, GPP_C2_SMBALERTB  ,                   ,      ,                    , 157, 1, Z }," &
"{ 161, 0, SE, GPP_C1_SMBDATA    ,                   ,      ,                    , 160, 1, Z }," &
"{ 164, 0, SE, GPP_C0_SMBCLK     ,                   ,      ,                    , 163, 1, Z }," &
"{ 172, 0, SE, GPP_H23_IMGCLKOUT4,                   ,      ,                    , 171, 1, Z }," &
"{ 175, 0, SE, GPP_H22_IMGCLKOUT3,                   ,      ,                    , 174, 1, Z }," &
"{ 178, 0, SE, GPP_H21_IMGCLKOUT2,                   ,      ,                    , 177, 1, Z }," &
"{ 181, 0, SE, GPP_H20_IMGCLKOUT1,                   ,      ,                    , 180, 1, Z }," &
"{ 184, 0, SE, GPP_H19_TIME_SYNC0,                   ,      ,                    , 183, 1, Z }," &
"{ 187, 0, SE, GPP_H18_CPU_C10_GATEB,                   ,      ,                    , 186, 1, Z }," &
"{ 190, 0, SE, GPP_H17_DDPB_CTRLDATA,                   ,      ,                    , 189, 1, Z }," &
"{ 193, 0, SE, GPP_H16_DDPB_CTRLCLK,                   ,      ,                    , 192, 1, Z }," &
"{ 196, 0, SE, GPP_H15_M2_SKT2_CFG3,                   ,      ,                    , 195, 1, Z }," &
"{ 199, 0, SE, GPP_H14_M2_SKT2_CFG2,                   ,      ,                    , 198, 1, Z }," &
"{ 202, 0, SE, GPP_H13_M2_SKT2_CFG1,                   ,      ,                    , 201, 1, Z }," &
"{ 205, 0, SE, GPP_H12_M2_SKT2_CFG0,                   ,      ,                    , 204, 1, Z }," &
"{ 208, 0, SE, GPP_H11_SRCCLKREQ5B,                   ,      ,                    , 207, 1, Z }," &
"{ 211, 0, SE, GPP_H10_SRCCLKREQ4B,                   ,      ,                    , 210, 1, Z }," &
"{ 214, 0, SE, GPP_H9_I2C4_SCL_CNV_MFUART2,                   ,      ,                    , 213, 1, Z }," &
"{ 217, 0, SE, GPP_H8_I2C4_SDA_CNV_MFUART2,                   ,      ,                    , 216, 1, Z }," &
"{ 220, 0, SE, GPP_H7_I2C3_SCL   ,                   ,      ,                    , 219, 1, Z }," &
"{ 223, 0, SE, GPP_H6_I2C3_SDA   ,                   ,      ,                    , 222, 1, Z }," &
"{ 226, 0, SE, GPP_H5_I2C2_SCL   ,                   ,      ,                    , 225, 1, Z }," &
"{ 229, 0, SE, GPP_H4_I2C2_SDA   ,                   ,      ,                    , 228, 1, Z }," &
"{ 232, 0, SE, GPP_H3_SX_EXIT_HOLDOFFB_CNV,                   ,      ,                    , 231, 1, Z }," &
"{ 235, 0, SE, GPP_H2_CNV_BT_I2S_SDO,                   ,      ,                    , 234, 1, Z }," &
"{ 238, 0, SE, GPP_H1_SD_PWR_ENB_CNV_BT_I2S,                   ,      ,                    , 237, 1, Z }," &
"{ 241, 0, SE, GPP_H0_CNV_BT_I2S_SDO,                   ,      ,                    , 240, 1, Z }," &
"{ 243, 0, SE, GPP_F19_A4WP_PRESENT,                   ,      ,                    , 242, 1, Z }," &
"{ 245, 0, SE, GPP_F18_EMMC_RESETB,                   ,      ,                    , 244, 1, Z }," &
"{ 247, 0, SE, GPP_F17_EMMC_CLK  ,                   ,      ,                    , 246, 1, Z }," &
"{ 249, 0, SE, GPP_F16_EMMC_RCLK ,                   ,      ,                    , 248, 1, Z }," &
"{ 251, 0, SE, GPP_F15_EMMC_DATA7,                   ,      ,                    , 250, 1, Z }," &
"{ 253, 0, SE, GPP_F14_EMMC_DATA6,                   ,      ,                    , 252, 1, Z }," &
"{ 255, 0, SE, GPP_F13_EMMC_DATA5,                   ,      ,                    , 254, 1, Z }," &
"{ 257, 0, SE, GPP_F12_EMMC_DATA4,                   ,      ,                    , 256, 1, Z }," &
"{ 259, 0, SE, GPP_F11_EMMC_DATA3,                   ,      ,                    , 258, 1, Z }," &
"{ 261, 0, SE, GPP_F10_EMMC_DATA2,                   ,      ,                    , 260, 1, Z }," &
"{ 263, 0, SE, GPP_F9_EMMC_DATA1 ,                   ,      ,                    , 262, 1, Z }," &
"{ 265, 0, SE, GPP_F8_EMMC_DATA0 ,                   ,      ,                    , 264, 1, Z }," &
"{ 267, 0, SE, GPP_F7_EMMC_CMD   ,                   ,      ,                    , 266, 1, Z }," &
"{ 269, 0, SE, GPP_F6_CNV_PA_BLANKING,                   ,      ,                    , 268, 1, Z }," &
"{ 271, 0, SE, GPP_F5_MODEM_CLKREQ,                   ,      ,                    , 270, 1, Z }," &
"{ 273, 0, SE, GPP_F4_CNV_RF_RESETB,                   ,      ,                    , 272, 1, Z }," &
"{ 275, 0, SE, GPP_F3_CNV_RGI_RSP_UART0_CTS,                   ,      ,                    , 274, 1, Z }," &
"{ 277, 0, SE, GPP_F2_CNV_RGI_DT_UART0_TXD,                   ,      ,                    , 276, 1, Z }," &
"{ 279, 0, SE, GPP_F1_CNV_BRI_RSP_UART0_RXD,                   ,      ,                    , 278, 1, Z }," &
"{ 281, 0, SE, GPP_F0_CNV_BRI_DT_UART0_RTSB,                   ,      ,                    , 280, 1, Z }," &
"{ 284, 0, SE, GPP_D19_I2S_MCLK  ,                   ,      ,                    , 283, 1, Z }," &
"{ 287, 0, SE, GPP_D18_ISH_GP5   ,                   ,      ,                    , 286, 1, Z }," &
"{ 290, 0, SE, GPP_D17_ISH_GP4   ,                   ,      ,                    , 289, 1, Z }," &
"{ 293, 0, SE, GPP_D16_ISH_UART0_CTSB_CNV_W,                   ,      ,                    , 292, 1, Z }," &
"{ 296, 0, SE, GPP_D15_ISH_UART0_RTSB_GSPI2,                   ,      ,                    , 295, 1, Z }," &
"{ 299, 0, SE, GPP_D14_ISH_UART0_TXD,                   ,      ,                    , 298, 1, Z }," &
"{ 302, 0, SE, GPP_D13_ISH_UART0_RXD,                   ,      ,                    , 301, 1, Z }," &
"{ 305, 0, SE, GPP_D12_ISH_SPI_MOSI_DDP4_CT,                   ,      ,                    , 304, 1, Z }," &
"{ 308, 0, SE, GPP_D11_ISH_SPI_MISO_DDP4_CT,                   ,      ,                    , 307, 1, Z }," &
"{ 311, 0, SE, GPP_D10_ISH_SPI_CLK_DDP3_CTR,                   ,      ,                    , 310, 1, Z }," &
"{ 314, 0, SE, GPP_D9_ISH_SPI_CSB_DDP3_CTRL,                   ,      ,                    , 313, 1, Z }," &
"{ 317, 0, SE, GPP_D8_SRCCLKREQ3B,                   ,      ,                    , 316, 1, Z }," &
"{ 320, 0, SE, GPP_D7_SRCCLKREQ2B,                   ,      ,                    , 319, 1, Z }," &
"{ 323, 0, SE, GPP_D6_SRCCLKREQ1B,                   ,      ,                    , 322, 1, Z }," &
"{ 326, 0, SE, GPP_D5_SRCCLKREQ0B,                   ,      ,                    , 325, 1, Z }," &
"{ 329, 0, SE, GPP_D4_IMGCLKOUT0 ,                   ,      ,                    , 328, 1, Z }," &
"{ 332, 0, SE, GPP_D3_ISH_GP3    ,                   ,      ,                    , 331, 1, Z }," &
"{ 335, 0, SE, GPP_D2_ISH_GP2    ,                   ,      ,                    , 334, 1, Z }," &
"{ 338, 0, SE, GPP_D1_ISH_GP1    ,                   ,      ,                    , 337, 1, Z }," &
"{ 341, 0, SE, GPP_D0_ISH_GP0    ,                   ,      ,                    , 340, 1, Z }," &
"{ 348, 0, SE, CL_DATA           ,                   ,      ,                    , 347, 0, Z }," &
"{ 350, 0, SE, CL_CLK            ,                   ,      ,                    , 349, 0, Z }," &
"{ 384, 0, SE, CNV_WT_D1P        ,                   ,      ,                    , 385, 0, Z }," &
"{ 386, 0, SE, CNV_WT_D1N        ,                   ,      ,                    , 385, 0, Z }," &
"{ 390, 0, SE, CNV_WT_D0P        ,                   ,      ,                    , 391, 0, Z }," &
"{ 392, 0, SE, CNV_WT_D0N        ,                   ,      ,                    , 391, 0, Z }," &
"{ 396, 0, SE, CNV_WT_CLKP       ,                   ,      ,                    , 397, 0, Z }," &
"{ 398, 0, SE, CNV_WT_CLKN       ,                   ,      ,                    , 397, 0, Z }," &
"{ 414, 0, SE, DRAM_RESETB       ,                   ,      ,                    , 413, 1, Z }," &
"{ 416, 0, SE, WAKEB             ,                   ,      ,                    , 415, 1, Z }," &
"{ 418, 0, SE, SLP_SUSB          ,                   ,      ,                    , 417, 1, Z }," &
"{ 420, 0, SE, SLP_LANB          ,                   ,      ,                    , 419, 1, Z }," &
"{ 424, 0, SE, GPD11_LANPHYPC_DSWLDO_MON,                   ,      ,                    , 423, 1, Z }," &
"{ 426, 0, SE, GPD10_SLP_S5B     ,                   ,      ,                    , 425, 1, Z }," &
"{ 428, 0, SE, GPD9_SPL_WLANB    ,                   ,      ,                    , 427, 1, Z }," &
"{ 430, 0, SE, GPD8_SUSCLK       ,                   ,      ,                    , 429, 1, Z }," &
"{ 432, 0, SE, GPD7              ,                   ,      ,                    , 431, 1, Z }," &
"{ 434, 0, SE, GPD6_SLP_AB       ,                   ,      ,                    , 433, 1, Z }," &
"{ 436, 0, SE, GPD5_SLP_S4B      ,                   ,      ,                    , 435, 1, Z }," &
"{ 438, 0, SE, GPD4_SLP_S3B      ,                   ,      ,                    , 437, 1, Z }," &
"{ 440, 0, SE, GPD3_PWRBTNB      ,                   ,      ,                    , 439, 1, Z }," &
"{ 442, 0, SE, GPD2_LAN_WAKEB    ,                   ,      ,                    , 441, 1, Z }," &
"{ 444, 0, SE, GPD1_ACPRESENT    ,                   ,      ,                    , 443, 1, Z }," &
"{ 446, 0, SE, GPD0_BATLOWB      ,                   ,      ,                    , 445, 1, Z }," &
"{ 452, 0, SE, SPI0_CLK          ,                   ,      ,                    , 451, 1, Z }," &
"{ 454, 0, SE, SPI0_CS1B         ,                   ,      ,                    , 453, 1, Z }," &
"{ 456, 0, SE, SPI0_CS0B         ,                   ,      ,                    , 455, 1, Z }," &
"{ 458, 0, SE, SPI0_CS2B         ,                   ,      ,                    , 457, 1, Z }," &
"{ 460, 0, SE, SPI0_MISO         ,                   ,      ,                    , 459, 1, Z }," &
"{ 462, 0, SE, SPI0_MOSI         ,                   ,      ,                    , 461, 1, Z }," &
"{ 464, 0, SE, SPI0_IO3          ,                   ,      ,                    , 463, 1, Z }," &
"{ 466, 0, SE, SPI0_IO2          ,                   ,      ,                    , 465, 1, Z }," &
"{ 468, 0, SE, GPP_S7_SNDW4_DATA_DMIC_DATA0,                   ,      ,                    , 467, 1, Z }," &
"{ 470, 0, SE, GPP_S6_SNDW4_CLK_DMIC_CLK0,                   ,      ,                    , 469, 1, Z }," &
"{ 472, 0, SE, GPP_S5_SNDW3_DATA_DMIC_DATA1,                   ,      ,                    , 471, 1, Z }," &
"{ 474, 0, SE, GPP_S4_SNDW3_CLK_DMIC_CLK1,                   ,      ,                    , 473, 1, Z }," &
"{ 476, 0, SE, GPP_S3_SNDW2_DATA ,                   ,      ,                    , 475, 1, Z }," &
"{ 478, 0, SE, GPP_S2_SNDW2_CLK  ,                   ,      ,                    , 477, 1, Z }," &
"{ 480, 0, SE, GPP_S1_SNDW1_DATA ,                   ,      ,                    , 479, 1, Z }," &
"{ 482, 0, SE, GPP_S0_SNDW1_CLK  ,                   ,      ,                    , 481, 1, Z }," &
"{ 484, 0, SE, GPP_R7_I2S1_RXD   ,                   ,      ,                    , 483, 1, Z }," &
"{ 486, 0, SE, GPP_R6_I2S1_TXD   ,                   ,      ,                    , 485, 1, Z }," &
"{ 488, 0, SE, GPP_R5_HDA_SDI1_I2S1_SFRM,                   ,      ,                    , 487, 1, Z }," &
"{ 490, 0, SE, GPP_R4_HDA_RSTB   ,                   ,      ,                    , 489, 1, Z }," &
"{ 492, 0, SE, GPP_R3_HDA_SDI0_I2S0_RXD,                   ,      ,                    , 491, 1, Z }," &
"{ 494, 0, SE, GPP_R2_HDA_SDO_I2S0_TXD,                   ,      ,                    , 493, 1, Z }," &
"{ 496, 0, SE, GPP_R1_HDA_SYNC_I2S0_SFRM,                   ,      ,                    , 495, 1, Z }," &
"{ 498, 0, SE, GPP_R0_HDA_BCLK_I2S0_SCLK,                   ,      ,                    , 497, 1, Z }," &
"{ 507, 0, SE, GPP_A23_I2S1_SCLK ,                   ,      ,                    , 506, 1, Z }," &
"{ 510, 0, SE, GPP_A22           ,                   ,      ,                    , 509, 1, Z }," &
"{ 513, 0, SE, GPP_A21           ,                   ,      ,                    , 512, 1, Z }," &
"{ 516, 0, SE, GPP_A20_DDSP_HPD2_DISP_MISC2,                   ,      ,                    , 515, 1, Z }," &
"{ 519, 0, SE, GPP_A19_DDSP_HPD1_DISP_MISC1,                   ,      ,                    , 518, 1, Z }," &
"{ 522, 0, SE, GPP_A18_DDSP_HPDB_DISP_MISCB,                   ,      ,                    , 521, 1, Z }," &
"{ 525, 0, SE, GPP_A17_DISP_MISCC,                   ,      ,                    , 524, 1, Z }," &
"{ 528, 0, SE, GPP_A16_USB_OC3B  ,                   ,      ,                    , 527, 1, Z }," &
"{ 531, 0, SE, GPP_A15_USB_OC2B_DDSP_HPD4_D,                   ,      ,                    , 530, 1, Z }," &
"{ 534, 0, SE, GPP_A14_USB_OC1B_DDSP_HPD3_D,                   ,      ,                    , 533, 1, Z }," &
"{ 537, 0, SE, GPP_A13_SATAXPCIE2_SATAGP2,                   ,      ,                    , 536, 1, Z }," &
"{ 540, 0, SE, GPP_A12_SATAXPCIE1_SATAGP1,                   ,      ,                    , 539, 1, Z }," &
"{ 543, 0, SE, GPP_A11_DEVSLP2   ,                   ,      ,                    , 542, 1, Z }," &
"{ 546, 0, SE, GPP_A10_I2S2_RXD  ,                   ,      ,                    , 545, 1, Z }," &
"{ 549, 0, SE, GPP_A9_I2S2_TXD_MODEM_CLKREQ,                   ,      ,                    , 548, 1, Z }," &
"{ 552, 0, SE, GPP_A8_I2S2_SFRM_CNV_RF_RESE,                   ,      ,                    , 551, 1, Z }," &
"{ 555, 0, SE, GPP_A7_I2S2_SCLK  ,                   ,      ,                    , 554, 1, Z }," &
"{ 558, 0, SE, GPP_A6_ESPI_RESETB,                   ,      ,                    , 557, 1, Z }," &
"{ 561, 0, SE, GPP_A5_ESPI_CLK   ,                   ,      ,                    , 560, 1, Z }," &
"{ 564, 0, SE, GPP_A4_ESPI_CSB   ,                   ,      ,                    , 563, 1, Z }," &
"{ 567, 0, SE, GPP_A3_ESPI_IO3   ,                   ,      ,                    , 566, 1, Z }," &
"{ 570, 0, SE, GPP_A2_ESPI_IO2   ,                   ,      ,                    , 569, 1, Z }," &
"{ 573, 0, SE, GPP_A1_ESPI_IO1   ,                   ,      ,                    , 572, 1, Z }," &
"{ 576, 0, SE, GPP_A0_ESPI_IO0   ,                   ,      ,                    , 575, 1, Z }," &
"{ 579, 0, SE, GPP_B23_SML1ALERTB_PCHHOTB_G,                   ,      ,                    , 578, 1, Z }," &
"{ 582, 0, SE, GPP_B22_GSPI1_MOSI,                   ,      ,                    , 581, 1, Z }," &
"{ 585, 0, SE, GPP_B21_GSPI1_MISO,                   ,      ,                    , 584, 1, Z }," &
"{ 588, 0, SE, GPP_B20_GSPI1_CLK ,                   ,      ,                    , 587, 1, Z }," &
"{ 591, 0, SE, GPP_B19_GSPI1_CS0B,                   ,      ,                    , 590, 1, Z }," &
"{ 594, 0, SE, GPP_B18_GSPI0_MOSI,                   ,      ,                    , 593, 1, Z }," &
"{ 597, 0, SE, GPP_B17_GSPI0_MISO,                   ,      ,                    , 596, 1, Z }," &
"{ 600, 0, SE, GPP_B16_GSPI0_CLK ,                   ,      ,                    , 599, 1, Z }," &
"{ 603, 0, SE, GPP_B15_GSPI0_CS0B,                   ,      ,                    , 602, 1, Z }," &
"{ 606, 0, SE, GPP_B14_SPKR_TIME_SYNC1_GSPI,                   ,      ,                    , 605, 1, Z }," &
"{ 609, 0, SE, GPP_B13_PLTRSTB   ,                   ,      ,                    , 608, 1, Z }," &
"{ 612, 0, SE, GPP_B12_SLP_S0B   ,                   ,      ,                    , 611, 1, Z }," &
"{ 615, 0, SE, GPP_B11_PMCALERTB ,                   ,      ,                    , 614, 1, Z }," &
"{ 618, 0, SE, GPP_B10_I2C5_SCL_ISH_I2C2_SC,                   ,      ,                    , 617, 1, Z }," &
"{ 621, 0, SE, GPP_B9_I2C5_SDA_ISH_I2C2_SDA,                   ,      ,                    , 620, 1, Z }," &
"{ 624, 0, SE, GPP_B8_ISH_I2C1_SCL,                   ,      ,                    , 623, 1, Z }," &
"{ 627, 0, SE, GPP_B7_ISH_I2C1_SDA,                   ,      ,                    , 626, 1, Z }," &
"{ 630, 0, SE, GPP_B6_ISH_I2C0_SCL,                   ,      ,                    , 629, 1, Z }," &
"{ 633, 0, SE, GPP_B5_ISH_I2C0_SDA,                   ,      ,                    , 632, 1, Z }," &
"{ 636, 0, SE, GPP_B4_CPU_GP3    ,                   ,      ,                    , 635, 1, Z }," &
"{ 639, 0, SE, GPP_B3_CPU_GP2    ,                   ,      ,                    , 638, 1, Z }," &
"{ 642, 0, SE, GPP_B2_VRALERTB   ,                   ,      ,                    , 641, 1, Z }," &
"{ 645, 0, SE, GPP_B1_CORE_VID1  ,                   ,      ,                    , 644, 1, Z }," &
"{ 648, 0, SE, GPP_B0_CORE_VID0  ,                   ,      ,                    , 647, 1, Z }," &
"{ 650, 0, SE, GPP_G7_SD_WP      ,                   ,      ,                    , 649, 1, Z }," &
"{ 652, 0, SE, GPP_G6_SD_CLK     ,                   ,      ,                    , 651, 1, Z }," &
"{ 654, 0, SE, GPP_G5_SD_CDB     ,                   ,      ,                    , 653, 1, Z }," &
"{ 656, 0, SE, GPP_G4_SD_DATA3   ,                   ,      ,                    , 655, 1, Z }," &
"{ 658, 0, SE, GPP_G3_SD_DATA2   ,                   ,      ,                    , 657, 1, Z }," &
"{ 660, 0, SE, GPP_G2_SD_DATA1   ,                   ,      ,                    , 659, 1, Z }," &
"{ 662, 0, SE, GPP_G1_SD_DATA0   ,                   ,      ,                    , 661, 1, Z }," &
"{ 664, 0, SE, GPP_G0_SD_CMD     ,                   ,      ,                    , 663, 1, Z }," &
"{ 711, 0, SE, VCCST_PWRGD       ,                   ,      ,                    , 710, 1, Z }," &
"{ 715, 0, SE, RSVD_BSCAN        ,                   ,      ,                    , 714, 1, Z }," &
"{ 725, 0, SE, THRMTRIPB         ,                   ,      ,                    , 724, 1, Z }," &
"{ 727, 0, SE, PROCPWRGD         ,                   ,      ,                    , 726, 1, Z }," &
"{ 729, 0, SE, PECI              ,                   ,      ,                    , 728, 1, Z }," &
"{ 753, 0, PS, CLKOUT_PCIE_N4    ,                   ,      ,             '752=1',    ,  ,   }," &
"{ 755, 0, PS, CLKOUT_PCIE_P4    ,                   ,      ,             '754=1', 754, 0, Z }," &
"{ 761, 0, PS, CLKOUT_PCIE_N1    ,                   ,      ,             '760=1',    ,  ,   }," &
"{ 763, 0, PS, CLKOUT_PCIE_P1    ,                   ,      ,             '762=1', 762, 0, Z }," &
"{ 765, 0, PS, CLKOUT_PCIE_N2    ,                   ,      ,             '764=1',    ,  ,   }," &
"{ 767, 0, PS, CLKOUT_PCIE_P2    ,                   ,      ,             '766=1', 766, 0, Z }," &
"{ 769, 0, PS, CLKOUT_PCIE_N3    ,                   ,      ,             '768=1',    ,  ,   }," &
"{ 771, 0, PS, CLKOUT_PCIE_P3    ,                   ,      ,             '770=1', 770, 0, Z }," &
"{ 773, 0, PS, CLKOUT_PCIE_N0    ,                   ,      ,             '772=1',    ,  ,   }," &
"{ 775, 0, PS, CLKOUT_PCIE_P0    ,                   ,      ,             '774=1', 774, 0, Z }," &
"{ 777, 0, PS, CLKOUT_PCIE_N5    ,                   ,      ,             '776=1',    ,  ,   }," &
"{ 779, 0, PS, CLKOUT_PCIE_P5    ,                   ,      ,             '778=1', 778, 0, Z }," &
"{ 791, 1, SE, PCIE11_RXN_SATA0_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 792, 1, SE, PCIE11_RXP_SATA0_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 793, 1, SE, PCIE12_RXP_SATA1A_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 794, 1, SE, PCIE12_RXN_SATA1A_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 795, 1, SE, PCIE13_RXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 796, 1, SE, PCIE13_RXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 797, 1, SE, PCIE14_RXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 798, 1, SE, PCIE14_RXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 799, 1, SE, PCIE15_RXP_SATA1B_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 800, 1, SE, PCIE15_RXN_SATA1B_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 801, 1, SE, PCIE16_RXP_SATA2_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 802, 1, SE, PCIE16_RXN_SATA2_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 803, 1, SE, PCIE16_TXP_SATA2_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 804, 1, SE, PCIE16_TXN_SATA2_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 805, 1, SE, PCIE15_TXP_SATA1B_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 806, 1, SE, PCIE15_TXN_SATA1B_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 807, 1, SE, PCIE14_TXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 808, 1, SE, PCIE14_TXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 809, 1, SE, PCIE13_TXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 810, 1, SE, PCIE13_TXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 811, 1, SE, PCIE12_TXP_SATA1A_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 812, 1, SE, PCIE12_TXN_SATA1A_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 813, 1, SE, PCIE11_TXP_SATA0_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 814, 1, SE, PCIE11_TXN_SATA0_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 817, 1, SE, PCIE8_TXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 818, 1, SE, PCIE8_TXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 819, 1, SE, PCIE7_TXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 820, 1, SE, PCIE7_TXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 821, 1, SE, PCIE7_RXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 822, 1, SE, PCIE7_RXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 823, 1, SE, PCIE8_RXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 824, 1, SE, PCIE8_RXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 825, 1, SE, PCIE9_RXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 826, 1, SE, PCIE9_RXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 827, 1, SE, PCIE10_RXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 828, 1, SE, PCIE10_RXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 829, 1, SE, PCIE10_TXP        ,                   ,      ,                    ,    ,  ,   }," &
"{ 830, 1, SE, PCIE10_TXN        ,                   ,      ,                    ,    ,  ,   }," &
"{ 831, 1, SE, PCIE9_TXP         ,                   ,      ,                    ,    ,  ,   }," &
"{ 832, 1, SE, PCIE9_TXN         ,                   ,      ,                    ,    ,  ,   }," &
"{ 835, 1, SE, PCIE1_RXP_USB31_1_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 836, 1, SE, PCIE1_RXN_USB31_1_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 837, 1, SE, PCIE2_RXP_USB31_2_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 838, 1, SE, PCIE2_RXN_USB31_2_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 839, 1, SE, PCIE3_RXP_USB31_3_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 840, 1, SE, PCIE3_RXN_USB31_3_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 841, 1, SE, PCIE4_RXP_USB31_4_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 842, 1, SE, PCIE4_RXN_USB31_4_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 843, 1, SE, PCIE5_RXP_USB31_5_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 844, 1, SE, PCIE5_RXN_USB31_5_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 845, 1, SE, PCIE6_RXP_USB31_6_RXP,                   ,      ,                    ,    ,  ,   }," &
"{ 846, 1, SE, PCIE6_RXN_USB31_6_RXN,                   ,      ,                    ,    ,  ,   }," &
"{ 847, 1, SE, PCIE6_TXP_USB31_6_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 848, 1, SE, PCIE6_TXN_USB31_6_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 849, 1, SE, PCIE5_TXP_USB31_5_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 850, 1, SE, PCIE5_TXN_USB31_5_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 851, 1, SE, PCIE4_TXP_USB31_4_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 852, 1, SE, PCIE4_TXN_USB31_4_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 853, 1, SE, PCIE3_TXP_USB31_3_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 854, 1, SE, PCIE3_TXN_USB31_3_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 855, 1, SE, PCIE2_TXP_USB31_2_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 856, 1, SE, PCIE2_TXN_USB31_2_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 857, 1, SE, PCIE1_TXP_USB31_1_TXP,                   ,      ,                    ,    ,  ,   }," &
"{ 858, 1, SE, PCIE1_TXN_USB31_1_TXN,                   ,      ,                    ,    ,  ,   }," &
"{ 863, 0, DI, USB2P_9           , USB2N_9           , OPPO ,                    , 862, 0, PULL0 }," &
"{ 866, 0, DI, USB2P_7           , USB2N_7           , OPPO ,                    , 865, 0, PULL0 }," &
"{ 869, 0, DI, USB2P_5           , USB2N_5           , OPPO ,                    , 868, 0, PULL0 }," &
"{ 872, 0, DI, USB2P_3           , USB2N_3           , OPPO ,                    , 871, 0, PULL0 }," &
"{ 875, 0, DI, USB2P_1           , USB2N_1           , OPPO ,                    , 874, 0, PULL0 }," &
"{ 878, 0, DI, USB2P_10          , USB2N_10          , OPPO ,                    , 877, 0, PULL0 }," &
"{ 881, 0, DI, USB2P_8           , USB2N_8           , OPPO ,                    , 880, 0, PULL0 }," &
"{ 884, 0, DI, USB2P_6           , USB2N_6           , OPPO ,                    , 883, 0, PULL0 }," &
"{ 887, 0, DI, USB2P_4           , USB2N_4           , OPPO ,                    , 886, 0, PULL0 }," &
"{ 890, 0, DI, USB2P_2           , USB2N_2           , OPPO ,                    , 889, 0, PULL0 } " ;

attribute DESIGN_WARNING of icp_u42_a0 : entity is

" ---- DESIGN WARNING ----" &
"Please read the readme.txt file, contained within this released folder." &
"The readme.txt file indicates which platform(s) this BSDL can be applied to." &
"" &
"Please read the warning_file.txt file, contained within this released folder." &
"The warning_file.txt file contains the design warnings applicable to this BSDL." &
"" &
"        " ;

end icp_u42_a0;
