Model {
  Name			  "IMC"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    10
    Inport {
      BusObject		      ""
      Name		      "IMC_L_Sum"
    }
    Inport {
      BusObject		      ""
      Name		      "CARM input"
    }
    Inport {
      BusObject		      ""
      Name		      "Test:Freq In"
    }
    Inport {
      BusObject		      ""
      Name		      "Test: M3 In"
    }
    Inport {
      BusObject		      ""
      Name		      "Test: M2 In"
    }
    Inport {
      BusObject		      ""
      Name		      "Test: M1 In"
    }
    Inport {
      BusObject		      ""
      Name		      "ISI_disp [m]"
    }
    Inport {
      BusObject		      ""
      Name		      "Test: Ovl In"
    }
    Inport {
      BusObject		      ""
      Name		      "Test: ltot In1"
    }
    Inport {
      BusObject		      ""
      Name		      "Freq_Noise_In"
    }
    NumRootOutports	    11
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "IMC_trans_freq"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "IMC_F"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "PSL_freq_out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: Freq Out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: M3 Out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: M2 Out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: M1 Out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: Ovl Out"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Test: ltot Out1"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "M2 DAC [V]"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "M3 DAC [V]"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.225"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ISO-8859-1"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Jun 13 14:00:47 2012"
  Creator		  "adammullavey"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Chris Mueller"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu May 23 15:55:24 2013"
  RTWModifiedTimeStamp	  291208403
  ModelVersionFormat	  "1.%<AutoIncrement:225>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 200, 85, 1080, 715 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
    Block {
      BlockType		      ZeroPole
      Zeros		      "[1]"
      Poles		      "[0 1]"
      Gain		      "[1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
    }
  }
  System {
    Name		    "IMC"
    Location		    [11, 82, 1636, 861]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1365"
    Block {
      BlockType		      Inport
      Name		      "IMC_L_Sum"
      SID		      "342"
      Position		      [650, 19, 680, 31]
      BlockMirror	      on
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "CARM input"
      SID		      "1075"
      Position		      [775, 199, 805, 211]
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      Port		      "2"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test:Freq In"
      SID		      "1112"
      Position		      [1330, 418, 1360, 432]
      BlockMirror	      on
      BackgroundColor	      "yellow"
      Port		      "3"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test: M3 In"
      SID		      "1119"
      Position		      [80, 448, 110, 462]
      BackgroundColor	      "yellow"
      Port		      "4"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test: M2 In"
      SID		      "1157"
      Position		      [80, 299, 110, 311]
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      Port		      "5"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test: M1 In"
      SID		      "1158"
      Position		      [80, 374, 110, 386]
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      Port		      "6"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "ISI_disp [m]"
      SID		      "1177"
      Position		      [80, 224, 110, 236]
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      Port		      "7"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test: Ovl In"
      SID		      "1199"
      Position		      [585, 258, 615, 272]
      BackgroundColor	      "yellow"
      Port		      "8"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Test: ltot In1"
      SID		      "1211"
      Position		      [1220, 78, 1250, 92]
      BlockMirror	      on
      BackgroundColor	      "yellow"
      Port		      "9"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Inport
      Name		      "Freq_Noise_In"
      SID		      "1365"
      Position		      [395, 438, 425, 452]
      BackgroundColor	      "yellow"
      Port		      "10"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ADC1"
      SID		      "4"
      Ports		      [2, 2]
      Position		      [690, 39, 775, 101]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"ADC1"
	Location		[1146, 421, 1630, 633]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1[V]"
	  SID			  "5"
	  Position		  [55, 58, 85, 72]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2[V]"
	  SID			  "729"
	  Position		  [55, 128, 85, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "6"
	  Position		  [165, 40, 240, 90]
	  Gain			  "(2^16)/40"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "730"
	  Position		  [165, 110, 240, 160]
	  Gain			  "(2^16)/40"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1[cts]"
	  SID			  "7"
	  Position		  [305, 58, 335, 72]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2[cts]"
	  SID			  "731"
	  Position		  [305, 128, 335, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Out1[cts]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1[V]"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Out2[cts]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2[V]"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Add"
      SID		      "1176"
      Ports		      [2, 1]
      Position		      [585, 32, 615, 63]
      BlockMirror	      on
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Double Pass"
      SID		      "746"
      Position		      [1370, 250, 1400, 280]
      BackgroundColor	      "cyan"
      Gain		      "2"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      SID		      "1073"
      Position		      [285, 220, 315, 250]
      BackgroundColor	      "cyan"
      Gain		      "2"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Ground
      Name		      "Ground3"
      SID		      "327"
      Position		      [815, 285, 835, 305]
    }
    Block {
      BlockType		      SubSystem
      Name		      "IMC_Sensing"
      SID		      "19"
      Ports		      [2, 2]
      Position		      [380, 218, 525, 287]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"IMC_Sensing"
	Location		[162, 293, 1348, 770]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Length[L]"
	  SID			  "20"
	  Position		  [25, 163, 55, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Frequency[Hz]"
	  SID			  "21"
	  Position		  [25, 53, 55, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "1 - Cavity Pole"
	  SID			  "1210"
	  Position		  [345, 361, 435, 399]
	  Zeros			  "[0]"
	  Poles			  "[-imc.p]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [325, 97, 355, 128]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "24"
	  Ports			  [2, 1]
	  Position		  [515, 322, 545, 353]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Cavity Pole"
	  SID			  "25"
	  Position		  [395, 96, 485, 134]
	  Zeros			  "[]"
	  Poles			  "[-imc.p]"
	  Gain			  "[imc.p]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Cavity Pole1"
	  SID			  "26"
	  Position		  [345, 291, 435, 329]
	  Zeros			  "[]"
	  Poles			  "[-imc.p]"
	  Gain			  "[imc.p]"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Convert to frequency"
	  SID			  "27"
	  Position		  [155, 350, 270, 410]
	  Gain			  "clight/(lambda*imc.l)"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "28"
	  Position		  [165, 137, 250, 203]
	  Gain			  "2*pi/lambda"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "29"
	  Position		  [140, 26, 240, 94]
	  Gain			  "2*pi*imc.l/clight"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "30"
	  Position		  [550, 83, 625, 147]
	  Gain			  "imc.errsig"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain4"
	  SID			  "32"
	  Position		  [955, 86, 1020, 144]
	  Gain			  "imc.demod"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain5"
	  SID			  "1031"
	  Position		  [675, 87, 765, 143]
	  Gain			  "imc.pdresp"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain6"
	  SID			  "1032"
	  Position		  [845, 86, 910, 144]
	  Gain			  "imc.ztrans"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "IMC_Esig[V]"
	  SID			  "33"
	  Position		  [1050, 108, 1080, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IMC_Trans_Freq[Hz]"
	  SID			  "34"
	  Position		  [790, 333, 820, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Length[L]"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "Convert to frequency"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gain"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Frequency[Hz]"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "Gain1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "Cavity Pole1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [50, 0; 0, 45]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [40, 0; 0, -50]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Cavity Pole"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cavity Pole"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "IMC_Trans_Freq[Hz]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain4"
	  SrcPort		  1
	  DstBlock		  "IMC_Esig[V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "Gain5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain6"
	  SrcPort		  1
	  DstBlock		  "Gain4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain5"
	  SrcPort		  1
	  DstBlock		  "Gain6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cavity Pole1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert to frequency"
	  SrcPort		  1
	  DstBlock		  "1 - Cavity Pole"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1 - Cavity Pole"
	  SrcPort		  1
	  Points		  [30, 0; 0, -35]
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Hz"
	  Position		  [106, 47]
	}
	Annotation {
	  Name			  "rad"
	  Position		  [504, 107]
	}
	Annotation {
	  Name			  "rad"
	  Position		  [274, 157]
	}
	Annotation {
	  Name			  "rad"
	  Position		  [269, 72]
	}
	Annotation {
	  Name			  "m"
	  Position		  [80, 157]
	}
	Annotation {
	  Name			  "V"
	  Position		  [923, 104]
	}
	Annotation {
	  Name			  "W"
	  Position		  [644, 105]
	}
	Annotation {
	  Name			  "Conversion gain from \nRF input to I output \nin I/Q demodulator"
	  Position		  [969, 54]
	}
	Annotation {
	  Name			  "Convert to \nRoundtrip Phase"
	  Position		  [296, 34]
	}
	Annotation {
	  Name			  "Error signal represented in\noptical power at 24.5MHz\nas a function of cavity\nroundtrip phase (in W/rad"
	  ")"
	  Position		  [580, 38]
	}
	Annotation {
	  Name			  "Transmitted Frequency"
	  Position		  [356, 246]
	}
	Annotation {
	  Name			  "PDresp at 24.5MHz\n (in V/W)"
	  Position		  [777, 39]
	}
	Annotation {
	  Name			  "A"
	  Position		  [763, 101]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "IMC_Servo"
      SID		      "551"
      Ports		      [4, 4]
      Position		      [865, 188, 975, 312]
      BackgroundColor	      "cyan"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"IMC_Servo"
	Location		[68, 199, 1415, 968]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In 2"
	  SID			  "552"
	  Position		  [15, 184, 30, 206]
	  BackgroundColor	  "orange"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In 1"
	  SID			  "553"
	  Position		  [15, 94, 30, 116]
	  BackgroundColor	  "orange"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ExcA"
	  SID			  "554"
	  Position		  [1034, 180, 1056, 195]
	  BlockRotation		  270
	  BackgroundColor	  "orange"
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ExcB"
	  SID			  "555"
	  Position		  [404, 385, 426, 400]
	  BlockRotation		  270
	  BackgroundColor	  "orange"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "2 kHz Low Pass\nDC Gain = 5"
	  SID			  "556"
	  Position		  [1050, 641, 1130, 679]
	  BackgroundColor	  "green"
	  Numerator		  "[5*2*pi*2e3]"
	  Denominator		  "[1 2*pi*2e3]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Boost Filter 1"
	  SID			  "558"
	  Position		  [475, 155, 575, 195]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[20e3]"
	  Poles			  "-2*pi*[1e3]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Boost Filter 2"
	  SID			  "559"
	  Position		  [660, 154, 755, 196]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[20e3]"
	  Poles			  "-2*pi*[1e3]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Boost Filter 3"
	  SID			  "560"
	  Position		  [855, 148, 950, 192]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[10e3]"
	  Poles			  "-2*pi*[500]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Compensation"
	  SID			  "557"
	  Position		  [275, 149, 385, 191]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[4e3]"
	  Poles			  "-2*pi*[40]"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Differential\nOutput"
	  SID			  "735"
	  Position		  [1185, 400, 1215, 430]
	  BackgroundColor	  "cyan"
	  Gain			  "2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Differential\nOutput1"
	  SID			  "736"
	  Position		  [1190, 540, 1220, 570]
	  BackgroundColor	  "cyan"
	  Gain			  "2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground2"
	  SID			  "561"
	  Position		  [275, 295, 295, 315]
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground3"
	  SID			  "562"
	  Position		  [305, 565, 325, 585]
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Ind. switchable filter 1"
	  SID			  "563"
	  Position		  [410, 608, 520, 652]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[400]"
	  Poles			  "-2*pi*[4]"
	  Gain			  "[1/100]"
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Ind. switchable filter 2"
	  SID			  "564"
	  Position		  [595, 611, 675, 649]
	  BackgroundColor	  "green"
	  Numerator		  "[2*pi*4]"
	  Denominator		  "[1 2*pi*4]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch"
	  SID			  "565"
	  Ports			  [2, 1]
	  Position		  [415, 127, 445, 163]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch1"
	  SID			  "566"
	  Ports			  [2, 1]
	  Position		  [355, 597, 385, 633]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch10"
	  SID			  "567"
	  Ports			  [2, 1]
	  Position		  [1235, 127, 1265, 163]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch11"
	  SID			  "568"
	  Ports			  [2, 1]
	  Position		  [200, 437, 230, 473]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch12"
	  SID			  "569"
	  Ports			  [2, 1]
	  Position		  [915, 597, 945, 633]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch13"
	  SID			  "570"
	  Ports			  [2, 1]
	  Position		  [965, 537, 995, 573]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch14"
	  SID			  "571"
	  Ports			  [2, 1]
	  Position		  [645, 317, 675, 353]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch2"
	  SID			  "572"
	  Ports			  [2, 1]
	  Position		  [795, 127, 825, 163]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch3"
	  SID			  "573"
	  Ports			  [2, 1]
	  Position		  [600, 127, 630, 163]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch4"
	  SID			  "574"
	  Ports			  [2, 1]
	  Position		  [545, 602, 575, 638]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch5"
	  SID			  "575"
	  Ports			  [2, 1]
	  Position		  [700, 602, 730, 638]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch8"
	  SID			  "576"
	  Ports			  [2, 1]
	  Position		  [340, 327, 370, 363]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "0"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Manual Switch9"
	  SID			  "577"
	  Ports			  [2, 1]
	  Position		  [985, 127, 1015, 163]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Signal\nRouting/Manual Switch"
	  SourceType		  "Manual Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sw			  "1"
	  action		  "0"
	  varsize		  off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Polarity1"
	  SID			  "578"
	  Position		  [135, 89, 175, 121]
	  BackgroundColor	  "cyan"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Polarity2"
	  SID			  "579"
	  Position		  [135, 177, 180, 213]
	  BackgroundColor	  "cyan"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Polarity3"
	  SID			  "580"
	  Position		  [300, 610, 330, 640]
	  BackgroundColor	  "cyan"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Polarity4"
	  SID			  "581"
	  Position		  [285, 340, 315, 370]
	  BackgroundColor	  "cyan"
	  Gain			  "-1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "582"
	  Ports			  [2, 1]
	  Position		  [190, 140, 210, 160]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "+|+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  "583"
	  Ports			  [2, 1]
	  Position		  [1035, 135, 1055, 155]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  SID			  "584"
	  Ports			  [2, 1]
	  Position		  [405, 335, 425, 355]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Switchable Generic\nFilter Stage"
	  SID			  "585"
	  Position		  [50, 387, 175, 433]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[17e3]"
	  Poles			  "-2*pi*[4e3]"
	  Gain			  "[4/17]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Switchable Generic\nFilter Stage1"
	  SID			  "586"
	  Position		  [755, 557, 880, 603]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[500]"
	  Poles			  "-2*pi*[1e4]"
	  Gain			  "[1e4/500]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Switchable Optional\nDaughter Board"
	  SID			  "587"
	  Position		  [1085, 102, 1210, 148]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[500]"
	  Poles			  "-2*pi*[1e4]"
	  Gain			  "[1e4/500]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "Switchable Optional\nDaughter Board1"
	  SID			  "588"
	  Position		  [490, 332, 615, 378]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[500]"
	  Poles			  "-2*pi*[1e4]"
	  Gain			  "[1e4/500]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "VGA1"
	  SID			  "589"
	  Ports			  [1, 1]
	  Position		  [65, 90, 95, 120]
	  BackgroundColor	  "cyan"
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  low			  "0.025"
	  gain			  "1"
	  high			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "VGA2"
	  SID			  "590"
	  Ports			  [1, 1]
	  Position		  [65, 180, 95, 210]
	  BackgroundColor	  "cyan"
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  low			  "0.025"
	  gain			  "1"
	  high			  "40"
	}
	Block {
	  BlockType		  Reference
	  Name			  "VGA3"
	  SID			  "591"
	  Ports			  [1, 1]
	  Position		  [750, 330, 780, 360]
	  BackgroundColor	  "cyan"
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  low			  "0.025"
	  gain			  "1"
	  high			  "40"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "z/p = 70k/140k"
	  SID			  "592"
	  Position		  [850, 322, 950, 368]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[70000]"
	  Poles			  "-2*pi*[140000]"
	  Gain			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Slow_DAQ [V]"
	  SID			  "593"
	  Position		  [1250, 548, 1280, 562]
	  BackgroundColor	  "red"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Slow_Out [V]"
	  SID			  "719"
	  Position		  [1250, 653, 1280, 667]
	  BackgroundColor	  "red"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Fast_Out [V]"
	  SID			  "594"
	  Position		  [1240, 338, 1270, 352]
	  BackgroundColor	  "red"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Fast_DAQ [V]"
	  SID			  "721"
	  Position		  [1250, 408, 1280, 422]
	  BackgroundColor	  "red"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Polarity1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VGA1"
	  SrcPort		  1
	  DstBlock		  "Polarity1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In 1"
	  SrcPort		  1
	  DstBlock		  "VGA1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VGA3"
	  SrcPort		  1
	  DstBlock		  "z/p = 70k/140k"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VGA2"
	  SrcPort		  1
	  DstBlock		  "Polarity2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In 2"
	  SrcPort		  1
	  DstBlock		  "VGA2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switchable Generic\nFilter Stage1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  DstBlock		  "Manual Switch12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground3"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Manual Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "Manual Switch8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switchable Optional\nDaughter Board1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Manual Switch14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compensation"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Manual Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -25; 125, 0]
	    DstBlock		    "Manual Switch3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Boost Filter 1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Boost Filter 1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Manual Switch3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch3"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -20; 140, 0]
	    DstBlock		    "Manual Switch2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Boost Filter 2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Boost Filter 2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Manual Switch2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switchable Optional\nDaughter Board"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Manual Switch10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Manual Switch1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25; 135, 0]
	    DstBlock		    "Manual Switch4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Ind. switchable filter 1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Manual Switch4"
	  SrcPort		  1
	  Points		  [5, 0; 0, 10]
	  Branch {
	    Points		    [0, -35; 100, 0]
	    DstBlock		    "Manual Switch5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Ind. switchable filter 2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Manual Switch5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Switchable Generic\nFilter Stage1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30; 160, 0]
	    DstBlock		    "Manual Switch12"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Ind. switchable filter 2"
	  SrcPort		  1
	  DstBlock		  "Manual Switch5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, -35; 135, 0; 0, 20]
	    DstBlock		    "Manual Switch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Compensation"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ExcB"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch8"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "z/p = 70k/140k"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Fast_Out [V]"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Differential\nOutput"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Polarity2"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ExcA"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Boost Filter 3"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Manual Switch9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch9"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Manual Switch2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -20; 130, 0; 0, 10]
	    DstBlock		    "Manual Switch9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Boost Filter 3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Ind. switchable filter 1"
	  SrcPort		  1
	  DstBlock		  "Manual Switch4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Switchable Optional\nDaughter Board"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; 150, 0]
	    DstBlock		    "Manual Switch10"
	    DstPort		    2
	  }
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "Manual Switch10"
	  SrcPort		  1
	  Points		  [5, 0; 0, 100; -1260, 0; 0, 220]
	  Branch {
	    Points		    [10, 0; 0, -55]
	    DstBlock		    "Switchable Generic\nFilter Stage"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Manual Switch11"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Switchable Generic\nFilter Stage"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Manual Switch11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Manual Switch11"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [-10, 0; 0, 160; 55, 0]
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "Manual Switch13"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Polarity3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Polarity4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Manual Switch12"
	  SrcPort		  1
	  DstBlock		  "Manual Switch13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Switchable Optional\nDaughter Board1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Manual Switch14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Manual Switch14"
	  SrcPort		  1
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "VGA3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Polarity4"
	  SrcPort		  1
	  DstBlock		  "Manual Switch8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Polarity3"
	  SrcPort		  1
	  DstBlock		  "Manual Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Manual Switch13"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "2 kHz Low Pass\nDC Gain = 5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Differential\nOutput1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Differential\nOutput"
	  SrcPort		  1
	  DstBlock		  "Fast_DAQ [V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2 kHz Low Pass\nDC Gain = 5"
	  SrcPort		  1
	  DstBlock		  "Slow_Out [V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Differential\nOutput1"
	  SrcPort		  1
	  DstBlock		  "Slow_DAQ [V]"
	  DstPort		  1
	}
	Annotation {
	  Name			  "IMC generic filter stage\np/z = 4k/17k"
	  Position		  [114, 363]
	}
	Annotation {
	  Name			  "Same as the CM servo with a couple of differences"
	  Position		  [612, 41]
	}
	Annotation {
	  Name			  "D0400180 says z/p = 4500/300\nD1002416 says z/p = 10000/500"
	  Position		  [898, 223]
	}
	Annotation {
	  Name			  "Variable Gain Amplifier\n-32dB to 32dB"
	  Position		  [780, 395]
	}
	Annotation {
	  Name			  "Variable Gain Amplifiers\n-32dB to 32dB"
	  Position		  [90, 70]
	}
	Annotation {
	  Position		  [559, 163]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "LSC"
      SID		      "726"
      Ports		      [2, 2]
      Position		      [430, 38, 545, 102]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"LSC"
	Location		[503, 457, 1367, 937]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "IMC_L_in"
	  SID			  "727"
	  Position		  [55, 109, 85, 121]
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IMC_F_in"
	  SID			  "734"
	  Position		  [45, 269, 75, 281]
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "IMC-L Filter Bank"
	  SID			  "929"
	  Ports			  [1, 1]
	  Position		  [265, 89, 365, 141]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "IMC-L Filter Bank"
	    Location		    [460, 494, 1460, 706]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "930"
	      Position		      [15, 43, 45, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT11"
	      SID		      "931"
	      Ports		      [1, 1]
	      Position		      [110, 25, 190, 75]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(1).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT12"
	      SID		      "933"
	      Ports		      [1, 1]
	      Position		      [215, 25, 295, 75]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(2).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT13"
	      SID		      "934"
	      Ports		      [1, 1]
	      Position		      [320, 25, 400, 75]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(3).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT14"
	      SID		      "935"
	      Ports		      [1, 1]
	      Position		      [430, 25, 510, 75]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(4).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT15"
	      SID		      "936"
	      Ports		      [1, 1]
	      Position		      [540, 25, 620, 75]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(5).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT21"
	      SID		      "937"
	      Ports		      [1, 1]
	      Position		      [110, 115, 190, 165]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(6).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT22"
	      SID		      "938"
	      Ports		      [1, 1]
	      Position		      [215, 115, 295, 165]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(7).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT23"
	      SID		      "939"
	      Ports		      [1, 1]
	      Position		      [320, 115, 400, 165]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(8).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT24"
	      SID		      "940"
	      Ports		      [1, 1]
	      Position		      [430, 115, 510, 165]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(9).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FILT25"
	      SID		      "932"
	      Ports		      [1, 1]
	      Position		      [540, 115, 620, 165]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "imcl.filts(10).sys"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "941"
	      Position		      [735, 56, 810, 94]
	      Gain		      "imcl.gain"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "942"
	      Position		      [905, 133, 935, 147]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "FILT11"
	      SrcPort		      1
	      DstBlock		      "FILT12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT12"
	      SrcPort		      1
	      DstBlock		      "FILT13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT13"
	      SrcPort		      1
	      DstBlock		      "FILT14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT14"
	      SrcPort		      1
	      DstBlock		      "FILT15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT21"
	      SrcPort		      1
	      DstBlock		      "FILT22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT22"
	      SrcPort		      1
	      DstBlock		      "FILT23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT23"
	      SrcPort		      1
	      DstBlock		      "FILT24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT24"
	      SrcPort		      1
	      DstBlock		      "FILT25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "FILT11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT15"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45; -560, 0; 0, 45]
	      DstBlock		      "FILT21"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FILT25"
	      SrcPort		      1
	      Points		      [50, 0; 0, -65]
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 65]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "InvGenFilt"
	  SID			  "733"
	  Position		  [115, 252, 240, 298]
	  BackgroundColor	  "green"
	  Zeros			  "-2*pi*[100 100]"
	  Poles			  "-2*pi*[10 10]"
	  Gain			  "[0.01/2]"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "VCO  filter [cts/cts]: \npole:1.6 Hz; zero:40 Hz"
	  SID			  "737"
	  Position		  [300, 247, 465, 303]
	  NamePlacement		  "alternate"
	  Zeros			  "-2*pi*[40]"
	  Poles			  "-2*pi*[1.6]"
	  Gain			  "1.4906e6*(1.6/40)"
	}
	Block {
	  BlockType		  Gain
	  Name			  "ctstoV"
	  SID			  "738"
	  Position		  [520, 248, 625, 302]
	  Gain			  "6.10016e-4"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "IMC_L_out"
	  SID			  "728"
	  Position		  [660, 108, 690, 122]
	  BackgroundColor	  "orange"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IMC_F_out"
	  SID			  "739"
	  Position		  [665, 268, 695, 282]
	  BackgroundColor	  "orange"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "IMC_L_in"
	  SrcPort		  1
	  DstBlock		  "IMC-L Filter Bank"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IMC-L Filter Bank"
	  SrcPort		  1
	  DstBlock		  "IMC_L_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IMC_F_in"
	  SrcPort		  1
	  DstBlock		  "InvGenFilt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "InvGenFilt"
	  SrcPort		  1
	  DstBlock		  "VCO  filter [cts/cts]: \npole:1.6 Hz; zero:40 Hz"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO  filter [cts/cts]: \npole:1.6 Hz; zero:40 Hz"
	  SrcPort		  1
	  DstBlock		  "ctstoV"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctstoV"
	  SrcPort		  1
	  DstBlock		  "IMC_F_out"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Copied from foton"
	  Position		  [389, 350]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MC2_control"
      SID		      "343"
      Ports		      [5, 8]
      Position		      [150, 120, 255, 485]
      BackgroundColor	      "lightBlue"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"MC2_control"
	Location		[427, 340, 1493, 859]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "LSC_in"
	  SID			  "347"
	  Position		  [105, 128, 135, 142]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ISI_disp"
	  SID			  "348"
	  Position		  [405, 53, 435, 67]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test: M2 In"
	  SID			  "1152"
	  Position		  [190, 198, 220, 212]
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test: M1 In"
	  SID			  "1153"
	  Position		  [190, 268, 220, 282]
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test: M3 In"
	  SID			  "1172"
	  Position		  [190, 338, 220, 352]
	  NamePlacement		  "alternate"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/2"
	  SID			  "1243"
	  Position		  [455, 45, 485, 75]
	  BackgroundColor	  "cyan"
	  Gain			  "1/2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Digital_Controller"
	  SID			  "395"
	  Ports			  [4, 6]
	  Position		  [260, 98, 405, 377]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Digital_Controller"
	    Location		    [352, 347, 1567, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "LSCin[cts]"
	      SID		      "399"
	      Position		      [15, 353, 45, 367]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Test:M2 In"
	      SID		      "1130"
	      Position		      [730, 263, 760, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Test: M1 In"
	      SID		      "1141"
	      Position		      [730, 138, 760, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Test: M3 In"
	      SID		      "1171"
	      Position		      [730, 383, 760, 397]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Fudge Gain"
	      SID		      "1197"
	      Position		      [655, 97, 715, 133]
	      BackgroundColor	      "lightBlue"
	      Gain		      "-1/12"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Fudge Gain1"
	      SID		      "1198"
	      Position		      [455, 225, 490, 255]
	      BackgroundColor	      "lightBlue"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "M1L Lock Filter Bank2"
	      SID		      "1013"
	      Ports		      [1, 1]
	      Position		      [1000, 89, 1100, 141]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"M1L Lock Filter Bank2"
		Location		[2363, 945, 3178, 1157]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "1014"
		  Position		  [15, 43, 45, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT11"
		  SID			  "1015"
		  Ports			  [1, 1]
		  Position		  [110, 25, 190, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(1).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT12"
		  SID			  "1016"
		  Ports			  [1, 1]
		  Position		  [215, 25, 295, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(2).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT13"
		  SID			  "1017"
		  Ports			  [1, 1]
		  Position		  [320, 25, 400, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(3).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT14"
		  SID			  "1018"
		  Ports			  [1, 1]
		  Position		  [430, 25, 510, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(4).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT15"
		  SID			  "1019"
		  Ports			  [1, 1]
		  Position		  [540, 25, 620, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(5).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT21"
		  SID			  "1020"
		  Ports			  [1, 1]
		  Position		  [110, 115, 190, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(6).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT22"
		  SID			  "1021"
		  Ports			  [1, 1]
		  Position		  [215, 115, 295, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(7).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT23"
		  SID			  "1022"
		  Ports			  [1, 1]
		  Position		  [320, 115, 400, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(8).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT24"
		  SID			  "1023"
		  Ports			  [1, 1]
		  Position		  [430, 115, 510, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(9).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT25"
		  SID			  "1024"
		  Ports			  [1, 1]
		  Position		  [540, 115, 620, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m1l.filts(10).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "1025"
		  Position		  [640, 121, 740, 159]
		  Gain			  "mc2m1l.gain"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "1026"
		  Position		  [765, 138, 795, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "FILT15"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45; -560, 0; 0, 45]
		  DstBlock		  "FILT21"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "FILT11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT25"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT24"
		  SrcPort		  1
		  DstBlock		  "FILT25"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT23"
		  SrcPort		  1
		  DstBlock		  "FILT24"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT22"
		  SrcPort		  1
		  DstBlock		  "FILT23"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT21"
		  SrcPort		  1
		  DstBlock		  "FILT22"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT14"
		  SrcPort		  1
		  DstBlock		  "FILT15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT13"
		  SrcPort		  1
		  DstBlock		  "FILT14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT12"
		  SrcPort		  1
		  DstBlock		  "FILT13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT11"
		  SrcPort		  1
		  DstBlock		  "FILT12"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "M2L Lock Filter Bank1"
	      SID		      "999"
	      Ports		      [1, 1]
	      Position		      [520, 214, 620, 266]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"M2L Lock Filter Bank1"
		Location		[2410, 821, 3512, 1044]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "1000"
		  Position		  [15, 43, 45, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT11"
		  SID			  "1001"
		  Ports			  [1, 1]
		  Position		  [110, 25, 190, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(1).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT12"
		  SID			  "1002"
		  Ports			  [1, 1]
		  Position		  [215, 25, 295, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(2).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT13"
		  SID			  "1003"
		  Ports			  [1, 1]
		  Position		  [320, 25, 400, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(3).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT14"
		  SID			  "1004"
		  Ports			  [1, 1]
		  Position		  [430, 25, 510, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(4).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT15"
		  SID			  "1005"
		  Ports			  [1, 1]
		  Position		  [540, 25, 620, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(5).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT21"
		  SID			  "1006"
		  Ports			  [1, 1]
		  Position		  [110, 115, 190, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(6).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT22"
		  SID			  "1007"
		  Ports			  [1, 1]
		  Position		  [215, 115, 295, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(7).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT23"
		  SID			  "1008"
		  Ports			  [1, 1]
		  Position		  [320, 115, 400, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(8).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT24"
		  SID			  "1009"
		  Ports			  [1, 1]
		  Position		  [430, 115, 510, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(9).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT25"
		  SID			  "1010"
		  Ports			  [1, 1]
		  Position		  [540, 115, 620, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m2l.filts(10).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "1011"
		  Position		  [750, 121, 850, 159]
		  Gain			  "mc2m2l.gain"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "1012"
		  Position		  [935, 133, 965, 147]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "FILT11"
		  SrcPort		  1
		  DstBlock		  "FILT12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT12"
		  SrcPort		  1
		  DstBlock		  "FILT13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT13"
		  SrcPort		  1
		  DstBlock		  "FILT14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT14"
		  SrcPort		  1
		  DstBlock		  "FILT15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT21"
		  SrcPort		  1
		  DstBlock		  "FILT22"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT22"
		  SrcPort		  1
		  DstBlock		  "FILT23"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT23"
		  SrcPort		  1
		  DstBlock		  "FILT24"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT24"
		  SrcPort		  1
		  DstBlock		  "FILT25"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "FILT11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT15"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45; -560, 0; 0, 45]
		  DstBlock		  "FILT21"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT25"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "M3L Lock Filter Bank"
	      SID		      "971"
	      Ports		      [1, 1]
	      Position		      [110, 334, 210, 386]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"M3L Lock Filter Bank"
		Location		[2564, 956, 3379, 1168]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "972"
		  Position		  [15, 43, 45, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT11"
		  SID			  "973"
		  Ports			  [1, 1]
		  Position		  [110, 25, 190, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(1).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT12"
		  SID			  "974"
		  Ports			  [1, 1]
		  Position		  [215, 25, 295, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(2).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT13"
		  SID			  "975"
		  Ports			  [1, 1]
		  Position		  [320, 25, 400, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(3).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT14"
		  SID			  "976"
		  Ports			  [1, 1]
		  Position		  [430, 25, 510, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(4).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT15"
		  SID			  "977"
		  Ports			  [1, 1]
		  Position		  [540, 25, 620, 75]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(5).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT21"
		  SID			  "978"
		  Ports			  [1, 1]
		  Position		  [110, 115, 190, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(6).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT22"
		  SID			  "979"
		  Ports			  [1, 1]
		  Position		  [215, 115, 295, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(7).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT23"
		  SID			  "980"
		  Ports			  [1, 1]
		  Position		  [320, 115, 400, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(8).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT24"
		  SID			  "981"
		  Ports			  [1, 1]
		  Position		  [430, 115, 510, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(9).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FILT25"
		  SID			  "982"
		  Ports			  [1, 1]
		  Position		  [540, 115, 620, 165]
		  LibraryVersion	  "1.107"
		  SourceBlock		  "cstblocks/LTI System"
		  SourceType		  "LTI Block"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  sys			  "mc2m3l.filts(10).sys"
		  IC			  "[]"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "983"
		  Position		  [640, 121, 740, 159]
		  Gain			  "mc2m3l.gain"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "984"
		  Position		  [765, 138, 795, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "FILT15"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45; -560, 0; 0, 45]
		  DstBlock		  "FILT21"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "FILT11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT25"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT24"
		  SrcPort		  1
		  DstBlock		  "FILT25"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT23"
		  SrcPort		  1
		  DstBlock		  "FILT24"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT22"
		  SrcPort		  1
		  DstBlock		  "FILT23"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT21"
		  SrcPort		  1
		  DstBlock		  "FILT22"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT14"
		  SrcPort		  1
		  DstBlock		  "FILT15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT13"
		  SrcPort		  1
		  DstBlock		  "FILT14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT12"
		  SrcPort		  1
		  DstBlock		  "FILT13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FILT11"
		  SrcPort		  1
		  DstBlock		  "FILT12"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Test: M1"
	      SID		      "1142"
	      Ports		      [2, 2]
	      Position		      [790, 100, 905, 160]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Test: M1"
		Location		[2564, 371, 3007, 607]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "M1 In [cnts]"
		  SID			  "1143"
		  Position		  [25, 68, 55, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Test: M1 In"
		  SID			  "1144"
		  Position		  [175, 28, 205, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "1145"
		  Ports			  [2, 1]
		  Position		  [240, 97, 270, 128]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "1146"
		  Position		  [35, 105, 65, 135]
		  Value			  "imc.sw.m1"
		}
		Block {
		  BlockType		  Ground
		  Name			  "Ground"
		  SID			  "1147"
		  Position		  [75, 145, 95, 165]
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  "1148"
		  Position		  [120, 105, 150, 135]
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "M1 Out [cnts]"
		  SID			  "1149"
		  Position		  [315, 108, 345, 122]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Test: M1 Out"
		  SID			  "1150"
		  Position		  [105, 28, 135, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Ground"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "M1 In [cnts]"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Test: M1 Out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Test: M1 In"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "M1 Out [cnts]"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Test: M2"
	      SID		      "1131"
	      Ports		      [2, 2]
	      Position		      [790, 225, 905, 285]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Test: M2"
		Location		[2906, 392, 3349, 628]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "M2 In [cnts]"
		  SID			  "1132"
		  Position		  [25, 68, 55, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Test: M2 In"
		  SID			  "1133"
		  Position		  [175, 28, 205, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "1134"
		  Ports			  [2, 1]
		  Position		  [240, 97, 270, 128]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "1135"
		  Position		  [35, 105, 65, 135]
		  Value			  "imc.sw.m2"
		}
		Block {
		  BlockType		  Ground
		  Name			  "Ground"
		  SID			  "1136"
		  Position		  [75, 145, 95, 165]
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  "1137"
		  Position		  [120, 105, 150, 135]
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "M2 Out [cnts]"
		  SID			  "1138"
		  Position		  [315, 108, 345, 122]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Test: M2 Out"
		  SID			  "1139"
		  Position		  [105, 28, 135, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Ground"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "M2 In [cnts]"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Test: M2 Out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Test: M2 In"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "M2 Out [cnts]"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Test: M3"
	      SID		      "1161"
	      Ports		      [2, 2]
	      Position		      [790, 345, 905, 405]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Test: M3"
		Location		[2709, 392, 3152, 628]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "M3 In [cnts]"
		  SID			  "1162"
		  Position		  [25, 68, 55, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Test: M3 In"
		  SID			  "1163"
		  Position		  [175, 28, 205, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "1164"
		  Ports			  [2, 1]
		  Position		  [240, 97, 270, 128]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "1165"
		  Position		  [35, 105, 65, 135]
		  Value			  "imc.sw.m3"
		}
		Block {
		  BlockType		  Ground
		  Name			  "Ground"
		  SID			  "1166"
		  Position		  [75, 145, 95, 165]
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  SID			  "1167"
		  Position		  [120, 105, 150, 135]
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "M3 Out [cnts]"
		  SID			  "1168"
		  Position		  [315, 108, 345, 122]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Test: M3 Out"
		  SID			  "1169"
		  Position		  [105, 28, 135, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "M3 Out [cnts]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Test: M3 In"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "M3 In [cnts]"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Test: M3 Out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Switch"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Ground"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1[cts]"
	      SID		      "412"
	      Position		      [1155, 108, 1185, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2[cts]"
	      SID		      "413"
	      Position		      [1155, 233, 1185, 247]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3[cts]"
	      SID		      "414"
	      Position		      [1155, 353, 1185, 367]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Test: M2 Out"
	      SID		      "1140"
	      Position		      [945, 263, 975, 277]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Test: M1 Out"
	      SID		      "1151"
	      Position		      [945, 138, 975, 152]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Test: M3 Out"
	      SID		      "1170"
	      Position		      [955, 383, 985, 397]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "M2L Lock Filter Bank1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Test: M2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"Fudge Gain"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "LSCin[cts]"
	      SrcPort		      1
	      DstBlock		      "M3L Lock Filter Bank"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "M1L Lock Filter Bank2"
	      SrcPort		      1
	      DstBlock		      "Out1[cts]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test:M2 In"
	      SrcPort		      1
	      DstBlock		      "Test: M2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Test: M2"
	      SrcPort		      2
	      DstBlock		      "Test: M2 Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test: M1 In"
	      SrcPort		      1
	      DstBlock		      "Test: M1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Test: M1"
	      SrcPort		      2
	      DstBlock		      "Test: M1 Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test: M1"
	      SrcPort		      1
	      DstBlock		      "M1L Lock Filter Bank2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test: M2"
	      SrcPort		      1
	      DstBlock		      "Out2[cts]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test: M3"
	      SrcPort		      2
	      DstBlock		      "Test: M3 Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Test: M3 In"
	      SrcPort		      1
	      DstBlock		      "Test: M3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Test: M3"
	      SrcPort		      1
	      DstBlock		      "Out3[cts]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Fudge Gain1"
	      SrcPort		      1
	      DstBlock		      "M2L Lock Filter Bank1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "M3L Lock Filter Bank"
	      SrcPort		      1
	      Points		      [110, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"Fudge Gain1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Test: M3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fudge Gain"
	      SrcPort		      1
	      DstBlock		      "Test: M1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Fudge Gain"
	  SID			  "1174"
	  Position		  [190, 120, 220, 150]
	  BackgroundColor	  "cyan"
	  Gain			  "2.25"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "MC2"
	  SID			  "415"
	  Ports			  [4, 5]
	  Position		  [525, 31, 675, 249]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "MC2"
	    Location		    [479, 90, 1440, 1110]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Gnd Disp [m]"
	      SID		      "1077"
	      Position		      [400, 413, 430, 427]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "M1 Drive [cnt]"
	      SID		      "1078"
	      Position		      [90, 473, 120, 487]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "M2 Drive [cnt]"
	      SID		      "1079"
	      Position		      [90, 518, 120, 532]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "M3 Drive [cnt]"
	      SID		      "1080"
	      Position		      [90, 563, 120, 577]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Damp Gain"
	      SID		      "1081"
	      Position		      [565, 290, 665, 350]
	      BlockMirror	      on
	      Gain		      "sus.gain.hsts"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "1082"
	      Ports		      [1, 3]
	      Position		      [650, 408, 665, 542]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Electronics"
	      SID		      "1083"
	      Ports		      [3, 5]
	      Position		      [190, 456, 270, 594]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Electronics"
		Location		[19, 259, 1943, 937]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "M1 [cnt]"
		  SID			  "1084"
		  Position		  [90, 93, 120, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "M2 [cnt]"
		  SID			  "1085"
		  Position		  [90, 173, 120, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "M3 [cnt]"
		  SID			  "1086"
		  Position		  [90, 253, 120, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Coil_Driver"
		  SID			  "1273"
		  Ports			  [3, 3]
		  Position		  [715, 60, 795, 300]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Coil_Driver"
		    Location		    [462, 242, 1457, 958]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1[V]"
		    SID			    "1274"
		    Position		    [30, 78, 60, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2[V]"
		    SID			    "1275"
		    Position		    [30, 293, 60, 307]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3[V]"
		    SID			    "1276"
		    Position		    [30, 523, 60, 537]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "DC Gain"
		    SID			    "1280"
		    Position		    [115, 63, 180, 107]
		    Gain		    "11.9e-3"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "DC Gain1"
		    SID			    "1281"
		    Position		    [115, 278, 180, 322]
		    Gain		    "0.32e-3"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "DC Gain2"
		    SID			    "1282"
		    Position		    [115, 508, 180, 552]
		    Gain		    "0.32e-3"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch"
		    SID			    "1334"
		    Ports		    [2, 1]
		    Position		    [400, 70, 440, 130]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1335"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1336"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1337"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1338"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1339"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch1"
		    SID			    "1340"
		    Ports		    [2, 1]
		    Position		    [400, 285, 440, 345]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch1"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1341"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1342"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1343"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1344"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1345"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch2"
		    SID			    "1346"
		    Ports		    [2, 1]
		    Position		    [400, 515, 440, 575]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch2"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1347"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1348"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1349"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1350"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1351"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M1_LP_filter\n[10:1]"
		    SID			    "1283"
		    Position		    [250, 56, 335, 114]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[10]"
		    Poles		    "-2*pi*[1]"
		    Gain		    "[1/10]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M1_dewhite_filter\n[31:1]"
		    SID			    "1284"
		    Position		    [530, 56, 615, 114]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[31]"
		    Poles		    "-2*pi*[1]"
		    Gain		    "[1/31]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M2_Acq_filter\n[13:65]"
		    SID			    "1285"
		    Position		    [515, 222, 615, 288]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[13]"
		    Poles		    "-2*pi*[65]"
		    Gain		    "[65/13]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M2_LP_filter\n[(11,21):(1,210)]"
		    SID			    "1286"
		    Position		    [240, 272, 345, 328]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[11 21]"
		    Poles		    "-2*pi*[1 210]"
		    Gain		    "[10/11]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_Acqoff_filter\n[9:82]"
		    SID			    "1287"
		    Position		    [520, 566, 615, 624]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[9]"
		    Poles		    "-2*pi*[82]"
		    Gain		    "[82/9]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_Acqon_filter\n[1.05:46]"
		    SID			    "1288"
		    Position		    [510, 470, 620, 530]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[1.05]"
		    Poles		    "-2*pi*[46]"
		    Gain		    "[46/1.05]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_LP_filter\n[(11,21):(1,210)]"
		    SID			    "1289"
		    Position		    [240, 503, 350, 557]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[11 21]"
		    Poles		    "-2*pi*[1 210]"
		    Gain		    "[10/11]"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Run Acq Switch"
		    SID			    "1352"
		    Ports		    [2, 1]
		    Position		    [695, 285, 735, 345]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Run Acq Switch"
		    Location		    [3293, 457, 3726, 862]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1353"
		    Position		    [80, 118, 110, 132]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1354"
		    Position		    [80, 218, 110, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1355"
		    Position		    [165, 165, 195, 195]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.runacq"
		    SID			    "1356"
		    Position		    [80, 165, 110, 195]
		    Value		    "imc.sw.runacq"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1357"
		    Position		    [225, 173, 255, 187]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "imc.sw.runacq"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Run Acq Switch1"
		    SID			    "1358"
		    Ports		    [2, 1]
		    Position		    [685, 515, 725, 575]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Run Acq Switch1"
		    Location		    [3293, 457, 3726, 862]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1359"
		    Position		    [80, 118, 110, 132]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1360"
		    Position		    [80, 218, 110, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1361"
		    Position		    [165, 165, 195, 195]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.runacq"
		    SID			    "1362"
		    Position		    [80, 165, 110, 195]
		    Value		    "imc.sw.runacq"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1363"
		    Position		    [225, 173, 255, 187]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imc.sw.runacq"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1[A]"
		    SID			    "1295"
		    Position		    [805, 78, 835, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2[A]"
		    SID			    "1296"
		    Position		    [805, 308, 835, 322]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3[A]"
		    SID			    "1297"
		    Position		    [805, 538, 835, 552]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1[V]"
		    SrcPort		    1
		    DstBlock		    "DC Gain"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DC Gain"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "M1_LP_filter\n[10:1]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70; 180, 0]
		    DstBlock		    "LP Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "In3[V]"
		    SrcPort		    1
		    DstBlock		    "DC Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DC Gain2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "M3_LP_filter\n[(11,21):(1,210)]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85; 180, 0]
		    DstBlock		    "LP Switch2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "In2[V]"
		    SrcPort		    1
		    DstBlock		    "DC Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DC Gain1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "M2_LP_filter\n[(11,21):(1,210)]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80; 185, 0]
		    DstBlock		    "LP Switch1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "M1_dewhite_filter\n[31:1]"
		    SrcPort		    1
		    DstBlock		    "Out1[A]"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M3_LP_filter\n[(11,21):(1,210)]"
		    SrcPort		    1
		    DstBlock		    "LP Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M2_LP_filter\n[(11,21):(1,210)]"
		    SrcPort		    1
		    DstBlock		    "LP Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M1_LP_filter\n[10:1]"
		    SrcPort		    1
		    DstBlock		    "LP Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LP Switch"
		    SrcPort		    1
		    Points		    [35, 0; 0, -15]
		    DstBlock		    "M1_dewhite_filter\n[31:1]"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LP Switch1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "M2_Acq_filter\n[13:65]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Run Acq Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LP Switch2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "M3_Acqon_filter\n[1.05:46]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "M3_Acqoff_filter\n[9:82]"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Run Acq Switch"
		    SrcPort		    1
		    DstBlock		    "Out2[A]"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M2_Acq_filter\n[13:65]"
		    SrcPort		    1
		    Points		    [30, 0; 0, 45]
		    DstBlock		    "Run Acq Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Run Acq Switch1"
		    SrcPort		    1
		    DstBlock		    "Out3[A]"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M3_Acqon_filter\n[1.05:46]"
		    SrcPort		    1
		    Points		    [20, 0; 0, 30]
		    DstBlock		    "Run Acq Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M3_Acqoff_filter\n[9:82]"
		    SrcPort		    1
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "Run Acq Switch1"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "Whitening/Dewhitening Filters"
		    Position		    [239, 28]
		    }
		    Annotation {
		    Name		    "Acq Off now means no filter here"
		    Position		    [577, 413]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Coil_Output_Filters"
		  SID			  "1251"
		  Ports			  [3, 3]
		  Position		  [305, 57, 375, 303]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Coil_Output_Filters"
		    Location		    [668, 277, 1870, 1113]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "1252"
		    Position		    [15, 68, 45, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "1253"
		    Position		    [15, 283, 45, 297]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "1254"
		    Position		    [15, 513, 45, 527]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch"
		    SID			    "1306"
		    Ports		    [2, 1]
		    Position		    [300, 60, 340, 120]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1307"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1309"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1301"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1302"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1308"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch1"
		    SID			    "1310"
		    Ports		    [2, 1]
		    Position		    [290, 275, 330, 335]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch1"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1311"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1312"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1313"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1314"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1315"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "LP Switch2"
		    SID			    "1316"
		    Ports		    [2, 1]
		    Position		    [290, 505, 330, 565]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "LP Switch2"
		    Location		    [3490, 481, 3700, 652]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1317"
		    Position		    [25, 28, 55, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1318"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1319"
		    Position		    [95, 75, 125, 105]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.lp"
		    SID			    "1320"
		    Position		    [25, 75, 55, 105]
		    Value		    "imc.sw.lp"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1321"
		    Position		    [155, 83, 185, 97]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "imc.sw.lp"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M1_LP_filter\n[1:10]"
		    SID			    "1255"
		    Position		    [145, 46, 230, 104]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[1]"
		    Poles		    "-2*pi*[10]"
		    Gain		    "[10/1]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M1_white_filter\n[1:31]"
		    SID			    "1256"
		    Position		    [425, 46, 510, 104]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[1]"
		    Poles		    "-2*pi*[31]"
		    Gain		    "[31]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M2_antiAcq_filter\n[65:13]"
		    SID			    "1257"
		    Position		    [415, 259, 510, 321]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[65]"
		    Poles		    "-2*pi*[13]"
		    Gain		    "[13/65]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M2_antiLP_filter\n[(1,210):(11,21)]"
		    SID			    "1258"
		    Position		    [140, 262, 235, 318]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[1 210]"
		    Poles		    "-2*pi*[11 21]"
		    Gain		    "[1.1]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_antiAcqoff_filter\n[82:9]"
		    SID			    "1259"
		    Position		    [420, 535, 510, 595]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[82]"
		    Poles		    "-2*pi*[9]"
		    Gain		    "[9/82]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_antiAcqon_filter\n[46:1.05]"
		    SID			    "1260"
		    Position		    [410, 441, 515, 499]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[46]"
		    Poles		    "-2*pi*[1.05]"
		    Gain		    "[1.05/46]"
		    }
		    Block {
		    BlockType		    ZeroPole
		    Name		    "M3_antiLP_filter\n[(1,200):(10,20)]"
		    SID			    "1261"
		    Position		    [140, 492, 235, 548]
		    BackgroundColor	    "green"
		    Zeros		    "-2*pi*[1 210]"
		    Poles		    "-2*pi*[11 21]"
		    Gain		    "[1.1]"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Run Acq Switch"
		    SID			    "1322"
		    Ports		    [2, 1]
		    Position		    [590, 275, 630, 335]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Run Acq Switch"
		    Location		    [3293, 457, 3726, 862]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1323"
		    Position		    [80, 118, 110, 132]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1324"
		    Position		    [80, 218, 110, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1325"
		    Position		    [165, 165, 195, 195]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.runacq"
		    SID			    "1326"
		    Position		    [80, 165, 110, 195]
		    Value		    "imc.sw.runacq"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1327"
		    Position		    [225, 173, 255, 187]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imc.sw.runacq"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Run Acq Switch1"
		    SID			    "1328"
		    Ports		    [2, 1]
		    Position		    [590, 490, 630, 550]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Run Acq Switch1"
		    Location		    [3293, 457, 3726, 862]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "1329"
		    Position		    [80, 118, 110, 132]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "1330"
		    Position		    [80, 218, 110, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "1331"
		    Position		    [165, 165, 195, 195]
		    Threshold		    "0.5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "imc.sw.runacq"
		    SID			    "1332"
		    Position		    [80, 165, 110, 195]
		    Value		    "imc.sw.runacq"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "1333"
		    Position		    [225, 173, 255, 187]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "imc.sw.runacq"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [25, 0; 0, 45]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "1267"
		    Position		    [690, 68, 720, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "1268"
		    Position		    [690, 298, 720, 312]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "1269"
		    Position		    [690, 513, 720, 527]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Run Acq Switch1"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M1_white_filter\n[1:31]"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "M1_LP_filter\n[1:10]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65; 185, 0]
		    DstBlock		    "LP Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "M2_antiLP_filter\n[(1,210):(11,21)]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75; 175, 0]
		    DstBlock		    "LP Switch1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LP Switch2"
		    SrcPort		    1
		    Points		    [0, -15; 35, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "M3_antiAcqoff_filter\n[82:9]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "M3_antiAcqon_filter\n[46:1.05]"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "M3_antiLP_filter\n[(1,200):(10,20)]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75; 170, 0]
		    DstBlock		    "LP Switch2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "LP Switch"
		    SrcPort		    1
		    Points		    [30, 0; 0, -15]
		    DstBlock		    "M1_white_filter\n[1:31]"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M1_LP_filter\n[1:10]"
		    SrcPort		    1
		    DstBlock		    "LP Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M2_antiLP_filter\n[(1,210):(11,21)]"
		    SrcPort		    1
		    DstBlock		    "LP Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "LP Switch1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -5]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "M2_antiAcq_filter\n[65:13]"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70; 175, 0; 0, -50]
		    DstBlock		    "Run Acq Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "M3_antiLP_filter\n[(1,200):(10,20)]"
		    SrcPort		    1
		    DstBlock		    "LP Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Run Acq Switch"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M2_antiAcq_filter\n[65:13]"
		    SrcPort		    1
		    DstBlock		    "Run Acq Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M3_antiAcqon_filter\n[46:1.05]"
		    SrcPort		    1
		    Points		    [25, 0; 0, 35]
		    DstBlock		    "Run Acq Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "M3_antiAcqoff_filter\n[82:9]"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    DstBlock		    "Run Acq Switch1"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "Whitening/Dewhitening Filters"
		    Position		    [289, 18]
		    }
		    Annotation {
		    Name		    "Copied what's in the filter banks and T1000061-v6"
		    Position		    [191, 646]
		    }
		  }
		}
		Block {
		  BlockType		  Gain
		  Name			  "Current to Force [N/A]"
		  SID			  "1087"
		  Position		  [1060, 78, 1125, 122]
		  Gain			  "0.963"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Current to Force [N/A]1"
		  SID			  "1088"
		  Position		  [1060, 158, 1125, 202]
		  Gain			  "0.0158"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Current to Force [N/A]2"
		  SID			  "1089"
		  Position		  [1060, 238, 1125, 282]
		  Gain			  "0.00281"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "DAC [V/cnt]"
		  SID			  "1090"
		  Position		  [460, 75, 535, 125]
		  Gain			  "20/(2^18)"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "DAC [V/cnt]1"
		  SID			  "1091"
		  Position		  [460, 155, 535, 205]
		  Gain			  "20/(2^18)"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "DAC [V/cnt]2"
		  SID			  "1092"
		  Position		  [460, 235, 535, 285]
		  Gain			  "20/(2^18)"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "1270"
		  Position		  [195, 165, 235, 195]
		  Gain			  "0.25"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "1271"
		  Position		  [195, 85, 235, 115]
		  Gain			  "0.5"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "1298"
		  Position		  [895, 165, 935, 195]
		  Gain			  "4"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain4"
		  SID			  "1272"
		  Position		  [195, 245, 235, 275]
		  Gain			  "0.25"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain5"
		  SID			  "1299"
		  Position		  [895, 85, 935, 115]
		  Gain			  "2"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain6"
		  SID			  "1300"
		  Position		  [895, 245, 935, 275]
		  Gain			  "4"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "M1 [N]"
		  SID			  "1096"
		  Position		  [1150, 93, 1180, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "M2 [N]"
		  SID			  "1097"
		  Position		  [1150, 173, 1180, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "M3 [N]"
		  SID			  "1098"
		  Position		  [1150, 253, 1180, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "M3 DAC [V]"
		  SID			  "1235"
		  Position		  [675, 413, 705, 427]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "M2 DAC [V]"
		  SID			  "1236"
		  Position		  [675, 368, 705, 382]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Current to Force [N/A]"
		  SrcPort		  1
		  DstBlock		  "M1 [N]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Current to Force [N/A]1"
		  SrcPort		  1
		  DstBlock		  "M2 [N]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Current to Force [N/A]2"
		  SrcPort		  1
		  DstBlock		  "M3 [N]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DAC [V/cnt]1"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    Points		    [0, 195]
		    DstBlock		    "M2 DAC [V]"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Coil_Driver"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "DAC [V/cnt]2"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "M3 DAC [V]"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Coil_Driver"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Coil_Output_Filters"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Coil_Output_Filters"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gain4"
		  SrcPort		  1
		  DstBlock		  "Coil_Output_Filters"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Coil_Output_Filters"
		  SrcPort		  1
		  DstBlock		  "DAC [V/cnt]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coil_Output_Filters"
		  SrcPort		  2
		  DstBlock		  "DAC [V/cnt]1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coil_Output_Filters"
		  SrcPort		  3
		  DstBlock		  "DAC [V/cnt]2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "M1 [cnt]"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "M2 [cnt]"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "M3 [cnt]"
		  SrcPort		  1
		  DstBlock		  "Gain4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DAC [V/cnt]"
		  SrcPort		  1
		  DstBlock		  "Coil_Driver"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain5"
		  SrcPort		  1
		  DstBlock		  "Current to Force [N/A]"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "Current to Force [N/A]1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain6"
		  SrcPort		  1
		  DstBlock		  "Current to Force [N/A]2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coil_Driver"
		  SrcPort		  1
		  DstBlock		  "Gain5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coil_Driver"
		  SrcPort		  2
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coil_Driver"
		  SrcPort		  3
		  DstBlock		  "Gain6"
		  DstPort		  1
		}
		Annotation {
		  Name			  "See T1000061"
		  Position		  [1089, 321]
		}
		Annotation {
		  Name			  "Euler2OSEM"
		  Position		  [217, 38]
		}
		Annotation {
		  Name			  "# of Actuators"
		  Position		  [917, 38]
		}
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "1099"
	      Ports		      [4, 1]
	      Position		      [455, 400, 470, 545]
	      ShowName		      off
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "1100"
	      Ports		      [2, 1]
	      Position		      [365, 445, 385, 465]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sus SS"
	      SID		      "1101"
	      Ports		      [1, 1]
	      Position		      [505, 453, 605, 497]
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "sus.hsts.ss"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Velocity Damping"
	      SID		      "1102"
	      Ports		      [1, 1]
	      Position		      [415, 298, 515, 342]
	      BlockMirror	      on
	      LibraryVersion	      "1.107"
	      SourceBlock	      "cstblocks/LTI System"
	      SourceType	      "LTI Block"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      sys		      "sus.damp"
	      IC		      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "M1 Disp [m]"
	      SID		      "1103"
	      Position		      [710, 423, 740, 437]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "M2 Disp [m]"
	      SID		      "1104"
	      Position		      [710, 468, 740, 482]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "M3 disp [m]"
	      SID		      "1105"
	      Position		      [710, 513, 740, 527]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "M2 DAC [V]"
	      SID		      "1237"
	      Position		      [320, 583, 350, 597]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "M3 DAC [V]"
	      SID		      "1238"
	      Position		      [320, 543, 350, 557]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sus SS"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gnd Disp [m]"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sus SS"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "M3 disp [m]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "M2 Disp [m]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"M1 Disp [m]"
		DstPort			1
	      }
	      Branch {
		Points			[0, -110]
		DstBlock		"Damp Gain"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Velocity Damping"
	      SrcPort		      1
	      Points		      [-70, 0; 0, 135]
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Damp Gain"
	      SrcPort		      1
	      DstBlock		      "Velocity Damping"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Electronics"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Electronics"
	      SrcPort		      2
	      Points		      [0, -10]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Electronics"
	      SrcPort		      3
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "M1 Drive [cnt]"
	      SrcPort		      1
	      DstBlock		      "Electronics"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "M2 Drive [cnt]"
	      SrcPort		      1
	      DstBlock		      "Electronics"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "M3 Drive [cnt]"
	      SrcPort		      1
	      DstBlock		      "Electronics"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Electronics"
	      SrcPort		      5
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "M2 DAC [V]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Electronics"
	      SrcPort		      4
	      DstBlock		      "M3 DAC [V]"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "M1_l[m]"
	  SID			  "533"
	  Position		  [710, 43, 740, 57]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "M2_l[m]"
	  SID			  "534"
	  Position		  [710, 88, 740, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "M3_l[m]"
	  SID			  "535"
	  Position		  [710, 133, 740, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test: M2 Out"
	  SID			  "1154"
	  Position		  [455, 253, 485, 267]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test: M1 Out"
	  SID			  "1155"
	  Position		  [455, 298, 485, 312]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test: M3 Out"
	  SID			  "1173"
	  Position		  [455, 343, 485, 357]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "M2 DAC [V]"
	  SID			  "1239"
	  Position		  [710, 178, 740, 192]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "M3 DAC [V]"
	  SID			  "1240"
	  Position		  [710, 223, 740, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ISI_disp"
	  SrcPort		  1
	  DstBlock		  "1/2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MC2"
	  SrcPort		  2
	  DstBlock		  "M2_l[m]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MC2"
	  SrcPort		  1
	  DstBlock		  "M1_l[m]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MC2"
	  SrcPort		  3
	  DstBlock		  "M3_l[m]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "MC2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  2
	  DstBlock		  "MC2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  3
	  Points		  [0, 10]
	  DstBlock		  "MC2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "LSC_in"
	  SrcPort		  1
	  DstBlock		  "Fudge Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test: M2 In"
	  SrcPort		  1
	  DstBlock		  "Digital_Controller"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test: M1 In"
	  SrcPort		  1
	  DstBlock		  "Digital_Controller"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  4
	  DstBlock		  "Test: M2 Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  5
	  DstBlock		  "Test: M1 Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test: M3 In"
	  SrcPort		  1
	  DstBlock		  "Digital_Controller"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Digital_Controller"
	  SrcPort		  6
	  DstBlock		  "Test: M3 Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fudge Gain"
	  SrcPort		  1
	  DstBlock		  "Digital_Controller"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MC2"
	  SrcPort		  4
	  DstBlock		  "M2 DAC [V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MC2"
	  SrcPort		  5
	  DstBlock		  "M3 DAC [V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "1/2"
	  SrcPort		  1
	  DstBlock		  "MC2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PSL_VCO"
      SID		      "595"
      Ports		      [1, 1]
      Position		      [1190, 226, 1320, 304]
      BackgroundColor	      "magenta"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PSL_VCO"
	Location		[243, 472, 1055, 826]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In [V]"
	  SID			  "597"
	  Position		  [115, 113, 145, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "VCO  filter [V/V]: \npole:1.6 Hz; zero:40 Hz"
	  SID			  "599"
	  Position		  [235, 94, 335, 146]
	  NamePlacement		  "alternate"
	  Zeros			  "-2*pi*[40]"
	  Poles			  "-2*pi*[1.6]"
	  Gain			  "(1.6/40)"
	}
	Block {
	  BlockType		  ZeroPole
	  Name			  "VCO TF req -\n20 deg phase shift\nat 50 kHz"
	  SID			  "600"
	  Position		  [370, 92, 515, 148]
	  NamePlacement		  "alternate"
	  Zeros			  "-2*pi*[2750e3]"
	  Poles			  "-2*pi*[275e3]"
	  Gain			  "(1/10)"
	}
	Block {
	  BlockType		  Gain
	  Name			  "VCO gain\n[Hz/V]"
	  SID			  "601"
	  Position		  [550, 90, 640, 150]
	  Gain			  "2.4843e5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out [Hz]"
	  SID			  "603"
	  Position		  [680, 113, 710, 127]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In [V]"
	  SrcPort		  1
	  DstBlock		  "VCO  filter [V/V]: \npole:1.6 Hz; zero:40 Hz"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO gain\n[Hz/V]"
	  SrcPort		  1
	  DstBlock		  "Out [Hz]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO  filter [V/V]: \npole:1.6 Hz; zero:40 Hz"
	  SrcPort		  1
	  DstBlock		  "VCO TF req -\n20 deg phase shift\nat 50 kHz"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO TF req -\n20 deg phase shift\nat 50 kHz"
	  SrcPort		  1
	  DstBlock		  "VCO gain\n[Hz/V]"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Output range of +/-1MHz (79-81MHz), Input range +/-20V, hence sensitivity 1MHz/20V. Just an approximation"
	  ", really should be measured."
	  Position		  [405, 315]
	}
	Annotation {
	  Position		  [341, 240]
	}
	Annotation {
	  Name			  "Low Noise VCO - described in T0900451, schematics in D0900605-A"
	  Position		  [250, 300]
	}
	Annotation {
	  Name			  "P/Z = 275kHz/2750kHz"
	  Position		  [448, 162]
	}
	Annotation {
	  Name			  "1MHz/20V"
	  Position		  [762, 308]
	}
	Annotation {
	  Name			  "llo alog 4090 - old VCO = 745300Hz/V"
	  Position		  [273, 234]
	}
	Annotation {
	  Name			  "valera says new vco = old vco/3\ntherefore new vco = 2.4843e5 Hz/V"
	  Position		  [184, 258]
	}
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      "1364"
      Ports		      [2, 1]
      Position		      [425, 385, 445, 405]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "732"
      Position		      [1020, 225, 1040, 245]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "1039"
      Position		      [290, 135, 310, 155]
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "1156"
      Position		      [290, 180, 310, 200]
    }
    Block {
      BlockType		      SubSystem
      Name		      "Test: Ovl"
      SID		      "1200"
      Ports		      [2, 2]
      Position		      [640, 220, 755, 280]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Test: Ovl"
	Location		[2705, 371, 3148, 607]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Ovl In"
	  SID			  "1201"
	  Position		  [25, 68, 55, 82]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test: Ovl In"
	  SID			  "1202"
	  Position		  [175, 28, 205, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "1203"
	  Ports			  [2, 1]
	  Position		  [240, 97, 270, 128]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1204"
	  Position		  [35, 105, 65, 135]
	  Value			  "imc.sw.ovl"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  "1205"
	  Position		  [75, 145, 95, 165]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "1206"
	  Position		  [120, 105, 150, 135]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Ovl Out"
	  SID			  "1207"
	  Position		  [315, 108, 345, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test:Ovl Out"
	  SID			  "1208"
	  Position		  [105, 28, 135, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Ovl In"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Test:Ovl Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test: Ovl In"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Ovl Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Test: ltot"
      SID		      "1212"
      Ports		      [2, 2]
      Position		      [1075, 40, 1190, 100]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Test: ltot"
	Location		[2564, 392, 3007, 628]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ltot In [cnts]"
	  SID			  "1213"
	  Position		  [25, 68, 55, 82]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test: ltot In"
	  SID			  "1214"
	  Position		  [175, 28, 205, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "1215"
	  Ports			  [2, 1]
	  Position		  [240, 97, 270, 128]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1216"
	  Position		  [35, 105, 65, 135]
	  Value			  "imc.sw.ltot"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  "1217"
	  Position		  [75, 145, 95, 165]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "1218"
	  Position		  [120, 105, 150, 135]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ltot Out [cnts]"
	  SID			  "1219"
	  Position		  [315, 108, 345, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test: ltot Out"
	  SID			  "1220"
	  Position		  [105, 28, 135, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "ltot Out [cnts]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Test: ltot In"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ltot In [cnts]"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Test: ltot Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Test:Freq"
      SID		      "1114"
      Ports		      [2, 2]
      Position		      [1175, 380, 1290, 440]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Test:Freq"
	Location		[3300, 392, 3743, 628]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Freq In [Hz]"
	  SID			  "1116"
	  Position		  [25, 68, 55, 82]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Test:Freq In"
	  SID			  "1117"
	  Position		  [175, 28, 205, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "1113"
	  Ports			  [2, 1]
	  Position		  [240, 97, 270, 128]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1108"
	  Position		  [35, 105, 65, 135]
	  Value			  "imc.sw.freq"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  "1107"
	  Position		  [75, 145, 95, 165]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "1106"
	  Position		  [120, 105, 150, 135]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Freq Out [Hz]"
	  SID			  "1115"
	  Position		  [315, 108, 345, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test:Freq Out"
	  SID			  "1118"
	  Position		  [105, 28, 135, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Freq In [Hz]"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Test:Freq Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Test:Freq In"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Freq Out [Hz]"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Outport
      Name		      "IMC_trans_freq"
      SID		      "330"
      Position		      [555, 298, 585, 312]
      BackgroundColor	      "orange"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "IMC_F"
      SID		      "1057"
      Position		      [350, 78, 380, 92]
      BlockMirror	      on
      BackgroundColor	      "orange"
      Port		      "2"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "PSL_freq_out"
      SID		      "288"
      Position		      [1490, 258, 1520, 272]
      BackgroundColor	      "orange"
      Port		      "3"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: Freq Out"
      SID		      "1111"
      Position		      [1115, 418, 1145, 432]
      BlockMirror	      on
      BackgroundColor	      "orange"
      Port		      "4"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: M3 Out"
      SID		      "1129"
      Position		      [285, 363, 315, 377]
      BackgroundColor	      "orange"
      Port		      "5"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: M2 Out"
      SID		      "1159"
      Position		      [285, 273, 315, 287]
      BackgroundColor	      "orange"
      Port		      "6"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: M1 Out"
      SID		      "1160"
      Position		      [285, 318, 315, 332]
      BackgroundColor	      "orange"
      Port		      "7"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: Ovl Out"
      SID		      "1209"
      Position		      [775, 258, 805, 272]
      BackgroundColor	      "orange"
      Port		      "8"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Test: ltot Out1"
      SID		      "1221"
      Position		      [1010, 78, 1040, 92]
      BlockMirror	      on
      BackgroundColor	      "orange"
      Port		      "9"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "M2 DAC [V]"
      SID		      "1241"
      Position		      [285, 408, 315, 422]
      BackgroundColor	      "orange"
      Port		      "10"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "M3 DAC [V]"
      SID		      "1242"
      Position		      [285, 453, 315, 467]
      BackgroundColor	      "orange"
      Port		      "11"
      IconDisplay	      "Port number"
    }
    Line {
      SrcBlock		      "Ground3"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"IMC_Servo"
	DstPort			4
      }
      Branch {
	Points			[0, -30]
	DstBlock		"IMC_Servo"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "IMC_Sensing"
      SrcPort		      2
      Points		      [10, 0]
      DstBlock		      "IMC_trans_freq"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IMC_Servo"
      SrcPort		      4
      Points		      [5, 0; 0, -210]
      DstBlock		      "ADC1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ADC1"
      SrcPort		      2
      DstBlock		      "LSC"
      DstPort		      2
    }
    Line {
      SrcBlock		      "IMC_Servo"
      SrcPort		      2
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "LSC"
      SrcPort		      2
      DstBlock		      "IMC_F"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PSL_VCO"
      SrcPort		      1
      DstBlock		      "Double Pass"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Double Pass"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"PSL_freq_out"
	DstPort			1
      }
      Branch {
	Points			[0, 130]
	DstBlock		"Test:Freq"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "CARM input"
      SrcPort		      1
      DstBlock		      "IMC_Servo"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      DstBlock		      "IMC_Sensing"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IMC_Servo"
      SrcPort		      3
      DstBlock		      "PSL_VCO"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test:Freq In"
      SrcPort		      1
      DstBlock		      "Test:Freq"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Test:Freq"
      SrcPort		      2
      DstBlock		      "Test: Freq Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "LSC"
      SrcPort		      1
      Points		      [-310, 0; 0, 100]
      DstBlock		      "MC2_control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      3
      DstBlock		      "Gain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      2
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: M2 In"
      SrcPort		      1
      DstBlock		      "MC2_control"
      DstPort		      3
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      4
      DstBlock		      "Test: M2 Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      5
      DstBlock		      "Test: M1 Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: M1 In"
      SrcPort		      1
      DstBlock		      "MC2_control"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Test: M3 In"
      SrcPort		      1
      DstBlock		      "MC2_control"
      DstPort		      5
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      6
      DstBlock		      "Test: M3 Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Add"
      SrcPort		      1
      Points		      [-9, 0; 0, 5]
      DstBlock		      "LSC"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IMC_L_Sum"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "Add"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC1"
      SrcPort		      1
      DstBlock		      "Add"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ISI_disp [m]"
      SrcPort		      1
      DstBlock		      "MC2_control"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Test: Ovl"
      SrcPort		      2
      DstBlock		      "Test: Ovl Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: Ovl In"
      SrcPort		      1
      DstBlock		      "Test: Ovl"
      DstPort		      2
    }
    Line {
      SrcBlock		      "IMC_Sensing"
      SrcPort		      1
      DstBlock		      "Test: Ovl"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: Ovl"
      SrcPort		      1
      DstBlock		      "IMC_Servo"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Test: ltot"
      SrcPort		      2
      DstBlock		      "Test: ltot Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: ltot In1"
      SrcPort		      1
      DstBlock		      "Test: ltot"
      DstPort		      2
    }
    Line {
      SrcBlock		      "IMC_Servo"
      SrcPort		      1
      Points		      [295, 0; 0, -150]
      DstBlock		      "Test: ltot"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      7
      DstBlock		      "M2 DAC [V]"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MC2_control"
      SrcPort		      8
      DstBlock		      "M3 DAC [V]"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test: ltot"
      SrcPort		      1
      DstBlock		      "ADC1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Test:Freq"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [-65, 0; 0, -125]
      DstBlock		      "IMC_Sensing"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Freq_Noise_In"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "Sum"
      DstPort		      2
    }
    Annotation {
      Name		      "Electronic Noise"
      Position		      [827, 119]
    }
  }
}
