Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 10 05:11:14 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kociemba_ACP_no_cohe_wrapper_timing_summary_routed.rpt -pb kociemba_ACP_no_cohe_wrapper_timing_summary_routed.pb -rpx kociemba_ACP_no_cohe_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kociemba_ACP_no_cohe_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                29795        0.021        0.000                      0                29795        8.750        0.000                       0                 11265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.386        0.000                      0                29795        0.021        0.000                      0                29795        8.750        0.000                       0                 11265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 4.378ns (32.970%)  route 8.901ns (67.030%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.949    12.407    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.531 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42/O
                         net (fo=1, routed)           0.407    12.938    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.062 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0/O
                         net (fo=1, routed)           0.589    13.651    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0_n_27
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.775 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_5__4/O
                         net (fo=64, routed)          1.408    15.183    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/A2
    SLICE_X58Y35         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    15.307 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/SP/O
                         net (fo=1, routed)           0.870    16.177    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16_n_27
    SLICE_X60Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.301 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    16.301    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[8]
    SLICE_X60Y35         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.551    22.730    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X60Y35         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.029    22.687    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 4.378ns (33.111%)  route 8.844ns (66.889%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.949    12.407    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.531 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42/O
                         net (fo=1, routed)           0.407    12.938    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.062 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0/O
                         net (fo=1, routed)           0.589    13.651    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0_n_27
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.775 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_5__4/O
                         net (fo=64, routed)          1.375    15.151    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0/A2
    SLICE_X62Y34         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124    15.275 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.845    16.120    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0_n_27
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124    16.244 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    16.244    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[0]
    SLICE_X63Y34         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.550    22.729    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X63Y34         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[0]/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029    22.686    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -16.244    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.017ns  (logic 3.855ns (29.616%)  route 9.162ns (70.384%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.787     3.081    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     5.535 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[24]
                         net (fo=2, routed)           1.414     6.949    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/DOADO[24]
    SLICE_X24Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.073 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3/O
                         net (fo=1, routed)           0.000     7.073    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3_n_27
    SLICE_X24Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     7.290 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139_reg[0]_i_1/O
                         net (fo=11, routed)          3.095    10.385    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/int_facelets_shift_reg[0]_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.299    10.684 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9/O
                         net (fo=1, routed)           0.802    11.486    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9_n_27
    SLICE_X81Y50         LUT3 (Prop_lut3_I2_O)        0.124    11.610 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0/O
                         net (fo=3, routed)           0.643    12.253    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0_n_27
    SLICE_X81Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.377 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_12__2/O
                         net (fo=1, routed)           0.665    13.043    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_12__2_n_27
    SLICE_X81Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.167 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.949    15.116    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_18_18/A0
    SLICE_X58Y67         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.265    15.381 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_18_18/SP/O
                         net (fo=1, routed)           0.593    15.974    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q00[18]
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.124    16.098 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0[18]_i_1__1/O
                         net (fo=1, routed)           0.000    16.098    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/p_0_in_0[18]
    SLICE_X60Y67         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.532    22.711    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ap_clk
    SLICE_X60Y67         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[18]/C
                         clock pessimism              0.115    22.826    
                         clock uncertainty           -0.302    22.524    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)        0.029    22.553    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[18]
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 4.364ns (33.064%)  route 8.835ns (66.936%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.981    12.440    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.564 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.488    13.052    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.124    13.176 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.425    13.601    kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X67Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.455    15.180    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/A1
    SLICE_X58Y35         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    15.290 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/SP/O
                         net (fo=1, routed)           0.806    16.097    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20_n_27
    SLICE_X57Y36         LUT5 (Prop_lut5_I1_O)        0.124    16.221 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[10]_i_1/O
                         net (fo=1, routed)           0.000    16.221    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[10]
    SLICE_X57Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.549    22.729    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X57Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.029    22.685    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -16.221    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.200ns  (logic 4.369ns (33.097%)  route 8.831ns (66.903%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.949    12.407    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.531 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42/O
                         net (fo=1, routed)           0.407    12.938    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.062 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0/O
                         net (fo=1, routed)           0.589    13.651    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0_n_27
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.775 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_5__4/O
                         net (fo=64, routed)          1.193    14.968    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/A2
    SLICE_X62Y39         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    15.083 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           1.015    16.098    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9_n_27
    SLICE_X63Y36         LUT5 (Prop_lut5_I3_O)        0.124    16.222 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    16.222    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[5]
    SLICE_X63Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.551    22.730    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X63Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    22.689    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -16.222    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.184ns  (logic 4.358ns (33.058%)  route 8.825ns (66.941%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.981    12.440    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.564 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.488    13.052    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.124    13.176 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.425    13.601    kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X67Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.455    15.180    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__2/A1
    SLICE_X58Y35         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.104    15.285 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.797    16.082    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_384_reg[2]
    SLICE_X59Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.206 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/solution_search_prcU_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    16.206    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm_reg[53][0]
    SLICE_X59Y34         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.548    22.727    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X59Y34         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[1]/C
                         clock pessimism              0.230    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.029    22.684    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.684    
                         arrival time                         -16.206    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.377ns (33.260%)  route 8.783ns (66.740%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.949    12.407    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.531 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42/O
                         net (fo=1, routed)           0.407    12.938    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_42_n_27
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.062 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0/O
                         net (fo=1, routed)           0.589    13.651    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_21__0_n_27
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.775 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_5__4/O
                         net (fo=64, routed)          1.386    15.162    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__21/A2
    SLICE_X58Y36         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.123    15.285 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__21/SP/O
                         net (fo=1, routed)           0.773    16.057    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__21_n_27
    SLICE_X63Y36         LUT5 (Prop_lut5_I3_O)        0.124    16.181 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[11]_i_1/O
                         net (fo=1, routed)           0.000    16.181    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[11]
    SLICE_X63Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.551    22.730    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X63Y36         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[11]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    22.687    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -16.181    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 3.933ns (30.437%)  route 8.989ns (69.563%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.787     3.081    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     5.535 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[24]
                         net (fo=2, routed)           1.414     6.949    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/DOADO[24]
    SLICE_X24Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.073 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3/O
                         net (fo=1, routed)           0.000     7.073    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3_n_27
    SLICE_X24Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     7.290 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139_reg[0]_i_1/O
                         net (fo=11, routed)          3.095    10.385    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/int_facelets_shift_reg[0]_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.299    10.684 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9/O
                         net (fo=1, routed)           0.802    11.486    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9_n_27
    SLICE_X81Y50         LUT3 (Prop_lut3_I2_O)        0.124    11.610 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0/O
                         net (fo=3, routed)           0.643    12.253    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0_n_27
    SLICE_X81Y51         LUT5 (Prop_lut5_I0_O)        0.150    12.403 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_15__0/O
                         net (fo=2, routed)           0.591    12.995    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_15__0_n_27
    SLICE_X80Y52         LUT6 (Prop_lut6_I3_O)        0.326    13.321 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_5__1/O
                         net (fo=32, routed)          1.788    15.108    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_12_12/A2
    SLICE_X62Y66         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115    15.223 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_12_12/SP/O
                         net (fo=1, routed)           0.656    15.879    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q00[12]
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.003 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0[12]_i_1__5/O
                         net (fo=1, routed)           0.000    16.003    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/p_0_in_0[12]
    SLICE_X63Y66         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.533    22.712    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ap_clk
    SLICE_X63Y66         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[12]/C
                         clock pessimism              0.115    22.827    
                         clock uncertainty           -0.302    22.525    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.031    22.556    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[12]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.087ns  (logic 4.563ns (34.867%)  route 8.524ns (65.133%))
  Logic Levels:           17  (CARRY4=7 LUT2=3 LUT3=1 LUT5=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.728     3.022    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X55Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg[8]/Q
                         net (fo=3, routed)           1.094     4.572    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/depthPhase2_1_fu_142_reg_n_27_[8]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.696 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6/O
                         net (fo=1, routed)           0.000     4.696    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[11]_i_6_n_27
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.228 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.655 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.827     6.481    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[19]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.306     6.787 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58/O
                         net (fo=1, routed)           0.000     6.787    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_58_n_27
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.188 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.188    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_35_n_27
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.302    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 f  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/O[1]
                         net (fo=2, routed)           0.558     8.195    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][21]
    SLICE_X66Y56         LUT2 (Prop_lut2_I1_O)        0.303     8.498 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_13/O
                         net (fo=1, routed)           0.000     8.498    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[0]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.168    10.179    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X68Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.303 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          1.032    11.334    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.458 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6/O
                         net (fo=12, routed)          0.981    12.440    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/q0[31]_i_6_n_27
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.564 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.488    13.052    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.124    13.176 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.425    13.601    kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X67Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.295    15.020    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__12/A1
    SLICE_X62Y35         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309    15.329 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__12/SP/O
                         net (fo=1, routed)           0.656    15.985    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__12_n_27
    SLICE_X63Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.109 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[6]_i_1/O
                         net (fo=1, routed)           0.000    16.109    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[6]
    SLICE_X63Y35         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.551    22.730    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X63Y35         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.029    22.687    kociemba_ACP_no_cohe_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -16.109    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.893ns  (logic 3.695ns (28.660%)  route 9.198ns (71.340%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.787     3.081    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     5.535 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[24]
                         net (fo=2, routed)           1.414     6.949    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/DOADO[24]
    SLICE_X24Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.073 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3/O
                         net (fo=1, routed)           0.000     7.073    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139[0]_i_3_n_27
    SLICE_X24Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     7.290 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/reg_1139_reg[0]_i_1/O
                         net (fo=11, routed)          3.095    10.385    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/int_facelets_shift_reg[0]_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.299    10.684 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9/O
                         net (fo=1, routed)           0.802    11.486    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_9_n_27
    SLICE_X81Y50         LUT3 (Prop_lut3_I2_O)        0.124    11.610 f  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0/O
                         net (fo=3, routed)           0.643    12.253    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_5__0_n_27
    SLICE_X81Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.377 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_12__2/O
                         net (fo=1, routed)           0.665    13.043    kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_12__2_n_27
    SLICE_X81Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.167 r  kociemba_ACP_no_cohe_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          2.005    15.171    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_23_23/A0
    SLICE_X66Y68         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    15.276 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ram_reg_0_7_23_23/SP/O
                         net (fo=1, routed)           0.574    15.850    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q00[23]
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.124    15.974 r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0[23]_i_1__1/O
                         net (fo=1, routed)           0.000    15.974    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/p_0_in_0[23]
    SLICE_X67Y68         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       1.531    22.710    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/ap_clk
    SLICE_X67Y68         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[23]/C
                         clock pessimism              0.115    22.825    
                         clock uncertainty           -0.302    22.523    
    SLICE_X67Y68         FDRE (Setup_fdre_C_D)        0.031    22.554    kociemba_ACP_no_cohe_i/solution_0/inst/count_U/solution_count_ram_U/q0_reg[23]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  6.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.329%)  route 0.167ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.552     0.888    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_clk
    SLICE_X49Y29         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[2]/Q
                         net (fo=2, routed)           0.167     1.183    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg_n_27_[2]
    SLICE_X51Y29         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.814     1.180    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_clk
    SLICE_X51Y29         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.017     1.162    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning13_fu_837/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.149%)  route 0.221ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.548     0.884    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y85         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1084]/Q
                         net (fo=1, routed)           0.221     1.252    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIB1
    SLICE_X46Y87         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.820     1.186    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X46Y87         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.221    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.830%)  route 0.168ns (53.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.545     0.881    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y81         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.168     1.197    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[5]
    SLICE_X49Y81         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.815     1.181    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X49Y81         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.019     1.165    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.444%)  route 0.218ns (59.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.550     0.886    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y88         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.218     1.252    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA1
    SLICE_X46Y87         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.820     1.186    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X46Y87         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.218    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.327%)  route 0.219ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.548     0.884    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y86         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.219     1.251    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA1
    SLICE_X46Y86         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.819     1.185    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X46Y86         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.216    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/search_FRtoBR_0_U/solution_search_prcU_ram_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_93_reg_2178_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.197%)  route 0.228ns (61.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.553     0.889    kociemba_ACP_no_cohe_i/solution_0/inst/search_FRtoBR_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X52Y50         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/search_FRtoBR_0_U/solution_search_prcU_ram_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  kociemba_ACP_no_cohe_i/solution_0/inst/search_FRtoBR_0_U/solution_search_prcU_ram_U/q0_reg[3]/Q
                         net (fo=15, routed)          0.228     1.258    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_FRtoBR_0_q0[3]
    SLICE_X49Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_93_reg_2178_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.829     1.195    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X49Y46         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_93_reg_2178_reg[3]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.055     1.220    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_93_reg_2178_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.207%)  route 0.220ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.548     0.884    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y86         FDRE                                         r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.220     1.252    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIC1
    SLICE_X46Y86         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.819     1.185    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X46Y86         RAMD32                                       r  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.211    kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.505%)  route 0.174ns (40.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.577     0.913    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X28Y50         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[26]/Q
                         net (fo=5, routed)           0.174     1.228    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg__0[26]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.273 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525[30]_i_6/O
                         net (fo=1, routed)           0.000     1.273    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_URtoDF_0_U/totalDepth_searchncg_ram_U/sext9_cast_reg_2344_reg[28][0]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.343 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_URtoDF_0_U/totalDepth_searchncg_ram_U/Slice_URtoDF_Parity_38_reg_2525_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.343    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/sum9_fu_1830_p2[28]
    SLICE_X29Y49         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.859     1.225    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X29Y49         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[28]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     1.300    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/Slice_URtoDF_Parity_38_reg_2525_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_2_reg_2423_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_1_fu_146_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.437%)  route 0.223ns (54.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.580     0.916    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X63Y50         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_2_reg_2423_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_2_reg_2423_reg[4]/Q
                         net (fo=1, routed)           0.223     1.280    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_2_reg_2423_reg[31][4]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.325 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[4]_i_1/O
                         net (fo=1, routed)           0.000     1.325    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U_n_68
    SLICE_X64Y45         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_1_fu_146_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.853     1.219    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X64Y45         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_1_fu_146_reg[4]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.092     1.281    kociemba_ACP_no_cohe_i/solution_0/inst/grp_totalDepth_fu_1004/n_1_fu_146_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/tmp_265_reg_594_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.582%)  route 0.157ns (38.418%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.548     0.884    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/ap_clk
    SLICE_X51Y22         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/tmp_265_reg_594_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/tmp_265_reg_594_reg[14]/Q
                         net (fo=1, routed)           0.157     1.182    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/tmp_265_reg_594_reg__0[14]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.227 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199[15]_i_3__0/O
                         net (fo=1, routed)           0.000     1.227    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199[15]_i_3__0_n_27
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.293 r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199_reg[15]_i_1__0/O[2]
                         net (fo=2, routed)           0.000     1.293    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/C[14]
    SLICE_X48Y23         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_ACP_no_cohe_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_ACP_no_cohe_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11272, routed)       0.814     1.180    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/ap_clk
    SLICE_X48Y23         FDRE                                         r  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199_reg[14]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.102     1.247    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/b_reg_199_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { kociemba_ACP_no_cohe_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y22   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y16   kociemba_ACP_no_cohe_i/solution_0/inst/tmp_221_reg_2644_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y14   kociemba_ACP_no_cohe_i/solution_0/inst/tmp_224_reg_2649_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y9    kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y36   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X1Y12   kociemba_ACP_no_cohe_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y38   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y14   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y11   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X4Y24   kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X32Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y88  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X54Y26  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X54Y26  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X54Y26  kociemba_ACP_no_cohe_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y82  kociemba_ACP_no_cohe_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK



