`timescale 1ns / 1ps

module inv_tb;

reg a,b,Cin;

wire c,Cout;

inv u_inv (
.a (a ),
.b (b ),
.c (c ),
.Cin (Cin ),
.Cout (Cout )
 );

initial a = 1'b0;
initial b = 1'b0;
initial Cin = 1'b0;
always a = #200 ~a;
always b = #100 ~b;
always Cin = #100 ~Cin;

initial begin
    #1000
    $finish;
end

endmodule