<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/nB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-11T02:47:06.885-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/mB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-11T02:47:06.869-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'multiply_a23/mA' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="mp3a" solutionName="solution1" date="2022-10-11T02:47:06.869-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'multiply_a23' consists of the following:&#xD;&#xA;&#x9;'phi' operation ('k_0_0', mp3a/multiply_partA2-3.c:9) with incoming values : ('add_ln9', mp3a/multiply_partA2-3.c:9) [56]  (0 ns)&#xD;&#xA;&#x9;'mul' operation of DSP[72] ('mul_ln14_4', mp3a/multiply_partA2-3.c:14) [71]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[72] ('add_ln14_6', mp3a/multiply_partA2-3.c:14) [72]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('B_addr', mp3a/multiply_partA2-3.c:14) [74]  (0 ns)&#xD;&#xA;&#x9;'load' operation ('B_load', mp3a/multiply_partA2-3.c:14) on array 'B' [76]  (3.25 ns)" projectName="mp3a" solutionName="solution1" date="2022-10-11T02:47:06.703-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="mp3a" solutionName="solution1" date="2022-10-11T02:47:06.703-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
