--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TL.twx TL.ncd -o TL.twr TL.pcf -ucf
pong_contoller_nexys_II.ucf

Design file:              TL.ncd
Physical constraint file: TL.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm_1/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm_1/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm_1_CLKFX_BUF = PERIOD TIMEGRP 
"Inst_dcm_1_CLKFX_BUF" TS_CLK_50M_I /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.286ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_h_sync_next_48/SRLC16E (SLICE_X28Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_h_sync_next_47/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_h_sync_next_48/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.040 - 0.053)
  Source Clock:         clk_dcm_25M rising at 0.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_h_sync_next_47/SRLC16E to Inst_Filter_3x3/Mshreg_h_sync_next_48/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_h_sync_next_47
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_47/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_47/SRLC16E
    SLICE_X28Y33.BY      net (fanout=1)        1.248   Inst_Filter_3x3/Mshreg_h_sync_next_47
    SLICE_X28Y33.CLK     Tds                   0.442   Inst_Filter_3x3/h_sync_next
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_48/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (4.025ns logic, 1.248ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E (SLICE_X30Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.120 - 0.121)
  Source Clock:         clk_dcm_25M rising at 0.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E to Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_h_sync_next_43
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E
    SLICE_X30Y41.BY      net (fanout=1)        1.228   Inst_Filter_3x3/Mshreg_h_sync_next_43
    SLICE_X30Y41.CLK     Tds                   0.442   Inst_Filter_3x3/Mshreg_h_sync_next_45
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (4.025ns logic, 1.228ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_center_1_24/SRLC16E (SLICE_X14Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_center_1_23/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_center_1_24/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.028 - 0.036)
  Source Clock:         clk_dcm_25M rising at 0.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_center_1_23/SRLC16E to Inst_Filter_3x3/Mshreg_center_1_24/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y88.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_center_1_23
                                                       Inst_Filter_3x3/Mshreg_center_1_23/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_center_1_23/SRLC16E
    SLICE_X14Y87.BY      net (fanout=1)        1.037   Inst_Filter_3x3/Mshreg_center_1_23
    SLICE_X14Y87.CLK     Tds                   0.442   Inst_Filter_3x3/Mshreg_center_1_25
                                                       Inst_Filter_3x3/Mshreg_center_1_24/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (4.025ns logic, 1.037ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm_1_CLKFX_BUF = PERIOD TIMEGRP "Inst_dcm_1_CLKFX_BUF" TS_CLK_50M_I /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/center_2 (SLICE_X24Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Filter_3x3/center_1 (FF)
  Destination:          Inst_Filter_3x3/center_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_25M rising at 40.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Filter_3x3/center_1 to Inst_Filter_3x3/center_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y68.XQ      Tcko                  0.474   Inst_Filter_3x3/center<1>
                                                       Inst_Filter_3x3/center_1
    SLICE_X24Y69.BY      net (fanout=3)        0.423   Inst_Filter_3x3/center<1>
    SLICE_X24Y69.CLK     Tckdi       (-Th)    -0.152   Inst_Filter_3x3/center<2>
                                                       Inst_Filter_3x3/center_2
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.626ns logic, 0.423ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/front_2 (SLICE_X28Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Filter_3x3/front_1 (FF)
  Destination:          Inst_Filter_3x3/front_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_25M rising at 40.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Filter_3x3/front_1 to Inst_Filter_3x3/front_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.YQ      Tcko                  0.522   Inst_Filter_3x3/front<2>
                                                       Inst_Filter_3x3/front_1
    SLICE_X28Y67.BX      net (fanout=4)        0.405   Inst_Filter_3x3/front<1>
    SLICE_X28Y67.CLK     Tckdi       (-Th)    -0.134   Inst_Filter_3x3/front<2>
                                                       Inst_Filter_3x3/front_2
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.656ns logic, 0.405ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_pointer/v_sync_1 (SLICE_X28Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_pixel_pointer/v_sync_0 (FF)
  Destination:          Inst_pixel_pointer/v_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_25M rising at 40.000ns
  Destination Clock:    clk_dcm_25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_pixel_pointer/v_sync_0 to Inst_pixel_pointer/v_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y26.YQ      Tcko                  0.522   Inst_pixel_pointer/v_sync<1>
                                                       Inst_pixel_pointer/v_sync_0
    SLICE_X28Y26.BX      net (fanout=2)        0.407   Inst_pixel_pointer/v_sync<0>
    SLICE_X28Y26.CLK     Tckdi       (-Th)    -0.134   Inst_pixel_pointer/v_sync<1>
                                                       Inst_pixel_pointer/v_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.656ns logic, 0.407ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm_1_CLKFX_BUF = PERIOD TIMEGRP "Inst_dcm_1_CLKFX_BUF" TS_CLK_50M_I /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.986ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_Filter_3x3/Mshreg_back_1_39/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_back_1_39/SRLC16E/WS
  Location pin: SLICE_X26Y66.CLK
  Clock network: clk_dcm_25M
--------------------------------------------------------------------------------
Slack: 37.986ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: Inst_Filter_3x3/Mshreg_back_1_39/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_back_1_39/SRLC16E/WS
  Location pin: SLICE_X26Y66.CLK
  Clock network: clk_dcm_25M
--------------------------------------------------------------------------------
Slack: 37.986ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: Inst_Filter_3x3/Mshreg_back_1_39/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_back_1_39/SRLC16E/WS
  Location pin: SLICE_X26Y66.CLK
  Clock network: clk_dcm_25M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_50M_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_50M_I                   |     20.000ns|      6.000ns|      2.643ns|            0|            0|            0|          306|
| TS_Inst_dcm_1_CLKFX_BUF       |     40.000ns|      5.286ns|          N/A|            0|            0|          306|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M_I      |    5.286|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 306 paths, 0 nets, and 346 connections

Design statistics:
   Minimum period:   6.000ns{1}   (Maximum frequency: 166.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 14 01:58:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



