
---------- Begin Simulation Statistics ----------
final_tick                                13974930500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246567                       # Simulator instruction rate (inst/s)
host_mem_usage                                4479952                       # Number of bytes of host memory used
host_op_rate                                   428309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.15                       # Real time elapsed on the host
host_tick_rate                              253375739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13599365                       # Number of instructions simulated
sim_ops                                      23623370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013975                       # Number of seconds simulated
sim_ticks                                 13974930500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               82                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              275                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             47                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              47                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    275                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3599365                       # Number of instructions committed
system.cpu0.committedOps                      6695439                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.765220                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1716676                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     885837                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        12142                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     473848                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          470                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       15706654                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.128779                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1612732                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          590                       # TLB misses on write requests
system.cpu0.numCycles                        27949861                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             104668      1.56%      1.56% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5270298     78.71%     80.28% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   122      0.00%     80.28% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  48144      0.72%     81.00% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 5485      0.08%     81.08% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.08% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2064      0.03%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.11% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  7372      0.11%     81.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 20966      0.31%     81.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     81.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 17032      0.25%     81.79% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                14129      0.21%     82.00% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.00% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.00% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2208      0.03%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd               71      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.03% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             1353      0.02%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              78      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::MemRead                711528     10.63%     92.68% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               428164      6.39%     99.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            36174      0.54%     99.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           25577      0.38%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6695439                       # Class of committed instruction
system.cpu0.tickCycles                       12243207                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   82                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.794986                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872159                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157453                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2422                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003186                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1720                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5021716                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357784                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443258                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu1.numCycles                        27949861                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22928145                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        183296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       714698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1429460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1467                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            65659                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69155                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       275456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       275456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 275456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7528768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7528768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7528768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92160                       # Request fanout histogram
system.membus.reqLayer4.occupancy           306454000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          495578250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1326779                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1326779                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1326779                       # number of overall hits
system.cpu0.icache.overall_hits::total        1326779                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       285799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        285799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       285799                       # number of overall misses
system.cpu0.icache.overall_misses::total       285799                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6108187500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6108187500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6108187500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6108187500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1612578                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612578                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1612578                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612578                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.177231                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.177231                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.177231                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.177231                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21372.319357                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21372.319357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21372.319357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21372.319357                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       285783                       # number of writebacks
system.cpu0.icache.writebacks::total           285783                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       285799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       285799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       285799                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       285799                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5822388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5822388500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5822388500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5822388500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.177231                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.177231                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.177231                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.177231                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20372.319357                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20372.319357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20372.319357                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20372.319357                       # average overall mshr miss latency
system.cpu0.icache.replacements                285783                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1326779                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1326779                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       285799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       285799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6108187500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6108187500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1612578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.177231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.177231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21372.319357                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21372.319357                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       285799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       285799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5822388500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5822388500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.177231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.177231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20372.319357                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20372.319357                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999021                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1612578                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           285799                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.642350                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999021                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         13186423                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        13186423                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1071990                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1071990                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1072748                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1072748                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       236771                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        236771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       237839                       # number of overall misses
system.cpu0.dcache.overall_misses::total       237839                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7045326999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7045326999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7045326999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7045326999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1308761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1308761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1310587                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1310587                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.180912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180912                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181475                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181475                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29755.869591                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29755.869591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29622.252864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29622.252864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        90015                       # number of writebacks
system.cpu0.dcache.writebacks::total            90015                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        43960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        43960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        43960                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        43960                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       192811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       192811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       193733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       193733                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5369238500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5369238500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5420144000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5420144000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147323                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147323                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 27847.158616                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27847.158616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 27977.391565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27977.391565                       # average overall mshr miss latency
system.cpu0.dcache.replacements                193717                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       709849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         709849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       145308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       145308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3932767500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3932767500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       855157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       855157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27065.044595                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27065.044595                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         4408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       140900                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       140900                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3681254000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3681254000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.164765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.164765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 26126.713982                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26126.713982                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       362141                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        362141                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        91463                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        91463                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3112559499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3112559499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       453604                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       453604                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.201636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.201636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34030.804795                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34030.804795                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        39552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        51911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        51911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1687984500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1687984500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.114441                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.114441                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32516.894300                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32516.894300                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          758                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          758                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1068                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1068                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         1826                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1826                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.584885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.584885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data          922                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          922                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     50905500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     50905500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.504929                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.504929                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 55212.039046                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 55212.039046                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999079                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1266481                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           193733                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.537250                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999079                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         10678429                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        10678429                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429355                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429355                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429355                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429355                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13856                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13856                       # number of overall misses
system.cpu1.icache.overall_misses::total        13856                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    315620000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315620000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    315620000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315620000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443211                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005671                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005671                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22778.579677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22778.579677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22778.579677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22778.579677                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13840                       # number of writebacks
system.cpu1.icache.writebacks::total            13840                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13856                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13856                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    301764000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    301764000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    301764000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    301764000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21778.579677                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21778.579677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21778.579677                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21778.579677                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13840                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    315620000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315620000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22778.579677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22778.579677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    301764000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    301764000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21778.579677                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21778.579677                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998976                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13856                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.328738                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998976                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559544                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861664                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861664                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233659                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233659                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4065541994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4065541994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4065541994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4065541994                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038334                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038334                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17943.154458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17943.154458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17399.466719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17399.466719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2485                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.021739                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61231                       # number of writebacks
system.cpu1.dcache.writebacks::total            61231                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8948                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3608740000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3608740000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3903292000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3903292000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16581.920774                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16581.920774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17632.115786                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17632.115786                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221358                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983149                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983149                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163094                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163094                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2414335500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2414335500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14803.337339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14803.337339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2229152000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2229152000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13706.892947                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13706.892947                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1651206494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1651206494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032696                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032696                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26009.395826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26009.395826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8484                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8484                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1379588000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1379588000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25082.962128                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25082.962128                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          311                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          311                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7080                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7080                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.957922                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.957922                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    294552000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    294552000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78694.095645                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78694.095645                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998890                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083038                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478557                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983958                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983958                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              252537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              151563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206493                       # number of demand (read+write) hits
system.l2.demand_hits::total                   622602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             252537                       # number of overall hits
system.l2.overall_hits::.cpu0.data             151563                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12009                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206493                       # number of overall hits
system.l2.overall_hits::total                  622602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             42170                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14881                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33262                       # number of overall misses
system.l2.overall_misses::.cpu0.data            42170                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1847                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14881                       # number of overall misses
system.l2.overall_misses::total                 92160                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2703669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3505003000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1249753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7608403500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2703669500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3505003000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149978000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1249753000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7608403500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          285799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          193733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         285799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         193733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.116382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.217671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.133300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.116382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.217671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.133300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81284.032830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83116.030353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81200.866270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83983.132854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82556.461589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81284.032830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83116.030353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81200.866270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83983.132854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82556.461589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25477                       # number of writebacks
system.l2.writebacks::total                     25477                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        33262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        42170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        42170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2371049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3083303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1100943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6686803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2371049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3083303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1100943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6686803500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.116382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.217671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.133300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.116382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.217671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.133300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71284.032830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73116.030353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71200.866270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73983.132854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72556.461589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71284.032830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73116.030353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71200.866270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73983.132854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72556.461589                       # average overall mshr miss latency
system.l2.replacements                          91724                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       151246                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           151246                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       151246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       151246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       299623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           299623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       299623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       299623                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          879                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           879                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            36391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23005                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1212258000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    650191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1862449500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        51940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            106941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.299365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77963.727571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87203.795601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80958.465551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1056768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    575631500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1632399500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.299365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67963.727571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77203.795601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70958.465551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        252537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             264546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            35109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2703669500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2853647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       285799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         299655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.116382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.133300                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.117165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81284.032830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81200.866270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81279.657638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2371049500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2502557500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.116382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.133300                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71284.032830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71200.866270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71279.657638                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       115172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        26621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           34046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2292745000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    599561500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2892306500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       141793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.187746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86125.427294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80749.023569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84952.901956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        26621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2026535000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    525311500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2551846500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.187746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76125.427294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70749.023569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74952.901956                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.021454                       # Cycle average of tags in use
system.l2.tags.total_refs                     1428580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92748                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.402812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.908220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       89.812675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      195.301596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       89.553744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      583.445218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.062410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.190724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.569771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11528420                       # Number of tag accesses
system.l2.tags.data_accesses                 11528420                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       2128768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2698880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        952384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5898240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2128768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2246976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1630528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1630528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          42170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        152327627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        193122964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8458575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68149462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             422058628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    152327627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8458575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160786202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116675214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116675214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116675214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       152327627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       193122964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8458575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68149462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538733842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     40297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000578184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1494                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1494                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22900                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92160                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25477                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1092                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1222493250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  451230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2914605750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13546.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32296.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    55531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92160                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.511999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.271479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.930807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19185     50.10%     50.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10718     27.99%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3586      9.36%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1033      2.70%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1084      2.83%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          398      1.04%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          301      0.79%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      0.57%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1772      4.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.350067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.974449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.296069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1093     73.16%     73.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          187     12.52%     85.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          104      6.96%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           55      3.68%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      1.87%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           14      0.94%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            9      0.60%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.306560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1262     84.47%     84.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.47%     85.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              196     13.12%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.80%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1494                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5775744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  122496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1559168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5898240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1630528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    422.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13974438000                       # Total gap between requests
system.mem_ctrls.avgGap                     118792.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2128768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2579008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       949760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1559168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 152327626.960291504860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 184545318.490134894848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8458575.160713680089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67961697.555490523577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111568926.943858504295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        42170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1006191750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1363657750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55734500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    489021750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 336526466500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30250.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32337.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30175.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32862.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13209030.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108970680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57911700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           284243400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           61632540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5827044450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        459388800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7901855730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.430771                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1140934500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12367556000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164519880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87417825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           360113040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           65537100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5848906800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        440978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8070137205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.472439                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1093404500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12415086000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            607821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       176723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       299623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          330076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           106941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          106941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        299655                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       857381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       581183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2144222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36581248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18159872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18086720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74600384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           91724                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1630528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001820                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805018     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1468      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1165599000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332208204                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20797972                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         290820058                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         428890615                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13974930500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
