---
layout: archive
title: "Work Experience"
permalink: /experience/
author_profile: true
---

{% include base_path %}


* **The University of Texas at Austin, USA**
  * Research Assistant 
  * ECE department, The University of Texas at Austin
  * September 2018 - November 2022, Austin, TX

* **Nvidia Corporation, USA**
  * Research Intern
  * Machine learning lithograph modeling 
  * Data augmentation with Generative Adversarial Networks
  * Increase data and training efficiency with active learning methods
  * January 2022 - August 2022, Austin, TX
  
* **Nvidia Corporation, USA**
  * Research Intern
  * Parasitic-aware transistor sizing with Bayesian optimization
  * Layout parasitic prediction with graph neural networks
  * June 2020 - September 2020, Austin, TX

* **Micron Technology, USA**
  * Design Engineer Intern
  * Output buffer design and timing critical path optimization
  * May 2017 - August 2017, San Jose, CA


# Teaching Experience

* Teaching Assistant, Fall 2019
  * *EE411 Circuit Theory*, The University of Texas at Austin
  
* Teaching Assistant, Fall 2017
  * *EE427 VLSI I*, University of Michigan, Ann Arbor
