#  Simulation Model Generator
#  Xilinx EDK 14.7 EDK_P.20131013
#  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#
#  File     microblaze.do (Mon Aug 14 17:46:32 2017)
#
vlib microblaze_v8_50_c
vmap microblaze_v8_50_c microblaze_v8_50_c
vlib proc_common_v3_00_a
vmap proc_common_v3_00_a proc_common_v3_00_a
vlib plb_v46_v1_05_a
vmap plb_v46_v1_05_a plb_v46_v1_05_a
vlib lmb_v10_v2_00_b
vmap lmb_v10_v2_00_b lmb_v10_v2_00_b
vlib lmb_bram_if_cntlr_v3_10_c
vmap lmb_bram_if_cntlr_v3_10_c lmb_bram_if_cntlr_v3_10_c
vlib lmb_bram_elaborate_v1_00_a
vmap lmb_bram_elaborate_v1_00_a lmb_bram_elaborate_v1_00_a
vlib plbv46_slave_single_v1_01_a
vmap plbv46_slave_single_v1_01_a plbv46_slave_single_v1_01_a
vlib xps_uartlite_v1_02_a
vmap xps_uartlite_v1_02_a xps_uartlite_v1_02_a
vlib clock_generator_v4_03_a
vmap clock_generator_v4_03_a clock_generator_v4_03_a
vlib clock_generator_0_v4_03_a
vmap clock_generator_0_v4_03_a clock_generator_0_v4_03_a
vlib axi_lite_ipif_v1_01_a
vmap axi_lite_ipif_v1_01_a axi_lite_ipif_v1_01_a
vlib mdm_v2_10_a
vmap mdm_v2_10_a mdm_v2_10_a
vlib proc_sys_reset_v3_00_a
vmap proc_sys_reset_v3_00_a proc_sys_reset_v3_00_a
vlib xps_intc_v2_01_a
vmap xps_intc_v2_01_a xps_intc_v2_01_a
vlib interrupt_control_v2_01_a
vmap interrupt_control_v2_01_a interrupt_control_v2_01_a
vlib xps_iic_v2_03_a
vmap xps_iic_v2_03_a xps_iic_v2_03_a
vlib plb_dac_v1_00_a
vmap plb_dac_v1_00_a plb_dac_v1_00_a
vlib work
vmap work work
