

================================================================
== Vitis HLS Report for 'solve_double_6u_6u_Pipeline_1'
================================================================
* Date:           Sun Feb  5 17:03:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.306 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  4.440 us|  4.440 us|   74|   74|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       72|       72|         1|          1|          1|    72|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      40|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        9|      76|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_1096_fu_100_p2  |         +|   0|  0|  14|           7|           1|
    |exitcond60_fu_106_p2  |      icmp|   0|  0|  10|           7|           7|
    |empty_1095_fu_78_p2   |       shl|   0|  0|  16|           4|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          18|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |U_we0                               |   9|          2|    8|         16|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_load  |   9|          2|    7|         14|
    |loop_index_i_fu_38                  |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   23|         46|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  1|   0|    1|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |loop_index_i_fu_38  |  7|   0|    7|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  9|   0|    9|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 6u>_Pipeline_1|  return value|
|U_address0  |  out|    6|   ap_memory|                                 U|         array|
|U_ce0       |  out|    1|   ap_memory|                                 U|         array|
|U_we0       |  out|    8|   ap_memory|                                 U|         array|
|U_d0        |  out|   64|   ap_memory|                                 U|         array|
+------------+-----+-----+------------+----------------------------------+--------------+

