<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>YOSYS-SMTBMC(2016-11-06)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">YOSYS-SMTBMC(2016-11-06)</td>
    <td class="head-vol"></td>
    <td class="head-rtitle">YOSYS-SMTBMC(2016-11-06)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<b>yosys-smtbmc </b>- write design to SMT2-LIBv2 file <b></b>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
<b>yosys-smtbmc</b> [<i>options</i>] &lt;yosys_smt2_output&gt;
<div class="Pp"></div>
</pre>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-t</b>
    [&lt;skip_steps&gt;:]&lt;num_steps&gt;</b></dt>
  <dd class="It-tag">default: skip_steps=0, num_steps=20</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-u</b> &lt;start_step&gt;</b></dt>
  <dd class="It-tag">assume asserts in skipped steps in BMC</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-S</b> &lt;step_size&gt;</b></dt>
  <dd class="It-tag">proof &lt;step_size&gt; time steps at once</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-c</b> &lt;vcd_filename&gt;</b></dt>
  <dd class="It-tag">write counter-example to this VCD file (hint: use
      'write_smt2 <b>-wires</b>' for maximum coverage of signals in generated
      VCD file)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-i</b></b></dt>
  <dd class="It-tag">instead of BMC run temporal induction</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-m</b> &lt;module_name&gt;</b></dt>
  <dd class="It-tag">name of the top module</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-s</b> &lt;solver&gt;</b></dt>
  <dd class="It-tag">Set SMT solver: z3, cvc4, yices, mathsat. default: z3</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-v</b></b></dt>
  <dd class="It-tag">enable debug output</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-p</b></b></dt>
  <dd class="It-tag">disable timer display during solving</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b><b>-d</b> &lt;filename&gt;</b></dt>
  <dd class="It-tag">write smt2 statements to file</dd>
</dl>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
This manual page was written by Sebastian Kuzminsky &lt;seb@highlab.com&gt; for
  the Debian project (and may be used by others).</div>
<table class="foot">
  <tr>
    <td class="foot-date"></td>
    <td class="foot-os"></td>
  </tr>
</table>
</body>
</html>
