// Seed: 1481609981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  real id_6;
  assign id_3 = id_1[1-1];
  logic id_7;
  type_10 id_8 ({1, 1});
endmodule
`define pp_6 0
