 
****************************************
Report : area
Design : top
Version: T-2022.03-SP3
Date   : Fri Dec  6 17:23:34 2024
****************************************

Library(s) Used:

    saed32rvt_tt1p05v25c (File: /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)
    SRAM_typ_1d05_25_ccs (File: /home/wenjieg/Desktop/class/WinoCNN/syn/memory/db/SRAM_typ_1d05_25_ccs.db)

Number of ports:                         2095
Number of nets:                        148177
Number of cells:                       114893
Number of combinational cells:         100844
Number of sequential cells:             14037
Number of macros/black boxes:               4
Number of buf/inv:                      13906
Number of references:                      75

Combinational area:             292086.934654
Buf/Inv area:                    18651.374062
Noncombinational area:           99229.764223
Macro/Black Box area:                4.000000
Net Interconnect area:          206916.106680

Total cell area:                391320.698877
Total area:                     598236.805558
1
