
STM32H743ZI2_Module8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013dac  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f3c  08014050  08014050  00024050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015f8c  08015f8c  00025f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08015f94  08015f94  00025f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  08015f9c  08015f9c  00025f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000408  24000000  08015fa4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000011fc  24000408  080163ac  00030408  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001604  080163ac  00031604  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030408  2**0
                  CONTENTS, READONLY
 10 .debug_info   000295d5  00000000  00000000  00030436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000046a6  00000000  00000000  00059a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001748  00000000  00000000  0005e0b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001590  00000000  00000000  0005f800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e1cc  00000000  00000000  00060d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00023f1e  00000000  00000000  0009ef5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016da26  00000000  00000000  000c2e7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  002308a0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000073a0  00000000  00000000  002308f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000408 	.word	0x24000408
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014034 	.word	0x08014034

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400040c 	.word	0x2400040c
 80002dc:	08014034 	.word	0x08014034

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>:
 *  Created on: Jan 26, 2022
 *      Author: SakuranohanaTH
 */
#include "AMT21.h"

AMT21::AMT21(UART_HandleTypeDef *_amt21_huart, uint8_t _address) {
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	4613      	mov	r3, r2
 80006a0:	71fb      	strb	r3, [r7, #7]
	this->amt21_huart = _amt21_huart;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	68ba      	ldr	r2, [r7, #8]
 80006a6:	601a      	str	r2, [r3, #0]
	this->address = _address;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	79fa      	ldrb	r2, [r7, #7]
 80006ac:	729a      	strb	r2, [r3, #10]
}
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4618      	mov	r0, r3
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <_ZN5AMT21D1Ev>:

AMT21::~AMT21() {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]

}
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4618      	mov	r0, r3
 80006c8:	370c      	adds	r7, #12
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr

080006d2 <_ZN5AMT2110AMT21_ReadEv>:

void AMT21::AMT21_Read() {
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 1);
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) &(this->address),
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6818      	ldr	r0, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f103 010a 	add.w	r1, r3, #10
 80006e4:	2364      	movs	r3, #100	; 0x64
 80006e6:	2201      	movs	r2, #1
 80006e8:	f00d fb3c 	bl	800dd64 <HAL_UART_Transmit>
			sizeof(this->address), 100);
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
	HAL_UART_Receive(this->amt21_huart, (uint8_t*) &(this->uart_buf), 2, 100);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f103 010c 	add.w	r1, r3, #12
 80006f6:	2364      	movs	r3, #100	; 0x64
 80006f8:	2202      	movs	r2, #2
 80006fa:	f00d fbc9 	bl	800de90 <HAL_UART_Receive>
	this->k0 = (this->uart_buf & 0x4000) == 0x4000;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	899b      	ldrh	r3, [r3, #12]
 8000702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000706:	2b00      	cmp	r3, #0
 8000708:	bf14      	ite	ne
 800070a:	2301      	movne	r3, #1
 800070c:	2300      	moveq	r3, #0
 800070e:	b2db      	uxtb	r3, r3
 8000710:	461a      	mov	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	761a      	strb	r2, [r3, #24]
	this->k1 = (this->uart_buf & 0x8000) == 0x8000;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	899b      	ldrh	r3, [r3, #12]
 800071a:	b21b      	sxth	r3, r3
 800071c:	b29b      	uxth	r3, r3
 800071e:	0bdb      	lsrs	r3, r3, #15
 8000720:	b2db      	uxtb	r3, r3
 8000722:	461a      	mov	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	765a      	strb	r2, [r3, #25]
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <_ZN5AMT2117AMT21_Check_ValueEv>:
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) set_zero_command,
			sizeof(set_zero_command), 100);
	//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
}

HAL_StatusTypeDef AMT21::AMT21_Check_Value() {
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint16_t raw_value_temp = this->uart_buf & 0x3FFF;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	899b      	ldrh	r3, [r3, #12]
 800073c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000740:	817b      	strh	r3, [r7, #10]
	uint8_t k0_check = this->uart_buf & 0x0001;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	899b      	ldrh	r3, [r3, #12]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	f003 0301 	and.w	r3, r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
	uint8_t k1_check = (this->uart_buf >> 1) & 0x0001;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	899b      	ldrh	r3, [r3, #12]
 8000752:	085b      	lsrs	r3, r3, #1
 8000754:	b29b      	uxth	r3, r3
 8000756:	b2db      	uxtb	r3, r3
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 800075e:	2300      	movs	r3, #0
 8000760:	737b      	strb	r3, [r7, #13]
 8000762:	7b7b      	ldrb	r3, [r7, #13]
 8000764:	2b05      	cmp	r3, #5
 8000766:	d821      	bhi.n	80007ac <_ZN5AMT2117AMT21_Check_ValueEv+0x7c>
		this->uart_buf = this->uart_buf >> 2;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	899b      	ldrh	r3, [r3, #12]
 800076c:	089b      	lsrs	r3, r3, #2
 800076e:	b29a      	uxth	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	819a      	strh	r2, [r3, #12]
		k0_check ^= this->uart_buf & 0x0001;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	899b      	ldrh	r3, [r3, #12]
 8000778:	b25b      	sxtb	r3, r3
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	b25a      	sxtb	r2, r3
 8000780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000784:	4053      	eors	r3, r2
 8000786:	b25b      	sxtb	r3, r3
 8000788:	73fb      	strb	r3, [r7, #15]
		k1_check ^= (this->uart_buf >> 1) & 0x0001;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	899b      	ldrh	r3, [r3, #12]
 800078e:	085b      	lsrs	r3, r3, #1
 8000790:	b29b      	uxth	r3, r3
 8000792:	b25b      	sxtb	r3, r3
 8000794:	f003 0301 	and.w	r3, r3, #1
 8000798:	b25a      	sxtb	r2, r3
 800079a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800079e:	4053      	eors	r3, r2
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 80007a4:	7b7b      	ldrb	r3, [r7, #13]
 80007a6:	3301      	adds	r3, #1
 80007a8:	737b      	strb	r3, [r7, #13]
 80007aa:	e7da      	b.n	8000762 <_ZN5AMT2117AMT21_Check_ValueEv+0x32>
	}
	k0_check = !k0_check;
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bf0c      	ite	eq
 80007b2:	2301      	moveq	r3, #1
 80007b4:	2300      	movne	r3, #0
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	73fb      	strb	r3, [r7, #15]
	k1_check = !k1_check;
 80007ba:	7bbb      	ldrb	r3, [r7, #14]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	bf0c      	ite	eq
 80007c0:	2301      	moveq	r3, #1
 80007c2:	2300      	movne	r3, #0
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	73bb      	strb	r3, [r7, #14]
	if ((this->k0 == k0_check) && (this->k1 == k1_check)) {
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	7e1b      	ldrb	r3, [r3, #24]
 80007cc:	7bfa      	ldrb	r2, [r7, #15]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d10a      	bne.n	80007e8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb8>
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	7e5b      	ldrb	r3, [r3, #25]
 80007d6:	7bba      	ldrb	r2, [r7, #14]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d105      	bne.n	80007e8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb8>
		this->raw_value = raw_value_temp;
 80007dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	81da      	strh	r2, [r3, #14]
		return HAL_OK;
 80007e4:	2300      	movs	r3, #0
 80007e6:	e003      	b.n	80007f0 <_ZN5AMT2117AMT21_Check_ValueEv+0xc0>
	} else {
		this->raw_value = 0;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	81da      	strh	r2, [r3, #14]
		return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
	}
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <_ZN5AMT2112getAngPos180Ev>:
}
int16_t AMT21::getPrevRawValue() {
	return this->prev_raw_value;
}

int16_t AMT21::getAngPos180() {
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	return ((((this->raw_value & 0x2000) >> 13) * (-16383))
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800080a:	135b      	asrs	r3, r3, #13
 800080c:	b21b      	sxth	r3, r3
 800080e:	b29b      	uxth	r3, r3
			+ (this->raw_value & 0x3FFF)) * -1;
 8000810:	f003 0301 	and.w	r3, r3, #1
 8000814:	b29b      	uxth	r3, r3
 8000816:	461a      	mov	r2, r3
 8000818:	0392      	lsls	r2, r2, #14
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	b29a      	uxth	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000824:	b29b      	uxth	r3, r3
 8000826:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800082a:	b29b      	uxth	r3, r3
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	b29b      	uxth	r3, r3
 8000830:	b21b      	sxth	r3, r3
}
 8000832:	4618      	mov	r0, r3
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <_ZN5AMT216unwarpEv>:
void AMT21::unwarp() {
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	int32_t dPulse = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
	if (this->raw_value - this->prev_raw_value > 8191) {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000852:	461a      	mov	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800085a:	1ad3      	subs	r3, r2, r3
 800085c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000860:	db0b      	blt.n	800087a <_ZN5AMT216unwarpEv+0x3a>
		dPulse = -(16383 - (this->raw_value - this->prev_raw_value));
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000868:	461a      	mov	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000870:	1ad2      	subs	r2, r2, r3
 8000872:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <_ZN5AMT216unwarpEv+0xa0>)
 8000874:	4413      	add	r3, r2
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	e020      	b.n	80008bc <_ZN5AMT216unwarpEv+0x7c>
	} else if (this->raw_value - this->prev_raw_value < -8191) {
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000880:	461a      	mov	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	f513 5f00 	cmn.w	r3, #8192	; 0x2000
 800088e:	dc0c      	bgt.n	80008aa <_ZN5AMT216unwarpEv+0x6a>
		dPulse = 16383 - (this->prev_raw_value - this->raw_value);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000896:	461a      	mov	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800089e:	1ad2      	subs	r2, r2, r3
 80008a0:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80008a4:	1a9b      	subs	r3, r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e008      	b.n	80008bc <_ZN5AMT216unwarpEv+0x7c>
	} else {
		dPulse = this->prev_raw_value - this->raw_value;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80008b0:	461a      	mov	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80008b8:	1ad3      	subs	r3, r2, r3
 80008ba:	60fb      	str	r3, [r7, #12]
	}
	this->prev_raw_value = this->raw_value;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	821a      	strh	r2, [r3, #16]
	this->unwarp_value = this->unwarp_value + dPulse;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	441a      	add	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	615a      	str	r2, [r3, #20]
}
 80008d2:	bf00      	nop
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	ffffc001 	.word	0xffffc001

080008e4 <_ZN5AMT2113setUnwarpZeroEv>:
void AMT21::setUnwarpZero(){
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	this->unwarp_value = 0;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2200      	movs	r2, #0
 80008f0:	615a      	str	r2, [r3, #20]
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <_ZN5AMT2114getUnwarpValueEv>:
int32_t AMT21::getUnwarpValue() {
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
	return this->unwarp_value;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	695b      	ldr	r3, [r3, #20]
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000920:	edc7 0a00 	vstr	s1, [r7]
 8000924:	edd7 0a00 	vldr	s1, [r7]
 8000928:	ed97 0a01 	vldr	s0, [r7, #4]
 800092c:	f00f feb4 	bl	8010698 <atan2f>
 8000930:	eef0 7a40 	vmov.f32	s15, s0
 8000934:	eeb0 0a67 	vmov.f32	s0, s15
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	ed87 0a01 	vstr	s0, [r7, #4]
 8000948:	ed97 0a01 	vldr	s0, [r7, #4]
 800094c:	f00f fea6 	bl	801069c <sqrtf>
 8000950:	eef0 7a40 	vmov.f32	s15, s0
 8000954:	eeb0 0a67 	vmov.f32	s0, s15
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <_ZN10RobotJointC1Ev>:
 *      Author: SakuranohanaTH
 */

#include "RobotJoint.h"

RobotJoint::RobotJoint() {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a32      	ldr	r2, [pc, #200]	; (8000a34 <_ZN10RobotJointC1Ev+0xd4>)
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	edd3 7a00 	vldr	s15, [r3]
 8000974:	2002      	movs	r0, #2
 8000976:	eeb0 0a67 	vmov.f32	s0, s15
 800097a:	f000 fecd 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800097e:	eeb0 7b40 	vmov.f64	d7, d0
 8000982:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	edc3 7a01 	vstr	s15, [r3, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	edd3 7a00 	vldr	s15, [r3]
 8000992:	2003      	movs	r0, #3
 8000994:	eeb0 0a67 	vmov.f32	s0, s15
 8000998:	f000 febe 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800099c:	eeb0 7b40 	vmov.f64	d7, d0
 80009a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	edc3 7a02 	vstr	s15, [r3, #8]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	edd3 7a00 	vldr	s15, [r3]
 80009b0:	2004      	movs	r0, #4
 80009b2:	eeb0 0a67 	vmov.f32	s0, s15
 80009b6:	f000 feaf 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80009ba:	eeb0 7b40 	vmov.f64	d7, d0
 80009be:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	edc3 7a03 	vstr	s15, [r3, #12]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f04f 0200 	mov.w	r2, #0
 80009ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f04f 0200 	mov.w	r2, #0
 80009d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80009e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f04f 0200 	mov.w	r2, #0
 80009ec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80009f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f04f 0200 	mov.w	r2, #0
 8000a00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f04f 0200 	mov.w	r2, #0
 8000a0a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f04f 0200 	mov.w	r2, #0
 8000a14:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <_ZN10RobotJointC1Ev+0xd8>)
 8000a1c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a06      	ldr	r2, [pc, #24]	; (8000a3c <_ZN10RobotJointC1Ev+0xdc>)
 8000a24:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

}
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	3b03126f 	.word	0x3b03126f
 8000a38:	3dcccccd 	.word	0x3dcccccd
 8000a3c:	3a83126f 	.word	0x3a83126f

08000a40 <_ZN10RobotJointD1Ev>:
RobotJoint::~RobotJoint() {
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

}
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <_ZN10RobotJoint9UpdateIVKEffffffff>:
void RobotJoint::UpdateIVK(float _q1, float _q2, float _q3, float _q4, float Vx,
		float Vy, float Vz, float Wz) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b090      	sub	sp, #64	; 0x40
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6278      	str	r0, [r7, #36]	; 0x24
 8000a60:	ed87 0a08 	vstr	s0, [r7, #32]
 8000a64:	edc7 0a07 	vstr	s1, [r7, #28]
 8000a68:	ed87 1a06 	vstr	s2, [r7, #24]
 8000a6c:	edc7 1a05 	vstr	s3, [r7, #20]
 8000a70:	ed87 2a04 	vstr	s4, [r7, #16]
 8000a74:	edc7 2a03 	vstr	s5, [r7, #12]
 8000a78:	ed87 3a02 	vstr	s6, [r7, #8]
 8000a7c:	edc7 3a01 	vstr	s7, [r7, #4]
	float S13 = sin((_q1 + _q3)/1000.0);
 8000a80:	ed97 7a08 	vldr	s14, [r7, #32]
 8000a84:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a90:	ed9f 5b7f 	vldr	d5, [pc, #508]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000a94:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000a98:	eeb0 0b46 	vmov.f64	d0, d6
 8000a9c:	f00f fdb0 	bl	8010600 <sin>
 8000aa0:	eeb0 7b40 	vmov.f64	d7, d0
 8000aa4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000aa8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float C13 = cos((_q1 + _q3)/1000.0);
 8000aac:	ed97 7a08 	vldr	s14, [r7, #32]
 8000ab0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000abc:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000ac0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000ac4:	eeb0 0b46 	vmov.f64	d0, d6
 8000ac8:	f00f fd4e 	bl	8010568 <cos>
 8000acc:	eeb0 7b40 	vmov.f64	d7, d0
 8000ad0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ad4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	float S3 = sin(_q3/1000.0);
 8000ad8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000adc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ae0:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000ae4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000ae8:	eeb0 0b46 	vmov.f64	d0, d6
 8000aec:	f00f fd88 	bl	8010600 <sin>
 8000af0:	eeb0 7b40 	vmov.f64	d7, d0
 8000af4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000af8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float S1 = sin(_q1/1000.0);
 8000afc:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b04:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000b08:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b0c:	eeb0 0b46 	vmov.f64	d0, d6
 8000b10:	f00f fd76 	bl	8010600 <sin>
 8000b14:	eeb0 7b40 	vmov.f64	d7, d0
 8000b18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b1c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float C1 = cos(_q1/1000.0);
 8000b20:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b28:	ed9f 5b59 	vldr	d5, [pc, #356]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000b2c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b30:	eeb0 0b46 	vmov.f64	d0, d6
 8000b34:	f00f fd18 	bl	8010568 <cos>
 8000b38:	eeb0 7b40 	vmov.f64	d7, d0
 8000b3c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b40:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float L3S3 = this->L3 * S3;
 8000b44:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000b48:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000b4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b50:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	this->w_q1 = ((Vx * C13 + Vy * S13) / (S3 * this->L12)) * 1000.0;
 8000b54:	ed97 7a04 	vldr	s14, [r7, #16]
 8000b58:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000b5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b60:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b64:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000b68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b6c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000b70:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000b74:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000b78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b80:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	this->w_q2 = Vz * 1000.0;
 8000b8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b92:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	this->w_q3 = (-(Vx * (this->L3 * C13 + this->L1 * C1 + this->L2 * C1))
 8000ba0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ba4:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000ba8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000bb0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8000ca4 <_ZN10RobotJoint9UpdateIVKEffffffff+0x24c>
 8000bb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bbc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000bc0:	eddf 6a39 	vldr	s13, [pc, #228]	; 8000ca8 <_ZN10RobotJoint9UpdateIVKEffffffff+0x250>
 8000bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000bc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bd4:	eef1 6a67 	vneg.f32	s13, s15
			/ (L3S3 * this->L12)
 8000bd8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000bdc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000be0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
			- (Vy * (this->L3 * S13 + this->L1 * S1 + this->L2 * S1))
 8000be8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000bec:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000bf0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000bf4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000bf8:	ed9f 6a2a 	vldr	s12, [pc, #168]	; 8000ca4 <_ZN10RobotJoint9UpdateIVKEffffffff+0x24c>
 8000bfc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000c00:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c04:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000c08:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8000ca8 <_ZN10RobotJoint9UpdateIVKEffffffff+0x250>
 8000c0c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000c10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c14:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c18:	ee26 6aa7 	vmul.f32	s12, s13, s15
					/ (L3S3 * this->L12)) * 1000.0;
 8000c1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000c20:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000c24:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000c28:	eec6 7a26 	vdiv.f32	s15, s12, s13
			- (Vy * (this->L3 * S13 + this->L1 * S1 + this->L2 * S1))
 8000c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
					/ (L3S3 * this->L12)) * 1000.0;
 8000c30:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000c34:	ee67 7a87 	vmul.f32	s15, s15, s14
	this->w_q3 = (-(Vx * (this->L3 * C13 + this->L1 * C1 + this->L2 * C1))
 8000c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	this->w_q4 = ((Vx * C1 + Vy * S1 + this->L3 * Wz * S3) / (L3S3)) * 1000.0;
 8000c3e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c42:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000c46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c4a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000c4e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000c52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c5e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000c62:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000c66:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c6e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000c72:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c7a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c84:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
}
 8000c88:	bf00      	nop
 8000c8a:	3740      	adds	r7, #64	; 0x40
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	00000000 	.word	0x00000000
 8000c94:	408f4000 	.word	0x408f4000
 8000c98:	439d8000 	.word	0x439d8000
 8000c9c:	43bfa000 	.word	0x43bfa000
 8000ca0:	447a0000 	.word	0x447a0000
 8000ca4:	41540000 	.word	0x41540000
 8000ca8:	43b90000 	.word	0x43b90000

08000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>:
void RobotJoint::UpdateQuinticCoff(float T, float Start_pos, float Final_pos,
		float Start_velocity, float Final_velocity, float Start_acceleration,
		float Final_acceleration) {
 8000cac:	b480      	push	{r7}
 8000cae:	b091      	sub	sp, #68	; 0x44
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	61f8      	str	r0, [r7, #28]
 8000cb4:	ed87 0a06 	vstr	s0, [r7, #24]
 8000cb8:	edc7 0a05 	vstr	s1, [r7, #20]
 8000cbc:	ed87 1a04 	vstr	s2, [r7, #16]
 8000cc0:	edc7 1a03 	vstr	s3, [r7, #12]
 8000cc4:	ed87 2a02 	vstr	s4, [r7, #8]
 8000cc8:	edc7 2a01 	vstr	s5, [r7, #4]
 8000ccc:	ed87 3a00 	vstr	s6, [r7]
	this->C0 = Start_pos;
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	this->C1 = Start_velocity;
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	this->C2 = Start_acceleration / 2.0;
 8000ce0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ce4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000ce8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0

	const float A = Final_pos
			- (Start_pos + (Start_velocity * T)
 8000cf2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d02:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ (Start_acceleration * T * T / 2));
 8000d06:	edd7 6a01 	vldr	s13, [r7, #4]
 8000d0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d12:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d1a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8000d1e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000d22:	ee77 7a27 	vadd.f32	s15, s14, s15
	const float A = Final_pos
 8000d26:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d2e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	const float B = Final_velocity
			- (Start_velocity + (Start_acceleration * T));
 8000d32:	ed97 7a01 	vldr	s14, [r7, #4]
 8000d36:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d42:	ee77 7a27 	vadd.f32	s15, s14, s15
	const float B = Final_velocity
 8000d46:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d4e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	const float C = Final_acceleration - Start_acceleration;
 8000d52:	ed97 7a00 	vldr	s14, [r7]
 8000d56:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d5e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	const float T2 = T * T;
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d6a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	const float T3 = T * T * T;
 8000d6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d72:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d76:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	const float T4 = T * T * T * T;
 8000d82:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d86:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000d8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d92:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d9a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	const float T5 = T * T * T * T * T;
 8000d9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000da6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000daa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dae:	edd7 7a06 	vldr	s15, [r7, #24]
 8000db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000db6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dbe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	this->C3 = (10.0 * A / T3) - (4.0 * B / T2) + (C / (2.0 * T));
 8000dc2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000dc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dca:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000dce:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000dd2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000dd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dda:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000dde:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000de2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000de6:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8000dea:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000dee:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000df2:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000df6:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000dfa:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000dfe:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000e02:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000e06:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e0e:	ee37 5b07 	vadd.f64	d5, d7, d7
 8000e12:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e16:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
	this->C4 = (-15.0 * A / T4) + (7.0 * B / T3) - (C / T2);
 8000e24:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e2c:	eeba 6b0e 	vmov.f64	d6, #174	; 0xc1700000 -15.0
 8000e30:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000e34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000e38:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e3c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e40:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e48:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8000e4c:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000e50:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000e54:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000e58:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e5c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e60:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 8000e64:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000e68:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8000e6c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e70:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000e74:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
	this->C5 = (6.0 * A / T5) - (3.0 * B / T4) + (C / (2.0 * T3));
 8000e7e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e86:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 8000e8a:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000e8e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000e92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e96:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e9a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ea2:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8000ea6:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000eaa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000eae:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000eb2:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000eb6:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000eba:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000ebe:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000ec2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000ec6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000eca:	ee37 5b07 	vadd.f64	d5, d7, d7
 8000ece:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000ed2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000ed6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	this->T = T;
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

}
 8000ee8:	bf00      	nop
 8000eea:	3744      	adds	r7, #68	; 0x44
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_ZN10RobotJoint13KalmanFillterEf>:
void RobotJoint::KalmanFillter(float theta_k) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	ed2d 8b08 	vpush	{d8-d11}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	ed87 0a00 	vstr	s0, [r7]
	float X1 = this->X11;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24
	float X2 = this->X21;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000f12:	623b      	str	r3, [r7, #32]
	float P11 = this->p11;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000f1a:	61fb      	str	r3, [r7, #28]
	float P12 = this->p12;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000f22:	61bb      	str	r3, [r7, #24]
	float P21 = this->p21;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000f2a:	617b      	str	r3, [r7, #20]
	float P22 = this->p22;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000f32:	613b      	str	r3, [r7, #16]
	float Q = this->Q;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f3a:	60fb      	str	r3, [r7, #12]
	float R = this->R;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000f42:	60bb      	str	r3, [r7, #8]

	this->X11 = X1 + (X2 * this->dt)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	ed93 7a00 	vldr	s14, [r3]
 8000f4a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f52:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f5a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
			- ((X1 - theta_k + X2 * this->dt)
 8000f5e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000f62:	edd7 7a00 	vldr	s15, [r7]
 8000f66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	edd3 6a00 	vldr	s13, [r3]
 8000f70:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7c:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	ed93 7a00 	vldr	s14, [r3]
 8000f86:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f96:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8000f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f9e:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	2004      	movs	r0, #4
 8000faa:	eeb0 0a67 	vmov.f32	s0, s15
 8000fae:	f000 fbb3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8000fb2:	eeb0 7b40 	vmov.f64	d7, d0
 8000fb6:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8000fba:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8000fbe:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000fc2:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt)))
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	ed93 7a00 	vldr	s14, [r3]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	edd3 5a00 	vldr	s11, [r3]
 8000fd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8000fda:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fde:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8000fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fea:	ee36 7b07 	vadd.f64	d7, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000fee:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000ff2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ff6:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edd3 6a00 	vldr	s13, [r3]
 8001004:	edd7 7a05 	vldr	s15, [r7, #20]
 8001008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800100c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001010:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001014:	edd7 7a03 	vldr	s15, [r7, #12]
 8001018:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	2004      	movs	r0, #4
 8001024:	eeb0 0a67 	vmov.f32	s0, s15
 8001028:	f000 fb76 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800102c:	eeb0 7b40 	vmov.f64	d7, d0
 8001030:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001034:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001038:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800103c:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	ed93 7a00 	vldr	s14, [r3]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	edd3 5a00 	vldr	s11, [r3]
 800104c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001050:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001054:	edd7 7a06 	vldr	s15, [r7, #24]
 8001058:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001064:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001068:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- ((X1 - theta_k + X2 * this->dt)
 800106c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001070:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->X11 = X1 + (X2 * this->dt)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	this->X21 = X2
 800107a:	edd7 7a08 	vldr	s15, [r7, #32]
 800107e:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 8001082:	edd7 7a03 	vldr	s15, [r7, #12]
 8001086:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	2003      	movs	r0, #3
 8001092:	eeb0 0a67 	vmov.f32	s0, s15
 8001096:	f000 fb3f 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800109a:	eeb0 7b40 	vmov.f64	d7, d0
 800109e:	ee29 7b07 	vmul.f64	d7, d9, d7
 80010a2:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80010a6:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010bc:	ee36 6b07 	vadd.f64	d6, d6, d7
 80010c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010c8:	ee36 6b07 	vadd.f64	d6, d6, d7
					* (X1 - theta_k + X2 * this->dt))
 80010cc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80010d0:	edd7 7a00 	vldr	s15, [r7]
 80010d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	edd3 5a00 	vldr	s11, [r3]
 80010de:	edd7 7a08 	vldr	s15, [r7, #32]
 80010e2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80010e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010ee:	ee26 9b07 	vmul.f64	d9, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80010f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80010fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	edd3 6a00 	vldr	s13, [r3]
 8001104:	edd7 7a05 	vldr	s15, [r7, #20]
 8001108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001114:	edd7 7a03 	vldr	s15, [r7, #12]
 8001118:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	2004      	movs	r0, #4
 8001124:	eeb0 0a67 	vmov.f32	s0, s15
 8001128:	f000 faf6 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800112c:	eeb0 7b40 	vmov.f64	d7, d0
 8001130:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001134:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001138:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800113c:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	ed93 7a00 	vldr	s14, [r3]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edd3 5a00 	vldr	s11, [r3]
 800114c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001150:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001154:	edd7 7a06 	vldr	s15, [r7, #24]
 8001158:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800115c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001160:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001164:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001168:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 800116c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001170:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->X21 = X2
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	ed93 7a00 	vldr	s14, [r3]
 8001180:	edd7 7a05 	vldr	s15, [r7, #20]
 8001184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001188:	edd7 7a07 	vldr	s15, [r7, #28]
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001194:	edd7 7a03 	vldr	s15, [r7, #12]
 8001198:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	2004      	movs	r0, #4
 80011a4:	eeb0 0a67 	vmov.f32	s0, s15
 80011a8:	f000 fab6 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80011ac:	eeb0 7b40 	vmov.f64	d7, d0
 80011b0:	ee29 6b07 	vmul.f64	d6, d9, d7
 80011b4:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80011b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011bc:	ee38 6b07 	vadd.f64	d6, d8, d7
			+ this->dt * (P12 + P22 * this->dt))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	ed93 7a00 	vldr	s14, [r3]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	edd3 5a00 	vldr	s11, [r3]
 80011cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80011d0:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80011d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d8:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80011dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011e4:	ee36 8b07 	vadd.f64	d8, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80011e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80011ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80011f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	edd3 6a00 	vldr	s13, [r3]
 80011fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80011fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001206:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800120a:	edd7 7a03 	vldr	s15, [r7, #12]
 800120e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	2004      	movs	r0, #4
 800121a:	eeb0 0a67 	vmov.f32	s0, s15
 800121e:	f000 fa7b 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001222:	eeb0 7b40 	vmov.f64	d7, d0
 8001226:	ee2a 6b07 	vmul.f64	d6, d10, d7
 800122a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800122e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001232:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	ed93 7a00 	vldr	s14, [r3]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	edd3 5a00 	vldr	s11, [r3]
 8001242:	edd7 7a04 	vldr	s15, [r7, #16]
 8001246:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800124a:	edd7 7a06 	vldr	s15, [r7, #24]
 800124e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8001252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001256:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800125a:	ee36 6b07 	vadd.f64	d6, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800125e:	ee88 7b06 	vdiv.f64	d7, d8, d6
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 8001262:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001266:	ee37 7b46 	vsub.f64	d7, d7, d6
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800126a:	eeb1 8b47 	vneg.f64	d8, d7
			* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	ed93 7a00 	vldr	s14, [r3]
 8001274:	edd7 7a05 	vldr	s15, [r7, #20]
 8001278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001288:	edd7 7a03 	vldr	s15, [r7, #12]
 800128c:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	2004      	movs	r0, #4
 8001298:	eeb0 0a67 	vmov.f32	s0, s15
 800129c:	f000 fa3c 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80012a0:	eeb0 7b40 	vmov.f64	d7, d0
 80012a4:	ee2a 6b07 	vmul.f64	d6, d10, d7
 80012a8:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80012ac:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80012b0:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	ed93 7a00 	vldr	s14, [r3]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	edd3 5a00 	vldr	s11, [r3]
 80012c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012c4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80012c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012cc:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80012d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012d8:	ee36 7b07 	vadd.f64	d7, d6, d7
			* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80012e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	ed93 7a00 	vldr	s14, [r3]
 80012f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001304:	edd7 7a03 	vldr	s15, [r7, #12]
 8001308:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	2004      	movs	r0, #4
 8001314:	eeb0 0a67 	vmov.f32	s0, s15
 8001318:	f000 f9fe 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800131c:	eeb0 7b40 	vmov.f64	d7, d0
 8001320:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001324:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001328:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800132c:	ee38 6b07 	vadd.f64	d6, d8, d7
			+ this->dt * (P12 + P22 * this->dt))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	ed93 7a00 	vldr	s14, [r3]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 5a00 	vldr	s11, [r3]
 800133c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001340:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001344:	edd7 7a06 	vldr	s15, [r7, #24]
 8001348:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800134c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001350:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001354:	ee36 8b07 	vadd.f64	d8, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001358:	ed97 7a07 	vldr	s14, [r7, #28]
 800135c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001360:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	edd3 6a00 	vldr	s13, [r3]
 800136a:	edd7 7a05 	vldr	s15, [r7, #20]
 800136e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001376:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800137a:	edd7 7a03 	vldr	s15, [r7, #12]
 800137e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	2004      	movs	r0, #4
 800138a:	eeb0 0a67 	vmov.f32	s0, s15
 800138e:	f000 f9c3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001392:	eeb0 7b40 	vmov.f64	d7, d0
 8001396:	ee2a 6b07 	vmul.f64	d6, d10, d7
 800139a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800139e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80013a2:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	ed93 7a00 	vldr	s14, [r3]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 5a00 	vldr	s11, [r3]
 80013b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80013b6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80013ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80013be:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80013c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013ca:	ee36 6b07 	vadd.f64	d6, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80013ce:	ee88 7b06 	vdiv.f64	d7, d8, d6
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 80013d2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013d6:	ee37 7b46 	vsub.f64	d7, d7, d6
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80013da:	eeb1 8b47 	vneg.f64	d8, d7
			* ((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12);
 80013de:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e2:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	2003      	movs	r0, #3
 80013ee:	eeb0 0a67 	vmov.f32	s0, s15
 80013f2:	f000 f991 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80013f6:	eeb0 7b40 	vmov.f64	d7, d0
 80013fa:	ee29 7b07 	vmul.f64	d7, d9, d7
 80013fe:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001402:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	ed93 7a00 	vldr	s14, [r3]
 800140c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001414:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001418:	ee36 6b07 	vadd.f64	d6, d6, d7
 800141c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001420:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001424:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001428:	ee28 7b07 	vmul.f64	d7, d8, d7
 800142c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	this->p21 = P21 + P22 * this->dt + (Q * pow(this->dt, 3)) / 2
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	ed93 7a00 	vldr	s14, [r3]
 800143c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001444:	edd7 7a05 	vldr	s15, [r7, #20]
 8001448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001450:	edd7 7a03 	vldr	s15, [r7, #12]
 8001454:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	2003      	movs	r0, #3
 8001460:	eeb0 0a67 	vmov.f32	s0, s15
 8001464:	f000 f958 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001468:	eeb0 7b40 	vmov.f64	d7, d0
 800146c:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001470:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001474:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001478:	ee38 8b07 	vadd.f64	d8, d8, d7
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 800147c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001480:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	2003      	movs	r0, #3
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
 8001490:	f000 f942 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001494:	eeb0 7b40 	vmov.f64	d7, d0
 8001498:	ee29 7b07 	vmul.f64	d7, d9, d7
 800149c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80014a0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014b6:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80014be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014c2:	ee36 9b07 	vadd.f64	d9, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	ed93 7a00 	vldr	s14, [r3]
 80014cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80014d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014dc:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80014e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e4:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	2004      	movs	r0, #4
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	f000 f910 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014f8:	eeb0 7b40 	vmov.f64	d7, d0
 80014fc:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001500:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001504:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001508:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt)))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	ed93 7a00 	vldr	s14, [r3]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edd3 5a00 	vldr	s11, [r3]
 8001518:	edd7 7a04 	vldr	s15, [r7, #16]
 800151c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001520:	edd7 7a06 	vldr	s15, [r7, #24]
 8001524:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8001528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001530:	ee36 7b07 	vadd.f64	d7, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001534:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001538:	ed97 7a07 	vldr	s14, [r7, #28]
 800153c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edd3 6a00 	vldr	s13, [r3]
 800154a:	edd7 7a05 	vldr	s15, [r7, #20]
 800154e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001556:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800155a:	edd7 7a03 	vldr	s15, [r7, #12]
 800155e:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	2004      	movs	r0, #4
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	f000 f8d3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001572:	eeb0 7b40 	vmov.f64	d7, d0
 8001576:	ee2b 6b07 	vmul.f64	d6, d11, d7
 800157a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800157e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001582:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	ed93 7a00 	vldr	s14, [r3]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	edd3 5a00 	vldr	s11, [r3]
 8001592:	edd7 7a04 	vldr	s15, [r7, #16]
 8001596:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800159a:	edd7 7a06 	vldr	s15, [r7, #24]
 800159e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80015a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015aa:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80015ae:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 80015b2:	ee38 7b47 	vsub.f64	d7, d8, d7
 80015b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p21 = P21 + P22 * this->dt + (Q * pow(this->dt, 3)) / 2
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
	this->p22 = P22 + Q * pow(this->dt, 2)
 80015c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80015c4:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	2002      	movs	r0, #2
 80015d8:	eeb0 0a67 	vmov.f32	s0, s15
 80015dc:	f000 f89c 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80015e0:	eeb0 7b40 	vmov.f64	d7, d0
 80015e4:	ee29 7b07 	vmul.f64	d7, d9, d7
 80015e8:	ee38 8b07 	vadd.f64	d8, d8, d7
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12)
 80015ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80015f0:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	2003      	movs	r0, #3
 80015fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001600:	f000 f88a 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001604:	eeb0 7b40 	vmov.f64	d7, d0
 8001608:	ee29 7b07 	vmul.f64	d7, d9, d7
 800160c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001610:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	edd7 7a04 	vldr	s15, [r7, #16]
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001626:	ee36 6b07 	vadd.f64	d6, d6, d7
 800162a:	edd7 7a06 	vldr	s15, [r7, #24]
 800162e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001632:	ee36 9b07 	vadd.f64	d9, d6, d7
					* ((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21))
 8001636:	edd7 7a03 	vldr	s15, [r7, #12]
 800163a:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	edd3 7a00 	vldr	s15, [r3]
 8001644:	2003      	movs	r0, #3
 8001646:	eeb0 0a67 	vmov.f32	s0, s15
 800164a:	f000 f865 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800164e:	eeb0 7b40 	vmov.f64	d7, d0
 8001652:	ee2a 7b07 	vmul.f64	d7, d10, d7
 8001656:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800165a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ed93 7a00 	vldr	s14, [r3]
 8001664:	edd7 7a04 	vldr	s15, [r7, #16]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001670:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001674:	edd7 7a05 	vldr	s15, [r7, #20]
 8001678:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800167c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001680:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001684:	ed97 7a07 	vldr	s14, [r7, #28]
 8001688:	edd7 7a02 	vldr	s15, [r7, #8]
 800168c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	edd3 6a00 	vldr	s13, [r3]
 8001696:	edd7 7a05 	vldr	s15, [r7, #20]
 800169a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800169e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a2:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a00 	vldr	s15, [r3]
 80016b4:	2004      	movs	r0, #4
 80016b6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ba:	f000 f82d 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80016be:	eeb0 7b40 	vmov.f64	d7, d0
 80016c2:	ee2b 6b07 	vmul.f64	d6, d11, d7
 80016c6:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80016ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80016ce:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	ed93 7a00 	vldr	s14, [r3]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	edd3 5a00 	vldr	s11, [r3]
 80016de:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e2:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80016e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80016ea:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80016ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016f6:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80016fa:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12)
 80016fe:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001702:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p22 = P22 + Q * pow(this->dt, 2)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4

}
 800170c:	bf00      	nop
 800170e:	3728      	adds	r7, #40	; 0x28
 8001710:	46bd      	mov	sp, r7
 8001712:	ecbd 8b08 	vpop	{d8-d11}
 8001716:	bd80      	pop	{r7, pc}

08001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001722:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8001724:	edd7 7a01 	vldr	s15, [r7, #4]
 8001728:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	ee06 3a90 	vmov	s13, r3
 8001732:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8001736:	eeb0 1b46 	vmov.f64	d1, d6
 800173a:	eeb0 0b47 	vmov.f64	d0, d7
 800173e:	f00e fcbf 	bl	80100c0 <pow>
 8001742:	eeb0 7b40 	vmov.f64	d7, d0
    }
 8001746:	eeb0 0b47 	vmov.f64	d0, d7
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	ed87 0a01 	vstr	s0, [r7, #4]
 800175a:	edd7 7a01 	vldr	s15, [r7, #4]
 800175e:	fefb 7a67 	vrintm.f32	s15, s15
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	ed87 0a01 	vstr	s0, [r7, #4]
 800177a:	edd7 7a01 	vldr	s15, [r7, #4]
 800177e:	fef8 7a67 	vrinta.f32	s15, s15
 8001782:	eeb0 0a67 	vmov.f32	s0, s15
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <_ZN10ServoMotorC1EP17TIM_HandleTypeDefm>:
 *
 *  Created on: Jan 30, 2022
 *      Author: SakuranohanaTH
 */
#include "ServoMotor.h"
ServoMotor::ServoMotor(TIM_HandleTypeDef *_servo_htim,
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
		uint32_t _SERVO_TIM_CHANNEL) {
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2200      	movs	r2, #0
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	22b4      	movs	r2, #180	; 0xb4
 80017b2:	615a      	str	r2, [r3, #20]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	761a      	strb	r2, [r3, #24]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	765a      	strb	r2, [r3, #25]
	this->servo_htim = _servo_htim;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	601a      	str	r2, [r3, #0]
	this->SERVO_TIM_CHANNEL = _SERVO_TIM_CHANNEL;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	605a      	str	r2, [r3, #4]
	 * 2ms/20ms = 0.1 = 10%
	 *
	 * CRR = 0.1 * (19999 + 1) = 2000
	 *
	 */
	this->servo_htim->Instance->PSC = _PSC_SERVO_MOTOR - 1U;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	22ef      	movs	r2, #239	; 0xef
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
	this->servo_htim->Instance->ARR = _ARR_SERVO_MOTOR - 1U;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80017e0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_ZN10ServoMotorD1Ev>:
ServoMotor::~ServoMotor() {
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
}
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_ZN10ServoMotor11ServoEnableEv>:
void ServoMotor::ServoEnable() {
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->servo_htim, this->SERVO_TIM_CHANNEL);	// Enable PWM for Servo Motor
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4619      	mov	r1, r3
 8001818:	4610      	mov	r0, r2
 800181a:	f00b f893 	bl	800c944 <HAL_TIM_PWM_Start>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <_ZN10ServoMotor17ServoRotateDegreeEl>:
void ServoMotor::ServoDisable() {
	HAL_TIM_PWM_Stop(this->servo_htim, this->SERVO_TIM_CHANNEL);	// Disable PWM for Servo Motor
}
void ServoMotor::ServoRotateDegree(int32_t _sdegrotate) {
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	b085      	sub	sp, #20
 800182c:	af02      	add	r7, sp, #8
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d13f      	bne.n	80018ba <_ZN10ServoMotor17ServoRotateDegreeEl+0x92>
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691c      	ldr	r4, [r3, #16]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695d      	ldr	r5, [r3, #20]
				_sdegrotate, this->minsdeg, this->maxsdeg, // Mapping degree value to CRR value
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	3301      	adds	r3, #1
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001854:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001858:	ee67 7a87 	vmul.f32	s15, s15, s14
 800185c:	eeb0 0a67 	vmov.f32	s0, s15
 8001860:	f7ff ff86 	bl	8001770 <_ZSt5roundf>
 8001864:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 8001868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001878:	3301      	adds	r3, #1
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001882:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800188a:	eeb0 0a67 	vmov.f32	s0, s15
 800188e:	f7ff ff5f 	bl	8001750 <_ZSt5floorf>
 8001892:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 8001896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800189a:	ee17 3a90 	vmov	r3, s15
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	9600      	str	r6, [sp, #0]
 80018a2:	462b      	mov	r3, r5
 80018a4:	4622      	mov	r2, r4
 80018a6:	6839      	ldr	r1, [r7, #0]
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f000 f9cf 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 80018ae:	4602      	mov	r2, r0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	635a      	str	r2, [r3, #52]	; 0x34
		this->servo_htim->Instance->CCR3 = 0;
		this->servo_htim->Instance->CCR4 = 0;
		this->servo_htim->Instance->CCR5 = 0;
		this->servo_htim->Instance->CCR6 = 0;
	}
}
 80018b8:	e176      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_2) {
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d13f      	bne.n	8001942 <_ZN10ServoMotor17ServoRotateDegreeEl+0x11a>
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691c      	ldr	r4, [r3, #16]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d2:	3301      	adds	r3, #1
 80018d4:	ee07 3a90 	vmov	s15, r3
 80018d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018dc:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e4:	eeb0 0a67 	vmov.f32	s0, s15
 80018e8:	f7ff ff42 	bl	8001770 <_ZSt5roundf>
 80018ec:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 80018f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f4:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	3301      	adds	r3, #1
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800190a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 800190e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001912:	eeb0 0a67 	vmov.f32	s0, s15
 8001916:	f7ff ff1b 	bl	8001750 <_ZSt5floorf>
 800191a:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 800191e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001922:	ee17 3a90 	vmov	r3, s15
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	9600      	str	r6, [sp, #0]
 800192a:	462b      	mov	r3, r5
 800192c:	4622      	mov	r2, r4
 800192e:	6839      	ldr	r1, [r7, #0]
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f98b 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001936:	4602      	mov	r2, r0
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001940:	e132      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_3) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b08      	cmp	r3, #8
 8001948:	d13f      	bne.n	80019ca <_ZN10ServoMotor17ServoRotateDegreeEl+0x1a2>
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691c      	ldr	r4, [r3, #16]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	3301      	adds	r3, #1
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001964:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001968:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196c:	eeb0 0a67 	vmov.f32	s0, s15
 8001970:	f7ff fefe 	bl	8001770 <_ZSt5roundf>
 8001974:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 8001978:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800197c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001988:	3301      	adds	r3, #1
 800198a:	ee07 3a90 	vmov	s15, r3
 800198e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001992:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800199a:	eeb0 0a67 	vmov.f32	s0, s15
 800199e:	f7ff fed7 	bl	8001750 <_ZSt5floorf>
 80019a2:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 80019a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019aa:	ee17 3a90 	vmov	r3, s15
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	9600      	str	r6, [sp, #0]
 80019b2:	462b      	mov	r3, r5
 80019b4:	4622      	mov	r2, r4
 80019b6:	6839      	ldr	r1, [r7, #0]
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f947 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 80019be:	4602      	mov	r2, r0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80019c8:	e0ee      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_4) {
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b0c      	cmp	r3, #12
 80019d0:	d13f      	bne.n	8001a52 <_ZN10ServoMotor17ServoRotateDegreeEl+0x22a>
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691c      	ldr	r4, [r3, #16]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	3301      	adds	r3, #1
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ec:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 80019f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	f7ff feba 	bl	8001770 <_ZSt5roundf>
 80019fc:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 8001a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a04:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a10:	3301      	adds	r3, #1
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a1a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	f7ff fe93 	bl	8001750 <_ZSt5floorf>
 8001a2a:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 8001a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a32:	ee17 3a90 	vmov	r3, s15
 8001a36:	9301      	str	r3, [sp, #4]
 8001a38:	9600      	str	r6, [sp, #0]
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	4622      	mov	r2, r4
 8001a3e:	6839      	ldr	r1, [r7, #0]
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 f903 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001a46:	4602      	mov	r2, r0
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001a50:	e0aa      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d144      	bne.n	8001ae4 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2bc>
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691c      	ldr	r4, [r3, #16]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a74:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001a78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a80:	f7ff fe76 	bl	8001770 <_ZSt5roundf>
 8001a84:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001a88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a8c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a98:	3301      	adds	r3, #1
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	f7ff fe4f 	bl	8001750 <_ZSt5floorf>
 8001ab2:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001ab6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aba:	ee17 3a90 	vmov	r3, s15
 8001abe:	9301      	str	r3, [sp, #4]
 8001ac0:	9600      	str	r6, [sp, #0]
 8001ac2:	462b      	mov	r3, r5
 8001ac4:	4622      	mov	r2, r4
 8001ac6:	6839      	ldr	r1, [r7, #0]
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f8bf 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001ad8:	e066      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
 8001ada:	bf00      	nop
 8001adc:	3d4ccccd 	.word	0x3d4ccccd
 8001ae0:	3e19999a 	.word	0x3e19999a
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_6) {
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b14      	cmp	r3, #20
 8001aea:	d13f      	bne.n	8001b6c <_ZN10ServoMotor17ServoRotateDegreeEl+0x344>
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691c      	ldr	r4, [r3, #16]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	3301      	adds	r3, #1
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b06:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b12:	f7ff fe2d 	bl	8001770 <_ZSt5roundf>
 8001b16:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1e:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b34:	ed1f 7a16 	vldr	s14, [pc, #-88]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b40:	f7ff fe06 	bl	8001750 <_ZSt5floorf>
 8001b44:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001b48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b4c:	ee17 3a90 	vmov	r3, s15
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	9600      	str	r6, [sp, #0]
 8001b54:	462b      	mov	r3, r5
 8001b56:	4622      	mov	r2, r4
 8001b58:	6839      	ldr	r1, [r7, #0]
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f876 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001b60:	4602      	mov	r2, r0
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001b6a:	e01d      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
		this->servo_htim->Instance->CCR1 = 0;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2200      	movs	r2, #0
 8001b74:	635a      	str	r2, [r3, #52]	; 0x34
		this->servo_htim->Instance->CCR2 = 0;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	639a      	str	r2, [r3, #56]	; 0x38
		this->servo_htim->Instance->CCR3 = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	63da      	str	r2, [r3, #60]	; 0x3c
		this->servo_htim->Instance->CCR4 = 0;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2200      	movs	r2, #0
 8001b92:	641a      	str	r2, [r3, #64]	; 0x40
		this->servo_htim->Instance->CCR5 = 0;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	659a      	str	r2, [r3, #88]	; 0x58
		this->servo_htim->Instance->CCR6 = 0;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bb0 <_ZN10ServoMotor20setDegreeGripperOpenEl>:
void ServoMotor::setDegreeGripperOpen(int32_t _sdegopen) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
	this->sdegopen = _sdegopen;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	609a      	str	r2, [r3, #8]
	this->isSetDegreeGripperOpen = true;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	761a      	strb	r2, [r3, #24]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <_ZN10ServoMotor21setDegreeGripperCloseEl>:
void ServoMotor::setDegreeGripperClose(int32_t _sdegclose) {
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
 8001bda:	6039      	str	r1, [r7, #0]
	this->sdegclose = _sdegclose;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	60da      	str	r2, [r3, #12]
	this->isSetDegreeGripperClose = true;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	765a      	strb	r2, [r3, #25]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_ZN10ServoMotor12GripperCloseEv>:
void ServoMotor::GripperClose() {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	if (!this->isSetDegreeGripperClose)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	7e5b      	ldrb	r3, [r3, #25]
 8001c00:	f083 0301 	eor.w	r3, r3, #1
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <_ZN10ServoMotor12GripperCloseEv+0x24>
		return;
	this->ServoRotateDegree(this->sdegclose);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff fe09 	bl	8001828 <_ZN10ServoMotor17ServoRotateDegreeEl>
 8001c16:	e000      	b.n	8001c1a <_ZN10ServoMotor12GripperCloseEv+0x26>
		return;
 8001c18:	bf00      	nop
}
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <_ZN10ServoMotor11GripperOpenEv>:
void ServoMotor::GripperOpen() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	if (!this->isSetDegreeGripperOpen)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	7e1b      	ldrb	r3, [r3, #24]
 8001c2c:	f083 0301 	eor.w	r3, r3, #1
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <_ZN10ServoMotor11GripperOpenEv+0x24>
		return;
	this->ServoRotateDegree(this->sdegopen);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff fdf3 	bl	8001828 <_ZN10ServoMotor17ServoRotateDegreeEl>
 8001c42:	e000      	b.n	8001c46 <_ZN10ServoMotor11GripperOpenEv+0x26>
		return;
 8001c44:	bf00      	nop
}
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <_ZN10ServoMotor10GripperMapElllll>:
int32_t ServoMotor::GripperMap(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min,
		int32_t out_max) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	69f9      	ldr	r1, [r7, #28]
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	1a8a      	subs	r2, r1, r2
 8001c66:	fb03 f202 	mul.w	r2, r3, r2
 8001c6a:	6839      	ldr	r1, [r7, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	1acb      	subs	r3, r1, r3
 8001c70:	fb92 f2f3 	sdiv	r2, r2, r3
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	4413      	add	r3, r2
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c92:	eef0 7ae7 	vabs.f32	s15, s15
 8001c96:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>:
 *  Created on: Jan 29, 2022
 *      Author: SakuranohanaTH
 */
#include "Stepper.h"

Stepper::Stepper(TIM_HandleTypeDef *_stepper_htim, uint32_t _STEPPER_TIM_CHANNEL,
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	603b      	str	r3, [r7, #0]
		GPIO_TypeDef *_DIRPort, uint32_t _DIRPin) {
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x74>)
 8001cb6:	615a      	str	r2, [r3, #20]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8001cbc:	619a      	str	r2, [r3, #24]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cc4:	61da      	str	r2, [r3, #28]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4a15      	ldr	r2, [pc, #84]	; (8001d20 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x7c>)
 8001cca:	621a      	str	r2, [r3, #32]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cd2:	625a      	str	r2, [r3, #36]	; 0x24
	this->stepper_htim = _stepper_htim;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	601a      	str	r2, [r3, #0]
	this->STEPPER_TIM_CHANNEL = _STEPPER_TIM_CHANNEL;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	605a      	str	r2, [r3, #4]
	this->stepper_htim->Instance->PSC = _PSC_STEPPER_MOTOR - 1U;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	22c7      	movs	r2, #199	; 0xc7
 8001ce8:	629a      	str	r2, [r3, #40]	; 0x28
	this->minFrequency = 1.0f;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cf0:	615a      	str	r2, [r3, #20]
	this->maxFrequency = 20000.0f;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	4a09      	ldr	r2, [pc, #36]	; (8001d1c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8001cf6:	619a      	str	r2, [r3, #24]
	this->StepperSetFrequency(0.0f);
 8001cf8:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8001d24 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x80>
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 f82f 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	this->DIRPort = _DIRPort;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	609a      	str	r2, [r3, #8]
	this->DIRPin = _DIRPin;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	60da      	str	r2, [r3, #12]
}
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	41a00000 	.word	0x41a00000
 8001d1c:	469c4000 	.word	0x469c4000
 8001d20:	43480000 	.word	0x43480000
 8001d24:	00000000 	.word	0x00000000

08001d28 <_ZN7StepperD1Ev>:
Stepper::~Stepper() {
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
}
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_ZN7Stepper13StepperEnableEv>:
void Stepper::StepperEnable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4610      	mov	r0, r2
 8001d52:	f00a fdf7 	bl	800c944 <HAL_TIM_PWM_Start>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <_ZN7Stepper19StepperSetFrequencyEf>:
void Stepper::StepperDisable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
	HAL_TIM_PWM_Stop(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
}
void Stepper::StepperSetFrequency(float _frequency) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	ed2d 8b02 	vpush	{d8}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	ed87 0a00 	vstr	s0, [r7]
	this->frequency = _frequency ;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	611a      	str	r2, [r3, #16]

	float f;
	if (fabs(this->frequency) <= this->minFrequency)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d80:	f7ff ff80 	bl	8001c84 <_ZSt4fabsf>
 8001d84:	eeb0 7a40 	vmov.f32	s14, s0
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	bf94      	ite	ls
 8001d98:	2301      	movls	r3, #1
 8001d9a:	2300      	movhi	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <_ZN7Stepper19StepperSetFrequencyEf+0x4a>
		f = this->minFrequency;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	e01b      	b.n	8001de2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else if (fabs(this->frequency) >= this->maxFrequency)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	edd3 7a04 	vldr	s15, [r3, #16]
 8001db0:	eeb0 0a67 	vmov.f32	s0, s15
 8001db4:	f7ff ff66 	bl	8001c84 <_ZSt4fabsf>
 8001db8:	eeb0 7a40 	vmov.f32	s14, s0
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	bfac      	ite	ge
 8001dcc:	2301      	movge	r3, #1
 8001dce:	2300      	movlt	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <_ZN7Stepper19StepperSetFrequencyEf+0x7e>
		f = this->maxFrequency;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e001      	b.n	8001de2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else
		f = _frequency;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	60fb      	str	r3, [r7, #12]

	if (this->frequency >= 0.001f) {
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de8:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002084 <_ZN7Stepper19StepperSetFrequencyEf+0x324>
 8001dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	f2c0 80db 	blt.w	8001fae <_ZN7Stepper19StepperSetFrequencyEf+0x24e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_SET);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6898      	ldr	r0, [r3, #8]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	2201      	movs	r2, #1
 8001e04:	4619      	mov	r1, r3
 8001e06:	f007 ff8d 	bl	8009d24 <HAL_GPIO_WritePin>
		this->stepper_htim->Instance->ARR = round(
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * (f))) - 1U);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	3301      	adds	r3, #1
 8001e14:	ee07 3a90 	vmov	s15, r3
 8001e18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e24:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002088 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 8001e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8001e2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e34:	eeb0 0a67 	vmov.f32	s0, s15
 8001e38:	f7ff fc9a 	bl	8001770 <_ZSt5roundf>
 8001e3c:	eef0 7a40 	vmov.f32	s15, s0
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e4a:	ee17 2a90 	vmov	r2, s15
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d113      	bne.n	8001e80 <_ZN7Stepper19StepperSetFrequencyEf+0x120>
			this->stepper_htim->Instance->CCR1 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8001e62:	085b      	lsrs	r3, r3, #1
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 fa5b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001e6a:	eeb0 7b40 	vmov.f64	d7, d0
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e78:	ee17 2a90 	vmov	r2, s15
 8001e7c:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR4 = 0;
			this->stepper_htim->Instance->CCR5 = 0;
			this->stepper_htim->Instance->CCR6 = 0;
		}
	}
}
 8001e7e:	e1e0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d113      	bne.n	8001eb0 <_ZN7Stepper19StepperSetFrequencyEf+0x150>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8001e92:	085b      	lsrs	r3, r3, #1
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 fa43 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001e9a:	eeb0 7b40 	vmov.f64	d7, d0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ea8:	ee17 2a90 	vmov	r2, s15
 8001eac:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001eae:	e1c8      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d113      	bne.n	8001ee0 <_ZN7Stepper19StepperSetFrequencyEf+0x180>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 8001ec2:	085b      	lsrs	r3, r3, #1
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fa2b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001eca:	eeb0 7b40 	vmov.f64	d7, d0
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ed8:	ee17 2a90 	vmov	r2, s15
 8001edc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001ede:	e1b0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b0c      	cmp	r3, #12
 8001ee6:	d113      	bne.n	8001f10 <_ZN7Stepper19StepperSetFrequencyEf+0x1b0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 fa13 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001efa:	eeb0 7b40 	vmov.f64	d7, d0
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f08:	ee17 2a90 	vmov	r2, s15
 8001f0c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001f0e:	e198      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b10      	cmp	r3, #16
 8001f16:	d113      	bne.n	8001f40 <_ZN7Stepper19StepperSetFrequencyEf+0x1e0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 f9fb 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001f2a:	eeb0 7b40 	vmov.f64	d7, d0
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f38:	ee17 2a90 	vmov	r2, s15
 8001f3c:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001f3e:	e180      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b14      	cmp	r3, #20
 8001f46:	d113      	bne.n	8001f70 <_ZN7Stepper19StepperSetFrequencyEf+0x210>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8001f52:	085b      	lsrs	r3, r3, #1
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 f9e3 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001f5a:	eeb0 7b40 	vmov.f64	d7, d0
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f68:	ee17 2a90 	vmov	r2, s15
 8001f6c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001f6e:	e168      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2200      	movs	r2, #0
 8001f78:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2200      	movs	r2, #0
 8001f96:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001fac:	e149      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
	} else if (this->frequency <= -0.001f) {
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fb4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800208c <_ZN7Stepper19StepperSetFrequencyEf+0x32c>
 8001fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc0:	f200 80e5 	bhi.w	800218e <_ZN7Stepper19StepperSetFrequencyEf+0x42e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_RESET);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6898      	ldr	r0, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f007 fea7 	bl	8009d24 <HAL_GPIO_WritePin>
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * fabs(f))) - 1U);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fde:	3301      	adds	r3, #1
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001fe8:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fec:	f7ff fe4a 	bl	8001c84 <_ZSt4fabsf>
 8001ff0:	eef0 7a40 	vmov.f32	s15, s0
 8001ff4:	ee28 7a27 	vmul.f32	s14, s16, s15
 8001ff8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002088 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 8001ffc:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8002000:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002004:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002008:	eeb0 0a67 	vmov.f32	s0, s15
 800200c:	f7ff fbb0 	bl	8001770 <_ZSt5roundf>
 8002010:	eef0 7a40 	vmov.f32	s15, s0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800201e:	ee17 2a90 	vmov	r2, s15
 8002022:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d113      	bne.n	8002054 <_ZN7Stepper19StepperSetFrequencyEf+0x2f4>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002034:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8002036:	085b      	lsrs	r3, r3, #1
 8002038:	4618      	mov	r0, r3
 800203a:	f000 f971 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800203e:	eeb0 7b40 	vmov.f64	d7, d0
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800204c:	ee17 2a90 	vmov	r2, s15
 8002050:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002052:	e0f6      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b04      	cmp	r3, #4
 800205a:	d119      	bne.n	8002090 <_ZN7Stepper19StepperSetFrequencyEf+0x330>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8002066:	085b      	lsrs	r3, r3, #1
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f959 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800206e:	eeb0 7b40 	vmov.f64	d7, d0
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800207c:	ee17 2a90 	vmov	r2, s15
 8002080:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002082:	e0de      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
 8002084:	3a83126f 	.word	0x3a83126f
 8002088:	4d64e1c0 	.word	0x4d64e1c0
 800208c:	ba83126f 	.word	0xba83126f
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b08      	cmp	r3, #8
 8002096:	d113      	bne.n	80020c0 <_ZN7Stepper19StepperSetFrequencyEf+0x360>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 f93b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80020aa:	eeb0 7b40 	vmov.f64	d7, d0
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020b8:	ee17 2a90 	vmov	r2, s15
 80020bc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020be:	e0c0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b0c      	cmp	r3, #12
 80020c6:	d113      	bne.n	80020f0 <_ZN7Stepper19StepperSetFrequencyEf+0x390>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 80020d2:	085b      	lsrs	r3, r3, #1
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f923 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80020da:	eeb0 7b40 	vmov.f64	d7, d0
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020e8:	ee17 2a90 	vmov	r2, s15
 80020ec:	641a      	str	r2, [r3, #64]	; 0x40
}
 80020ee:	e0a8      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b10      	cmp	r3, #16
 80020f6:	d113      	bne.n	8002120 <_ZN7Stepper19StepperSetFrequencyEf+0x3c0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	4618      	mov	r0, r3
 8002106:	f000 f90b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800210a:	eeb0 7b40 	vmov.f64	d7, d0
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002118:	ee17 2a90 	vmov	r2, s15
 800211c:	659a      	str	r2, [r3, #88]	; 0x58
}
 800211e:	e090      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b14      	cmp	r3, #20
 8002126:	d113      	bne.n	8002150 <_ZN7Stepper19StepperSetFrequencyEf+0x3f0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8002132:	085b      	lsrs	r3, r3, #1
 8002134:	4618      	mov	r0, r3
 8002136:	f000 f8f3 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800213a:	eeb0 7b40 	vmov.f64	d7, d0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002148:	ee17 2a90 	vmov	r2, s15
 800214c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800214e:	e078      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2200      	movs	r2, #0
 8002158:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2200      	movs	r2, #0
 8002162:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2200      	movs	r2, #0
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2200      	movs	r2, #0
 8002176:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2200      	movs	r2, #0
 8002180:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2200      	movs	r2, #0
 800218a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800218c:	e059      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d105      	bne.n	80021a2 <_ZN7Stepper19StepperSetFrequencyEf+0x442>
			this->stepper_htim->Instance->CCR1 = 0;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2200      	movs	r2, #0
 800219e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021a0:	e04f      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d105      	bne.n	80021b6 <_ZN7Stepper19StepperSetFrequencyEf+0x456>
			this->stepper_htim->Instance->CCR2 = 0;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2200      	movs	r2, #0
 80021b2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80021b4:	e045      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d105      	bne.n	80021ca <_ZN7Stepper19StepperSetFrequencyEf+0x46a>
			this->stepper_htim->Instance->CCR3 = 0;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80021c8:	e03b      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b0c      	cmp	r3, #12
 80021d0:	d105      	bne.n	80021de <_ZN7Stepper19StepperSetFrequencyEf+0x47e>
			this->stepper_htim->Instance->CCR4 = 0;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	641a      	str	r2, [r3, #64]	; 0x40
}
 80021dc:	e031      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b10      	cmp	r3, #16
 80021e4:	d105      	bne.n	80021f2 <_ZN7Stepper19StepperSetFrequencyEf+0x492>
			this->stepper_htim->Instance->CCR5 = 0;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2200      	movs	r2, #0
 80021ee:	659a      	str	r2, [r3, #88]	; 0x58
}
 80021f0:	e027      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b14      	cmp	r3, #20
 80021f8:	d105      	bne.n	8002206 <_ZN7Stepper19StepperSetFrequencyEf+0x4a6>
			this->stepper_htim->Instance->CCR6 = 0;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2200      	movs	r2, #0
 8002202:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002204:	e01d      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2200      	movs	r2, #0
 800220e:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2200      	movs	r2, #0
 8002218:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2200      	movs	r2, #0
 8002222:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2200      	movs	r2, #0
 800222c:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2200      	movs	r2, #0
 8002236:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2200      	movs	r2, #0
 8002240:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	ecbd 8b02 	vpop	{d8}
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop

08002250 <_ZN7Stepper15StepperSetRatioEf>:
void Stepper::StepperSetMaxFrequency(float _maxFrequency) {
	this->maxFrequency = fabs((float) _maxFrequency);
}
void Stepper::StepperSetRatio(float _ratio) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	ed87 0a00 	vstr	s0, [r7]
	this->ratio = fabs(_ratio);
 800225c:	ed97 0a00 	vldr	s0, [r7]
 8002260:	f7ff fd10 	bl	8001c84 <_ZSt4fabsf>
 8002264:	eef0 7a40 	vmov.f32	s15, s0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    fabs(_Tp __x)
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
    { return __builtin_fabs(__x); }
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800228a:	eeb0 0b47 	vmov.f64	d0, d7
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <_ZN7Stepper19StepperSetMicrostepEh>:
void Stepper::StepperSetMicrostep(uint8_t _microstep) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	70fb      	strb	r3, [r7, #3]
	this->microStep = fabs(_microstep);
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ffe5 	bl	8002276 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80022ac:	eeb0 7b40 	vmov.f64	d7, d0
 80022b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	0000      	movs	r0, r0
 80022c4:	0000      	movs	r0, r0
	...

080022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>:
		this->StepperSetFrequency(
				(float) (_speed * this->microStep * this->ratio * this->SPR * 1
						/ (2.0f * PI)));
//	}
}
void Stepper::StepperOpenLoopSpeedM(float _speed_m) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	ed87 0a00 	vstr	s0, [r7]
//	if (_speed > -0.07853981634f && _speed < 0.07853981634f) { // upper than abs(-20Hz) and lower than 20Hz
//		this->StepperSetFrequency(0.0f);
//	} else {
		this->StepperSetFrequency(
				(float) (_speed_m * this->microStep * this->ratio * this->SPR * 1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	ed93 7a07 	vldr	s14, [r3, #28]
 80022da:	edd7 7a00 	vldr	s15, [r7]
 80022de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80022e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80022f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
						/ (2.0f * PI * 1000.0f)));
 80022fa:	ed9f 5b07 	vldr	d5, [pc, #28]	; 8002318 <_ZN7Stepper21StepperOpenLoopSpeedMEf+0x50>
 80022fe:	ee86 7b05 	vdiv.f64	d7, d6, d5
		this->StepperSetFrequency(
 8002302:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002306:	eeb0 0a67 	vmov.f32	s0, s15
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7ff fd28 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
//	}
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	704a95d1 	.word	0x704a95d1
 800231c:	40b88b2f 	.word	0x40b88b2f

08002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	ee07 3a90 	vmov	s15, r3
 800232e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002332:	eeb0 0b47 	vmov.f64	d0, d7
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002344:	4b13      	ldr	r3, [pc, #76]	; (8002394 <MX_CRC_Init+0x54>)
 8002346:	4a14      	ldr	r2, [pc, #80]	; (8002398 <MX_CRC_Init+0x58>)
 8002348:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 800234a:	4b12      	ldr	r3, [pc, #72]	; (8002394 <MX_CRC_Init+0x54>)
 800234c:	2201      	movs	r2, #1
 800234e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8002350:	4b10      	ldr	r3, [pc, #64]	; (8002394 <MX_CRC_Init+0x54>)
 8002352:	2201      	movs	r2, #1
 8002354:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 32773;
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <MX_CRC_Init+0x54>)
 8002358:	f248 0205 	movw	r2, #32773	; 0x8005
 800235c:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <MX_CRC_Init+0x54>)
 8002360:	2208      	movs	r2, #8
 8002362:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xFFFF;
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <MX_CRC_Init+0x54>)
 8002366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800236a:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <MX_CRC_Init+0x54>)
 800236e:	2220      	movs	r2, #32
 8002370:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <MX_CRC_Init+0x54>)
 8002374:	2280      	movs	r2, #128	; 0x80
 8002376:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <MX_CRC_Init+0x54>)
 800237a:	2201      	movs	r2, #1
 800237c:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800237e:	4805      	ldr	r0, [pc, #20]	; (8002394 <MX_CRC_Init+0x54>)
 8002380:	f004 fae6 	bl	8006950 <HAL_CRC_Init>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_CRC_Init+0x4e>
  {
    Error_Handler();
 800238a:	f002 fa03 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	24000424 	.word	0x24000424
 8002398:	58024c00 	.word	0x58024c00

0800239c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <HAL_CRC_MspInit+0x3c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d10e      	bne.n	80023cc <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80023ae:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023b4:	4a09      	ldr	r2, [pc, #36]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80023ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023be:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	58024c00 	.word	0x58024c00
 80023dc:	58024400 	.word	0x58024400

080023e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023e6:	4b25      	ldr	r3, [pc, #148]	; (800247c <MX_DMA_Init+0x9c>)
 80023e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023ec:	4a23      	ldr	r2, [pc, #140]	; (800247c <MX_DMA_Init+0x9c>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80023f6:	4b21      	ldr	r3, [pc, #132]	; (800247c <MX_DMA_Init+0x9c>)
 80023f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002404:	2200      	movs	r2, #0
 8002406:	2100      	movs	r1, #0
 8002408:	200b      	movs	r0, #11
 800240a:	f004 fa60 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800240e:	200b      	movs	r0, #11
 8002410:	f004 fa77 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	200c      	movs	r0, #12
 800241a:	f004 fa58 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800241e:	200c      	movs	r0, #12
 8002420:	f004 fa6f 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002424:	2200      	movs	r2, #0
 8002426:	2100      	movs	r1, #0
 8002428:	200d      	movs	r0, #13
 800242a:	f004 fa50 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800242e:	200d      	movs	r0, #13
 8002430:	f004 fa67 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	200e      	movs	r0, #14
 800243a:	f004 fa48 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800243e:	200e      	movs	r0, #14
 8002440:	f004 fa5f 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	2100      	movs	r1, #0
 8002448:	200f      	movs	r0, #15
 800244a:	f004 fa40 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800244e:	200f      	movs	r0, #15
 8002450:	f004 fa57 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	2100      	movs	r1, #0
 8002458:	2010      	movs	r0, #16
 800245a:	f004 fa38 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800245e:	2010      	movs	r0, #16
 8002460:	f004 fa4f 	bl	8006902 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	2011      	movs	r0, #17
 800246a:	f004 fa30 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800246e:	2011      	movs	r0, #17
 8002470:	f004 fa47 	bl	8006902 <HAL_NVIC_EnableIRQ>

}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	58024400 	.word	0x58024400

08002480 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	; 0x30
 8002484:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002486:	f107 031c 	add.w	r3, r7, #28
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002496:	4b87      	ldr	r3, [pc, #540]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800249c:	4a85      	ldr	r2, [pc, #532]	; (80026b4 <MX_GPIO_Init+0x234>)
 800249e:	f043 0310 	orr.w	r3, r3, #16
 80024a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024a6:	4b83      	ldr	r3, [pc, #524]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ac:	f003 0310 	and.w	r3, r3, #16
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b4:	4b7f      	ldr	r3, [pc, #508]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ba:	4a7e      	ldr	r2, [pc, #504]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024c4:	4b7b      	ldr	r3, [pc, #492]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ca:	f003 0304 	and.w	r3, r3, #4
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024d2:	4b78      	ldr	r3, [pc, #480]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024d8:	4a76      	ldr	r2, [pc, #472]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024e2:	4b74      	ldr	r3, [pc, #464]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	4b70      	ldr	r3, [pc, #448]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024f6:	4a6f      	ldr	r2, [pc, #444]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002500:	4b6c      	ldr	r3, [pc, #432]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800250e:	4b69      	ldr	r3, [pc, #420]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002514:	4a67      	ldr	r2, [pc, #412]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002516:	f043 0302 	orr.w	r3, r3, #2
 800251a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800251e:	4b65      	ldr	r3, [pc, #404]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800252c:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <MX_GPIO_Init+0x234>)
 800252e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002532:	4a60      	ldr	r2, [pc, #384]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002534:	f043 0308 	orr.w	r3, r3, #8
 8002538:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800253c:	4b5d      	ldr	r3, [pc, #372]	; (80026b4 <MX_GPIO_Init+0x234>)
 800253e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254a:	4b5a      	ldr	r3, [pc, #360]	; (80026b4 <MX_GPIO_Init+0x234>)
 800254c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002550:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002556:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800255a:	4b56      	ldr	r3, [pc, #344]	; (80026b4 <MX_GPIO_Init+0x234>)
 800255c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002564:	603b      	str	r3, [r7, #0]
 8002566:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8002568:	2200      	movs	r2, #0
 800256a:	f644 2121 	movw	r1, #18977	; 0x4a21
 800256e:	4852      	ldr	r0, [pc, #328]	; (80026b8 <MX_GPIO_Init+0x238>)
 8002570:	f007 fbd8 	bl	8009d24 <HAL_GPIO_WritePin>
                          |DIR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_1_Pin|DIR_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002574:	2200      	movs	r2, #0
 8002576:	f24c 0102 	movw	r1, #49154	; 0xc002
 800257a:	4850      	ldr	r0, [pc, #320]	; (80026bc <MX_GPIO_Init+0x23c>)
 800257c:	f007 fbd2 	bl	8009d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8002580:	2200      	movs	r2, #0
 8002582:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002586:	484e      	ldr	r0, [pc, #312]	; (80026c0 <MX_GPIO_Init+0x240>)
 8002588:	f007 fbcc 	bl	8009d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800258c:	2200      	movs	r2, #0
 800258e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002592:	484c      	ldr	r0, [pc, #304]	; (80026c4 <MX_GPIO_Init+0x244>)
 8002594:	f007 fbc6 	bl	8009d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART4_DE_GPIO_Port, UART4_DE_Pin, GPIO_PIN_RESET);
 8002598:	2200      	movs	r2, #0
 800259a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800259e:	484a      	ldr	r0, [pc, #296]	; (80026c8 <MX_GPIO_Init+0x248>)
 80025a0:	f007 fbc0 	bl	8009d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 80025a4:	f644 2321 	movw	r3, #18977	; 0x4a21
 80025a8:	61fb      	str	r3, [r7, #28]
                          |DIR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025aa:	2301      	movs	r3, #1
 80025ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b2:	2300      	movs	r3, #0
 80025b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b6:	f107 031c 	add.w	r3, r7, #28
 80025ba:	4619      	mov	r1, r3
 80025bc:	483e      	ldr	r0, [pc, #248]	; (80026b8 <MX_GPIO_Init+0x238>)
 80025be:	f007 fa01 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LM2_Pin|LM1_Pin|LM_Z_BOTTOM_Pin;
 80025c2:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 80025c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025d2:	f107 031c 	add.w	r3, r7, #28
 80025d6:	4619      	mov	r1, r3
 80025d8:	4838      	ldr	r0, [pc, #224]	; (80026bc <MX_GPIO_Init+0x23c>)
 80025da:	f007 f9f3 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIR_1_Pin|DIR_5_Pin|LD2_Pin;
 80025de:	f24c 0302 	movw	r3, #49154	; 0xc002
 80025e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e4:	2301      	movs	r3, #1
 80025e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2300      	movs	r3, #0
 80025ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f0:	f107 031c 	add.w	r3, r7, #28
 80025f4:	4619      	mov	r1, r3
 80025f6:	4831      	ldr	r0, [pc, #196]	; (80026bc <MX_GPIO_Init+0x23c>)
 80025f8:	f007 f9e4 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80025fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002602:	2301      	movs	r3, #1
 8002604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800260e:	f107 031c 	add.w	r3, r7, #28
 8002612:	4619      	mov	r1, r3
 8002614:	482a      	ldr	r0, [pc, #168]	; (80026c0 <MX_GPIO_Init+0x240>)
 8002616:	f007 f9d5 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800261a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800261e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002620:	2301      	movs	r3, #1
 8002622:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800262c:	f107 031c 	add.w	r3, r7, #28
 8002630:	4619      	mov	r1, r3
 8002632:	4824      	ldr	r0, [pc, #144]	; (80026c4 <MX_GPIO_Init+0x244>)
 8002634:	f007 f9c6 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UART4_DE_Pin;
 8002638:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800263c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263e:	2301      	movs	r3, #1
 8002640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UART4_DE_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	481d      	ldr	r0, [pc, #116]	; (80026c8 <MX_GPIO_Init+0x248>)
 8002652:	f007 f9b7 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LM_Z_TOP_Pin;
 8002656:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800265a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800265c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LM_Z_TOP_GPIO_Port, &GPIO_InitStruct);
 8002666:	f107 031c 	add.w	r3, r7, #28
 800266a:	4619      	mov	r1, r3
 800266c:	4817      	ldr	r0, [pc, #92]	; (80026cc <MX_GPIO_Init+0x24c>)
 800266e:	f007 f9a9 	bl	80099c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LM_LED_Pin|LM_SERVO_Pin;
 8002672:	23c0      	movs	r3, #192	; 0xc0
 8002674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002676:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800267a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4619      	mov	r1, r3
 8002686:	480c      	ldr	r0, [pc, #48]	; (80026b8 <MX_GPIO_Init+0x238>)
 8002688:	f007 f99c 	bl	80099c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800268c:	2200      	movs	r2, #0
 800268e:	2100      	movs	r1, #0
 8002690:	2017      	movs	r0, #23
 8002692:	f004 f91c 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002696:	2017      	movs	r0, #23
 8002698:	f004 f933 	bl	8006902 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800269c:	2200      	movs	r2, #0
 800269e:	2100      	movs	r1, #0
 80026a0:	2028      	movs	r0, #40	; 0x28
 80026a2:	f004 f914 	bl	80068ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026a6:	2028      	movs	r0, #40	; 0x28
 80026a8:	f004 f92b 	bl	8006902 <HAL_NVIC_EnableIRQ>

}
 80026ac:	bf00      	nop
 80026ae:	3730      	adds	r7, #48	; 0x30
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	58024400 	.word	0x58024400
 80026b8:	58020400 	.word	0x58020400
 80026bc:	58021000 	.word	0x58021000
 80026c0:	58020c00 	.word	0x58020c00
 80026c4:	58020800 	.word	0x58020800
 80026c8:	58020000 	.word	0x58020000
 80026cc:	58021800 	.word	0x58021800

080026d0 <_Z12Insert_queueii>:

volatile float Robot_X, Robot_Y, Robot_Z, Robot_Yaw;
volatile float Planning_q1, Planning_q2, Planning_q3, Planning_q4;

bool Insert_queue(int value, int gripper_value)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
    if (bot == LIMIT - 1)
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <_Z12Insert_queueii+0x6c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b13      	cmp	r3, #19
 80026e0:	bf0c      	ite	eq
 80026e2:	2301      	moveq	r3, #1
 80026e4:	2300      	movne	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <_Z12Insert_queueii+0x20>
    {
        return false;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e01e      	b.n	800272e <_Z12Insert_queueii+0x5e>
    }
    else
    {
        if (first == - 1)
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <_Z12Insert_queueii+0x70>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <_Z12Insert_queueii+0x3a>
        {
            first = 0;
 8002704:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <_Z12Insert_queueii+0x70>)
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
        }
		bot++;
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <_Z12Insert_queueii+0x6c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3301      	adds	r3, #1
 8002710:	4a0a      	ldr	r2, [pc, #40]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002712:	6013      	str	r3, [r2, #0]
		queue[bot] = value;
 8002714:	4b09      	ldr	r3, [pc, #36]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	490a      	ldr	r1, [pc, #40]	; (8002744 <_Z12Insert_queueii+0x74>)
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		Gripper_State[bot] = gripper_value;
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4908      	ldr	r1, [pc, #32]	; (8002748 <_Z12Insert_queueii+0x78>)
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		return true;
 800272c:	2301      	movs	r3, #1
    }
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	24000004 	.word	0x24000004
 8002740:	24000000 	.word	0x24000000
 8002744:	24000b28 	.word	0x24000b28
 8002748:	24000b78 	.word	0x24000b78

0800274c <_Z10Call_queuev>:

int Call_queue()
    {
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
    int output;
    if (first == - 1 || first > bot)
 8002752:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <_Z10Call_queuev+0x94>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800275a:	d005      	beq.n	8002768 <_Z10Call_queuev+0x1c>
 800275c:	4b20      	ldr	r3, [pc, #128]	; (80027e0 <_Z10Call_queuev+0x94>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4b20      	ldr	r3, [pc, #128]	; (80027e4 <_Z10Call_queuev+0x98>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	dd01      	ble.n	800276c <_Z10Call_queuev+0x20>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <_Z10Call_queuev+0x22>
 800276c:	2300      	movs	r3, #0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d026      	beq.n	80027c0 <_Z10Call_queuev+0x74>
    {
        printf("Don't have stack in queue \n");
 8002772:	481d      	ldr	r0, [pc, #116]	; (80027e8 <_Z10Call_queuev+0x9c>)
 8002774:	f00f fc2c 	bl	8011fd0 <puts>
        for (int num = 0; num <= bot+1; num++)
 8002778:	2300      	movs	r3, #0
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	4b19      	ldr	r3, [pc, #100]	; (80027e4 <_Z10Call_queuev+0x98>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	3301      	adds	r3, #1
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	bfd4      	ite	le
 8002788:	2301      	movle	r3, #1
 800278a:	2300      	movgt	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d008      	beq.n	80027a4 <_Z10Call_queuev+0x58>
        {
        	queue[num] = 0;
 8002792:	4a16      	ldr	r2, [pc, #88]	; (80027ec <_Z10Call_queuev+0xa0>)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2100      	movs	r1, #0
 8002798:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int num = 0; num <= bot+1; num++)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	603b      	str	r3, [r7, #0]
 80027a2:	e7eb      	b.n	800277c <_Z10Call_queuev+0x30>
        }
        first = -1;
 80027a4:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027aa:	601a      	str	r2, [r3, #0]
        bot = -1;
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <_Z10Call_queuev+0x98>)
 80027ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027b2:	601a      	str	r2, [r3, #0]
        printf("Clear queue \n");
 80027b4:	480e      	ldr	r0, [pc, #56]	; (80027f0 <_Z10Call_queuev+0xa4>)
 80027b6:	f00f fc0b 	bl	8011fd0 <puts>
        output = 255;
 80027ba:	23ff      	movs	r3, #255	; 0xff
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	e00a      	b.n	80027d6 <_Z10Call_queuev+0x8a>
    }
    else
    {
    	output = queue[first];
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a09      	ldr	r2, [pc, #36]	; (80027ec <_Z10Call_queuev+0xa0>)
 80027c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ca:	607b      	str	r3, [r7, #4]
        first++;
 80027cc:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	4a03      	ldr	r2, [pc, #12]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027d4:	6013      	str	r3, [r2, #0]
    }
    return output;
 80027d6:	687b      	ldr	r3, [r7, #4]

}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	24000000 	.word	0x24000000
 80027e4:	24000004 	.word	0x24000004
 80027e8:	08014050 	.word	0x08014050
 80027ec:	24000b28 	.word	0x24000b28
 80027f0:	0801406c 	.word	0x0801406c

080027f4 <_Z6fcb_IKffff>:
	Robot_Yaw = (J_q1 + J_q3 + J_q4)/1000.0;

}

void fcb_IK(float gripper_linear_x, float gripper_linear_y, float gripper_linear_z, float gripper_angular_yaw)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b092      	sub	sp, #72	; 0x48
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80027fe:	edc7 0a02 	vstr	s1, [r7, #8]
 8002802:	ed87 1a01 	vstr	s2, [r7, #4]
 8002806:	edc7 1a00 	vstr	s3, [r7]
	float x = gripper_linear_x/1000.0;
 800280a:	ed97 7a03 	vldr	s14, [r7, #12]
 800280e:	eddf 6a78 	vldr	s13, [pc, #480]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002812:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002816:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	float y = gripper_linear_y/1000.0;
 800281a:	ed97 7a02 	vldr	s14, [r7, #8]
 800281e:	eddf 6a74 	vldr	s13, [pc, #464]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002826:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	float z = gripper_linear_z/1000.0;
 800282a:	ed97 7a01 	vldr	s14, [r7, #4]
 800282e:	eddf 6a70 	vldr	s13, [pc, #448]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002836:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float yaw = gripper_angular_yaw/1000.0;
 800283a:	ed97 7a00 	vldr	s14, [r7]
 800283e:	eddf 6a6c 	vldr	s13, [pc, #432]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002846:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	static float L12 = 0.38325;
	static float H1 = 0.125;
	static float H3 = 0.065;
	static float H4 = 0.190;

	float C3 = ((x*x)+(y*y)-(L12*L12)-(L3*L3)) / (2*L12*L3);
 800284a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800284e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002852:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002856:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800285a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800285e:	4b65      	ldr	r3, [pc, #404]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002860:	edd3 6a00 	vldr	s13, [r3]
 8002864:	4b63      	ldr	r3, [pc, #396]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002866:	edd3 7a00 	vldr	s15, [r3]
 800286a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800286e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002872:	4b61      	ldr	r3, [pc, #388]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 8002874:	edd3 6a00 	vldr	s13, [r3]
 8002878:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 800287a:	edd3 7a00 	vldr	s15, [r3]
 800287e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002882:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002886:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002890:	4b59      	ldr	r3, [pc, #356]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800289e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float S3 = -1.0 * sqrt(1-(C3*C3));
 80028a2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80028a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80028aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b2:	eeb0 0a67 	vmov.f32	s0, s15
 80028b6:	f7fe f842 	bl	800093e <_ZSt4sqrtf>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028c2:	eeb1 7b47 	vneg.f64	d7, d7
 80028c6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028ca:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float q3 = atan2(S3,C3);
 80028ce:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 80028d2:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 80028d6:	f7fe f81e 	bl	8000916 <_ZSt5atan2ff>
 80028da:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

	float L3S3 = L3*S3;
 80028de:	4b46      	ldr	r3, [pc, #280]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 80028e0:	edd3 7a00 	vldr	s15, [r3]
 80028e4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80028e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ec:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float L123C3 = L12 + (L3*C3);
 80028f0:	4b41      	ldr	r3, [pc, #260]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 80028f2:	ed93 7a00 	vldr	s14, [r3]
 80028f6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80028fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fe:	4b3d      	ldr	r3, [pc, #244]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002900:	edd3 7a00 	vldr	s15, [r3]
 8002904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002908:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float S1 = (-L3S3*x) + (L123C3*y);
 800290c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002910:	eeb1 7a67 	vneg.f32	s14, s15
 8002914:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002918:	ee27 7a27 	vmul.f32	s14, s14, s15
 800291c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002920:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292c:	edc7 7a08 	vstr	s15, [r7, #32]
	float C1 = (L3S3*y) + (L123C3*x);
 8002930:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002934:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002938:	ee27 7a27 	vmul.f32	s14, s14, s15
 800293c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002940:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800294c:	edc7 7a07 	vstr	s15, [r7, #28]
	float q1 = atan2(S1,C1);
 8002950:	edd7 0a07 	vldr	s1, [r7, #28]
 8002954:	ed97 0a08 	vldr	s0, [r7, #32]
 8002958:	f7fd ffdd 	bl	8000916 <_ZSt5atan2ff>
 800295c:	ed87 0a06 	vstr	s0, [r7, #24]
	float q4 = yaw - q1 - q3;
 8002960:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002964:	edd7 7a06 	vldr	s15, [r7, #24]
 8002968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800296c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002974:	edc7 7a05 	vstr	s15, [r7, #20]
	float q2 = z + H4 - H3 - H1;
 8002978:	4b20      	ldr	r3, [pc, #128]	; (80029fc <_Z6fcb_IKffff+0x208>)
 800297a:	ed93 7a00 	vldr	s14, [r3]
 800297e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002982:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002986:	4b1e      	ldr	r3, [pc, #120]	; (8002a00 <_Z6fcb_IKffff+0x20c>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002990:	4b1c      	ldr	r3, [pc, #112]	; (8002a04 <_Z6fcb_IKffff+0x210>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	edc7 7a04 	vstr	s15, [r7, #16]
//	Planning_q1 = q1;
//	Planning_q2 = q2;
//	Planning_q3 = q3;
//	Planning_q4 = q4;

	Planning_q1 = q1*1000.0;
 800299e:	edd7 7a06 	vldr	s15, [r7, #24]
 80029a2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <_Z6fcb_IKffff+0x214>)
 80029ac:	edc3 7a00 	vstr	s15, [r3]
	Planning_q2 = q2*1000.0;
 80029b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80029b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <_Z6fcb_IKffff+0x218>)
 80029be:	edc3 7a00 	vstr	s15, [r3]
	Planning_q3 = q3*1000.0;
 80029c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80029c6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ce:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <_Z6fcb_IKffff+0x21c>)
 80029d0:	edc3 7a00 	vstr	s15, [r3]
	Planning_q4 = q4*1000.0;
 80029d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <_Z6fcb_IKffff+0x220>)
 80029e2:	edc3 7a00 	vstr	s15, [r3]

}
 80029e6:	bf00      	nop
 80029e8:	3748      	adds	r7, #72	; 0x48
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	447a0000 	.word	0x447a0000
 80029f4:	24000210 	.word	0x24000210
 80029f8:	2400020c 	.word	0x2400020c
 80029fc:	2400021c 	.word	0x2400021c
 8002a00:	24000218 	.word	0x24000218
 8002a04:	24000214 	.word	0x24000214
 8002a08:	24000bdc 	.word	0x24000bdc
 8002a0c:	24000be0 	.word	0x24000be0
 8002a10:	24000be4 	.word	0x24000be4
 8002a14:	24000be8 	.word	0x24000be8

08002a18 <_Z20Update_State_Machinev>:
float offset_x_new = 0;
float offset_y_new = 0;
int indexy;
float pos_x,pos_y;
void Update_State_Machine()
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	ed2d 8b02 	vpush	{d8}
 8002a1e:	af00      	add	r7, sp, #0

    switch (control_state)
 8002a20:	4bcd      	ldr	r3, [pc, #820]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	3b29      	subs	r3, #41	; 0x29
 8002a28:	2b0f      	cmp	r3, #15
 8002a2a:	f200 82e1 	bhi.w	8002ff0 <_Z20Update_State_Machinev+0x5d8>
 8002a2e:	a201      	add	r2, pc, #4	; (adr r2, 8002a34 <_Z20Update_State_Machinev+0x1c>)
 8002a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a34:	08002a75 	.word	0x08002a75
 8002a38:	08002c9b 	.word	0x08002c9b
 8002a3c:	08002ceb 	.word	0x08002ceb
 8002a40:	08002ff1 	.word	0x08002ff1
 8002a44:	08002ff1 	.word	0x08002ff1
 8002a48:	08002ff1 	.word	0x08002ff1
 8002a4c:	08002ff1 	.word	0x08002ff1
 8002a50:	08002ff1 	.word	0x08002ff1
 8002a54:	08002ff1 	.word	0x08002ff1
 8002a58:	08002ff1 	.word	0x08002ff1
 8002a5c:	08002fff 	.word	0x08002fff
 8002a60:	08002dc9 	.word	0x08002dc9
 8002a64:	08002fff 	.word	0x08002fff
 8002a68:	08002ec7 	.word	0x08002ec7
 8002a6c:	08002fff 	.word	0x08002fff
 8002a70:	08002f7d 	.word	0x08002f7d
    {
	case 41: // Update Trajectory
		indexy = Call_queue();
 8002a74:	f7ff fe6a 	bl	800274c <_Z10Call_queuev>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4ab8      	ldr	r2, [pc, #736]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002a7c:	6013      	str	r3, [r2, #0]
		if (indexy != 255)
 8002a7e:	4bb7      	ldr	r3, [pc, #732]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2bff      	cmp	r3, #255	; 0xff
 8002a84:	f000 8105 	beq.w	8002c92 <_Z20Update_State_Machinev+0x27a>
			{
				test_value_r = radias[indexy];
 8002a88:	4bb4      	ldr	r3, [pc, #720]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4ab4      	ldr	r2, [pc, #720]	; (8002d60 <_Z20Update_State_Machinev+0x348>)
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	edd3 7a00 	vldr	s15, [r3]
 8002a96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a9a:	ee17 2a90 	vmov	r2, s15
 8002a9e:	4bb1      	ldr	r3, [pc, #708]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002aa0:	601a      	str	r2, [r3, #0]
				test_value_theta = theta[indexy];
 8002aa2:	4bae      	ldr	r3, [pc, #696]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4ab0      	ldr	r2, [pc, #704]	; (8002d68 <_Z20Update_State_Machinev+0x350>)
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	edd3 7a00 	vldr	s15, [r3]
 8002ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ab4:	ee17 2a90 	vmov	r2, s15
 8002ab8:	4bac      	ldr	r3, [pc, #688]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002aba:	601a      	str	r2, [r3, #0]
				offset_x_new = ((0.16075 * (test_value_r*cos(test_value_theta/1000.0))) + 0.02289)/10.0 ;
 8002abc:	4ba9      	ldr	r3, [pc, #676]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	ee07 3a90 	vmov	s15, r3
 8002ac4:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002ac8:	4ba8      	ldr	r3, [pc, #672]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	ee07 3a90 	vmov	s15, r3
 8002ad0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002ad4:	ed9f 5b9a 	vldr	d5, [pc, #616]	; 8002d40 <_Z20Update_State_Machinev+0x328>
 8002ad8:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002adc:	eeb0 0b46 	vmov.f64	d0, d6
 8002ae0:	f00d fd42 	bl	8010568 <cos>
 8002ae4:	eeb0 7b40 	vmov.f64	d7, d0
 8002ae8:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002aec:	ed9f 6b96 	vldr	d6, [pc, #600]	; 8002d48 <_Z20Update_State_Machinev+0x330>
 8002af0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002af4:	ed9f 6b96 	vldr	d6, [pc, #600]	; 8002d50 <_Z20Update_State_Machinev+0x338>
 8002af8:	ee37 6b06 	vadd.f64	d6, d7, d6
 8002afc:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002b00:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b04:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b08:	4b99      	ldr	r3, [pc, #612]	; (8002d70 <_Z20Update_State_Machinev+0x358>)
 8002b0a:	edc3 7a00 	vstr	s15, [r3]
//				offset_y_new = ((0.29560 * (test_value_r*sin(test_value_theta/1000.0))) + 1.05911)/10.0 ;
				pos_x = (test_value_r*cos(test_value_theta/1000.0)) + offset_x + offset_x_new;
 8002b0e:	4b95      	ldr	r3, [pc, #596]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	ee07 3a90 	vmov	s15, r3
 8002b16:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002b1a:	4b94      	ldr	r3, [pc, #592]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b26:	ed9f 5b86 	vldr	d5, [pc, #536]	; 8002d40 <_Z20Update_State_Machinev+0x328>
 8002b2a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002b2e:	eeb0 0b46 	vmov.f64	d0, d6
 8002b32:	f00d fd19 	bl	8010568 <cos>
 8002b36:	eeb0 7b40 	vmov.f64	d7, d0
 8002b3a:	ee28 6b07 	vmul.f64	d6, d8, d7
 8002b3e:	4b8d      	ldr	r3, [pc, #564]	; (8002d74 <_Z20Update_State_Machinev+0x35c>)
 8002b40:	edd3 7a00 	vldr	s15, [r3]
 8002b44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b48:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b4c:	4b88      	ldr	r3, [pc, #544]	; (8002d70 <_Z20Update_State_Machinev+0x358>)
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b56:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b5e:	4b86      	ldr	r3, [pc, #536]	; (8002d78 <_Z20Update_State_Machinev+0x360>)
 8002b60:	edc3 7a00 	vstr	s15, [r3]
				pos_y = (test_value_r*sin(test_value_theta/1000.0)) + offset_y + offset_y_new;
 8002b64:	4b7f      	ldr	r3, [pc, #508]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	ee07 3a90 	vmov	s15, r3
 8002b6c:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002b70:	4b7e      	ldr	r3, [pc, #504]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	ee07 3a90 	vmov	s15, r3
 8002b78:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b7c:	ed9f 5b70 	vldr	d5, [pc, #448]	; 8002d40 <_Z20Update_State_Machinev+0x328>
 8002b80:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002b84:	eeb0 0b46 	vmov.f64	d0, d6
 8002b88:	f00d fd3a 	bl	8010600 <sin>
 8002b8c:	eeb0 7b40 	vmov.f64	d7, d0
 8002b90:	ee28 6b07 	vmul.f64	d6, d8, d7
 8002b94:	4b79      	ldr	r3, [pc, #484]	; (8002d7c <_Z20Update_State_Machinev+0x364>)
 8002b96:	edd3 7a00 	vldr	s15, [r3]
 8002b9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b9e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002ba2:	4b77      	ldr	r3, [pc, #476]	; (8002d80 <_Z20Update_State_Machinev+0x368>)
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bac:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002bb0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bb4:	4b73      	ldr	r3, [pc, #460]	; (8002d84 <_Z20Update_State_Machinev+0x36c>)
 8002bb6:	edc3 7a00 	vstr	s15, [r3]
				fcb_IK(pos_x, pos_y, 0, 0);
 8002bba:	4b6f      	ldr	r3, [pc, #444]	; (8002d78 <_Z20Update_State_Machinev+0x360>)
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
 8002bc0:	4b70      	ldr	r3, [pc, #448]	; (8002d84 <_Z20Update_State_Machinev+0x36c>)
 8002bc2:	ed93 7a00 	vldr	s14, [r3]
 8002bc6:	eddf 1a70 	vldr	s3, [pc, #448]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002bca:	ed9f 1a6f 	vldr	s2, [pc, #444]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002bce:	eef0 0a47 	vmov.f32	s1, s14
 8002bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002bd6:	f7ff fe0d 	bl	80027f4 <_Z6fcb_IKffff>
				Max_Time = 5;
 8002bda:	4b6c      	ldr	r3, [pc, #432]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002bdc:	4a6c      	ldr	r2, [pc, #432]	; (8002d90 <_Z20Update_State_Machinev+0x378>)
 8002bde:	601a      	str	r2, [r3, #0]
				fcb_joint1.UpdateQuinticCoff(Max_Time, fcb_joint1.Encoder, Planning_q1, 0.0, 0.0, 0.0, 0.0);
 8002be0:	4b6a      	ldr	r3, [pc, #424]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002be2:	edd3 7a00 	vldr	s15, [r3]
 8002be6:	4b6b      	ldr	r3, [pc, #428]	; (8002d94 <_Z20Update_State_Machinev+0x37c>)
 8002be8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002bec:	4b6a      	ldr	r3, [pc, #424]	; (8002d98 <_Z20Update_State_Machinev+0x380>)
 8002bee:	edd3 6a00 	vldr	s13, [r3]
 8002bf2:	ed9f 3a65 	vldr	s6, [pc, #404]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002bf6:	eddf 2a64 	vldr	s5, [pc, #400]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002bfa:	ed9f 2a63 	vldr	s4, [pc, #396]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002bfe:	eddf 1a62 	vldr	s3, [pc, #392]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c02:	eeb0 1a66 	vmov.f32	s2, s13
 8002c06:	eef0 0a47 	vmov.f32	s1, s14
 8002c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c0e:	4861      	ldr	r0, [pc, #388]	; (8002d94 <_Z20Update_State_Machinev+0x37c>)
 8002c10:	f7fe f84c 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				fcb_joint3.UpdateQuinticCoff(Max_Time, fcb_joint3.Encoder, Planning_q3, 0.0, 0.0, 0.0, 0.0);
 8002c14:	4b5d      	ldr	r3, [pc, #372]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	4b60      	ldr	r3, [pc, #384]	; (8002d9c <_Z20Update_State_Machinev+0x384>)
 8002c1c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002c20:	4b5f      	ldr	r3, [pc, #380]	; (8002da0 <_Z20Update_State_Machinev+0x388>)
 8002c22:	edd3 6a00 	vldr	s13, [r3]
 8002c26:	ed9f 3a58 	vldr	s6, [pc, #352]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c2a:	eddf 2a57 	vldr	s5, [pc, #348]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c2e:	ed9f 2a56 	vldr	s4, [pc, #344]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c32:	eddf 1a55 	vldr	s3, [pc, #340]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c36:	eeb0 1a66 	vmov.f32	s2, s13
 8002c3a:	eef0 0a47 	vmov.f32	s1, s14
 8002c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c42:	4856      	ldr	r0, [pc, #344]	; (8002d9c <_Z20Update_State_Machinev+0x384>)
 8002c44:	f7fe f832 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				fcb_joint4.UpdateQuinticCoff(Max_Time, fcb_joint4.Encoder, Planning_q4, 0.0, 0.0, 0.0, 0.0);
 8002c48:	4b50      	ldr	r3, [pc, #320]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	4b55      	ldr	r3, [pc, #340]	; (8002da4 <_Z20Update_State_Machinev+0x38c>)
 8002c50:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002c54:	4b54      	ldr	r3, [pc, #336]	; (8002da8 <_Z20Update_State_Machinev+0x390>)
 8002c56:	edd3 6a00 	vldr	s13, [r3]
 8002c5a:	ed9f 3a4b 	vldr	s6, [pc, #300]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c5e:	eddf 2a4a 	vldr	s5, [pc, #296]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c62:	ed9f 2a49 	vldr	s4, [pc, #292]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c66:	eddf 1a48 	vldr	s3, [pc, #288]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002c6a:	eeb0 1a66 	vmov.f32	s2, s13
 8002c6e:	eef0 0a47 	vmov.f32	s1, s14
 8002c72:	eeb0 0a67 	vmov.f32	s0, s15
 8002c76:	484b      	ldr	r0, [pc, #300]	; (8002da4 <_Z20Update_State_Machinev+0x38c>)
 8002c78:	f7fe f818 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				t = 0;
 8002c7c:	4b4b      	ldr	r3, [pc, #300]	; (8002dac <_Z20Update_State_Machinev+0x394>)
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim14);
 8002c84:	484a      	ldr	r0, [pc, #296]	; (8002db0 <_Z20Update_State_Machinev+0x398>)
 8002c86:	f009 fd55 	bl	800c734 <HAL_TIM_Base_Start_IT>
				control_state = 52;
 8002c8a:	4b33      	ldr	r3, [pc, #204]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002c8c:	2234      	movs	r2, #52	; 0x34
 8002c8e:	701a      	strb	r2, [r3, #0]
			}

//		Planning_q1
//		Planning_q3

		break;
 8002c90:	e1b6      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>
				control_state = 0;
 8002c92:	4b31      	ldr	r3, [pc, #196]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
		break;
 8002c98:	e1b2      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>

	case 42:
		Max_Time = 6;
 8002c9a:	4b3c      	ldr	r3, [pc, #240]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002c9c:	4a45      	ldr	r2, [pc, #276]	; (8002db4 <_Z20Update_State_Machinev+0x39c>)
 8002c9e:	601a      	str	r2, [r3, #0]
		fcb_joint2.UpdateQuinticCoff(Max_Time, fcb_joint2.Encoder, -10200.0, 0.0, 0.0, 0.0, 0.0);
 8002ca0:	4b3a      	ldr	r3, [pc, #232]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002ca2:	edd3 7a00 	vldr	s15, [r3]
 8002ca6:	4b44      	ldr	r3, [pc, #272]	; (8002db8 <_Z20Update_State_Machinev+0x3a0>)
 8002ca8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002cac:	ed9f 3a36 	vldr	s6, [pc, #216]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002cb0:	eddf 2a35 	vldr	s5, [pc, #212]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002cb4:	ed9f 2a34 	vldr	s4, [pc, #208]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002cb8:	eddf 1a33 	vldr	s3, [pc, #204]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002cbc:	ed9f 1a3f 	vldr	s2, [pc, #252]	; 8002dbc <_Z20Update_State_Machinev+0x3a4>
 8002cc0:	eef0 0a47 	vmov.f32	s1, s14
 8002cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc8:	483b      	ldr	r0, [pc, #236]	; (8002db8 <_Z20Update_State_Machinev+0x3a0>)
 8002cca:	f7fd ffef 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
		t = 0;
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <_Z20Update_State_Machinev+0x394>)
 8002cd0:	f04f 0200 	mov.w	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim14);
 8002cd6:	4836      	ldr	r0, [pc, #216]	; (8002db0 <_Z20Update_State_Machinev+0x398>)
 8002cd8:	f009 fd2c 	bl	800c734 <HAL_TIM_Base_Start_IT>
		control_state = 54;
 8002cdc:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002cde:	2236      	movs	r2, #54	; 0x36
 8002ce0:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002ce2:	4b37      	ldr	r3, [pc, #220]	; (8002dc0 <_Z20Update_State_Machinev+0x3a8>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
		break;
 8002ce8:	e18a      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>

	case 43:
		Max_Time = 6;
 8002cea:	4b28      	ldr	r3, [pc, #160]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002cec:	4a31      	ldr	r2, [pc, #196]	; (8002db4 <_Z20Update_State_Machinev+0x39c>)
 8002cee:	601a      	str	r2, [r3, #0]
		fcb_joint2.UpdateQuinticCoff(Max_Time, fcb_joint2.Encoder, -200.0, 0.0, 0.0, 0.0, 0.0);
 8002cf0:	4b26      	ldr	r3, [pc, #152]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002cf2:	edd3 7a00 	vldr	s15, [r3]
 8002cf6:	4b30      	ldr	r3, [pc, #192]	; (8002db8 <_Z20Update_State_Machinev+0x3a0>)
 8002cf8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002cfc:	ed9f 3a22 	vldr	s6, [pc, #136]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002d00:	eddf 2a21 	vldr	s5, [pc, #132]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002d04:	ed9f 2a20 	vldr	s4, [pc, #128]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002d08:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8002d88 <_Z20Update_State_Machinev+0x370>
 8002d0c:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 8002dc4 <_Z20Update_State_Machinev+0x3ac>
 8002d10:	eef0 0a47 	vmov.f32	s1, s14
 8002d14:	eeb0 0a67 	vmov.f32	s0, s15
 8002d18:	4827      	ldr	r0, [pc, #156]	; (8002db8 <_Z20Update_State_Machinev+0x3a0>)
 8002d1a:	f7fd ffc7 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
		t = 0;
 8002d1e:	4b23      	ldr	r3, [pc, #140]	; (8002dac <_Z20Update_State_Machinev+0x394>)
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim14);
 8002d26:	4822      	ldr	r0, [pc, #136]	; (8002db0 <_Z20Update_State_Machinev+0x398>)
 8002d28:	f009 fd04 	bl	800c734 <HAL_TIM_Base_Start_IT>
		control_state = 56;
 8002d2c:	4b0a      	ldr	r3, [pc, #40]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002d2e:	2238      	movs	r2, #56	; 0x38
 8002d30:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002d32:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <_Z20Update_State_Machinev+0x3a8>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	701a      	strb	r2, [r3, #0]
		break;
 8002d38:	e162      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>
 8002d3a:	bf00      	nop
 8002d3c:	f3af 8000 	nop.w
 8002d40:	00000000 	.word	0x00000000
 8002d44:	408f4000 	.word	0x408f4000
 8002d48:	bc6a7efa 	.word	0xbc6a7efa
 8002d4c:	3fc49374 	.word	0x3fc49374
 8002d50:	e59f2baa 	.word	0xe59f2baa
 8002d54:	3f977079 	.word	0x3f977079
 8002d58:	24000bd0 	.word	0x24000bd0
 8002d5c:	24000bf4 	.word	0x24000bf4
 8002d60:	24000108 	.word	0x24000108
 8002d64:	24000bc8 	.word	0x24000bc8
 8002d68:	24000008 	.word	0x24000008
 8002d6c:	24000bcc 	.word	0x24000bcc
 8002d70:	24000bec 	.word	0x24000bec
 8002d74:	24000220 	.word	0x24000220
 8002d78:	24000bf8 	.word	0x24000bf8
 8002d7c:	24000224 	.word	0x24000224
 8002d80:	24000bf0 	.word	0x24000bf0
 8002d84:	24000bfc 	.word	0x24000bfc
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	24000ad4 	.word	0x24000ad4
 8002d90:	40a00000 	.word	0x40a00000
 8002d94:	24000558 	.word	0x24000558
 8002d98:	24000bdc 	.word	0x24000bdc
 8002d9c:	24000720 	.word	0x24000720
 8002da0:	24000be4 	.word	0x24000be4
 8002da4:	24000804 	.word	0x24000804
 8002da8:	24000be8 	.word	0x24000be8
 8002dac:	24000bd8 	.word	0x24000bd8
 8002db0:	24000f38 	.word	0x24000f38
 8002db4:	40c00000 	.word	0x40c00000
 8002db8:	2400063c 	.word	0x2400063c
 8002dbc:	c61f6000 	.word	0xc61f6000
 8002dc0:	24000ad0 	.word	0x24000ad0
 8002dc4:	c3480000 	.word	0xc3480000

//		State_FIN = true;
		break;

	case 52:
		HAL_TIM_Base_Stop_IT(&htim14);
 8002dc8:	4890      	ldr	r0, [pc, #576]	; (800300c <_Z20Update_State_Machinev+0x5f4>)
 8002dca:	f009 fd2b 	bl	800c824 <HAL_TIM_Base_Stop_IT>
		fcb_joint1.Goal_Velocity = 0;
 8002dce:	4b90      	ldr	r3, [pc, #576]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	64da      	str	r2, [r3, #76]	; 0x4c
		fcb_joint4.Goal_Velocity = 0;
 8002dd6:	4b8f      	ldr	r3, [pc, #572]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	64da      	str	r2, [r3, #76]	; 0x4c
		fcb_joint3.Goal_Velocity = 0;
 8002dde:	4b8e      	ldr	r3, [pc, #568]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	64da      	str	r2, [r3, #76]	; 0x4c
		stepperJ1.StepperOpenLoopSpeedM(0.0);
 8002de6:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 800301c <_Z20Update_State_Machinev+0x604>
 8002dea:	488d      	ldr	r0, [pc, #564]	; (8003020 <_Z20Update_State_Machinev+0x608>)
 8002dec:	f7ff fa6c 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ4.StepperOpenLoopSpeedM(0.0);
 8002df0:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 800301c <_Z20Update_State_Machinev+0x604>
 8002df4:	488b      	ldr	r0, [pc, #556]	; (8003024 <_Z20Update_State_Machinev+0x60c>)
 8002df6:	f7ff fa67 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ3.StepperOpenLoopSpeedM(0.0);
 8002dfa:	ed9f 0a88 	vldr	s0, [pc, #544]	; 800301c <_Z20Update_State_Machinev+0x604>
 8002dfe:	488a      	ldr	r0, [pc, #552]	; (8003028 <_Z20Update_State_Machinev+0x610>)
 8002e00:	f7ff fa62 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint1.C0 = fcb_joint1.Encoder;
 8002e04:	4b82      	ldr	r3, [pc, #520]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e08:	4a81      	ldr	r2, [pc, #516]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e0a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint4.C0 = fcb_joint4.Encoder;
 8002e0e:	4b81      	ldr	r3, [pc, #516]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	4a80      	ldr	r2, [pc, #512]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002e14:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint3.C0 = fcb_joint3.Encoder;
 8002e18:	4b7f      	ldr	r3, [pc, #508]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1c:	4a7e      	ldr	r2, [pc, #504]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e1e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint1.C1 = 0;
 8002e22:	4b7b      	ldr	r3, [pc, #492]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint3.C1 = 0;
 8002e2c:	4b7a      	ldr	r3, [pc, #488]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint1.C2 = 0;
 8002e36:	4b76      	ldr	r3, [pc, #472]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint3.C2 = 0;
 8002e40:	4b75      	ldr	r3, [pc, #468]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint1.C3 = 0;
 8002e4a:	4b71      	ldr	r3, [pc, #452]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint3.C3 = 0;
 8002e54:	4b70      	ldr	r3, [pc, #448]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint1.C4 = 0;
 8002e5e:	4b6c      	ldr	r3, [pc, #432]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint3.C4 = 0;
 8002e68:	4b6b      	ldr	r3, [pc, #428]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint1.C5 = 0;
 8002e72:	4b67      	ldr	r3, [pc, #412]	; (8003010 <_Z20Update_State_Machinev+0x5f8>)
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint3.C5 = 0;
 8002e7c:	4b66      	ldr	r3, [pc, #408]	; (8003018 <_Z20Update_State_Machinev+0x600>)
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint4.C1 = 0;
 8002e86:	4b63      	ldr	r3, [pc, #396]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint4.C2 = 0;
 8002e90:	4b60      	ldr	r3, [pc, #384]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint4.C3 = 0;
 8002e9a:	4b5e      	ldr	r3, [pc, #376]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint4.C4 = 0;
 8002ea4:	4b5b      	ldr	r3, [pc, #364]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint4.C5 = 0;
 8002eae:	4b59      	ldr	r3, [pc, #356]	; (8003014 <_Z20Update_State_Machinev+0x5fc>)
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

		control_state = 42;
 8002eb8:	4b5c      	ldr	r3, [pc, #368]	; (800302c <_Z20Update_State_Machinev+0x614>)
 8002eba:	222a      	movs	r2, #42	; 0x2a
 8002ebc:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002ebe:	4b5c      	ldr	r3, [pc, #368]	; (8003030 <_Z20Update_State_Machinev+0x618>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	701a      	strb	r2, [r3, #0]
		break;
 8002ec4:	e09c      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>

//		State_FIN = true;
		break;

	case 54:
		fcb_joint2.Goal_Velocity = 0;
 8002ec6:	4b5b      	ldr	r3, [pc, #364]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	64da      	str	r2, [r3, #76]	; 0x4c
		stepperJ2.StepperOpenLoopSpeedM(0.0);
 8002ece:	ed9f 0a53 	vldr	s0, [pc, #332]	; 800301c <_Z20Update_State_Machinev+0x604>
 8002ed2:	4859      	ldr	r0, [pc, #356]	; (8003038 <_Z20Update_State_Machinev+0x620>)
 8002ed4:	f7ff f9f8 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint2.C0 = fcb_joint2.Encoder;
 8002ed8:	4b56      	ldr	r3, [pc, #344]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	4a55      	ldr	r2, [pc, #340]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002ede:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		HAL_TIM_Base_Stop_IT(&htim14);
 8002ee2:	484a      	ldr	r0, [pc, #296]	; (800300c <_Z20Update_State_Machinev+0x5f4>)
 8002ee4:	f009 fc9e 	bl	800c824 <HAL_TIM_Base_Stop_IT>
		if (Gripper_State[first-1] == 1)
 8002ee8:	4b54      	ldr	r3, [pc, #336]	; (800303c <_Z20Update_State_Machinev+0x624>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	4a54      	ldr	r2, [pc, #336]	; (8003040 <_Z20Update_State_Machinev+0x628>)
 8002ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <_Z20Update_State_Machinev+0x4f2>
		{
			gripper.GripperClose();
 8002f02:	4850      	ldr	r0, [pc, #320]	; (8003044 <_Z20Update_State_Machinev+0x62c>)
 8002f04:	f7fe fe76 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
 8002f08:	e00f      	b.n	8002f2a <_Z20Update_State_Machinev+0x512>
		}
		else if (Gripper_State[first-1] == 2)
 8002f0a:	4b4c      	ldr	r3, [pc, #304]	; (800303c <_Z20Update_State_Machinev+0x624>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	4a4b      	ldr	r2, [pc, #300]	; (8003040 <_Z20Update_State_Machinev+0x628>)
 8002f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	bf0c      	ite	eq
 8002f1a:	2301      	moveq	r3, #1
 8002f1c:	2300      	movne	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d002      	beq.n	8002f2a <_Z20Update_State_Machinev+0x512>
		{
			gripper.GripperOpen();
 8002f24:	4847      	ldr	r0, [pc, #284]	; (8003044 <_Z20Update_State_Machinev+0x62c>)
 8002f26:	f7fe fe7b 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
		}
//		for (int i =0 ;i <1000000;i++) {}
		fcb_joint2.C0 = 0;
 8002f2a:	4b42      	ldr	r3, [pc, #264]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		fcb_joint2.C1 = 0;
 8002f34:	4b3f      	ldr	r3, [pc, #252]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint2.C2 = 0;
 8002f3e:	4b3d      	ldr	r3, [pc, #244]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f40:	f04f 0200 	mov.w	r2, #0
 8002f44:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint2.C3 = 0;
 8002f48:	4b3a      	ldr	r3, [pc, #232]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint2.C4 = 0;
 8002f52:	4b38      	ldr	r3, [pc, #224]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint2.C5 = 0;
 8002f5c:	4b35      	ldr	r3, [pc, #212]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f5e:	f04f 0200 	mov.w	r2, #0
 8002f62:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint2.Goal_Velocity = 0;
 8002f66:	4b33      	ldr	r3, [pc, #204]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f68:	f04f 0200 	mov.w	r2, #0
 8002f6c:	64da      	str	r2, [r3, #76]	; 0x4c
		control_state = 43;
 8002f6e:	4b2f      	ldr	r3, [pc, #188]	; (800302c <_Z20Update_State_Machinev+0x614>)
 8002f70:	222b      	movs	r2, #43	; 0x2b
 8002f72:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002f74:	4b2e      	ldr	r3, [pc, #184]	; (8003030 <_Z20Update_State_Machinev+0x618>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	701a      	strb	r2, [r3, #0]
		break;
 8002f7a:	e041      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>
	case 55:

		break;

	case 56:
		fcb_joint2.Goal_Velocity = 0;
 8002f7c:	4b2d      	ldr	r3, [pc, #180]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f7e:	f04f 0200 	mov.w	r2, #0
 8002f82:	64da      	str	r2, [r3, #76]	; 0x4c
		stepperJ2.StepperOpenLoopSpeedM(0.0);
 8002f84:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800301c <_Z20Update_State_Machinev+0x604>
 8002f88:	482b      	ldr	r0, [pc, #172]	; (8003038 <_Z20Update_State_Machinev+0x620>)
 8002f8a:	f7ff f99d 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint2.C0 = fcb_joint2.Encoder;
 8002f8e:	4b29      	ldr	r3, [pc, #164]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	4a28      	ldr	r2, [pc, #160]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002f94:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		HAL_TIM_Base_Stop_IT(&htim14);
 8002f98:	481c      	ldr	r0, [pc, #112]	; (800300c <_Z20Update_State_Machinev+0x5f4>)
 8002f9a:	f009 fc43 	bl	800c824 <HAL_TIM_Base_Stop_IT>
		fcb_joint2.C0 = 0;
 8002f9e:	4b25      	ldr	r3, [pc, #148]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		fcb_joint2.C1 = 0;
 8002fa8:	4b22      	ldr	r3, [pc, #136]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint2.C2 = 0;
 8002fb2:	4b20      	ldr	r3, [pc, #128]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint2.C3 = 0;
 8002fbc:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint2.C4 = 0;
 8002fc6:	4b1b      	ldr	r3, [pc, #108]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint2.C5 = 0;
 8002fd0:	4b18      	ldr	r3, [pc, #96]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint2.Goal_Velocity = 0;
 8002fda:	4b16      	ldr	r3, [pc, #88]	; (8003034 <_Z20Update_State_Machinev+0x61c>)
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	64da      	str	r2, [r3, #76]	; 0x4c
		control_state = 41;
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <_Z20Update_State_Machinev+0x614>)
 8002fe4:	2229      	movs	r2, #41	; 0x29
 8002fe6:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002fe8:	4b11      	ldr	r3, [pc, #68]	; (8003030 <_Z20Update_State_Machinev+0x618>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	701a      	strb	r2, [r3, #0]
		break;
 8002fee:	e007      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>

	default:
		control_state = 0;
 8002ff0:	4b0e      	ldr	r3, [pc, #56]	; (800302c <_Z20Update_State_Machinev+0x614>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	701a      	strb	r2, [r3, #0]
		State_FIN = false;
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <_Z20Update_State_Machinev+0x618>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]
		break;
 8002ffc:	e000      	b.n	8003000 <_Z20Update_State_Machinev+0x5e8>
		break;
 8002ffe:	bf00      	nop
    }
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	ecbd 8b02 	vpop	{d8}
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	24000f38 	.word	0x24000f38
 8003010:	24000558 	.word	0x24000558
 8003014:	24000804 	.word	0x24000804
 8003018:	24000720 	.word	0x24000720
 800301c:	00000000 	.word	0x00000000
 8003020:	240004b8 	.word	0x240004b8
 8003024:	24000530 	.word	0x24000530
 8003028:	24000508 	.word	0x24000508
 800302c:	24000bd0 	.word	0x24000bd0
 8003030:	24000ad0 	.word	0x24000ad0
 8003034:	2400063c 	.word	0x2400063c
 8003038:	240004e0 	.word	0x240004e0
 800303c:	24000000 	.word	0x24000000
 8003040:	24000b78 	.word	0x24000b78
 8003044:	24000ab0 	.word	0x24000ab0

08003048 <HAL_UARTEx_RxEventCallback>:

#endif



void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003048:	b5b0      	push	{r4, r5, r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	807b      	strh	r3, [r7, #2]
	if (huart == &huart3) {
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a8f      	ldr	r2, [pc, #572]	; (8003294 <HAL_UARTEx_RxEventCallback+0x24c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	f040 8188 	bne.w	800336e <HAL_UARTEx_RxEventCallback+0x326>
		memcpy(Old_Rx_Buffer, &New_Rx_Buffer, Rx_BUFFER_SIZE);	// Keep buffer.
 800305e:	4a8e      	ldr	r2, [pc, #568]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003060:	4b8e      	ldr	r3, [pc, #568]	; (800329c <HAL_UARTEx_RxEventCallback+0x254>)
 8003062:	4614      	mov	r4, r2
 8003064:	461d      	mov	r5, r3
 8003066:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003068:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800306a:	682b      	ldr	r3, [r5, #0]
 800306c:	6023      	str	r3, [r4, #0]
		memset(New_Rx_Buffer, 0, Rx_BUFFER_SIZE);	// Clear received data.
 800306e:	2214      	movs	r2, #20
 8003070:	2100      	movs	r1, #0
 8003072:	488a      	ldr	r0, [pc, #552]	; (800329c <HAL_UARTEx_RxEventCallback+0x254>)
 8003074:	f00e faf4 	bl	8011660 <memset>
		if (Size - 2 > 0 && Size <= Rx_BUFFER_SIZE) {// Check if there's some data.
 8003078:	887b      	ldrh	r3, [r7, #2]
 800307a:	2b02      	cmp	r3, #2
 800307c:	f240 8166 	bls.w	800334c <HAL_UARTEx_RxEventCallback+0x304>
 8003080:	887b      	ldrh	r3, [r7, #2]
 8003082:	2b14      	cmp	r3, #20
 8003084:	f200 8162 	bhi.w	800334c <HAL_UARTEx_RxEventCallback+0x304>
			cmdDataSize = Size - 2;	// Calculate data length.
 8003088:	887b      	ldrh	r3, [r7, #2]
 800308a:	3b02      	subs	r3, #2
 800308c:	b29a      	uxth	r2, r3
 800308e:	4b84      	ldr	r3, [pc, #528]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 8003090:	801a      	strh	r2, [r3, #0]
			CRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) Old_Rx_Buffer,
 8003092:	4b83      	ldr	r3, [pc, #524]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 8003094:	881b      	ldrh	r3, [r3, #0]
 8003096:	b29b      	uxth	r3, r3
 8003098:	461a      	mov	r2, r3
 800309a:	497f      	ldr	r1, [pc, #508]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 800309c:	4881      	ldr	r0, [pc, #516]	; (80032a4 <HAL_UARTEx_RxEventCallback+0x25c>)
 800309e:	f003 fcbb 	bl	8006a18 <HAL_CRC_Calculate>
 80030a2:	4603      	mov	r3, r0
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	4b80      	ldr	r3, [pc, #512]	; (80032a8 <HAL_UARTEx_RxEventCallback+0x260>)
 80030a8:	801a      	strh	r2, [r3, #0]
					cmdDataSize); // Calculate data only by STM32 Hardware CRC.
			ExpectedCRCValue = Old_Rx_Buffer[cmdDataSize] << 8
 80030aa:	4b7d      	ldr	r3, [pc, #500]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	4b79      	ldr	r3, [pc, #484]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80030b4:	5c9b      	ldrb	r3, [r3, r2]
 80030b6:	021b      	lsls	r3, r3, #8
					| Old_Rx_Buffer[cmdDataSize + 1]; // Read Expected CRC from Protocol.
 80030b8:	b21a      	sxth	r2, r3
 80030ba:	4b79      	ldr	r3, [pc, #484]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	4975      	ldr	r1, [pc, #468]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	b21b      	sxth	r3, r3
 80030c8:	4313      	orrs	r3, r2
 80030ca:	b21b      	sxth	r3, r3
 80030cc:	b29a      	uxth	r2, r3
			ExpectedCRCValue = Old_Rx_Buffer[cmdDataSize] << 8
 80030ce:	4b77      	ldr	r3, [pc, #476]	; (80032ac <HAL_UARTEx_RxEventCallback+0x264>)
 80030d0:	801a      	strh	r2, [r3, #0]
			if (CRCValue == ExpectedCRCValue) { // Check if CRC value is equal to Expected CRC value.
 80030d2:	4b75      	ldr	r3, [pc, #468]	; (80032a8 <HAL_UARTEx_RxEventCallback+0x260>)
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	4b74      	ldr	r3, [pc, #464]	; (80032ac <HAL_UARTEx_RxEventCallback+0x264>)
 80030da:	881b      	ldrh	r3, [r3, #0]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	429a      	cmp	r2, r3
 80030e0:	bf0c      	ite	eq
 80030e2:	2301      	moveq	r3, #1
 80030e4:	2300      	movne	r3, #0
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8151 	beq.w	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80030ee:	2201      	movs	r2, #1
 80030f0:	2102      	movs	r1, #2
 80030f2:	486f      	ldr	r0, [pc, #444]	; (80032b0 <HAL_UARTEx_RxEventCallback+0x268>)
 80030f4:	f006 fe16 	bl	8009d24 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80030f8:	2200      	movs	r2, #0
 80030fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80030fe:	486d      	ldr	r0, [pc, #436]	; (80032b4 <HAL_UARTEx_RxEventCallback+0x26c>)
 8003100:	f006 fe10 	bl	8009d24 <HAL_GPIO_WritePin>
//				}
//				else if (Old_Rx_Buffer[0] == 0x54 && cmdDataSize == 3) {// Linear Jog Yaw
////					HAL_UART_Transmit_DMA(&huart3, &Old_Rx_Buffer[0], 1);
//					dyaw = (Old_Rx_Buffer[1] << 8) | Old_Rx_Buffer[2];
//				}
				if (Old_Rx_Buffer[0] == 0x61 && cmdDataSize == 5) // Joint Jog 4q
 8003104:	4b64      	ldr	r3, [pc, #400]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b61      	cmp	r3, #97	; 0x61
 800310a:	d106      	bne.n	800311a <HAL_UARTEx_RxEventCallback+0xd2>
 800310c:	4b64      	ldr	r3, [pc, #400]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b05      	cmp	r3, #5
 8003114:	d101      	bne.n	800311a <HAL_UARTEx_RxEventCallback+0xd2>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_UARTEx_RxEventCallback+0xd4>
 800311a:	2300      	movs	r3, #0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d014      	beq.n	800314a <HAL_UARTEx_RxEventCallback+0x102>
				{
//					HAL_UART_Transmit_DMA(&huart3, &Old_Rx_Buffer[0], 1);
					dq1 = Old_Rx_Buffer[1];
 8003120:	4b5d      	ldr	r3, [pc, #372]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003122:	785b      	ldrb	r3, [r3, #1]
 8003124:	b25a      	sxtb	r2, r3
 8003126:	4b64      	ldr	r3, [pc, #400]	; (80032b8 <HAL_UARTEx_RxEventCallback+0x270>)
 8003128:	701a      	strb	r2, [r3, #0]
					dq2 = Old_Rx_Buffer[2];
 800312a:	4b5b      	ldr	r3, [pc, #364]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 800312c:	789b      	ldrb	r3, [r3, #2]
 800312e:	b25a      	sxtb	r2, r3
 8003130:	4b62      	ldr	r3, [pc, #392]	; (80032bc <HAL_UARTEx_RxEventCallback+0x274>)
 8003132:	701a      	strb	r2, [r3, #0]
					dq3 = Old_Rx_Buffer[3];
 8003134:	4b58      	ldr	r3, [pc, #352]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003136:	78db      	ldrb	r3, [r3, #3]
 8003138:	b25a      	sxtb	r2, r3
 800313a:	4b61      	ldr	r3, [pc, #388]	; (80032c0 <HAL_UARTEx_RxEventCallback+0x278>)
 800313c:	701a      	strb	r2, [r3, #0]
					dq4 = Old_Rx_Buffer[4];
 800313e:	4b56      	ldr	r3, [pc, #344]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003140:	791b      	ldrb	r3, [r3, #4]
 8003142:	b25a      	sxtb	r2, r3
 8003144:	4b5f      	ldr	r3, [pc, #380]	; (80032c4 <HAL_UARTEx_RxEventCallback+0x27c>)
 8003146:	701a      	strb	r2, [r3, #0]
					py = (Old_Rx_Buffer[3] << 8) | Old_Rx_Buffer[4] ;
					pz = (Old_Rx_Buffer[5] << 8) | Old_Rx_Buffer[6] ;
					pyaw = Old_Rx_Buffer[7];
				}

			}
 8003148:	e122      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x71 && cmdDataSize == 5) // Linear Jog X,Y,Z,Yaw
 800314a:	4b53      	ldr	r3, [pc, #332]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	2b71      	cmp	r3, #113	; 0x71
 8003150:	d106      	bne.n	8003160 <HAL_UARTEx_RxEventCallback+0x118>
 8003152:	4b53      	ldr	r3, [pc, #332]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	b29b      	uxth	r3, r3
 8003158:	2b05      	cmp	r3, #5
 800315a:	d101      	bne.n	8003160 <HAL_UARTEx_RxEventCallback+0x118>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_UARTEx_RxEventCallback+0x11a>
 8003160:	2300      	movs	r3, #0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d014      	beq.n	8003190 <HAL_UARTEx_RxEventCallback+0x148>
					dx = Old_Rx_Buffer[1];
 8003166:	4b4c      	ldr	r3, [pc, #304]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003168:	785b      	ldrb	r3, [r3, #1]
 800316a:	b25a      	sxtb	r2, r3
 800316c:	4b56      	ldr	r3, [pc, #344]	; (80032c8 <HAL_UARTEx_RxEventCallback+0x280>)
 800316e:	701a      	strb	r2, [r3, #0]
					dy = Old_Rx_Buffer[2];
 8003170:	4b49      	ldr	r3, [pc, #292]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003172:	789b      	ldrb	r3, [r3, #2]
 8003174:	b25a      	sxtb	r2, r3
 8003176:	4b55      	ldr	r3, [pc, #340]	; (80032cc <HAL_UARTEx_RxEventCallback+0x284>)
 8003178:	701a      	strb	r2, [r3, #0]
					dz = Old_Rx_Buffer[3];
 800317a:	4b47      	ldr	r3, [pc, #284]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 800317c:	78db      	ldrb	r3, [r3, #3]
 800317e:	b25a      	sxtb	r2, r3
 8003180:	4b53      	ldr	r3, [pc, #332]	; (80032d0 <HAL_UARTEx_RxEventCallback+0x288>)
 8003182:	701a      	strb	r2, [r3, #0]
					dyaw = Old_Rx_Buffer[4];
 8003184:	4b44      	ldr	r3, [pc, #272]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003186:	791b      	ldrb	r3, [r3, #4]
 8003188:	b25a      	sxtb	r2, r3
 800318a:	4b52      	ldr	r3, [pc, #328]	; (80032d4 <HAL_UARTEx_RxEventCallback+0x28c>)
 800318c:	701a      	strb	r2, [r3, #0]
			}
 800318e:	e0ff      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x85 && cmdDataSize == 2)
 8003190:	4b41      	ldr	r3, [pc, #260]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b85      	cmp	r3, #133	; 0x85
 8003196:	d106      	bne.n	80031a6 <HAL_UARTEx_RxEventCallback+0x15e>
 8003198:	4b41      	ldr	r3, [pc, #260]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 800319a:	881b      	ldrh	r3, [r3, #0]
 800319c:	b29b      	uxth	r3, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d101      	bne.n	80031a6 <HAL_UARTEx_RxEventCallback+0x15e>
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <HAL_UARTEx_RxEventCallback+0x160>
 80031a6:	2300      	movs	r3, #0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_UARTEx_RxEventCallback+0x16c>
					control_state = 51;
 80031ac:	4b4a      	ldr	r3, [pc, #296]	; (80032d8 <HAL_UARTEx_RxEventCallback+0x290>)
 80031ae:	2233      	movs	r2, #51	; 0x33
 80031b0:	701a      	strb	r2, [r3, #0]
			}
 80031b2:	e0ed      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x86 && cmdDataSize == 3) //
 80031b4:	4b38      	ldr	r3, [pc, #224]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b86      	cmp	r3, #134	; 0x86
 80031ba:	d106      	bne.n	80031ca <HAL_UARTEx_RxEventCallback+0x182>
 80031bc:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	d101      	bne.n	80031ca <HAL_UARTEx_RxEventCallback+0x182>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <HAL_UARTEx_RxEventCallback+0x184>
 80031ca:	2300      	movs	r3, #0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00a      	beq.n	80031e6 <HAL_UARTEx_RxEventCallback+0x19e>
					int value_input = Old_Rx_Buffer[1];
 80031d0:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80031d2:	785b      	ldrb	r3, [r3, #1]
 80031d4:	613b      	str	r3, [r7, #16]
					int value_gripper = Old_Rx_Buffer[2];
 80031d6:	4b30      	ldr	r3, [pc, #192]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80031d8:	789b      	ldrb	r3, [r3, #2]
 80031da:	60fb      	str	r3, [r7, #12]
					Insert_queue(value_input, value_gripper);
 80031dc:	68f9      	ldr	r1, [r7, #12]
 80031de:	6938      	ldr	r0, [r7, #16]
 80031e0:	f7ff fa76 	bl	80026d0 <_Z12Insert_queueii>
			}
 80031e4:	e0d4      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x87 && cmdDataSize == 2)
 80031e6:	4b2c      	ldr	r3, [pc, #176]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b87      	cmp	r3, #135	; 0x87
 80031ec:	d106      	bne.n	80031fc <HAL_UARTEx_RxEventCallback+0x1b4>
 80031ee:	4b2c      	ldr	r3, [pc, #176]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d101      	bne.n	80031fc <HAL_UARTEx_RxEventCallback+0x1b4>
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <HAL_UARTEx_RxEventCallback+0x1b6>
 80031fc:	2300      	movs	r3, #0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d008      	beq.n	8003214 <HAL_UARTEx_RxEventCallback+0x1cc>
					char state_input = Old_Rx_Buffer[1];
 8003202:	4b25      	ldr	r3, [pc, #148]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003204:	785b      	ldrb	r3, [r3, #1]
 8003206:	75fb      	strb	r3, [r7, #23]
					control_state = state_input;
 8003208:	4a33      	ldr	r2, [pc, #204]	; (80032d8 <HAL_UARTEx_RxEventCallback+0x290>)
 800320a:	7dfb      	ldrb	r3, [r7, #23]
 800320c:	7013      	strb	r3, [r2, #0]
					Update_State_Machine();
 800320e:	f7ff fc03 	bl	8002a18 <_Z20Update_State_Machinev>
			}
 8003212:	e0bd      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x89 && cmdDataSize == 2)
 8003214:	4b20      	ldr	r3, [pc, #128]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b89      	cmp	r3, #137	; 0x89
 800321a:	d106      	bne.n	800322a <HAL_UARTEx_RxEventCallback+0x1e2>
 800321c:	4b20      	ldr	r3, [pc, #128]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 800321e:	881b      	ldrh	r3, [r3, #0]
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d101      	bne.n	800322a <HAL_UARTEx_RxEventCallback+0x1e2>
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <HAL_UARTEx_RxEventCallback+0x1e4>
 800322a:	2300      	movs	r3, #0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <HAL_UARTEx_RxEventCallback+0x1ee>
					Update_State_Machine();
 8003230:	f7ff fbf2 	bl	8002a18 <_Z20Update_State_Machinev>
			}
 8003234:	e0ac      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x81 && cmdDataSize == 2) // Servo
 8003236:	4b18      	ldr	r3, [pc, #96]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b81      	cmp	r3, #129	; 0x81
 800323c:	d106      	bne.n	800324c <HAL_UARTEx_RxEventCallback+0x204>
 800323e:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 8003240:	881b      	ldrh	r3, [r3, #0]
 8003242:	b29b      	uxth	r3, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d101      	bne.n	800324c <HAL_UARTEx_RxEventCallback+0x204>
 8003248:	2301      	movs	r3, #1
 800324a:	e000      	b.n	800324e <HAL_UARTEx_RxEventCallback+0x206>
 800324c:	2300      	movs	r3, #0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d015      	beq.n	800327e <HAL_UARTEx_RxEventCallback+0x236>
					gripperstate = Old_Rx_Buffer[1];
 8003252:	4b11      	ldr	r3, [pc, #68]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003254:	785b      	ldrb	r3, [r3, #1]
 8003256:	461a      	mov	r2, r3
 8003258:	4b20      	ldr	r3, [pc, #128]	; (80032dc <HAL_UARTEx_RxEventCallback+0x294>)
 800325a:	601a      	str	r2, [r3, #0]
					if (gripperstate == 0)
 800325c:	4b1f      	ldr	r3, [pc, #124]	; (80032dc <HAL_UARTEx_RxEventCallback+0x294>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	bf0c      	ite	eq
 8003264:	2301      	moveq	r3, #1
 8003266:	2300      	movne	r3, #0
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_UARTEx_RxEventCallback+0x22e>
						gripper.GripperOpen();
 800326e:	481c      	ldr	r0, [pc, #112]	; (80032e0 <HAL_UARTEx_RxEventCallback+0x298>)
 8003270:	f7fe fcd6 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
			}
 8003274:	e08c      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
						gripper.GripperClose();
 8003276:	481a      	ldr	r0, [pc, #104]	; (80032e0 <HAL_UARTEx_RxEventCallback+0x298>)
 8003278:	f7fe fcbc 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
			}
 800327c:	e088      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x91 && cmdDataSize == 8)
 800327e:	4b06      	ldr	r3, [pc, #24]	; (8003298 <HAL_UARTEx_RxEventCallback+0x250>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2b91      	cmp	r3, #145	; 0x91
 8003284:	d12e      	bne.n	80032e4 <HAL_UARTEx_RxEventCallback+0x29c>
 8003286:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <HAL_UARTEx_RxEventCallback+0x258>)
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b08      	cmp	r3, #8
 800328e:	d129      	bne.n	80032e4 <HAL_UARTEx_RxEventCallback+0x29c>
 8003290:	2301      	movs	r3, #1
 8003292:	e028      	b.n	80032e6 <HAL_UARTEx_RxEventCallback+0x29e>
 8003294:	24001218 	.word	0x24001218
 8003298:	24000af8 	.word	0x24000af8
 800329c:	24000b0c 	.word	0x24000b0c
 80032a0:	24000b20 	.word	0x24000b20
 80032a4:	24000424 	.word	0x24000424
 80032a8:	24000af0 	.word	0x24000af0
 80032ac:	24000af2 	.word	0x24000af2
 80032b0:	58021000 	.word	0x58021000
 80032b4:	58020400 	.word	0x58020400
 80032b8:	24000ad8 	.word	0x24000ad8
 80032bc:	24000ad9 	.word	0x24000ad9
 80032c0:	24000ada 	.word	0x24000ada
 80032c4:	24000adb 	.word	0x24000adb
 80032c8:	24000adc 	.word	0x24000adc
 80032cc:	24000add 	.word	0x24000add
 80032d0:	24000ade 	.word	0x24000ade
 80032d4:	24000adf 	.word	0x24000adf
 80032d8:	24000bd0 	.word	0x24000bd0
 80032dc:	24000af4 	.word	0x24000af4
 80032e0:	24000ab0 	.word	0x24000ab0
 80032e4:	2300      	movs	r3, #0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d052      	beq.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
					px = (Old_Rx_Buffer[1] << 8) | Old_Rx_Buffer[2] ;
 80032ea:	4b5f      	ldr	r3, [pc, #380]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 80032ec:	785b      	ldrb	r3, [r3, #1]
 80032ee:	021b      	lsls	r3, r3, #8
 80032f0:	4a5d      	ldr	r2, [pc, #372]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 80032f2:	7892      	ldrb	r2, [r2, #2]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	ee07 3a90 	vmov	s15, r3
 80032fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032fe:	4b5b      	ldr	r3, [pc, #364]	; (800346c <HAL_UARTEx_RxEventCallback+0x424>)
 8003300:	edc3 7a00 	vstr	s15, [r3]
					py = (Old_Rx_Buffer[3] << 8) | Old_Rx_Buffer[4] ;
 8003304:	4b58      	ldr	r3, [pc, #352]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 8003306:	78db      	ldrb	r3, [r3, #3]
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	4a57      	ldr	r2, [pc, #348]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 800330c:	7912      	ldrb	r2, [r2, #4]
 800330e:	4313      	orrs	r3, r2
 8003310:	ee07 3a90 	vmov	s15, r3
 8003314:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003318:	4b55      	ldr	r3, [pc, #340]	; (8003470 <HAL_UARTEx_RxEventCallback+0x428>)
 800331a:	edc3 7a00 	vstr	s15, [r3]
					pz = (Old_Rx_Buffer[5] << 8) | Old_Rx_Buffer[6] ;
 800331e:	4b52      	ldr	r3, [pc, #328]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 8003320:	795b      	ldrb	r3, [r3, #5]
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	4a50      	ldr	r2, [pc, #320]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 8003326:	7992      	ldrb	r2, [r2, #6]
 8003328:	4313      	orrs	r3, r2
 800332a:	ee07 3a90 	vmov	s15, r3
 800332e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003332:	4b50      	ldr	r3, [pc, #320]	; (8003474 <HAL_UARTEx_RxEventCallback+0x42c>)
 8003334:	edc3 7a00 	vstr	s15, [r3]
					pyaw = Old_Rx_Buffer[7];
 8003338:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <HAL_UARTEx_RxEventCallback+0x420>)
 800333a:	79db      	ldrb	r3, [r3, #7]
 800333c:	ee07 3a90 	vmov	s15, r3
 8003340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003344:	4b4c      	ldr	r3, [pc, #304]	; (8003478 <HAL_UARTEx_RxEventCallback+0x430>)
 8003346:	edc3 7a00 	vstr	s15, [r3]
			}
 800334a:	e021      	b.n	8003390 <HAL_UARTEx_RxEventCallback+0x348>
		} else {
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800334c:	2200      	movs	r2, #0
 800334e:	2102      	movs	r1, #2
 8003350:	484a      	ldr	r0, [pc, #296]	; (800347c <HAL_UARTEx_RxEventCallback+0x434>)
 8003352:	f006 fce7 	bl	8009d24 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8003356:	2201      	movs	r2, #1
 8003358:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800335c:	4848      	ldr	r0, [pc, #288]	; (8003480 <HAL_UARTEx_RxEventCallback+0x438>)
 800335e:	f006 fce1 	bl	8009d24 <HAL_GPIO_WritePin>
			HAL_UART_Transmit_DMA(&huart3, (uint8_t*) "CRC16 error\n", 12);
 8003362:	220c      	movs	r2, #12
 8003364:	4947      	ldr	r1, [pc, #284]	; (8003484 <HAL_UARTEx_RxEventCallback+0x43c>)
 8003366:	4848      	ldr	r0, [pc, #288]	; (8003488 <HAL_UARTEx_RxEventCallback+0x440>)
 8003368:	f00a fe66 	bl	800e038 <HAL_UART_Transmit_DMA>
 800336c:	e011      	b.n	8003392 <HAL_UARTEx_RxEventCallback+0x34a>
		}
	} else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800336e:	2200      	movs	r2, #0
 8003370:	2102      	movs	r1, #2
 8003372:	4842      	ldr	r0, [pc, #264]	; (800347c <HAL_UARTEx_RxEventCallback+0x434>)
 8003374:	f006 fcd6 	bl	8009d24 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8003378:	2201      	movs	r2, #1
 800337a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800337e:	4840      	ldr	r0, [pc, #256]	; (8003480 <HAL_UARTEx_RxEventCallback+0x438>)
 8003380:	f006 fcd0 	bl	8009d24 <HAL_GPIO_WritePin>
		HAL_UART_Transmit_DMA(&huart3, (uint8_t*) "Protocol match error\n", 21);
 8003384:	2215      	movs	r2, #21
 8003386:	4941      	ldr	r1, [pc, #260]	; (800348c <HAL_UARTEx_RxEventCallback+0x444>)
 8003388:	483f      	ldr	r0, [pc, #252]	; (8003488 <HAL_UARTEx_RxEventCallback+0x440>)
 800338a:	f00a fe55 	bl	800e038 <HAL_UART_Transmit_DMA>
 800338e:	e000      	b.n	8003392 <HAL_UARTEx_RxEventCallback+0x34a>
			}
 8003390:	bf00      	nop
	}
	/* start the DMA again */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t*) New_Rx_Buffer,
 8003392:	2214      	movs	r2, #20
 8003394:	493e      	ldr	r1, [pc, #248]	; (8003490 <HAL_UARTEx_RxEventCallback+0x448>)
 8003396:	483c      	ldr	r0, [pc, #240]	; (8003488 <HAL_UARTEx_RxEventCallback+0x440>)
 8003398:	f00c fdb3 	bl	800ff02 <HAL_UARTEx_ReceiveToIdle_DMA>
			Rx_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 800339c:	4b3d      	ldr	r3, [pc, #244]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a3d      	ldr	r2, [pc, #244]	; (8003498 <HAL_UARTEx_RxEventCallback+0x450>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d04a      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033a6:	4b3b      	ldr	r3, [pc, #236]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a3c      	ldr	r2, [pc, #240]	; (800349c <HAL_UARTEx_RxEventCallback+0x454>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d045      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033b0:	4b38      	ldr	r3, [pc, #224]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a3a      	ldr	r2, [pc, #232]	; (80034a0 <HAL_UARTEx_RxEventCallback+0x458>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d040      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033ba:	4b36      	ldr	r3, [pc, #216]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a39      	ldr	r2, [pc, #228]	; (80034a4 <HAL_UARTEx_RxEventCallback+0x45c>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d03b      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033c4:	4b33      	ldr	r3, [pc, #204]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a37      	ldr	r2, [pc, #220]	; (80034a8 <HAL_UARTEx_RxEventCallback+0x460>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d036      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033ce:	4b31      	ldr	r3, [pc, #196]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a36      	ldr	r2, [pc, #216]	; (80034ac <HAL_UARTEx_RxEventCallback+0x464>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d031      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033d8:	4b2e      	ldr	r3, [pc, #184]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a34      	ldr	r2, [pc, #208]	; (80034b0 <HAL_UARTEx_RxEventCallback+0x468>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d02c      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033e2:	4b2c      	ldr	r3, [pc, #176]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a33      	ldr	r2, [pc, #204]	; (80034b4 <HAL_UARTEx_RxEventCallback+0x46c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d027      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033ec:	4b29      	ldr	r3, [pc, #164]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a31      	ldr	r2, [pc, #196]	; (80034b8 <HAL_UARTEx_RxEventCallback+0x470>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d022      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 80033f6:	4b27      	ldr	r3, [pc, #156]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a30      	ldr	r2, [pc, #192]	; (80034bc <HAL_UARTEx_RxEventCallback+0x474>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d01d      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 8003400:	4b24      	ldr	r3, [pc, #144]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a2e      	ldr	r2, [pc, #184]	; (80034c0 <HAL_UARTEx_RxEventCallback+0x478>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d018      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 800340a:	4b22      	ldr	r3, [pc, #136]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a2d      	ldr	r2, [pc, #180]	; (80034c4 <HAL_UARTEx_RxEventCallback+0x47c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d013      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 8003414:	4b1f      	ldr	r3, [pc, #124]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a2b      	ldr	r2, [pc, #172]	; (80034c8 <HAL_UARTEx_RxEventCallback+0x480>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00e      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 800341e:	4b1d      	ldr	r3, [pc, #116]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2a      	ldr	r2, [pc, #168]	; (80034cc <HAL_UARTEx_RxEventCallback+0x484>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d009      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 8003428:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a28      	ldr	r2, [pc, #160]	; (80034d0 <HAL_UARTEx_RxEventCallback+0x488>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d004      	beq.n	800343c <HAL_UARTEx_RxEventCallback+0x3f4>
 8003432:	4b18      	ldr	r3, [pc, #96]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <HAL_UARTEx_RxEventCallback+0x48c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d108      	bne.n	800344e <HAL_UARTEx_RxEventCallback+0x406>
 800343c:	4b15      	ldr	r3, [pc, #84]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b14      	ldr	r3, [pc, #80]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0208 	bic.w	r2, r2, #8
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e008      	b.n	8003460 <HAL_UARTEx_RxEventCallback+0x418>
 800344e:	4b11      	ldr	r3, [pc, #68]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4b0f      	ldr	r3, [pc, #60]	; (8003494 <HAL_UARTEx_RxEventCallback+0x44c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0204 	bic.w	r2, r2, #4
 800345c:	601a      	str	r2, [r3, #0]
}
 800345e:	bf00      	nop
 8003460:	bf00      	nop
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bdb0      	pop	{r4, r5, r7, pc}
 8003468:	24000af8 	.word	0x24000af8
 800346c:	24000ae0 	.word	0x24000ae0
 8003470:	24000ae4 	.word	0x24000ae4
 8003474:	24000ae8 	.word	0x24000ae8
 8003478:	24000aec 	.word	0x24000aec
 800347c:	58021000 	.word	0x58021000
 8003480:	58020400 	.word	0x58020400
 8003484:	0801407c 	.word	0x0801407c
 8003488:	24001218 	.word	0x24001218
 800348c:	0801408c 	.word	0x0801408c
 8003490:	24000b0c 	.word	0x24000b0c
 8003494:	24001500 	.word	0x24001500
 8003498:	40020010 	.word	0x40020010
 800349c:	40020028 	.word	0x40020028
 80034a0:	40020040 	.word	0x40020040
 80034a4:	40020058 	.word	0x40020058
 80034a8:	40020070 	.word	0x40020070
 80034ac:	40020088 	.word	0x40020088
 80034b0:	400200a0 	.word	0x400200a0
 80034b4:	400200b8 	.word	0x400200b8
 80034b8:	40020410 	.word	0x40020410
 80034bc:	40020428 	.word	0x40020428
 80034c0:	40020440 	.word	0x40020440
 80034c4:	40020458 	.word	0x40020458
 80034c8:	40020470 	.word	0x40020470
 80034cc:	40020488 	.word	0x40020488
 80034d0:	400204a0 	.word	0x400204a0
 80034d4:	400204b8 	.word	0x400204b8

080034d8 <HAL_TIM_PeriodElapsedCallback>:





void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08a      	sub	sp, #40	; 0x28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]

	if (htim == &htim7) {	//

	}

	if (htim == &htim5) {	//
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4ac5      	ldr	r2, [pc, #788]	; (80037f8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	f040 80bc 	bne.w	8003662 <HAL_TIM_PeriodElapsedCallback+0x18a>
		encoderJ1.AMT21_Read();
 80034ea:	48c4      	ldr	r0, [pc, #784]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 80034ec:	f7fd f8f1 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 80034f0:	48c2      	ldr	r0, [pc, #776]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 80034f2:	f7fd f91d 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80034f6:	4603      	mov	r3, r0
 80034f8:	461a      	mov	r2, r3
 80034fa:	4bc1      	ldr	r3, [pc, #772]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80034fc:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 80034fe:	4bc0      	ldr	r3, [pc, #768]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d110      	bne.n	8003528 <HAL_TIM_PeriodElapsedCallback+0x50>
			fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;
 8003506:	48bd      	ldr	r0, [pc, #756]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003508:	f7fd f978 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 800350c:	4603      	mov	r3, r0
 800350e:	ee07 3a90 	vmov	s15, r3
 8003512:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003516:	ed9f 5bb6 	vldr	d5, [pc, #728]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800351a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800351e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003522:	4bb8      	ldr	r3, [pc, #736]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8003524:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ2.AMT21_Read();
 8003528:	48b7      	ldr	r0, [pc, #732]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800352a:	f7fd f8d2 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 800352e:	48b6      	ldr	r0, [pc, #728]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003530:	f7fd f8fe 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8003534:	4603      	mov	r3, r0
 8003536:	461a      	mov	r2, r3
 8003538:	4bb4      	ldr	r3, [pc, #720]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x334>)
 800353a:	701a      	strb	r2, [r3, #0]
		if(HALENCJ2OK == HAL_OK){
 800353c:	4bb3      	ldr	r3, [pc, #716]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x334>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d112      	bne.n	800356a <HAL_TIM_PeriodElapsedCallback+0x92>
			encoderJ2.unwarp();
 8003544:	48b0      	ldr	r0, [pc, #704]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003546:	f7fd f97b 	bl	8000840 <_ZN5AMT216unwarpEv>
			fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;
 800354a:	48af      	ldr	r0, [pc, #700]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800354c:	f7fd f9d7 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 8003550:	ee07 0a90 	vmov	s15, r0
 8003554:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003558:	ed9f 5ba5 	vldr	d5, [pc, #660]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800355c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003560:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003564:	4baa      	ldr	r3, [pc, #680]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003566:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}


		encoderJ3.AMT21_Read();
 800356a:	48aa      	ldr	r0, [pc, #680]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800356c:	f7fd f8b1 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 8003570:	48a8      	ldr	r0, [pc, #672]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003572:	f7fd f8dd 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8003576:	4603      	mov	r3, r0
 8003578:	461a      	mov	r2, r3
 800357a:	4ba7      	ldr	r3, [pc, #668]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800357c:	701a      	strb	r2, [r3, #0]
		if (HALENCJ3OK == HAL_OK) {
 800357e:	4ba6      	ldr	r3, [pc, #664]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d110      	bne.n	80035a8 <HAL_TIM_PeriodElapsedCallback+0xd0>
			fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;
 8003586:	48a3      	ldr	r0, [pc, #652]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003588:	f7fd f938 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 800358c:	4603      	mov	r3, r0
 800358e:	ee07 3a90 	vmov	s15, r3
 8003592:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003596:	ed9f 5b96 	vldr	d5, [pc, #600]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800359a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800359e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80035a2:	4b9e      	ldr	r3, [pc, #632]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80035a4:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ4.AMT21_Read();
 80035a8:	489d      	ldr	r0, [pc, #628]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80035aa:	f7fd f892 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 80035ae:	489c      	ldr	r0, [pc, #624]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80035b0:	f7fd f8be 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80035b4:	4603      	mov	r3, r0
 80035b6:	461a      	mov	r2, r3
 80035b8:	4b9a      	ldr	r3, [pc, #616]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80035ba:	701a      	strb	r2, [r3, #0]
		if (HALENCJ4OK == HAL_OK) {
 80035bc:	4b99      	ldr	r3, [pc, #612]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d110      	bne.n	80035e6 <HAL_TIM_PeriodElapsedCallback+0x10e>
			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
 80035c4:	4896      	ldr	r0, [pc, #600]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80035c6:	f7fd f919 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80035ca:	4603      	mov	r3, r0
 80035cc:	ee07 3a90 	vmov	s15, r3
 80035d0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80035d4:	ed9f 5b86 	vldr	d5, [pc, #536]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 80035d8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80035dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80035e0:	4b91      	ldr	r3, [pc, #580]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80035e2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
//			stepperJ2.StepperSetFrequency(dq2*10.0);
//			stepperJ3.StepperSetFrequency(dq3);
//			stepperJ4.StepperSetFrequency(dq4);


			fcb_X.UpdateIVK(fcb_joint1.Encoder , 0.0,fcb_joint3.Encoder, 0.0, dx, dy, dz, 0.0);
 80035e6:	4b87      	ldr	r3, [pc, #540]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80035e8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80035ec:	4b8b      	ldr	r3, [pc, #556]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80035ee:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80035f2:	4b8e      	ldr	r3, [pc, #568]	; (800382c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	b25b      	sxtb	r3, r3
 80035f8:	ee06 3a90 	vmov	s13, r3
 80035fc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003600:	4b8b      	ldr	r3, [pc, #556]	; (8003830 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b25b      	sxtb	r3, r3
 8003606:	ee06 3a10 	vmov	s12, r3
 800360a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800360e:	4b89      	ldr	r3, [pc, #548]	; (8003834 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	b25b      	sxtb	r3, r3
 8003614:	ee05 3a90 	vmov	s11, r3
 8003618:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800361c:	eddf 3a86 	vldr	s7, [pc, #536]	; 8003838 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003620:	eeb0 3a65 	vmov.f32	s6, s11
 8003624:	eef0 2a46 	vmov.f32	s5, s12
 8003628:	eeb0 2a66 	vmov.f32	s4, s13
 800362c:	eddf 1a82 	vldr	s3, [pc, #520]	; 8003838 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003630:	eeb0 1a47 	vmov.f32	s2, s14
 8003634:	eddf 0a80 	vldr	s1, [pc, #512]	; 8003838 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003638:	eeb0 0a67 	vmov.f32	s0, s15
 800363c:	487f      	ldr	r0, [pc, #508]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x364>)
 800363e:	f7fd fa0b 	bl	8000a58 <_ZN10RobotJoint9UpdateIVKEffffffff>

			stepperJ1.StepperOpenLoopSpeedM(fcb_X.w_q1);
 8003642:	4b7e      	ldr	r3, [pc, #504]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003644:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003648:	eeb0 0a67 	vmov.f32	s0, s15
 800364c:	487c      	ldr	r0, [pc, #496]	; (8003840 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800364e:	f7fe fe3b 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//			stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
			stepperJ3.StepperOpenLoopSpeedM(fcb_X.w_q3);
 8003652:	4b7a      	ldr	r3, [pc, #488]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003654:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003658:	eeb0 0a67 	vmov.f32	s0, s15
 800365c:	4879      	ldr	r0, [pc, #484]	; (8003844 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800365e:	f7fe fe33 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//					stepperJ3.StepperOpenLoopSpeed(u_q3/num);
//					stepperJ4.StepperOpenLoopSpeed(u_q4/num);

	}

	if (htim == &htim16)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a78      	ldr	r2, [pc, #480]	; (8003848 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8003666:	4293      	cmp	r3, r2
 8003668:	f040 808f 	bne.w	800378a <HAL_TIM_PeriodElapsedCallback+0x2b2>
	{
		encoderJ1.AMT21_Read();
 800366c:	4863      	ldr	r0, [pc, #396]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 800366e:	f7fd f830 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 8003672:	4862      	ldr	r0, [pc, #392]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003674:	f7fd f85c 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	4b60      	ldr	r3, [pc, #384]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800367e:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 8003680:	4b5f      	ldr	r3, [pc, #380]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d110      	bne.n	80036aa <HAL_TIM_PeriodElapsedCallback+0x1d2>
			fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;
 8003688:	485c      	ldr	r0, [pc, #368]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x324>)
 800368a:	f7fd f8b7 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 800368e:	4603      	mov	r3, r0
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003698:	ed9f 5b55 	vldr	d5, [pc, #340]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800369c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80036a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80036a4:	4b57      	ldr	r3, [pc, #348]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80036a6:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ2.AMT21_Read();
 80036aa:	4857      	ldr	r0, [pc, #348]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80036ac:	f7fd f811 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 80036b0:	4855      	ldr	r0, [pc, #340]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80036b2:	f7fd f83d 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80036b6:	4603      	mov	r3, r0
 80036b8:	461a      	mov	r2, r3
 80036ba:	4b54      	ldr	r3, [pc, #336]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80036bc:	701a      	strb	r2, [r3, #0]
		if(HALENCJ2OK == HAL_OK){
 80036be:	4b53      	ldr	r3, [pc, #332]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d112      	bne.n	80036ec <HAL_TIM_PeriodElapsedCallback+0x214>
			encoderJ2.unwarp();
 80036c6:	4850      	ldr	r0, [pc, #320]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80036c8:	f7fd f8ba 	bl	8000840 <_ZN5AMT216unwarpEv>
			fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;
 80036cc:	484e      	ldr	r0, [pc, #312]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80036ce:	f7fd f916 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 80036d2:	ee07 0a90 	vmov	s15, r0
 80036d6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80036da:	ed9f 5b45 	vldr	d5, [pc, #276]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 80036de:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80036e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80036e6:	4b4a      	ldr	r3, [pc, #296]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80036e8:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}


		encoderJ3.AMT21_Read();
 80036ec:	4849      	ldr	r0, [pc, #292]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80036ee:	f7fc fff0 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 80036f2:	4848      	ldr	r0, [pc, #288]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80036f4:	f7fd f81c 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	4b46      	ldr	r3, [pc, #280]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80036fe:	701a      	strb	r2, [r3, #0]
		if (HALENCJ3OK == HAL_OK) {
 8003700:	4b45      	ldr	r3, [pc, #276]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d110      	bne.n	800372a <HAL_TIM_PeriodElapsedCallback+0x252>
			fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;
 8003708:	4842      	ldr	r0, [pc, #264]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800370a:	f7fd f877 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 800370e:	4603      	mov	r3, r0
 8003710:	ee07 3a90 	vmov	s15, r3
 8003714:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003718:	ed9f 5b35 	vldr	d5, [pc, #212]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800371c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003720:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003724:	4b3d      	ldr	r3, [pc, #244]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003726:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ4.AMT21_Read();
 800372a:	483d      	ldr	r0, [pc, #244]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800372c:	f7fc ffd1 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 8003730:	483b      	ldr	r0, [pc, #236]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003732:	f7fc fffd 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8003736:	4603      	mov	r3, r0
 8003738:	461a      	mov	r2, r3
 800373a:	4b3a      	ldr	r3, [pc, #232]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800373c:	701a      	strb	r2, [r3, #0]
		if (HALENCJ4OK == HAL_OK) {
 800373e:	4b39      	ldr	r3, [pc, #228]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d110      	bne.n	8003768 <HAL_TIM_PeriodElapsedCallback+0x290>
			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
 8003746:	4836      	ldr	r0, [pc, #216]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003748:	f7fd f858 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 800374c:	4603      	mov	r3, r0
 800374e:	ee07 3a90 	vmov	s15, r3
 8003752:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003756:	ed9f 5b26 	vldr	d5, [pc, #152]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x318>
 800375a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800375e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003762:	4b31      	ldr	r3, [pc, #196]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8003764:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		if (State_FIN)
 8003768:	4b38      	ldr	r3, [pc, #224]	; (800384c <HAL_TIM_PeriodElapsedCallback+0x374>)
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00b      	beq.n	800378a <HAL_TIM_PeriodElapsedCallback+0x2b2>
		 {
			Balloon++;
 8003772:	4b37      	ldr	r3, [pc, #220]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	3301      	adds	r3, #1
 8003778:	4a35      	ldr	r2, [pc, #212]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0x378>)
 800377a:	6013      	str	r3, [r2, #0]
			Update_State_Machine();
 800377c:	f7ff f94c 	bl	8002a18 <_Z20Update_State_Machinev>
			Update_State_Machine();
 8003780:	f7ff f94a 	bl	8002a18 <_Z20Update_State_Machinev>
			State_FIN = false;
 8003784:	4b31      	ldr	r3, [pc, #196]	; (800384c <HAL_TIM_PeriodElapsedCallback+0x374>)
 8003786:	2200      	movs	r2, #0
 8003788:	701a      	strb	r2, [r3, #0]
		 }

	}

	if (htim == &htim14) {
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a31      	ldr	r2, [pc, #196]	; (8003854 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	f040 8486 	bne.w	80040a0 <HAL_TIM_PeriodElapsedCallback+0xbc8>
//			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
//		}
		// #############################################################################

		// ######################## Setpoint ##########################################
		float t2 = t * t;
 8003794:	4b30      	ldr	r3, [pc, #192]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8003796:	ed93 7a00 	vldr	s14, [r3]
 800379a:	4b2f      	ldr	r3, [pc, #188]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800379c:	edd3 7a00 	vldr	s15, [r3]
 80037a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037a4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		float t3 = t * t * t;
 80037a8:	4b2b      	ldr	r3, [pc, #172]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037aa:	ed93 7a00 	vldr	s14, [r3]
 80037ae:	4b2a      	ldr	r3, [pc, #168]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037b0:	edd3 7a00 	vldr	s15, [r3]
 80037b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037b8:	4b27      	ldr	r3, [pc, #156]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037ba:	edd3 7a00 	vldr	s15, [r3]
 80037be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037c2:	edc7 7a08 	vstr	s15, [r7, #32]
		float t4 = t * t * t * t;
 80037c6:	4b24      	ldr	r3, [pc, #144]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037c8:	ed93 7a00 	vldr	s14, [r3]
 80037cc:	4b22      	ldr	r3, [pc, #136]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037ce:	edd3 7a00 	vldr	s15, [r3]
 80037d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037d6:	4b20      	ldr	r3, [pc, #128]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037d8:	edd3 7a00 	vldr	s15, [r3]
 80037dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037e0:	4b1d      	ldr	r3, [pc, #116]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80037e2:	edd3 7a00 	vldr	s15, [r3]
 80037e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ea:	e037      	b.n	800385c <HAL_TIM_PeriodElapsedCallback+0x384>
 80037ec:	f3af 8000 	nop.w
 80037f0:	645a1cac 	.word	0x645a1cac
 80037f4:	4004df3b 	.word	0x4004df3b
 80037f8:	24000dbc 	.word	0x24000dbc
 80037fc:	24000448 	.word	0x24000448
 8003800:	24000acc 	.word	0x24000acc
 8003804:	24000558 	.word	0x24000558
 8003808:	24000464 	.word	0x24000464
 800380c:	24000acd 	.word	0x24000acd
 8003810:	2400063c 	.word	0x2400063c
 8003814:	24000480 	.word	0x24000480
 8003818:	24000ace 	.word	0x24000ace
 800381c:	24000720 	.word	0x24000720
 8003820:	2400049c 	.word	0x2400049c
 8003824:	24000acf 	.word	0x24000acf
 8003828:	24000804 	.word	0x24000804
 800382c:	24000adc 	.word	0x24000adc
 8003830:	24000add 	.word	0x24000add
 8003834:	24000ade 	.word	0x24000ade
 8003838:	00000000 	.word	0x00000000
 800383c:	240009cc 	.word	0x240009cc
 8003840:	240004b8 	.word	0x240004b8
 8003844:	24000508 	.word	0x24000508
 8003848:	24000fd0 	.word	0x24000fd0
 800384c:	24000ad0 	.word	0x24000ad0
 8003850:	24000bd4 	.word	0x24000bd4
 8003854:	24000f38 	.word	0x24000f38
 8003858:	24000bd8 	.word	0x24000bd8
 800385c:	edc7 7a07 	vstr	s15, [r7, #28]
		float t5 = t * t * t * t * t;
 8003860:	4be1      	ldr	r3, [pc, #900]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003862:	ed93 7a00 	vldr	s14, [r3]
 8003866:	4be0      	ldr	r3, [pc, #896]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003868:	edd3 7a00 	vldr	s15, [r3]
 800386c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003870:	4bdd      	ldr	r3, [pc, #884]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003872:	edd3 7a00 	vldr	s15, [r3]
 8003876:	ee27 7a27 	vmul.f32	s14, s14, s15
 800387a:	4bdb      	ldr	r3, [pc, #876]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800387c:	edd3 7a00 	vldr	s15, [r3]
 8003880:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003884:	4bd8      	ldr	r3, [pc, #864]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003886:	edd3 7a00 	vldr	s15, [r3]
 800388a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388e:	edc7 7a06 	vstr	s15, [r7, #24]
//		fcb_joint3.Goal_Velocity = fcb_X.w_q3;
//		fcb_joint4.Goal_Velocity = fcb_X.w_q4;
////	fcb_joint3.Goal_Position = fcb_X.q3;


		fcb_joint1.Goal_Velocity = fcb_joint1.C1 + (2.0*fcb_joint1.C2*t) + (3.0*fcb_joint1.C3*t2) + (4.0*fcb_joint1.C4*t3) + (5.0*fcb_joint1.C5*t4);
 8003892:	4bd6      	ldr	r3, [pc, #856]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003894:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003898:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800389c:	4bd3      	ldr	r3, [pc, #844]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 800389e:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 80038a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038a6:	ee37 5b07 	vadd.f64	d5, d7, d7
 80038aa:	4bcf      	ldr	r3, [pc, #828]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 80038ac:	edd3 7a00 	vldr	s15, [r3]
 80038b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038b4:	ee25 7b07 	vmul.f64	d7, d5, d7
 80038b8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80038bc:	4bcb      	ldr	r3, [pc, #812]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 80038be:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80038c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038c6:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 80038ca:	ee27 5b05 	vmul.f64	d5, d7, d5
 80038ce:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80038d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038d6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80038da:	ee36 6b07 	vadd.f64	d6, d6, d7
 80038de:	4bc3      	ldr	r3, [pc, #780]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 80038e0:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80038e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038e8:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80038ec:	ee27 5b05 	vmul.f64	d5, d7, d5
 80038f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80038f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038f8:	ee25 7b07 	vmul.f64	d7, d5, d7
 80038fc:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003900:	4bba      	ldr	r3, [pc, #744]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003902:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003906:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800390a:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 800390e:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003912:	edd7 7a07 	vldr	s15, [r7, #28]
 8003916:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800391a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800391e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003922:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003926:	4bb1      	ldr	r3, [pc, #708]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003928:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint1.Goal_Position = (fcb_joint1.C0 + (fcb_joint1.C1*t) + (fcb_joint1.C2*t2) + (fcb_joint1.C3*t3) + (fcb_joint1.C4*t4) + (fcb_joint1.C5*t5));
 800392c:	4baf      	ldr	r3, [pc, #700]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 800392e:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003932:	4bae      	ldr	r3, [pc, #696]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003934:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003938:	4bab      	ldr	r3, [pc, #684]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800393a:	edd3 7a00 	vldr	s15, [r3]
 800393e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003946:	4ba9      	ldr	r3, [pc, #676]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003948:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 800394c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003954:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003958:	4ba4      	ldr	r3, [pc, #656]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 800395a:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 800395e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003966:	ee37 7a27 	vadd.f32	s14, s14, s15
 800396a:	4ba0      	ldr	r3, [pc, #640]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 800396c:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003970:	edd7 7a07 	vldr	s15, [r7, #28]
 8003974:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003978:	ee37 7a27 	vadd.f32	s14, s14, s15
 800397c:	4b9b      	ldr	r3, [pc, #620]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 800397e:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003982:	edd7 7a06 	vldr	s15, [r7, #24]
 8003986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800398a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800398e:	4b97      	ldr	r3, [pc, #604]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x714>)
 8003990:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint2.Goal_Velocity = fcb_joint2.C1 + (2.0*fcb_joint2.C2*t) + (3.0*fcb_joint2.C3*t2) + (4.0*fcb_joint2.C4*t3) + (5.0*fcb_joint2.C5*t4);
 8003994:	4b96      	ldr	r3, [pc, #600]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003996:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800399a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800399e:	4b94      	ldr	r3, [pc, #592]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 80039a0:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 80039a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039a8:	ee37 5b07 	vadd.f64	d5, d7, d7
 80039ac:	4b8e      	ldr	r3, [pc, #568]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 80039ae:	edd3 7a00 	vldr	s15, [r3]
 80039b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039b6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80039ba:	ee36 6b07 	vadd.f64	d6, d6, d7
 80039be:	4b8c      	ldr	r3, [pc, #560]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 80039c0:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80039c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039c8:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 80039cc:	ee27 5b05 	vmul.f64	d5, d7, d5
 80039d0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80039d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039d8:	ee25 7b07 	vmul.f64	d7, d5, d7
 80039dc:	ee36 6b07 	vadd.f64	d6, d6, d7
 80039e0:	4b83      	ldr	r3, [pc, #524]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 80039e2:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80039e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039ea:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80039ee:	ee27 5b05 	vmul.f64	d5, d7, d5
 80039f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80039f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80039fa:	ee25 7b07 	vmul.f64	d7, d5, d7
 80039fe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003a02:	4b7b      	ldr	r3, [pc, #492]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a04:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003a08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a0c:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003a10:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003a14:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a1c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003a20:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003a24:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003a28:	4b71      	ldr	r3, [pc, #452]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a2a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint2.Goal_Position = (fcb_joint2.C0 + (fcb_joint2.C1*t) + (fcb_joint2.C2*t2) + (fcb_joint2.C3*t3) + (fcb_joint2.C4*t4) + (fcb_joint2.C5*t5));
 8003a2e:	4b70      	ldr	r3, [pc, #448]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a30:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003a34:	4b6e      	ldr	r3, [pc, #440]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a36:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003a3a:	4b6b      	ldr	r3, [pc, #428]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003a3c:	edd3 7a00 	vldr	s15, [r3]
 8003a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a48:	4b69      	ldr	r3, [pc, #420]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a4a:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003a4e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a5a:	4b65      	ldr	r3, [pc, #404]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a5c:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003a60:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a6c:	4b60      	ldr	r3, [pc, #384]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a6e:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003a72:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a7e:	4b5c      	ldr	r3, [pc, #368]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a80:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003a84:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a90:	4b57      	ldr	r3, [pc, #348]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8003a92:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint3.Goal_Velocity = fcb_joint3.C1 + (2.0*fcb_joint3.C2*t) + (3.0*fcb_joint3.C3*t2) + (4.0*fcb_joint3.C4*t3) + (5.0*fcb_joint3.C5*t4);
 8003a96:	4b57      	ldr	r3, [pc, #348]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003a98:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003a9c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003aa0:	4b54      	ldr	r3, [pc, #336]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003aa2:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003aa6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003aaa:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003aae:	4b4e      	ldr	r3, [pc, #312]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003ab0:	edd3 7a00 	vldr	s15, [r3]
 8003ab4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ab8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003abc:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003ac0:	4b4c      	ldr	r3, [pc, #304]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003ac2:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003ac6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003aca:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003ace:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003ad2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ad6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ada:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ade:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003ae2:	4b44      	ldr	r3, [pc, #272]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003ae4:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003ae8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003aec:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003af0:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003af4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003af8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003afc:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003b00:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003b04:	4b3b      	ldr	r3, [pc, #236]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b06:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003b0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b0e:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003b12:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003b16:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b1a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b1e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003b22:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003b26:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003b2a:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b2c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint3.Goal_Position = (fcb_joint3.C0 + (fcb_joint3.C1*t) + (fcb_joint3.C2*t2) + (fcb_joint3.C3*t3) + (fcb_joint3.C4*t4) + (fcb_joint3.C5*t5));
 8003b30:	4b30      	ldr	r3, [pc, #192]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b32:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003b36:	4b2f      	ldr	r3, [pc, #188]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b38:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003b3c:	4b2a      	ldr	r3, [pc, #168]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003b3e:	edd3 7a00 	vldr	s15, [r3]
 8003b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b4a:	4b2a      	ldr	r3, [pc, #168]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b4c:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003b50:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b5c:	4b25      	ldr	r3, [pc, #148]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b5e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003b62:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b6e:	4b21      	ldr	r3, [pc, #132]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b70:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003b74:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b80:	4b1c      	ldr	r3, [pc, #112]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b82:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003b86:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b92:	4b18      	ldr	r3, [pc, #96]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8003b94:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint4.Goal_Velocity = fcb_joint4.C1 + (2.0*fcb_joint4.C2*t) + (3.0*fcb_joint4.C3*t2) + (4.0*fcb_joint4.C4*t3) + (5.0*fcb_joint4.C5*t4);
 8003b98:	4b17      	ldr	r3, [pc, #92]	; (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x720>)
 8003b9a:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003b9e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003ba2:	4b15      	ldr	r3, [pc, #84]	; (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x720>)
 8003ba4:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003ba8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bac:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003bb0:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8003bb2:	edd3 7a00 	vldr	s15, [r3]
 8003bb6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bba:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003bbe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	; (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x720>)
 8003bc4:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003bc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bcc:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003bd0:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003bd4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003bd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bdc:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003be0:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003be4:	e00a      	b.n	8003bfc <HAL_TIM_PeriodElapsedCallback+0x724>
 8003be6:	bf00      	nop
 8003be8:	24000bd8 	.word	0x24000bd8
 8003bec:	24000558 	.word	0x24000558
 8003bf0:	2400063c 	.word	0x2400063c
 8003bf4:	24000720 	.word	0x24000720
 8003bf8:	24000804 	.word	0x24000804
 8003bfc:	4bc7      	ldr	r3, [pc, #796]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003bfe:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003c02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c06:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003c0a:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003c0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c16:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003c1a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003c1e:	4bbf      	ldr	r3, [pc, #764]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c20:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003c24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c28:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003c2c:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003c30:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c38:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003c3c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003c40:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003c44:	4bb5      	ldr	r3, [pc, #724]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c46:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint4.Goal_Position = (fcb_joint4.C0 + (fcb_joint4.C1*t) + (fcb_joint4.C2*t2) + (fcb_joint4.C3*t3) + (fcb_joint4.C4*t4) + (fcb_joint4.C5*t5));
 8003c4a:	4bb4      	ldr	r3, [pc, #720]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c4c:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003c50:	4bb2      	ldr	r3, [pc, #712]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c52:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003c56:	4bb2      	ldr	r3, [pc, #712]	; (8003f20 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003c58:	edd3 7a00 	vldr	s15, [r3]
 8003c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c64:	4bad      	ldr	r3, [pc, #692]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c66:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003c6a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003c6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c76:	4ba9      	ldr	r3, [pc, #676]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c78:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003c7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c88:	4ba4      	ldr	r3, [pc, #656]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c8a:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003c8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c9a:	4ba0      	ldr	r3, [pc, #640]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003c9c:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003ca0:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ca4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cac:	4b9b      	ldr	r3, [pc, #620]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003cae:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		//		fcb_joint3.Error_p = fcb_joint3.Goal_Position - fcb_joint3.Encoder;
		//		fcb_joint1.Sum_Error_p += fcb_joint1.Error_p;
		//		fcb_joint3.Sum_Error_p += fcb_joint3.Error_p;


		fcb_joint1.KalmanFillter(fcb_joint1.Encoder);
 8003cb2:	4b9c      	ldr	r3, [pc, #624]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cb4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003cb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cbc:	4899      	ldr	r0, [pc, #612]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cbe:	f7fd f919 	bl	8000ef4 <_ZN10RobotJoint13KalmanFillterEf>
		fcb_joint1.kalman_pos = fcb_joint1.X11;
 8003cc2:	4b98      	ldr	r3, [pc, #608]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003cc8:	4a96      	ldr	r2, [pc, #600]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cca:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
		fcb_joint1.kalman_velo = fcb_joint1.X21;
 8003cce:	4b95      	ldr	r3, [pc, #596]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cd0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003cd4:	4a93      	ldr	r2, [pc, #588]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003cd6:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

		fcb_joint3.KalmanFillter(fcb_joint3.Encoder);
 8003cda:	4b93      	ldr	r3, [pc, #588]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003cdc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003ce0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ce4:	4890      	ldr	r0, [pc, #576]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ce6:	f7fd f905 	bl	8000ef4 <_ZN10RobotJoint13KalmanFillterEf>
		fcb_joint3.kalman_pos = fcb_joint3.X11;
 8003cea:	4b8f      	ldr	r3, [pc, #572]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003cec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003cf0:	4a8d      	ldr	r2, [pc, #564]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003cf2:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
		fcb_joint3.kalman_velo = fcb_joint3.X21;
 8003cf6:	4b8c      	ldr	r3, [pc, #560]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003cf8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003cfc:	4a8a      	ldr	r2, [pc, #552]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003cfe:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
//		fcb_joint1.Kd_p = 0.0004;
//		fcb_joint3.Kp_p = 0.015; // 0.015
//		fcb_joint3.Ki_p = 0.009; // 0.009
//		fcb_joint3.Kd_p = 0.0015; // 0.0015

		fcb_joint1.Kp_p = 0.2;
 8003d02:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d04:	4a89      	ldr	r2, [pc, #548]	; (8003f2c <HAL_TIM_PeriodElapsedCallback+0xa54>)
 8003d06:	661a      	str	r2, [r3, #96]	; 0x60
		fcb_joint1.Ki_p = 0.0001;
 8003d08:	4b86      	ldr	r3, [pc, #536]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d0a:	4a89      	ldr	r2, [pc, #548]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 8003d0c:	665a      	str	r2, [r3, #100]	; 0x64
		fcb_joint1.Kd_p = 0.0001;
 8003d0e:	4b85      	ldr	r3, [pc, #532]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d10:	4a87      	ldr	r2, [pc, #540]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 8003d12:	669a      	str	r2, [r3, #104]	; 0x68
		fcb_joint3.Kp_p = 0.05;
 8003d14:	4b84      	ldr	r3, [pc, #528]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d16:	4a87      	ldr	r2, [pc, #540]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 8003d18:	661a      	str	r2, [r3, #96]	; 0x60
		fcb_joint3.Ki_p = 0.0;
 8003d1a:	4b83      	ldr	r3, [pc, #524]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d1c:	f04f 0200 	mov.w	r2, #0
 8003d20:	665a      	str	r2, [r3, #100]	; 0x64
		fcb_joint3.Kd_p = 0.01;
 8003d22:	4b81      	ldr	r3, [pc, #516]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d24:	4a84      	ldr	r2, [pc, #528]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8003d26:	669a      	str	r2, [r3, #104]	; 0x68
//		fcb_joint3.Kp_p = 0.0006;
//		fcb_joint3.Ki_p = 0.00001;
//		fcb_joint3.Kd_p = 0.00001;

		fcb_joint1.Kp_v = 0.0;
 8003d28:	4b7e      	ldr	r3, [pc, #504]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	66da      	str	r2, [r3, #108]	; 0x6c
		fcb_joint1.Ki_v = 0.0;
 8003d30:	4b7c      	ldr	r3, [pc, #496]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d32:	f04f 0200 	mov.w	r2, #0
 8003d36:	671a      	str	r2, [r3, #112]	; 0x70
		fcb_joint1.Kd_v = 0.0;
 8003d38:	4b7a      	ldr	r3, [pc, #488]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	675a      	str	r2, [r3, #116]	; 0x74
		fcb_joint3.Kp_v = 0.0;
 8003d40:	4b79      	ldr	r3, [pc, #484]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d42:	f04f 0200 	mov.w	r2, #0
 8003d46:	66da      	str	r2, [r3, #108]	; 0x6c
		fcb_joint3.Ki_v = 0.0;
 8003d48:	4b77      	ldr	r3, [pc, #476]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	671a      	str	r2, [r3, #112]	; 0x70
		fcb_joint3.Kd_v = 0.0;
 8003d50:	4b75      	ldr	r3, [pc, #468]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	675a      	str	r2, [r3, #116]	; 0x74

		fcb_joint1.Error_p = fcb_joint1.Goal_Position - fcb_joint1.Encoder;
 8003d58:	4b72      	ldr	r3, [pc, #456]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d5a:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8003d5e:	4b71      	ldr	r3, [pc, #452]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d60:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003d64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d68:	4b6e      	ldr	r3, [pc, #440]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d6a:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		fcb_joint3.Error_p = fcb_joint3.Goal_Position - fcb_joint3.Encoder;
 8003d6e:	4b6e      	ldr	r3, [pc, #440]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d70:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8003d74:	4b6c      	ldr	r3, [pc, #432]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d76:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d7e:	4b6a      	ldr	r3, [pc, #424]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d80:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		fcb_joint1.Error_v = fcb_joint1.Goal_Velocity - fcb_joint1.kalman_velo;
 8003d84:	4b67      	ldr	r3, [pc, #412]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d86:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003d8a:	4b66      	ldr	r3, [pc, #408]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d8c:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d94:	4b63      	ldr	r3, [pc, #396]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003d96:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
		fcb_joint3.Error_v = fcb_joint3.Goal_Velocity - fcb_joint3.kalman_velo;
 8003d9a:	4b63      	ldr	r3, [pc, #396]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003d9c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003da0:	4b61      	ldr	r3, [pc, #388]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003da2:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003da6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003daa:	4b5f      	ldr	r3, [pc, #380]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003dac:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84

		fcb_joint1.Sum_Error_p += fcb_joint1.Error_p;
 8003db0:	4b5c      	ldr	r3, [pc, #368]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003db2:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003db6:	4b5b      	ldr	r3, [pc, #364]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003db8:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dc0:	4b58      	ldr	r3, [pc, #352]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003dc2:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		fcb_joint3.Sum_Error_p += fcb_joint3.Error_p;
 8003dc6:	4b58      	ldr	r3, [pc, #352]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003dc8:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003dcc:	4b56      	ldr	r3, [pc, #344]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003dce:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dd6:	4b54      	ldr	r3, [pc, #336]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003dd8:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		fcb_joint1.Sum_Error_v += fcb_joint1.Error_v;
 8003ddc:	4b51      	ldr	r3, [pc, #324]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003dde:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8003de2:	4b50      	ldr	r3, [pc, #320]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003de4:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dec:	4b4d      	ldr	r3, [pc, #308]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003dee:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		fcb_joint3.Sum_Error_v += fcb_joint3.Error_v;
 8003df2:	4b4d      	ldr	r3, [pc, #308]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003df4:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8003df8:	4b4b      	ldr	r3, [pc, #300]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003dfa:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e02:	4b49      	ldr	r3, [pc, #292]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003e04:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 8003e08:	4b46      	ldr	r3, [pc, #280]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e0a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
									(fcb_joint1.Kp_p * fcb_joint1.Error_p ) +
 8003e0e:	4b45      	ldr	r3, [pc, #276]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e10:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8003e14:	4b43      	ldr	r3, [pc, #268]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e16:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003e1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 8003e1e:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Ki_p * fcb_joint1.Sum_Error_p ) +
 8003e22:	4b40      	ldr	r3, [pc, #256]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e24:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8003e28:	4b3e      	ldr	r3, [pc, #248]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e2a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kp_p * fcb_joint1.Error_p ) +
 8003e32:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kd_p * (fcb_joint1.Error_p - fcb_joint1.Old_p) ) +
 8003e36:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e38:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003e3c:	4b39      	ldr	r3, [pc, #228]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e3e:	ed93 6a1e 	vldr	s12, [r3, #120]	; 0x78
 8003e42:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e44:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003e48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Ki_p * fcb_joint1.Sum_Error_p ) +
 8003e50:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kp_v * fcb_joint1.Error_v ) +
 8003e54:	4b33      	ldr	r3, [pc, #204]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e56:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8003e5a:	4b32      	ldr	r3, [pc, #200]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e5c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kd_p * (fcb_joint1.Error_p - fcb_joint1.Old_p) ) +
 8003e64:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Ki_v * fcb_joint1.Sum_Error_v ) +
 8003e68:	4b2e      	ldr	r3, [pc, #184]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e6a:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8003e6e:	4b2d      	ldr	r3, [pc, #180]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e70:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kp_v * fcb_joint1.Error_v ) +
 8003e78:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kd_v * (fcb_joint1.Error_v - fcb_joint1.Old_v) ) ;
 8003e7c:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e7e:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8003e82:	4b28      	ldr	r3, [pc, #160]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e84:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8003e88:	4b26      	ldr	r3, [pc, #152]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e8a:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003e8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003e92:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Ki_v * fcb_joint1.Sum_Error_v ) +
 8003e96:	ee77 7a27 	vadd.f32	s15, s14, s15
		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 8003e9a:	4b22      	ldr	r3, [pc, #136]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e9c:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c

		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 8003ea0:	4b21      	ldr	r3, [pc, #132]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ea2:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
									(fcb_joint3.Kp_p * fcb_joint3.Error_p ) +
 8003ea6:	4b20      	ldr	r3, [pc, #128]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ea8:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8003eac:	4b1e      	ldr	r3, [pc, #120]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003eae:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003eb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 8003eb6:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Ki_p * fcb_joint3.Sum_Error_p ) +
 8003eba:	4b1b      	ldr	r3, [pc, #108]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ebc:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8003ec0:	4b19      	ldr	r3, [pc, #100]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ec2:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kp_p * fcb_joint3.Error_p ) +
 8003eca:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kd_p * (fcb_joint3.Error_p - fcb_joint3.Old_p) ) +
 8003ece:	4b16      	ldr	r3, [pc, #88]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ed0:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003ed4:	4b14      	ldr	r3, [pc, #80]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ed6:	ed93 6a1e 	vldr	s12, [r3, #120]	; 0x78
 8003eda:	4b13      	ldr	r3, [pc, #76]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003edc:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003ee0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Ki_p * fcb_joint3.Sum_Error_p ) +
 8003ee8:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kp_v * fcb_joint3.Error_v) +
 8003eec:	4b0e      	ldr	r3, [pc, #56]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003eee:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8003ef2:	4b0d      	ldr	r3, [pc, #52]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003ef4:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003ef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kd_p * (fcb_joint3.Error_p - fcb_joint3.Old_p) ) +
 8003efc:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Ki_v * fcb_joint3.Sum_Error_v ) +
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003f02:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8003f06:	4b08      	ldr	r3, [pc, #32]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003f08:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003f0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kp_v * fcb_joint3.Error_v) +
 8003f10:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kd_v * (fcb_joint3.Error_v - fcb_joint3.Old_v) ) ;
 8003f14:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003f16:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8003f1a:	e00f      	b.n	8003f3c <HAL_TIM_PeriodElapsedCallback+0xa64>
 8003f1c:	24000804 	.word	0x24000804
 8003f20:	24000bd8 	.word	0x24000bd8
 8003f24:	24000558 	.word	0x24000558
 8003f28:	24000720 	.word	0x24000720
 8003f2c:	3e4ccccd 	.word	0x3e4ccccd
 8003f30:	38d1b717 	.word	0x38d1b717
 8003f34:	3d4ccccd 	.word	0x3d4ccccd
 8003f38:	3c23d70a 	.word	0x3c23d70a
 8003f3c:	4b9f      	ldr	r3, [pc, #636]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003f3e:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8003f42:	4b9e      	ldr	r3, [pc, #632]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003f44:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003f48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003f4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Ki_v * fcb_joint3.Sum_Error_v ) +
 8003f50:	ee77 7a27 	vadd.f32	s15, s14, s15
		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 8003f54:	4b99      	ldr	r3, [pc, #612]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003f56:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
//		stepperJ3.StepperOpenLoopSpeedM(fcb_joint3.Output_Joint_W);

//		stepperJ1.StepperOpenLoopSpeedM(0.0);
//		stepperJ3.StepperOpenLoopSpeedM(0.0);

		stepperJ1.StepperOpenLoopSpeedM(fcb_joint1.Goal_Velocity);
 8003f5a:	4b99      	ldr	r3, [pc, #612]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003f5c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003f60:	eeb0 0a67 	vmov.f32	s0, s15
 8003f64:	4897      	ldr	r0, [pc, #604]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0xcec>)
 8003f66:	f7fe f9af 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//		stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
		stepperJ3.StepperOpenLoopSpeedM(fcb_joint3.Goal_Velocity);
 8003f6a:	4b94      	ldr	r3, [pc, #592]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003f6c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003f70:	eeb0 0a67 	vmov.f32	s0, s15
 8003f74:	4894      	ldr	r0, [pc, #592]	; (80041c8 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 8003f76:	f7fe f9a7 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//		stepperJ4.StepperOpenLoopSpeedM(fcb_joint4.Goal_Velocity);
//
//		stepperJ1.StepperOpenLoopSpeedM(fcb_joint1.Goal_Velocity);
		stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
 8003f7a:	4b94      	ldr	r3, [pc, #592]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 8003f7c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003f80:	eeb0 0a67 	vmov.f32	s0, s15
 8003f84:	4892      	ldr	r0, [pc, #584]	; (80041d0 <HAL_TIM_PeriodElapsedCallback+0xcf8>)
 8003f86:	f7fe f99f 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//		stepperJ3.StepperOpenLoopSpeedM(0);
		stepperJ4.StepperOpenLoopSpeedM(0);
 8003f8a:	ed9f 0a92 	vldr	s0, [pc, #584]	; 80041d4 <HAL_TIM_PeriodElapsedCallback+0xcfc>
 8003f8e:	4892      	ldr	r0, [pc, #584]	; (80041d8 <HAL_TIM_PeriodElapsedCallback+0xd00>)
 8003f90:	f7fe f99a 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>

		fcb_joint1.Old_Error_p = fcb_joint1.Error_p;
 8003f94:	4b8a      	ldr	r3, [pc, #552]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003f96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f98:	4a89      	ldr	r2, [pc, #548]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003f9a:	67d3      	str	r3, [r2, #124]	; 0x7c
		fcb_joint3.Old_Error_p = fcb_joint3.Error_p;
 8003f9c:	4b87      	ldr	r3, [pc, #540]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003f9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fa0:	4a86      	ldr	r2, [pc, #536]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fa2:	67d3      	str	r3, [r2, #124]	; 0x7c
		fcb_joint1.Old_Error_v = fcb_joint1.Error_v;
 8003fa4:	4b86      	ldr	r3, [pc, #536]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003faa:	4a85      	ldr	r2, [pc, #532]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		fcb_joint3.Old_Error_v = fcb_joint3.Error_v;
 8003fb0:	4b82      	ldr	r3, [pc, #520]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fb6:	4a81      	ldr	r2, [pc, #516]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

		fcb_joint1.Old_p = fcb_joint1.Encoder;
 8003fbc:	4b80      	ldr	r3, [pc, #512]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc0:	4a7f      	ldr	r2, [pc, #508]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		fcb_joint3.Old_p = fcb_joint3.Encoder;
 8003fc6:	4b7d      	ldr	r3, [pc, #500]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fca:	4a7c      	ldr	r2, [pc, #496]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		fcb_joint1.Old_v = fcb_joint1.kalman_velo;
 8003fd0:	4b7b      	ldr	r3, [pc, #492]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fd2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003fd6:	4a7a      	ldr	r2, [pc, #488]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fd8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
		fcb_joint3.Old_v = fcb_joint1.kalman_velo;
 8003fdc:	4b78      	ldr	r3, [pc, #480]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8003fde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003fe2:	4a76      	ldr	r2, [pc, #472]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8003fe4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94


		t = t + sample_time_500;
 8003fe8:	4b7c      	ldr	r3, [pc, #496]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0xd04>)
 8003fea:	ed93 7a00 	vldr	s14, [r3]
 8003fee:	4b7c      	ldr	r3, [pc, #496]	; (80041e0 <HAL_TIM_PeriodElapsedCallback+0xd08>)
 8003ff0:	edd3 7a00 	vldr	s15, [r3]
 8003ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ff8:	4b78      	ldr	r3, [pc, #480]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0xd04>)
 8003ffa:	edc3 7a00 	vstr	s15, [r3]
		if (t >= Max_Time )
 8003ffe:	4b77      	ldr	r3, [pc, #476]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0xd04>)
 8004000:	ed93 7a00 	vldr	s14, [r3]
 8004004:	4b77      	ldr	r3, [pc, #476]	; (80041e4 <HAL_TIM_PeriodElapsedCallback+0xd0c>)
 8004006:	edd3 7a00 	vldr	s15, [r3]
 800400a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800400e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004012:	bfac      	ite	ge
 8004014:	2301      	movge	r3, #1
 8004016:	2300      	movlt	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d040      	beq.n	80040a0 <HAL_TIM_PeriodElapsedCallback+0xbc8>
			{
			t = (int)0;
 800401e:	4b6f      	ldr	r3, [pc, #444]	; (80041dc <HAL_TIM_PeriodElapsedCallback+0xd04>)
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	601a      	str	r2, [r3, #0]
			fcb_joint1.Sum_Error_p = 0;
 8004026:	4b66      	ldr	r3, [pc, #408]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			fcb_joint3.Sum_Error_p = 0;
 8004030:	4b62      	ldr	r3, [pc, #392]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004032:	f04f 0200 	mov.w	r2, #0
 8004036:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			fcb_joint1.Sum_Error_v = 0;
 800403a:	4b61      	ldr	r3, [pc, #388]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			fcb_joint3.Sum_Error_v = 0;
 8004044:	4b5d      	ldr	r3, [pc, #372]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			fcb_joint1.Old_Error_p = 0;
 800404e:	4b5c      	ldr	r3, [pc, #368]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8004050:	f04f 0200 	mov.w	r2, #0
 8004054:	67da      	str	r2, [r3, #124]	; 0x7c
			fcb_joint3.Old_Error_p = 0;
 8004056:	4b59      	ldr	r3, [pc, #356]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	67da      	str	r2, [r3, #124]	; 0x7c
			fcb_joint1.Old_Error_v = 0;
 800405e:	4b58      	ldr	r3, [pc, #352]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			fcb_joint3.Old_Error_v = 0;
 8004068:	4b54      	ldr	r3, [pc, #336]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			fcb_joint1.Old_p = 0;
 8004072:	4b53      	ldr	r3, [pc, #332]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
			fcb_joint3.Old_p = 0;
 800407c:	4b4f      	ldr	r3, [pc, #316]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
			fcb_joint1.Old_v = 0;
 8004086:	4b4e      	ldr	r3, [pc, #312]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			fcb_joint3.Old_v = 0;
 8004090:	4b4a      	ldr	r3, [pc, #296]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			State_FIN = true;
 800409a:	4b53      	ldr	r3, [pc, #332]	; (80041e8 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 800409c:	2201      	movs	r2, #1
 800409e:	701a      	strb	r2, [r3, #0]
			}


	}
	if(htim == &htim17){
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a52      	ldr	r2, [pc, #328]	; (80041ec <HAL_TIM_PeriodElapsedCallback+0xd14>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	f040 8085 	bne.w	80041b4 <HAL_TIM_PeriodElapsedCallback+0xcdc>
		uint8_t encoder_state[12] = {
				(uint8_t)(((int16_t)fcb_joint1.Encoder >> 16) & 0xFF),
 80040aa:	4b45      	ldr	r3, [pc, #276]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80040ac:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80040b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040b4:	ee17 3a90 	vmov	r3, s15
 80040b8:	b21b      	sxth	r3, r3
 80040ba:	141b      	asrs	r3, r3, #16
				(uint8_t)(((int16_t)fcb_joint3.Encoder >> 8) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint3.Encoder) & 0xFF),
				(uint8_t)(((int32_t)fcb_joint4.Encoder >> 16) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint4.Encoder >> 8) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint4.Encoder) & 0xFF),
		};
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	733b      	strb	r3, [r7, #12]
				(uint8_t)(((int16_t)fcb_joint1.Encoder >> 8) & 0xFF),
 80040c0:	4b3f      	ldr	r3, [pc, #252]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80040c2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80040c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040ca:	ee17 3a90 	vmov	r3, s15
 80040ce:	b21b      	sxth	r3, r3
 80040d0:	121b      	asrs	r3, r3, #8
 80040d2:	b21b      	sxth	r3, r3
		};
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	737b      	strb	r3, [r7, #13]
				(uint8_t)(((int16_t)fcb_joint1.Encoder) & 0xFF),
 80040d8:	4b39      	ldr	r3, [pc, #228]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80040da:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80040de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040e2:	ee17 3a90 	vmov	r3, s15
 80040e6:	b21b      	sxth	r3, r3
		};
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	73bb      	strb	r3, [r7, #14]
				(uint8_t)(((int32_t)fcb_joint2.Encoder >> 16) & 0xFF),
 80040ec:	4b37      	ldr	r3, [pc, #220]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 80040ee:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80040f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040f6:	ee17 3a90 	vmov	r3, s15
 80040fa:	141b      	asrs	r3, r3, #16
		};
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	73fb      	strb	r3, [r7, #15]
				(uint8_t)(((int32_t)fcb_joint2.Encoder >> 8) & 0xFF),
 8004100:	4b32      	ldr	r3, [pc, #200]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 8004102:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004106:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800410a:	ee17 3a90 	vmov	r3, s15
 800410e:	121b      	asrs	r3, r3, #8
		};
 8004110:	b2db      	uxtb	r3, r3
 8004112:	743b      	strb	r3, [r7, #16]
				(uint8_t)(((int32_t)fcb_joint2.Encoder) & 0xFF),
 8004114:	4b2d      	ldr	r3, [pc, #180]	; (80041cc <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 8004116:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800411a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800411e:	edc7 7a00 	vstr	s15, [r7]
		};
 8004122:	783b      	ldrb	r3, [r7, #0]
 8004124:	747b      	strb	r3, [r7, #17]
				(uint8_t)(((int32_t)fcb_joint3.Encoder >> 16) & 0xFF),
 8004126:	4b25      	ldr	r3, [pc, #148]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004128:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800412c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004130:	ee17 3a90 	vmov	r3, s15
 8004134:	141b      	asrs	r3, r3, #16
		};
 8004136:	b2db      	uxtb	r3, r3
 8004138:	74bb      	strb	r3, [r7, #18]
				(uint8_t)(((int16_t)fcb_joint3.Encoder >> 8) & 0xFF),
 800413a:	4b20      	ldr	r3, [pc, #128]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 800413c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004140:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004144:	ee17 3a90 	vmov	r3, s15
 8004148:	b21b      	sxth	r3, r3
 800414a:	121b      	asrs	r3, r3, #8
 800414c:	b21b      	sxth	r3, r3
		};
 800414e:	b2db      	uxtb	r3, r3
 8004150:	74fb      	strb	r3, [r7, #19]
				(uint8_t)(((int16_t)fcb_joint3.Encoder) & 0xFF),
 8004152:	4b1a      	ldr	r3, [pc, #104]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8004154:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004158:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800415c:	ee17 3a90 	vmov	r3, s15
 8004160:	b21b      	sxth	r3, r3
		};
 8004162:	b2db      	uxtb	r3, r3
 8004164:	753b      	strb	r3, [r7, #20]
				(uint8_t)(((int32_t)fcb_joint4.Encoder >> 16) & 0xFF),
 8004166:	4b22      	ldr	r3, [pc, #136]	; (80041f0 <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8004168:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800416c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004170:	ee17 3a90 	vmov	r3, s15
 8004174:	141b      	asrs	r3, r3, #16
		};
 8004176:	b2db      	uxtb	r3, r3
 8004178:	757b      	strb	r3, [r7, #21]
				(uint8_t)(((int16_t)fcb_joint4.Encoder >> 8) & 0xFF),
 800417a:	4b1d      	ldr	r3, [pc, #116]	; (80041f0 <HAL_TIM_PeriodElapsedCallback+0xd18>)
 800417c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004180:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004184:	ee17 3a90 	vmov	r3, s15
 8004188:	b21b      	sxth	r3, r3
 800418a:	121b      	asrs	r3, r3, #8
 800418c:	b21b      	sxth	r3, r3
		};
 800418e:	b2db      	uxtb	r3, r3
 8004190:	75bb      	strb	r3, [r7, #22]
				(uint8_t)(((int16_t)fcb_joint4.Encoder) & 0xFF),
 8004192:	4b17      	ldr	r3, [pc, #92]	; (80041f0 <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8004194:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004198:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800419c:	ee17 3a90 	vmov	r3, s15
 80041a0:	b21b      	sxth	r3, r3
		};
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	75fb      	strb	r3, [r7, #23]
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&encoder_state, 12);
 80041a6:	f107 030c 	add.w	r3, r7, #12
 80041aa:	220c      	movs	r2, #12
 80041ac:	4619      	mov	r1, r3
 80041ae:	4811      	ldr	r0, [pc, #68]	; (80041f4 <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80041b0:	f009 ff42 	bl	800e038 <HAL_UART_Transmit_DMA>
	}
}
 80041b4:	bf00      	nop
 80041b6:	3728      	adds	r7, #40	; 0x28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	24000720 	.word	0x24000720
 80041c0:	24000558 	.word	0x24000558
 80041c4:	240004b8 	.word	0x240004b8
 80041c8:	24000508 	.word	0x24000508
 80041cc:	2400063c 	.word	0x2400063c
 80041d0:	240004e0 	.word	0x240004e0
 80041d4:	00000000 	.word	0x00000000
 80041d8:	24000530 	.word	0x24000530
 80041dc:	24000bd8 	.word	0x24000bd8
 80041e0:	24000208 	.word	0x24000208
 80041e4:	24000ad4 	.word	0x24000ad4
 80041e8:	24000ad0 	.word	0x24000ad0
 80041ec:	2400101c 	.word	0x2400101c
 80041f0:	24000804 	.word	0x24000804
 80041f4:	24001188 	.word	0x24001188

080041f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041fc:	f002 f9ca 	bl	8006594 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004200:	f000 fa10 	bl	8004624 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004204:	f7fe f93c 	bl	8002480 <MX_GPIO_Init>
  MX_DMA_Init();
 8004208:	f7fe f8ea 	bl	80023e0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800420c:	f001 fe5c 	bl	8005ec8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8004210:	f000 ff8a 	bl	8005128 <MX_TIM2_Init>
  MX_UART4_Init();
 8004214:	f001 fd6a 	bl	8005cec <MX_UART4_Init>
  MX_TIM4_Init();
 8004218:	f001 f876 	bl	8005308 <MX_TIM4_Init>
  MX_SPI3_Init();
 800421c:	f000 fba6 	bl	800496c <MX_SPI3_Init>
  MX_TIM1_Init();
 8004220:	f000 fed4 	bl	8004fcc <MX_TIM1_Init>
  MX_TIM3_Init();
 8004224:	f000 fff8 	bl	8005218 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004228:	f001 f8e6 	bl	80053f8 <MX_TIM5_Init>
  MX_TIM15_Init();
 800422c:	f001 fa20 	bl	8005670 <MX_TIM15_Init>
  MX_CRC_Init();
 8004230:	f7fe f886 	bl	8002340 <MX_CRC_Init>
  MX_UART7_Init();
 8004234:	f001 fdae 	bl	8005d94 <MX_UART7_Init>
  MX_TIM6_Init();
 8004238:	f001 f92c 	bl	8005494 <MX_TIM6_Init>
  MX_TIM7_Init();
 800423c:	f001 f960 	bl	8005500 <MX_TIM7_Init>
  MX_TIM12_Init();
 8004240:	f001 f994 	bl	800556c <MX_TIM12_Init>
  MX_TIM13_Init();
 8004244:	f001 f9cc 	bl	80055e0 <MX_TIM13_Init>
  MX_TIM14_Init();
 8004248:	f001 f9ee 	bl	8005628 <MX_TIM14_Init>
  MX_TIM16_Init();
 800424c:	f001 fab4 	bl	80057b8 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 8004250:	f001 fdee 	bl	8005e30 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8004254:	f001 fad6 	bl	8005804 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t*) New_Rx_Buffer, Rx_BUFFER_SIZE);
 8004258:	2214      	movs	r2, #20
 800425a:	496a      	ldr	r1, [pc, #424]	; (8004404 <main+0x20c>)
 800425c:	486a      	ldr	r0, [pc, #424]	; (8004408 <main+0x210>)
 800425e:	f00b fe50 	bl	800ff02 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8004262:	4b6a      	ldr	r3, [pc, #424]	; (800440c <main+0x214>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a6a      	ldr	r2, [pc, #424]	; (8004410 <main+0x218>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d04a      	beq.n	8004302 <main+0x10a>
 800426c:	4b67      	ldr	r3, [pc, #412]	; (800440c <main+0x214>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a68      	ldr	r2, [pc, #416]	; (8004414 <main+0x21c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d045      	beq.n	8004302 <main+0x10a>
 8004276:	4b65      	ldr	r3, [pc, #404]	; (800440c <main+0x214>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a67      	ldr	r2, [pc, #412]	; (8004418 <main+0x220>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d040      	beq.n	8004302 <main+0x10a>
 8004280:	4b62      	ldr	r3, [pc, #392]	; (800440c <main+0x214>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a65      	ldr	r2, [pc, #404]	; (800441c <main+0x224>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d03b      	beq.n	8004302 <main+0x10a>
 800428a:	4b60      	ldr	r3, [pc, #384]	; (800440c <main+0x214>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a64      	ldr	r2, [pc, #400]	; (8004420 <main+0x228>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d036      	beq.n	8004302 <main+0x10a>
 8004294:	4b5d      	ldr	r3, [pc, #372]	; (800440c <main+0x214>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a62      	ldr	r2, [pc, #392]	; (8004424 <main+0x22c>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d031      	beq.n	8004302 <main+0x10a>
 800429e:	4b5b      	ldr	r3, [pc, #364]	; (800440c <main+0x214>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a61      	ldr	r2, [pc, #388]	; (8004428 <main+0x230>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d02c      	beq.n	8004302 <main+0x10a>
 80042a8:	4b58      	ldr	r3, [pc, #352]	; (800440c <main+0x214>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a5f      	ldr	r2, [pc, #380]	; (800442c <main+0x234>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d027      	beq.n	8004302 <main+0x10a>
 80042b2:	4b56      	ldr	r3, [pc, #344]	; (800440c <main+0x214>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a5e      	ldr	r2, [pc, #376]	; (8004430 <main+0x238>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d022      	beq.n	8004302 <main+0x10a>
 80042bc:	4b53      	ldr	r3, [pc, #332]	; (800440c <main+0x214>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a5c      	ldr	r2, [pc, #368]	; (8004434 <main+0x23c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d01d      	beq.n	8004302 <main+0x10a>
 80042c6:	4b51      	ldr	r3, [pc, #324]	; (800440c <main+0x214>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a5b      	ldr	r2, [pc, #364]	; (8004438 <main+0x240>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d018      	beq.n	8004302 <main+0x10a>
 80042d0:	4b4e      	ldr	r3, [pc, #312]	; (800440c <main+0x214>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a59      	ldr	r2, [pc, #356]	; (800443c <main+0x244>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d013      	beq.n	8004302 <main+0x10a>
 80042da:	4b4c      	ldr	r3, [pc, #304]	; (800440c <main+0x214>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a58      	ldr	r2, [pc, #352]	; (8004440 <main+0x248>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d00e      	beq.n	8004302 <main+0x10a>
 80042e4:	4b49      	ldr	r3, [pc, #292]	; (800440c <main+0x214>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a56      	ldr	r2, [pc, #344]	; (8004444 <main+0x24c>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d009      	beq.n	8004302 <main+0x10a>
 80042ee:	4b47      	ldr	r3, [pc, #284]	; (800440c <main+0x214>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a55      	ldr	r2, [pc, #340]	; (8004448 <main+0x250>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d004      	beq.n	8004302 <main+0x10a>
 80042f8:	4b44      	ldr	r3, [pc, #272]	; (800440c <main+0x214>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a53      	ldr	r2, [pc, #332]	; (800444c <main+0x254>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d108      	bne.n	8004314 <main+0x11c>
 8004302:	4b42      	ldr	r3, [pc, #264]	; (800440c <main+0x214>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4b40      	ldr	r3, [pc, #256]	; (800440c <main+0x214>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0208 	bic.w	r2, r2, #8
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	e007      	b.n	8004324 <main+0x12c>
 8004314:	4b3d      	ldr	r3, [pc, #244]	; (800440c <main+0x214>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b3c      	ldr	r3, [pc, #240]	; (800440c <main+0x214>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0204 	bic.w	r2, r2, #4
 8004322:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8004324:	2201      	movs	r2, #1
 8004326:	2101      	movs	r1, #1
 8004328:	4849      	ldr	r0, [pc, #292]	; (8004450 <main+0x258>)
 800432a:	f005 fcfb 	bl	8009d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800432e:	2201      	movs	r2, #1
 8004330:	2102      	movs	r1, #2
 8004332:	4848      	ldr	r0, [pc, #288]	; (8004454 <main+0x25c>)
 8004334:	f005 fcf6 	bl	8009d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8004338:	2200      	movs	r2, #0
 800433a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800433e:	4844      	ldr	r0, [pc, #272]	; (8004450 <main+0x258>)
 8004340:	f005 fcf0 	bl	8009d24 <HAL_GPIO_WritePin>

	#ifdef __cplusplus
	stepperJ1.StepperSetFrequency(0.0f);
 8004344:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8004478 <main+0x280>
 8004348:	4843      	ldr	r0, [pc, #268]	; (8004458 <main+0x260>)
 800434a:	f7fd fd09 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ1.StepperSetMicrostep(8);
 800434e:	2108      	movs	r1, #8
 8004350:	4841      	ldr	r0, [pc, #260]	; (8004458 <main+0x260>)
 8004352:	f7fd ffa1 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ1.StepperSetRatio(42);
 8004356:	ed9f 0a41 	vldr	s0, [pc, #260]	; 800445c <main+0x264>
 800435a:	483f      	ldr	r0, [pc, #252]	; (8004458 <main+0x260>)
 800435c:	f7fd ff78 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ1.StepperEnable();
 8004360:	483d      	ldr	r0, [pc, #244]	; (8004458 <main+0x260>)
 8004362:	f7fd fcec 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ2.StepperSetFrequency(0.0f);
 8004366:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8004478 <main+0x280>
 800436a:	483d      	ldr	r0, [pc, #244]	; (8004460 <main+0x268>)
 800436c:	f7fd fcf8 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ2.StepperSetMicrostep(16);
 8004370:	2110      	movs	r1, #16
 8004372:	483b      	ldr	r0, [pc, #236]	; (8004460 <main+0x268>)
 8004374:	f7fd ff90 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ2.StepperSetRatio(3);
 8004378:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800437c:	4838      	ldr	r0, [pc, #224]	; (8004460 <main+0x268>)
 800437e:	f7fd ff67 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ2.StepperEnable();
 8004382:	4837      	ldr	r0, [pc, #220]	; (8004460 <main+0x268>)
 8004384:	f7fd fcdb 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ3.StepperSetFrequency(0.0f);
 8004388:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8004478 <main+0x280>
 800438c:	4835      	ldr	r0, [pc, #212]	; (8004464 <main+0x26c>)
 800438e:	f7fd fce7 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ3.StepperSetMicrostep(16);
 8004392:	2110      	movs	r1, #16
 8004394:	4833      	ldr	r0, [pc, #204]	; (8004464 <main+0x26c>)
 8004396:	f7fd ff7f 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ3.StepperSetRatio(9);
 800439a:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 800439e:	4831      	ldr	r0, [pc, #196]	; (8004464 <main+0x26c>)
 80043a0:	f7fd ff56 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ3.StepperEnable();
 80043a4:	482f      	ldr	r0, [pc, #188]	; (8004464 <main+0x26c>)
 80043a6:	f7fd fcca 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ4.StepperSetFrequency(0.0f);
 80043aa:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8004478 <main+0x280>
 80043ae:	482e      	ldr	r0, [pc, #184]	; (8004468 <main+0x270>)
 80043b0:	f7fd fcd6 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ4.StepperSetMicrostep(1);
 80043b4:	2101      	movs	r1, #1
 80043b6:	482c      	ldr	r0, [pc, #176]	; (8004468 <main+0x270>)
 80043b8:	f7fd ff6e 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ4.StepperSetRatio(3);
 80043bc:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80043c0:	4829      	ldr	r0, [pc, #164]	; (8004468 <main+0x270>)
 80043c2:	f7fd ff45 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ4.StepperEnable();
 80043c6:	4828      	ldr	r0, [pc, #160]	; (8004468 <main+0x270>)
 80043c8:	f7fd fcb9 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

//	gripper.setDegreeGripperClose(80);
	gripper.setDegreeGripperClose(145);
 80043cc:	2191      	movs	r1, #145	; 0x91
 80043ce:	4827      	ldr	r0, [pc, #156]	; (800446c <main+0x274>)
 80043d0:	f7fd fbff 	bl	8001bd2 <_ZN10ServoMotor21setDegreeGripperCloseEl>
//	gripper.setDegreeGripperClose(40);
	gripper.setDegreeGripperOpen(57);
 80043d4:	2139      	movs	r1, #57	; 0x39
 80043d6:	4825      	ldr	r0, [pc, #148]	; (800446c <main+0x274>)
 80043d8:	f7fd fbea 	bl	8001bb0 <_ZN10ServoMotor20setDegreeGripperOpenEl>
	gripper.ServoEnable();
 80043dc:	4823      	ldr	r0, [pc, #140]	; (800446c <main+0x274>)
 80043de:	f7fd fa12 	bl	8001806 <_ZN10ServoMotor11ServoEnableEv>
	gripper.GripperClose();
 80043e2:	4822      	ldr	r0, [pc, #136]	; (800446c <main+0x274>)
 80043e4:	f7fd fc06 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
	while(!Limit_sw_Z_Top)
 80043e8:	4b21      	ldr	r3, [pc, #132]	; (8004470 <main+0x278>)
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f083 0301 	eor.w	r3, r3, #1
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d041      	beq.n	800447c <main+0x284>
	{
		stepperJ2.StepperSetFrequency(1200.0f);
 80043f8:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8004474 <main+0x27c>
 80043fc:	4818      	ldr	r0, [pc, #96]	; (8004460 <main+0x268>)
 80043fe:	f7fd fcaf 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	while(!Limit_sw_Z_Top)
 8004402:	e7f1      	b.n	80043e8 <main+0x1f0>
 8004404:	24000b0c 	.word	0x24000b0c
 8004408:	24001218 	.word	0x24001218
 800440c:	24001500 	.word	0x24001500
 8004410:	40020010 	.word	0x40020010
 8004414:	40020028 	.word	0x40020028
 8004418:	40020040 	.word	0x40020040
 800441c:	40020058 	.word	0x40020058
 8004420:	40020070 	.word	0x40020070
 8004424:	40020088 	.word	0x40020088
 8004428:	400200a0 	.word	0x400200a0
 800442c:	400200b8 	.word	0x400200b8
 8004430:	40020410 	.word	0x40020410
 8004434:	40020428 	.word	0x40020428
 8004438:	40020440 	.word	0x40020440
 800443c:	40020458 	.word	0x40020458
 8004440:	40020470 	.word	0x40020470
 8004444:	40020488 	.word	0x40020488
 8004448:	400204a0 	.word	0x400204a0
 800444c:	400204b8 	.word	0x400204b8
 8004450:	58020400 	.word	0x58020400
 8004454:	58021000 	.word	0x58021000
 8004458:	240004b8 	.word	0x240004b8
 800445c:	42280000 	.word	0x42280000
 8004460:	240004e0 	.word	0x240004e0
 8004464:	24000508 	.word	0x24000508
 8004468:	24000530 	.word	0x24000530
 800446c:	24000ab0 	.word	0x24000ab0
 8004470:	24000b23 	.word	0x24000b23
 8004474:	44960000 	.word	0x44960000
 8004478:	00000000 	.word	0x00000000
	}
	stepperJ2.StepperSetFrequency(0.0f);
 800447c:	ed1f 0a02 	vldr	s0, [pc, #-8]	; 8004478 <main+0x280>
 8004480:	4855      	ldr	r0, [pc, #340]	; (80045d8 <main+0x3e0>)
 8004482:	f7fd fc6d 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(200);
 8004486:	20c8      	movs	r0, #200	; 0xc8
 8004488:	f002 f916 	bl	80066b8 <HAL_Delay>
	stepperJ2.StepperSetFrequency(-800.0f);
 800448c:	ed9f 0a53 	vldr	s0, [pc, #332]	; 80045dc <main+0x3e4>
 8004490:	4851      	ldr	r0, [pc, #324]	; (80045d8 <main+0x3e0>)
 8004492:	f7fd fc65 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(2000);
 8004496:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800449a:	f002 f90d 	bl	80066b8 <HAL_Delay>
	stepperJ2.StepperSetFrequency(0.0f);
 800449e:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80045e0 <main+0x3e8>
 80044a2:	484d      	ldr	r0, [pc, #308]	; (80045d8 <main+0x3e0>)
 80044a4:	f7fd fc5c 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(1000);
 80044a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044ac:	f002 f904 	bl	80066b8 <HAL_Delay>
	gripper.GripperOpen();
 80044b0:	484c      	ldr	r0, [pc, #304]	; (80045e4 <main+0x3ec>)
 80044b2:	f7fd fbb5 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
	Limit_sw_Z_Top = false;
 80044b6:	4b4c      	ldr	r3, [pc, #304]	; (80045e8 <main+0x3f0>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	701a      	strb	r2, [r3, #0]

	encoderJ1.AMT21_Read();
 80044bc:	484b      	ldr	r0, [pc, #300]	; (80045ec <main+0x3f4>)
 80044be:	f7fc f908 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 80044c2:	484a      	ldr	r0, [pc, #296]	; (80045ec <main+0x3f4>)
 80044c4:	f7fc f934 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461a      	mov	r2, r3
 80044cc:	4b48      	ldr	r3, [pc, #288]	; (80045f0 <main+0x3f8>)
 80044ce:	701a      	strb	r2, [r3, #0]
	if (HALENCJ1OK == HAL_OK) {
 80044d0:	4b47      	ldr	r3, [pc, #284]	; (80045f0 <main+0x3f8>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d110      	bne.n	80044fa <main+0x302>
		fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;}
 80044d8:	4844      	ldr	r0, [pc, #272]	; (80045ec <main+0x3f4>)
 80044da:	f7fc f98f 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80044de:	4603      	mov	r3, r0
 80044e0:	ee07 3a90 	vmov	s15, r3
 80044e4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80044e8:	ed9f 5b39 	vldr	d5, [pc, #228]	; 80045d0 <main+0x3d8>
 80044ec:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80044f0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80044f4:	4b3f      	ldr	r3, [pc, #252]	; (80045f4 <main+0x3fc>)
 80044f6:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ2.AMT21_Read();
 80044fa:	483f      	ldr	r0, [pc, #252]	; (80045f8 <main+0x400>)
 80044fc:	f7fc f8e9 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 8004500:	483d      	ldr	r0, [pc, #244]	; (80045f8 <main+0x400>)
 8004502:	f7fc f915 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8004506:	4603      	mov	r3, r0
 8004508:	461a      	mov	r2, r3
 800450a:	4b3c      	ldr	r3, [pc, #240]	; (80045fc <main+0x404>)
 800450c:	701a      	strb	r2, [r3, #0]
	if (HALENCJ2OK == HAL_OK) {
 800450e:	4b3b      	ldr	r3, [pc, #236]	; (80045fc <main+0x404>)
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d115      	bne.n	8004542 <main+0x34a>
		encoderJ2.unwarp();
 8004516:	4838      	ldr	r0, [pc, #224]	; (80045f8 <main+0x400>)
 8004518:	f7fc f992 	bl	8000840 <_ZN5AMT216unwarpEv>
		encoderJ2.setUnwarpZero();
 800451c:	4836      	ldr	r0, [pc, #216]	; (80045f8 <main+0x400>)
 800451e:	f7fc f9e1 	bl	80008e4 <_ZN5AMT2113setUnwarpZeroEv>
		fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;}
 8004522:	4835      	ldr	r0, [pc, #212]	; (80045f8 <main+0x400>)
 8004524:	f7fc f9eb 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 8004528:	ee07 0a90 	vmov	s15, r0
 800452c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004530:	ed9f 5b27 	vldr	d5, [pc, #156]	; 80045d0 <main+0x3d8>
 8004534:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004538:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800453c:	4b30      	ldr	r3, [pc, #192]	; (8004600 <main+0x408>)
 800453e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ3.AMT21_Read();
 8004542:	4830      	ldr	r0, [pc, #192]	; (8004604 <main+0x40c>)
 8004544:	f7fc f8c5 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 8004548:	482e      	ldr	r0, [pc, #184]	; (8004604 <main+0x40c>)
 800454a:	f7fc f8f1 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800454e:	4603      	mov	r3, r0
 8004550:	461a      	mov	r2, r3
 8004552:	4b2d      	ldr	r3, [pc, #180]	; (8004608 <main+0x410>)
 8004554:	701a      	strb	r2, [r3, #0]
	if (HALENCJ3OK == HAL_OK) {
 8004556:	4b2c      	ldr	r3, [pc, #176]	; (8004608 <main+0x410>)
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d110      	bne.n	8004580 <main+0x388>
		fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;}
 800455e:	4829      	ldr	r0, [pc, #164]	; (8004604 <main+0x40c>)
 8004560:	f7fc f94c 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 8004564:	4603      	mov	r3, r0
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800456e:	ed9f 5b18 	vldr	d5, [pc, #96]	; 80045d0 <main+0x3d8>
 8004572:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004576:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800457a:	4b24      	ldr	r3, [pc, #144]	; (800460c <main+0x414>)
 800457c:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ4.AMT21_Read();
 8004580:	4823      	ldr	r0, [pc, #140]	; (8004610 <main+0x418>)
 8004582:	f7fc f8a6 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 8004586:	4822      	ldr	r0, [pc, #136]	; (8004610 <main+0x418>)
 8004588:	f7fc f8d2 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800458c:	4603      	mov	r3, r0
 800458e:	461a      	mov	r2, r3
 8004590:	4b20      	ldr	r3, [pc, #128]	; (8004614 <main+0x41c>)
 8004592:	701a      	strb	r2, [r3, #0]
	if (HALENCJ4OK == HAL_OK) {
 8004594:	4b1f      	ldr	r3, [pc, #124]	; (8004614 <main+0x41c>)
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d110      	bne.n	80045be <main+0x3c6>
		fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;}
 800459c:	481c      	ldr	r0, [pc, #112]	; (8004610 <main+0x418>)
 800459e:	f7fc f92d 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80045a2:	4603      	mov	r3, r0
 80045a4:	ee07 3a90 	vmov	s15, r3
 80045a8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80045ac:	ed9f 5b08 	vldr	d5, [pc, #32]	; 80045d0 <main+0x3d8>
 80045b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80045b4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80045b8:	4b17      	ldr	r3, [pc, #92]	; (8004618 <main+0x420>)
 80045ba:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
//		HAL_TIM_Base_Start_IT(&htim5); // Jog 		100 Hz
//		HAL_TIM_Base_Start_IT(&htim6); // Set home 	200 Hz
//		HAL_TIM_Base_Start_IT(&htim7); // Control 	1000 Hz
//		HAL_TIM_Base_Start_IT(&htim12); // 			2000 Hz
//		HAL_TIM_Base_Start_IT(&htim14); // 			500Hz
		HAL_TIM_Base_Start_IT(&htim16); // 			1000Hz
 80045be:	4817      	ldr	r0, [pc, #92]	; (800461c <main+0x424>)
 80045c0:	f008 f8b8 	bl	800c734 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);	// Joint State 50Hz
 80045c4:	4816      	ldr	r0, [pc, #88]	; (8004620 <main+0x428>)
 80045c6:	f008 f8b5 	bl	800c734 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 while (1)
 80045ca:	e7fe      	b.n	80045ca <main+0x3d2>
 80045cc:	f3af 8000 	nop.w
 80045d0:	645a1cac 	.word	0x645a1cac
 80045d4:	4004df3b 	.word	0x4004df3b
 80045d8:	240004e0 	.word	0x240004e0
 80045dc:	c4480000 	.word	0xc4480000
 80045e0:	00000000 	.word	0x00000000
 80045e4:	24000ab0 	.word	0x24000ab0
 80045e8:	24000b23 	.word	0x24000b23
 80045ec:	24000448 	.word	0x24000448
 80045f0:	24000acc 	.word	0x24000acc
 80045f4:	24000558 	.word	0x24000558
 80045f8:	24000464 	.word	0x24000464
 80045fc:	24000acd 	.word	0x24000acd
 8004600:	2400063c 	.word	0x2400063c
 8004604:	24000480 	.word	0x24000480
 8004608:	24000ace 	.word	0x24000ace
 800460c:	24000720 	.word	0x24000720
 8004610:	2400049c 	.word	0x2400049c
 8004614:	24000acf 	.word	0x24000acf
 8004618:	24000804 	.word	0x24000804
 800461c:	24000fd0 	.word	0x24000fd0
 8004620:	2400101c 	.word	0x2400101c

08004624 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b09c      	sub	sp, #112	; 0x70
 8004628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800462a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800462e:	224c      	movs	r2, #76	; 0x4c
 8004630:	2100      	movs	r1, #0
 8004632:	4618      	mov	r0, r3
 8004634:	f00d f814 	bl	8011660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004638:	1d3b      	adds	r3, r7, #4
 800463a:	2220      	movs	r2, #32
 800463c:	2100      	movs	r1, #0
 800463e:	4618      	mov	r0, r3
 8004640:	f00d f80e 	bl	8011660 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004644:	2002      	movs	r0, #2
 8004646:	f005 fba1 	bl	8009d8c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800464a:	2300      	movs	r3, #0
 800464c:	603b      	str	r3, [r7, #0]
 800464e:	4b38      	ldr	r3, [pc, #224]	; (8004730 <_Z18SystemClock_Configv+0x10c>)
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	4a37      	ldr	r2, [pc, #220]	; (8004730 <_Z18SystemClock_Configv+0x10c>)
 8004654:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004658:	6193      	str	r3, [r2, #24]
 800465a:	4b35      	ldr	r3, [pc, #212]	; (8004730 <_Z18SystemClock_Configv+0x10c>)
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4b33      	ldr	r3, [pc, #204]	; (8004734 <_Z18SystemClock_Configv+0x110>)
 8004666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004668:	4a32      	ldr	r2, [pc, #200]	; (8004734 <_Z18SystemClock_Configv+0x110>)
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004670:	4b30      	ldr	r3, [pc, #192]	; (8004734 <_Z18SystemClock_Configv+0x110>)
 8004672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	603b      	str	r3, [r7, #0]
 800467a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800467c:	4b2c      	ldr	r3, [pc, #176]	; (8004730 <_Z18SystemClock_Configv+0x10c>)
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004688:	bf14      	ite	ne
 800468a:	2301      	movne	r3, #1
 800468c:	2300      	moveq	r3, #0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	d000      	beq.n	8004696 <_Z18SystemClock_Configv+0x72>
 8004694:	e7f2      	b.n	800467c <_Z18SystemClock_Configv+0x58>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004696:	2302      	movs	r3, #2
 8004698:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800469a:	2301      	movs	r3, #1
 800469c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800469e:	2340      	movs	r3, #64	; 0x40
 80046a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046a2:	2302      	movs	r3, #2
 80046a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046a6:	2300      	movs	r3, #0
 80046a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80046aa:	2304      	movs	r3, #4
 80046ac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80046ae:	233c      	movs	r3, #60	; 0x3c
 80046b0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80046b2:	2302      	movs	r3, #2
 80046b4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80046b6:	2306      	movs	r3, #6
 80046b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80046ba:	2302      	movs	r3, #2
 80046bc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80046be:	230c      	movs	r3, #12
 80046c0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80046c2:	2300      	movs	r3, #0
 80046c4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046ce:	4618      	mov	r0, r3
 80046d0:	f005 fb96 	bl	8009e00 <HAL_RCC_OscConfig>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	bf14      	ite	ne
 80046da:	2301      	movne	r3, #1
 80046dc:	2300      	moveq	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <_Z18SystemClock_Configv+0xc4>
  {
    Error_Handler();
 80046e4:	f000 f856 	bl	8004794 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80046e8:	233f      	movs	r3, #63	; 0x3f
 80046ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80046ec:	2303      	movs	r3, #3
 80046ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80046f4:	2308      	movs	r3, #8
 80046f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80046f8:	2340      	movs	r3, #64	; 0x40
 80046fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80046fc:	2340      	movs	r3, #64	; 0x40
 80046fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004704:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004706:	2340      	movs	r3, #64	; 0x40
 8004708:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800470a:	1d3b      	adds	r3, r7, #4
 800470c:	2104      	movs	r1, #4
 800470e:	4618      	mov	r0, r3
 8004710:	f005 ffa4 	bl	800a65c <HAL_RCC_ClockConfig>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	bf14      	ite	ne
 800471a:	2301      	movne	r3, #1
 800471c:	2300      	moveq	r3, #0
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <_Z18SystemClock_Configv+0x104>
  {
    Error_Handler();
 8004724:	f000 f836 	bl	8004794 <Error_Handler>
  }
}
 8004728:	bf00      	nop
 800472a:	3770      	adds	r7, #112	; 0x70
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	58024800 	.word	0x58024800
 8004734:	58000400 	.word	0x58000400

08004738 <HAL_GPIO_EXTI_Callback>:

/*void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
//
//}
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	4603      	mov	r3, r0
 8004740:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == LM_Z_BOTTOM_Pin){	// Limit Switch Bottom Z-axis
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004748:	d102      	bne.n	8004750 <HAL_GPIO_EXTI_Callback+0x18>
		Limit_sw_Z_Bot = true;
 800474a:	4b0e      	ldr	r3, [pc, #56]	; (8004784 <HAL_GPIO_EXTI_Callback+0x4c>)
 800474c:	2201      	movs	r2, #1
 800474e:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_Z_TOP_Pin){	// Limit Switch Top Z-axis
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004756:	d102      	bne.n	800475e <HAL_GPIO_EXTI_Callback+0x26>
		Limit_sw_Z_Top = true;
 8004758:	4b0b      	ldr	r3, [pc, #44]	; (8004788 <HAL_GPIO_EXTI_Callback+0x50>)
 800475a:	2201      	movs	r2, #1
 800475c:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_SERVO_Pin){	// Limit Switch Servo
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	2b80      	cmp	r3, #128	; 0x80
 8004762:	d102      	bne.n	800476a <HAL_GPIO_EXTI_Callback+0x32>
		Limit_sw_Gripper = true;
 8004764:	4b09      	ldr	r3, [pc, #36]	; (800478c <HAL_GPIO_EXTI_Callback+0x54>)
 8004766:	2201      	movs	r2, #1
 8004768:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_LED_Pin){	// Limit Switch LED on Cabinet
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d102      	bne.n	8004776 <HAL_GPIO_EXTI_Callback+0x3e>
		Limit_sw_Emergancy = true;
 8004770:	4b07      	ldr	r3, [pc, #28]	; (8004790 <HAL_GPIO_EXTI_Callback+0x58>)
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
	}


}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	24000b22 	.word	0x24000b22
 8004788:	24000b23 	.word	0x24000b23
 800478c:	24000b24 	.word	0x24000b24
 8004790:	24000b25 	.word	0x24000b25

08004794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8004798:	2200      	movs	r2, #0
 800479a:	2101      	movs	r1, #1
 800479c:	4808      	ldr	r0, [pc, #32]	; (80047c0 <Error_Handler+0x2c>)
 800479e:	f005 fac1 	bl	8009d24 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80047a2:	2200      	movs	r2, #0
 80047a4:	2102      	movs	r1, #2
 80047a6:	4807      	ldr	r0, [pc, #28]	; (80047c4 <Error_Handler+0x30>)
 80047a8:	f005 fabc 	bl	8009d24 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80047ac:	2201      	movs	r2, #1
 80047ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80047b2:	4803      	ldr	r0, [pc, #12]	; (80047c0 <Error_Handler+0x2c>)
 80047b4:	f005 fab6 	bl	8009d24 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047b8:	b672      	cpsid	i
}
 80047ba:	bf00      	nop
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 80047bc:	e7fe      	b.n	80047bc <Error_Handler+0x28>
 80047be:	bf00      	nop
 80047c0:	58020400 	.word	0x58020400
 80047c4:	58021000 	.word	0x58021000

080047c8 <_Z41__static_initialization_and_destruction_0ii>:
}
  /* USER CODE END Error_Handler_Debug */
}
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d152      	bne.n	800487e <_Z41__static_initialization_and_destruction_0ii+0xb6>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047de:	4293      	cmp	r3, r2
 80047e0:	d14d      	bne.n	800487e <_Z41__static_initialization_and_destruction_0ii+0xb6>
AMT21 encoderJ1(&huart4, 0xD4);
 80047e2:	22d4      	movs	r2, #212	; 0xd4
 80047e4:	4942      	ldr	r1, [pc, #264]	; (80048f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80047e6:	4843      	ldr	r0, [pc, #268]	; (80048f4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80047e8:	f7fb ff54 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ2(&huart4, 0xB4);
 80047ec:	22b4      	movs	r2, #180	; 0xb4
 80047ee:	4940      	ldr	r1, [pc, #256]	; (80048f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80047f0:	4841      	ldr	r0, [pc, #260]	; (80048f8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80047f2:	f7fb ff4f 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ3(&huart4, 0xC4);
 80047f6:	22c4      	movs	r2, #196	; 0xc4
 80047f8:	493d      	ldr	r1, [pc, #244]	; (80048f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80047fa:	4840      	ldr	r0, [pc, #256]	; (80048fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80047fc:	f7fb ff4a 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ4(&huart4, 0xA4);
 8004800:	22a4      	movs	r2, #164	; 0xa4
 8004802:	493b      	ldr	r1, [pc, #236]	; (80048f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004804:	483e      	ldr	r0, [pc, #248]	; (8004900 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8004806:	f7fb ff45 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 800480a:	2320      	movs	r3, #32
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	4b3d      	ldr	r3, [pc, #244]	; (8004904 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8004810:	2200      	movs	r2, #0
 8004812:	493d      	ldr	r1, [pc, #244]	; (8004908 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8004814:	483d      	ldr	r0, [pc, #244]	; (800490c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8004816:	f7fd fa45 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ2(&htim1, TIM_CHANNEL_2, DIR_1_GPIO_Port, DIR_1_Pin);
 800481a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	4b3b      	ldr	r3, [pc, #236]	; (8004910 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004822:	2204      	movs	r2, #4
 8004824:	493b      	ldr	r1, [pc, #236]	; (8004914 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8004826:	483c      	ldr	r0, [pc, #240]	; (8004918 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8004828:	f7fd fa3c 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 800482c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	4b37      	ldr	r3, [pc, #220]	; (8004910 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004834:	2204      	movs	r2, #4
 8004836:	4939      	ldr	r1, [pc, #228]	; (800491c <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8004838:	4839      	ldr	r0, [pc, #228]	; (8004920 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 800483a:	f7fd fa33 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ4(&htim2, TIM_CHANNEL_3, DIR_2_GPIO_Port, DIR_2_Pin);
 800483e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	4b2f      	ldr	r3, [pc, #188]	; (8004904 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8004846:	2208      	movs	r2, #8
 8004848:	4936      	ldr	r1, [pc, #216]	; (8004924 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 800484a:	4837      	ldr	r0, [pc, #220]	; (8004928 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 800484c:	f7fd fa2a 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
RobotJoint fcb_joint1;
 8004850:	4836      	ldr	r0, [pc, #216]	; (800492c <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004852:	f7fc f885 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint2;
 8004856:	4836      	ldr	r0, [pc, #216]	; (8004930 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8004858:	f7fc f882 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint3;
 800485c:	4835      	ldr	r0, [pc, #212]	; (8004934 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 800485e:	f7fc f87f 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint4;
 8004862:	4835      	ldr	r0, [pc, #212]	; (8004938 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004864:	f7fc f87c 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_Y;
 8004868:	4834      	ldr	r0, [pc, #208]	; (800493c <_Z41__static_initialization_and_destruction_0ii+0x174>)
 800486a:	f7fc f879 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_X;
 800486e:	4834      	ldr	r0, [pc, #208]	; (8004940 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004870:	f7fc f876 	bl	8000960 <_ZN10RobotJointC1Ev>
ServoMotor gripper(&htim4, TIM_CHANNEL_3);
 8004874:	2208      	movs	r2, #8
 8004876:	4933      	ldr	r1, [pc, #204]	; (8004944 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8004878:	4833      	ldr	r0, [pc, #204]	; (8004948 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 800487a:	f7fc ff89 	bl	8001790 <_ZN10ServoMotorC1EP17TIM_HandleTypeDefm>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d131      	bne.n	80048e8 <_Z41__static_initialization_and_destruction_0ii+0x120>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800488a:	4293      	cmp	r3, r2
 800488c:	d12c      	bne.n	80048e8 <_Z41__static_initialization_and_destruction_0ii+0x120>
 800488e:	482e      	ldr	r0, [pc, #184]	; (8004948 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8004890:	f7fc ffae 	bl	80017f0 <_ZN10ServoMotorD1Ev>
RobotJoint fcb_X;
 8004894:	482a      	ldr	r0, [pc, #168]	; (8004940 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004896:	f7fc f8d3 	bl	8000a40 <_ZN10RobotJointD1Ev>
RobotJoint fcb_Y;
 800489a:	4828      	ldr	r0, [pc, #160]	; (800493c <_Z41__static_initialization_and_destruction_0ii+0x174>)
 800489c:	f7fc f8d0 	bl	8000a40 <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint4;
 80048a0:	4825      	ldr	r0, [pc, #148]	; (8004938 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 80048a2:	f7fc f8cd 	bl	8000a40 <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint3;
 80048a6:	4823      	ldr	r0, [pc, #140]	; (8004934 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 80048a8:	f7fc f8ca 	bl	8000a40 <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint2;
 80048ac:	4820      	ldr	r0, [pc, #128]	; (8004930 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 80048ae:	f7fc f8c7 	bl	8000a40 <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint1;
 80048b2:	481e      	ldr	r0, [pc, #120]	; (800492c <_Z41__static_initialization_and_destruction_0ii+0x164>)
 80048b4:	f7fc f8c4 	bl	8000a40 <_ZN10RobotJointD1Ev>
Stepper stepperJ4(&htim2, TIM_CHANNEL_3, DIR_2_GPIO_Port, DIR_2_Pin);
 80048b8:	481b      	ldr	r0, [pc, #108]	; (8004928 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 80048ba:	f7fd fa35 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 80048be:	4818      	ldr	r0, [pc, #96]	; (8004920 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 80048c0:	f7fd fa32 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ2(&htim1, TIM_CHANNEL_2, DIR_1_GPIO_Port, DIR_1_Pin);
 80048c4:	4814      	ldr	r0, [pc, #80]	; (8004918 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 80048c6:	f7fd fa2f 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 80048ca:	4810      	ldr	r0, [pc, #64]	; (800490c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 80048cc:	f7fd fa2c 	bl	8001d28 <_ZN7StepperD1Ev>
AMT21 encoderJ4(&huart4, 0xA4);
 80048d0:	480b      	ldr	r0, [pc, #44]	; (8004900 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80048d2:	f7fb fef3 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ3(&huart4, 0xC4);
 80048d6:	4809      	ldr	r0, [pc, #36]	; (80048fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80048d8:	f7fb fef0 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ2(&huart4, 0xB4);
 80048dc:	4806      	ldr	r0, [pc, #24]	; (80048f8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80048de:	f7fb feed 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ1(&huart4, 0xD4);
 80048e2:	4804      	ldr	r0, [pc, #16]	; (80048f4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80048e4:	f7fb feea 	bl	80006bc <_ZN5AMT21D1Ev>
}
 80048e8:	bf00      	nop
 80048ea:	3708      	adds	r7, #8
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	24001068 	.word	0x24001068
 80048f4:	24000448 	.word	0x24000448
 80048f8:	24000464 	.word	0x24000464
 80048fc:	24000480 	.word	0x24000480
 8004900:	2400049c 	.word	0x2400049c
 8004904:	58020400 	.word	0x58020400
 8004908:	24000d24 	.word	0x24000d24
 800490c:	240004b8 	.word	0x240004b8
 8004910:	58021000 	.word	0x58021000
 8004914:	24000c8c 	.word	0x24000c8c
 8004918:	240004e0 	.word	0x240004e0
 800491c:	24000f84 	.word	0x24000f84
 8004920:	24000508 	.word	0x24000508
 8004924:	24000cd8 	.word	0x24000cd8
 8004928:	24000530 	.word	0x24000530
 800492c:	24000558 	.word	0x24000558
 8004930:	2400063c 	.word	0x2400063c
 8004934:	24000720 	.word	0x24000720
 8004938:	24000804 	.word	0x24000804
 800493c:	240008e8 	.word	0x240008e8
 8004940:	240009cc 	.word	0x240009cc
 8004944:	24000d70 	.word	0x24000d70
 8004948:	24000ab0 	.word	0x24000ab0

0800494c <_GLOBAL__sub_I_TIM_MS>:
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
 8004950:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004954:	2001      	movs	r0, #1
 8004956:	f7ff ff37 	bl	80047c8 <_Z41__static_initialization_and_destruction_0ii>
 800495a:	bd80      	pop	{r7, pc}

0800495c <_GLOBAL__sub_D_TIM_MS>:
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
 8004960:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004964:	2000      	movs	r0, #0
 8004966:	f7ff ff2f 	bl	80047c8 <_Z41__static_initialization_and_destruction_0ii>
 800496a:	bd80      	pop	{r7, pc}

0800496c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004970:	4b27      	ldr	r3, [pc, #156]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004972:	4a28      	ldr	r2, [pc, #160]	; (8004a14 <MX_SPI3_Init+0xa8>)
 8004974:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004976:	4b26      	ldr	r3, [pc, #152]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004978:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800497c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800497e:	4b24      	ldr	r3, [pc, #144]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004980:	2200      	movs	r2, #0
 8004982:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8004984:	4b22      	ldr	r3, [pc, #136]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004986:	2203      	movs	r2, #3
 8004988:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800498a:	4b21      	ldr	r3, [pc, #132]	; (8004a10 <MX_SPI3_Init+0xa4>)
 800498c:	2200      	movs	r2, #0
 800498e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004990:	4b1f      	ldr	r3, [pc, #124]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004992:	2200      	movs	r2, #0
 8004994:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004996:	4b1e      	ldr	r3, [pc, #120]	; (8004a10 <MX_SPI3_Init+0xa4>)
 8004998:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800499c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800499e:	4b1c      	ldr	r3, [pc, #112]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049a4:	4b1a      	ldr	r3, [pc, #104]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80049aa:	4b19      	ldr	r3, [pc, #100]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049b0:	4b17      	ldr	r3, [pc, #92]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80049b6:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80049bc:	4b14      	ldr	r3, [pc, #80]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049c2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80049c4:	4b12      	ldr	r3, [pc, #72]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80049ca:	4b11      	ldr	r3, [pc, #68]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80049d0:	4b0f      	ldr	r3, [pc, #60]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80049d6:	4b0e      	ldr	r3, [pc, #56]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049d8:	2200      	movs	r2, #0
 80049da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80049dc:	4b0c      	ldr	r3, [pc, #48]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049de:	2200      	movs	r2, #0
 80049e0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80049e2:	4b0b      	ldr	r3, [pc, #44]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80049e8:	4b09      	ldr	r3, [pc, #36]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80049ee:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80049f4:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80049fa:	4805      	ldr	r0, [pc, #20]	; (8004a10 <MX_SPI3_Init+0xa4>)
 80049fc:	f007 fd22 	bl	800c444 <HAL_SPI_Init>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8004a06:	f7ff fec5 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004a0a:	bf00      	nop
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	24000c00 	.word	0x24000c00
 8004a14:	40003c00 	.word	0x40003c00

08004a18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b0b8      	sub	sp, #224	; 0xe0
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a20:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	605a      	str	r2, [r3, #4]
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	60da      	str	r2, [r3, #12]
 8004a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a30:	f107 0310 	add.w	r3, r7, #16
 8004a34:	22bc      	movs	r2, #188	; 0xbc
 8004a36:	2100      	movs	r1, #0
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f00c fe11 	bl	8011660 <memset>
  if(spiHandle->Instance==SPI3)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a25      	ldr	r2, [pc, #148]	; (8004ad8 <HAL_SPI_MspInit+0xc0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d142      	bne.n	8004ace <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004a48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a4c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a52:	f107 0310 	add.w	r3, r7, #16
 8004a56:	4618      	mov	r0, r3
 8004a58:	f006 f98c 	bl	800ad74 <HAL_RCCEx_PeriphCLKConfig>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8004a62:	f7ff fe97 	bl	8004794 <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004a66:	4b1d      	ldr	r3, [pc, #116]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a6c:	4a1b      	ldr	r2, [pc, #108]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a72:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004a76:	4b19      	ldr	r3, [pc, #100]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a84:	4b15      	ldr	r3, [pc, #84]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004a8a:	4a14      	ldr	r2, [pc, #80]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a8c:	f043 0304 	orr.w	r3, r3, #4
 8004a90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004a94:	4b11      	ldr	r3, [pc, #68]	; (8004adc <HAL_SPI_MspInit+0xc4>)
 8004a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	60bb      	str	r3, [r7, #8]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004aa2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004aa6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aaa:	2302      	movs	r3, #2
 8004aac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004abc:	2306      	movs	r3, #6
 8004abe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ac2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	4805      	ldr	r0, [pc, #20]	; (8004ae0 <HAL_SPI_MspInit+0xc8>)
 8004aca:	f004 ff7b 	bl	80099c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004ace:	bf00      	nop
 8004ad0:	37e0      	adds	r7, #224	; 0xe0
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	40003c00 	.word	0x40003c00
 8004adc:	58024400 	.word	0x58024400
 8004ae0:	58020800 	.word	0x58020800

08004ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aea:	4b0a      	ldr	r3, [pc, #40]	; (8004b14 <HAL_MspInit+0x30>)
 8004aec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004af0:	4a08      	ldr	r2, [pc, #32]	; (8004b14 <HAL_MspInit+0x30>)
 8004af2:	f043 0302 	orr.w	r3, r3, #2
 8004af6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004afa:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <HAL_MspInit+0x30>)
 8004afc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	58024400 	.word	0x58024400

08004b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004b1c:	e7fe      	b.n	8004b1c <NMI_Handler+0x4>

08004b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b22:	e7fe      	b.n	8004b22 <HardFault_Handler+0x4>

08004b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b28:	e7fe      	b.n	8004b28 <MemManage_Handler+0x4>

08004b2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b2e:	e7fe      	b.n	8004b2e <BusFault_Handler+0x4>

08004b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b34:	e7fe      	b.n	8004b34 <UsageFault_Handler+0x4>

08004b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b36:	b480      	push	{r7}
 8004b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b3a:	bf00      	nop
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b48:	bf00      	nop
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b52:	b480      	push	{r7}
 8004b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b56:	bf00      	nop
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b64:	f001 fd88 	bl	8006678 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8004b68:	f001 fee5 	bl	8006936 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004b6c:	bf00      	nop
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004b74:	4802      	ldr	r0, [pc, #8]	; (8004b80 <DMA1_Stream0_IRQHandler+0x10>)
 8004b76:	f003 fc13 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004b7a:	bf00      	nop
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	24001398 	.word	0x24001398

08004b84 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004b88:	4802      	ldr	r0, [pc, #8]	; (8004b94 <DMA1_Stream1_IRQHandler+0x10>)
 8004b8a:	f003 fc09 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004b8e:	bf00      	nop
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	24001500 	.word	0x24001500

08004b98 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004b9c:	4802      	ldr	r0, [pc, #8]	; (8004ba8 <DMA1_Stream2_IRQHandler+0x10>)
 8004b9e:	f003 fbff 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	24001578 	.word	0x24001578

08004bac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8004bb0:	4802      	ldr	r0, [pc, #8]	; (8004bbc <DMA1_Stream3_IRQHandler+0x10>)
 8004bb2:	f003 fbf5 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	240012a8 	.word	0x240012a8

08004bc0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8004bc4:	4802      	ldr	r0, [pc, #8]	; (8004bd0 <DMA1_Stream4_IRQHandler+0x10>)
 8004bc6:	f003 fbeb 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	24001320 	.word	0x24001320

08004bd4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004bd8:	4802      	ldr	r0, [pc, #8]	; (8004be4 <DMA1_Stream5_IRQHandler+0x10>)
 8004bda:	f003 fbe1 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004bde:	bf00      	nop
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	24001410 	.word	0x24001410

08004be8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004bec:	4802      	ldr	r0, [pc, #8]	; (8004bf8 <DMA1_Stream6_IRQHandler+0x10>)
 8004bee:	f003 fbd7 	bl	80083a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004bf2:	bf00      	nop
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	24001488 	.word	0x24001488

08004bfc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP_5_Pin);
 8004c00:	2040      	movs	r0, #64	; 0x40
 8004c02:	f005 f8a8 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM_SERVO_Pin);
 8004c06:	2080      	movs	r0, #128	; 0x80
 8004c08:	f005 f8a5 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004c0c:	bf00      	nop
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004c14:	4802      	ldr	r0, [pc, #8]	; (8004c20 <USART2_IRQHandler+0x10>)
 8004c16:	f009 faa1 	bl	800e15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	24001188 	.word	0x24001188

08004c24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004c28:	4802      	ldr	r0, [pc, #8]	; (8004c34 <USART3_IRQHandler+0x10>)
 8004c2a:	f009 fa97 	bl	800e15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	24001218 	.word	0x24001218

08004c38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LM2_Pin);
 8004c3c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004c40:	f005 f889 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM1_Pin);
 8004c44:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c48:	f005 f885 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM_Z_BOTTOM_Pin);
 8004c4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c50:	f005 f881 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIR_1_Pin);
 8004c54:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004c58:	f005 f87d 	bl	8009d56 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004c5c:	bf00      	nop
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8004c64:	4802      	ldr	r0, [pc, #8]	; (8004c70 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8004c66:	f007 ff7b 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004c6a:	bf00      	nop
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	24000ea0 	.word	0x24000ea0

08004c74 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8004c78:	4802      	ldr	r0, [pc, #8]	; (8004c84 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004c7a:	f007 ff71 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004c7e:	bf00      	nop
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	24000eec 	.word	0x24000eec

08004c88 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004c8c:	4802      	ldr	r0, [pc, #8]	; (8004c98 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004c8e:	f007 ff67 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004c92:	bf00      	nop
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	24000f38 	.word	0x24000f38

08004c9c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004ca0:	4802      	ldr	r0, [pc, #8]	; (8004cac <TIM5_IRQHandler+0x10>)
 8004ca2:	f007 ff5d 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004ca6:	bf00      	nop
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	24000dbc 	.word	0x24000dbc

08004cb0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004cb4:	4802      	ldr	r0, [pc, #8]	; (8004cc0 <UART4_IRQHandler+0x10>)
 8004cb6:	f009 fa51 	bl	800e15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	24001068 	.word	0x24001068

08004cc4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <TIM6_DAC_IRQHandler+0x10>)
 8004cca:	f007 ff49 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	24000e08 	.word	0x24000e08

08004cd8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004cdc:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <TIM7_IRQHandler+0x10>)
 8004cde:	f007 ff3f 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004ce2:	bf00      	nop
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	24000e54 	.word	0x24000e54

08004cec <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8004cf0:	4802      	ldr	r0, [pc, #8]	; (8004cfc <UART7_IRQHandler+0x10>)
 8004cf2:	f009 fa33 	bl	800e15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	240010f8 	.word	0x240010f8

08004d00 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004d04:	4802      	ldr	r0, [pc, #8]	; (8004d10 <TIM16_IRQHandler+0x10>)
 8004d06:	f007 ff2b 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	24000fd0 	.word	0x24000fd0

08004d14 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8004d18:	4802      	ldr	r0, [pc, #8]	; (8004d24 <TIM17_IRQHandler+0x10>)
 8004d1a:	f007 ff21 	bl	800cb60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	2400101c 	.word	0x2400101c

08004d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
	return 1;
 8004d2c:	2301      	movs	r3, #1
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <_kill>:

int _kill(int pid, int sig)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004d42:	f00c fc63 	bl	801160c <__errno>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2216      	movs	r2, #22
 8004d4a:	601a      	str	r2, [r3, #0]
	return -1;
 8004d4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3708      	adds	r7, #8
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <_exit>:

void _exit (int status)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f7ff ffe7 	bl	8004d38 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d6a:	e7fe      	b.n	8004d6a <_exit+0x12>

08004d6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
 8004d7c:	e00a      	b.n	8004d94 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d7e:	f3af 8000 	nop.w
 8004d82:	4601      	mov	r1, r0
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	60ba      	str	r2, [r7, #8]
 8004d8a:	b2ca      	uxtb	r2, r1
 8004d8c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	3301      	adds	r3, #1
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	dbf0      	blt.n	8004d7e <_read+0x12>
	}

return len;
 8004d9c:	687b      	ldr	r3, [r7, #4]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b086      	sub	sp, #24
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004db2:	2300      	movs	r3, #0
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	e009      	b.n	8004dcc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	60ba      	str	r2, [r7, #8]
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	dbf1      	blt.n	8004db8 <_write+0x12>
	}
	return len;
 8004dd4:	687b      	ldr	r3, [r7, #4]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3718      	adds	r7, #24
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <_close>:

int _close(int file)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
	return -1;
 8004de6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	370c      	adds	r7, #12
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004df6:	b480      	push	{r7}
 8004df8:	b083      	sub	sp, #12
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
 8004dfe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e06:	605a      	str	r2, [r3, #4]
	return 0;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <_isatty>:

int _isatty(int file)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
	return 1;
 8004e1e:	2301      	movs	r3, #1
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
	return 0;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
	...

08004e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e50:	4a14      	ldr	r2, [pc, #80]	; (8004ea4 <_sbrk+0x5c>)
 8004e52:	4b15      	ldr	r3, [pc, #84]	; (8004ea8 <_sbrk+0x60>)
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e5c:	4b13      	ldr	r3, [pc, #76]	; (8004eac <_sbrk+0x64>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d102      	bne.n	8004e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e64:	4b11      	ldr	r3, [pc, #68]	; (8004eac <_sbrk+0x64>)
 8004e66:	4a12      	ldr	r2, [pc, #72]	; (8004eb0 <_sbrk+0x68>)
 8004e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e6a:	4b10      	ldr	r3, [pc, #64]	; (8004eac <_sbrk+0x64>)
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4413      	add	r3, r2
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d207      	bcs.n	8004e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e78:	f00c fbc8 	bl	801160c <__errno>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	220c      	movs	r2, #12
 8004e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e86:	e009      	b.n	8004e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e88:	4b08      	ldr	r3, [pc, #32]	; (8004eac <_sbrk+0x64>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e8e:	4b07      	ldr	r3, [pc, #28]	; (8004eac <_sbrk+0x64>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4413      	add	r3, r2
 8004e96:	4a05      	ldr	r2, [pc, #20]	; (8004eac <_sbrk+0x64>)
 8004e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3718      	adds	r7, #24
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	24001c08 	.word	0x24001c08
 8004ea8:	00000400 	.word	0x00000400
 8004eac:	24000c88 	.word	0x24000c88
 8004eb0:	24001608 	.word	0x24001608

08004eb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004eb8:	4b39      	ldr	r3, [pc, #228]	; (8004fa0 <SystemInit+0xec>)
 8004eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ebe:	4a38      	ldr	r2, [pc, #224]	; (8004fa0 <SystemInit+0xec>)
 8004ec0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ec4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004ec8:	4b36      	ldr	r3, [pc, #216]	; (8004fa4 <SystemInit+0xf0>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 030f 	and.w	r3, r3, #15
 8004ed0:	2b06      	cmp	r3, #6
 8004ed2:	d807      	bhi.n	8004ee4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004ed4:	4b33      	ldr	r3, [pc, #204]	; (8004fa4 <SystemInit+0xf0>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f023 030f 	bic.w	r3, r3, #15
 8004edc:	4a31      	ldr	r2, [pc, #196]	; (8004fa4 <SystemInit+0xf0>)
 8004ede:	f043 0307 	orr.w	r3, r3, #7
 8004ee2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004ee4:	4b30      	ldr	r3, [pc, #192]	; (8004fa8 <SystemInit+0xf4>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a2f      	ldr	r2, [pc, #188]	; (8004fa8 <SystemInit+0xf4>)
 8004eea:	f043 0301 	orr.w	r3, r3, #1
 8004eee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004ef0:	4b2d      	ldr	r3, [pc, #180]	; (8004fa8 <SystemInit+0xf4>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004ef6:	4b2c      	ldr	r3, [pc, #176]	; (8004fa8 <SystemInit+0xf4>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	492b      	ldr	r1, [pc, #172]	; (8004fa8 <SystemInit+0xf4>)
 8004efc:	4b2b      	ldr	r3, [pc, #172]	; (8004fac <SystemInit+0xf8>)
 8004efe:	4013      	ands	r3, r2
 8004f00:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f02:	4b28      	ldr	r3, [pc, #160]	; (8004fa4 <SystemInit+0xf0>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0308 	and.w	r3, r3, #8
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d007      	beq.n	8004f1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f0e:	4b25      	ldr	r3, [pc, #148]	; (8004fa4 <SystemInit+0xf0>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f023 030f 	bic.w	r3, r3, #15
 8004f16:	4a23      	ldr	r2, [pc, #140]	; (8004fa4 <SystemInit+0xf0>)
 8004f18:	f043 0307 	orr.w	r3, r3, #7
 8004f1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004f1e:	4b22      	ldr	r3, [pc, #136]	; (8004fa8 <SystemInit+0xf4>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004f24:	4b20      	ldr	r3, [pc, #128]	; (8004fa8 <SystemInit+0xf4>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004f2a:	4b1f      	ldr	r3, [pc, #124]	; (8004fa8 <SystemInit+0xf4>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004f30:	4b1d      	ldr	r3, [pc, #116]	; (8004fa8 <SystemInit+0xf4>)
 8004f32:	4a1f      	ldr	r2, [pc, #124]	; (8004fb0 <SystemInit+0xfc>)
 8004f34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004f36:	4b1c      	ldr	r3, [pc, #112]	; (8004fa8 <SystemInit+0xf4>)
 8004f38:	4a1e      	ldr	r2, [pc, #120]	; (8004fb4 <SystemInit+0x100>)
 8004f3a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004f3c:	4b1a      	ldr	r3, [pc, #104]	; (8004fa8 <SystemInit+0xf4>)
 8004f3e:	4a1e      	ldr	r2, [pc, #120]	; (8004fb8 <SystemInit+0x104>)
 8004f40:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004f42:	4b19      	ldr	r3, [pc, #100]	; (8004fa8 <SystemInit+0xf4>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004f48:	4b17      	ldr	r3, [pc, #92]	; (8004fa8 <SystemInit+0xf4>)
 8004f4a:	4a1b      	ldr	r2, [pc, #108]	; (8004fb8 <SystemInit+0x104>)
 8004f4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004f4e:	4b16      	ldr	r3, [pc, #88]	; (8004fa8 <SystemInit+0xf4>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004f54:	4b14      	ldr	r3, [pc, #80]	; (8004fa8 <SystemInit+0xf4>)
 8004f56:	4a18      	ldr	r2, [pc, #96]	; (8004fb8 <SystemInit+0x104>)
 8004f58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004f5a:	4b13      	ldr	r3, [pc, #76]	; (8004fa8 <SystemInit+0xf4>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f60:	4b11      	ldr	r3, [pc, #68]	; (8004fa8 <SystemInit+0xf4>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a10      	ldr	r2, [pc, #64]	; (8004fa8 <SystemInit+0xf4>)
 8004f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	; (8004fa8 <SystemInit+0xf4>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004f72:	4b12      	ldr	r3, [pc, #72]	; (8004fbc <SystemInit+0x108>)
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	4b12      	ldr	r3, [pc, #72]	; (8004fc0 <SystemInit+0x10c>)
 8004f78:	4013      	ands	r3, r2
 8004f7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f7e:	d202      	bcs.n	8004f86 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004f80:	4b10      	ldr	r3, [pc, #64]	; (8004fc4 <SystemInit+0x110>)
 8004f82:	2201      	movs	r2, #1
 8004f84:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004f86:	4b10      	ldr	r3, [pc, #64]	; (8004fc8 <SystemInit+0x114>)
 8004f88:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004f8c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f8e:	4b04      	ldr	r3, [pc, #16]	; (8004fa0 <SystemInit+0xec>)
 8004f90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f94:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004f96:	bf00      	nop
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	e000ed00 	.word	0xe000ed00
 8004fa4:	52002000 	.word	0x52002000
 8004fa8:	58024400 	.word	0x58024400
 8004fac:	eaf6ed7f 	.word	0xeaf6ed7f
 8004fb0:	02020200 	.word	0x02020200
 8004fb4:	01ff0000 	.word	0x01ff0000
 8004fb8:	01010280 	.word	0x01010280
 8004fbc:	5c001000 	.word	0x5c001000
 8004fc0:	ffff0000 	.word	0xffff0000
 8004fc4:	51008108 	.word	0x51008108
 8004fc8:	52004000 	.word	0x52004000

08004fcc <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b09a      	sub	sp, #104	; 0x68
 8004fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004fd2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	605a      	str	r2, [r3, #4]
 8004fdc:	609a      	str	r2, [r3, #8]
 8004fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fe0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	605a      	str	r2, [r3, #4]
 8004fea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	605a      	str	r2, [r3, #4]
 8004ff6:	609a      	str	r2, [r3, #8]
 8004ff8:	60da      	str	r2, [r3, #12]
 8004ffa:	611a      	str	r2, [r3, #16]
 8004ffc:	615a      	str	r2, [r3, #20]
 8004ffe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005000:	1d3b      	adds	r3, r7, #4
 8005002:	222c      	movs	r2, #44	; 0x2c
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f00c fb2a 	bl	8011660 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800500c:	4b44      	ldr	r3, [pc, #272]	; (8005120 <MX_TIM1_Init+0x154>)
 800500e:	4a45      	ldr	r2, [pc, #276]	; (8005124 <MX_TIM1_Init+0x158>)
 8005010:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8005012:	4b43      	ldr	r3, [pc, #268]	; (8005120 <MX_TIM1_Init+0x154>)
 8005014:	22c7      	movs	r2, #199	; 0xc7
 8005016:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005018:	4b41      	ldr	r3, [pc, #260]	; (8005120 <MX_TIM1_Init+0x154>)
 800501a:	2200      	movs	r2, #0
 800501c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 800501e:	4b40      	ldr	r3, [pc, #256]	; (8005120 <MX_TIM1_Init+0x154>)
 8005020:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8005024:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005026:	4b3e      	ldr	r3, [pc, #248]	; (8005120 <MX_TIM1_Init+0x154>)
 8005028:	2200      	movs	r2, #0
 800502a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800502c:	4b3c      	ldr	r3, [pc, #240]	; (8005120 <MX_TIM1_Init+0x154>)
 800502e:	2200      	movs	r2, #0
 8005030:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005032:	4b3b      	ldr	r3, [pc, #236]	; (8005120 <MX_TIM1_Init+0x154>)
 8005034:	2280      	movs	r2, #128	; 0x80
 8005036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005038:	4839      	ldr	r0, [pc, #228]	; (8005120 <MX_TIM1_Init+0x154>)
 800503a:	f007 fb24 	bl	800c686 <HAL_TIM_Base_Init>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005044:	f7ff fba6 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800504c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800504e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005052:	4619      	mov	r1, r3
 8005054:	4832      	ldr	r0, [pc, #200]	; (8005120 <MX_TIM1_Init+0x154>)
 8005056:	f007 ffb7 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005060:	f7ff fb98 	bl	8004794 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005064:	482e      	ldr	r0, [pc, #184]	; (8005120 <MX_TIM1_Init+0x154>)
 8005066:	f007 fc0c 	bl	800c882 <HAL_TIM_PWM_Init>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005070:	f7ff fb90 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005074:	2300      	movs	r3, #0
 8005076:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005078:	2300      	movs	r3, #0
 800507a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800507c:	2300      	movs	r3, #0
 800507e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005080:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005084:	4619      	mov	r1, r3
 8005086:	4826      	ldr	r0, [pc, #152]	; (8005120 <MX_TIM1_Init+0x154>)
 8005088:	f008 fcf2 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005092:	f7ff fb7f 	bl	8004794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005096:	2360      	movs	r3, #96	; 0x60
 8005098:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 800509a:	f240 1339 	movw	r3, #313	; 0x139
 800509e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050a0:	2300      	movs	r3, #0
 80050a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80050a4:	2300      	movs	r3, #0
 80050a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050a8:	2300      	movs	r3, #0
 80050aa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80050ac:	2300      	movs	r3, #0
 80050ae:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80050b0:	2300      	movs	r3, #0
 80050b2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80050b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050b8:	2204      	movs	r2, #4
 80050ba:	4619      	mov	r1, r3
 80050bc:	4818      	ldr	r0, [pc, #96]	; (8005120 <MX_TIM1_Init+0x154>)
 80050be:	f007 fe6f 	bl	800cda0 <HAL_TIM_PWM_ConfigChannel>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80050c8:	f7ff fb64 	bl	8004794 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80050cc:	2300      	movs	r3, #0
 80050ce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80050d0:	2300      	movs	r3, #0
 80050d2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80050d8:	2300      	movs	r3, #0
 80050da:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80050e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80050e4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80050e6:	2300      	movs	r3, #0
 80050e8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80050ea:	2300      	movs	r3, #0
 80050ec:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80050ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050f2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80050f8:	2300      	movs	r3, #0
 80050fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80050fc:	1d3b      	adds	r3, r7, #4
 80050fe:	4619      	mov	r1, r3
 8005100:	4807      	ldr	r0, [pc, #28]	; (8005120 <MX_TIM1_Init+0x154>)
 8005102:	f008 fd43 	bl	800db8c <HAL_TIMEx_ConfigBreakDeadTime>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800510c:	f7ff fb42 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005110:	4803      	ldr	r0, [pc, #12]	; (8005120 <MX_TIM1_Init+0x154>)
 8005112:	f000 fd0f 	bl	8005b34 <HAL_TIM_MspPostInit>

}
 8005116:	bf00      	nop
 8005118:	3768      	adds	r7, #104	; 0x68
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	24000c8c 	.word	0x24000c8c
 8005124:	40010000 	.word	0x40010000

08005128 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08e      	sub	sp, #56	; 0x38
 800512c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800512e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	605a      	str	r2, [r3, #4]
 8005138:	609a      	str	r2, [r3, #8]
 800513a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800513c:	f107 031c 	add.w	r3, r7, #28
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005148:	463b      	mov	r3, r7
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	605a      	str	r2, [r3, #4]
 8005150:	609a      	str	r2, [r3, #8]
 8005152:	60da      	str	r2, [r3, #12]
 8005154:	611a      	str	r2, [r3, #16]
 8005156:	615a      	str	r2, [r3, #20]
 8005158:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800515a:	4b2e      	ldr	r3, [pc, #184]	; (8005214 <MX_TIM2_Init+0xec>)
 800515c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005160:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8005162:	4b2c      	ldr	r3, [pc, #176]	; (8005214 <MX_TIM2_Init+0xec>)
 8005164:	22c7      	movs	r2, #199	; 0xc7
 8005166:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005168:	4b2a      	ldr	r3, [pc, #168]	; (8005214 <MX_TIM2_Init+0xec>)
 800516a:	2200      	movs	r2, #0
 800516c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 800516e:	4b29      	ldr	r3, [pc, #164]	; (8005214 <MX_TIM2_Init+0xec>)
 8005170:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8005174:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005176:	4b27      	ldr	r3, [pc, #156]	; (8005214 <MX_TIM2_Init+0xec>)
 8005178:	2200      	movs	r2, #0
 800517a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800517c:	4b25      	ldr	r3, [pc, #148]	; (8005214 <MX_TIM2_Init+0xec>)
 800517e:	2280      	movs	r2, #128	; 0x80
 8005180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005182:	4824      	ldr	r0, [pc, #144]	; (8005214 <MX_TIM2_Init+0xec>)
 8005184:	f007 fa7f 	bl	800c686 <HAL_TIM_Base_Init>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800518e:	f7ff fb01 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005192:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005196:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005198:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800519c:	4619      	mov	r1, r3
 800519e:	481d      	ldr	r0, [pc, #116]	; (8005214 <MX_TIM2_Init+0xec>)
 80051a0:	f007 ff12 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80051aa:	f7ff faf3 	bl	8004794 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80051ae:	4819      	ldr	r0, [pc, #100]	; (8005214 <MX_TIM2_Init+0xec>)
 80051b0:	f007 fb67 	bl	800c882 <HAL_TIM_PWM_Init>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80051ba:	f7ff faeb 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051be:	2300      	movs	r3, #0
 80051c0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051c2:	2300      	movs	r3, #0
 80051c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80051c6:	f107 031c 	add.w	r3, r7, #28
 80051ca:	4619      	mov	r1, r3
 80051cc:	4811      	ldr	r0, [pc, #68]	; (8005214 <MX_TIM2_Init+0xec>)
 80051ce:	f008 fc4f 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80051d8:	f7ff fadc 	bl	8004794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051dc:	2360      	movs	r3, #96	; 0x60
 80051de:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 80051e0:	f240 1339 	movw	r3, #313	; 0x139
 80051e4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80051ee:	463b      	mov	r3, r7
 80051f0:	2208      	movs	r2, #8
 80051f2:	4619      	mov	r1, r3
 80051f4:	4807      	ldr	r0, [pc, #28]	; (8005214 <MX_TIM2_Init+0xec>)
 80051f6:	f007 fdd3 	bl	800cda0 <HAL_TIM_PWM_ConfigChannel>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8005200:	f7ff fac8 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005204:	4803      	ldr	r0, [pc, #12]	; (8005214 <MX_TIM2_Init+0xec>)
 8005206:	f000 fc95 	bl	8005b34 <HAL_TIM_MspPostInit>

}
 800520a:	bf00      	nop
 800520c:	3738      	adds	r7, #56	; 0x38
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	24000cd8 	.word	0x24000cd8

08005218 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08e      	sub	sp, #56	; 0x38
 800521c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800521e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	605a      	str	r2, [r3, #4]
 8005228:	609a      	str	r2, [r3, #8]
 800522a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800522c:	f107 031c 	add.w	r3, r7, #28
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	605a      	str	r2, [r3, #4]
 8005236:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005238:	463b      	mov	r3, r7
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	605a      	str	r2, [r3, #4]
 8005240:	609a      	str	r2, [r3, #8]
 8005242:	60da      	str	r2, [r3, #12]
 8005244:	611a      	str	r2, [r3, #16]
 8005246:	615a      	str	r2, [r3, #20]
 8005248:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800524a:	4b2d      	ldr	r3, [pc, #180]	; (8005300 <MX_TIM3_Init+0xe8>)
 800524c:	4a2d      	ldr	r2, [pc, #180]	; (8005304 <MX_TIM3_Init+0xec>)
 800524e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8005250:	4b2b      	ldr	r3, [pc, #172]	; (8005300 <MX_TIM3_Init+0xe8>)
 8005252:	22c7      	movs	r2, #199	; 0xc7
 8005254:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005256:	4b2a      	ldr	r3, [pc, #168]	; (8005300 <MX_TIM3_Init+0xe8>)
 8005258:	2200      	movs	r2, #0
 800525a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2400-1;
 800525c:	4b28      	ldr	r3, [pc, #160]	; (8005300 <MX_TIM3_Init+0xe8>)
 800525e:	f640 125f 	movw	r2, #2399	; 0x95f
 8005262:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005264:	4b26      	ldr	r3, [pc, #152]	; (8005300 <MX_TIM3_Init+0xe8>)
 8005266:	2200      	movs	r2, #0
 8005268:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800526a:	4b25      	ldr	r3, [pc, #148]	; (8005300 <MX_TIM3_Init+0xe8>)
 800526c:	2280      	movs	r2, #128	; 0x80
 800526e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005270:	4823      	ldr	r0, [pc, #140]	; (8005300 <MX_TIM3_Init+0xe8>)
 8005272:	f007 fa08 	bl	800c686 <HAL_TIM_Base_Init>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800527c:	f7ff fa8a 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005284:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005286:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800528a:	4619      	mov	r1, r3
 800528c:	481c      	ldr	r0, [pc, #112]	; (8005300 <MX_TIM3_Init+0xe8>)
 800528e:	f007 fe9b 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8005298:	f7ff fa7c 	bl	8004794 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800529c:	4818      	ldr	r0, [pc, #96]	; (8005300 <MX_TIM3_Init+0xe8>)
 800529e:	f007 faf0 	bl	800c882 <HAL_TIM_PWM_Init>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80052a8:	f7ff fa74 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052ac:	2300      	movs	r3, #0
 80052ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052b0:	2300      	movs	r3, #0
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80052b4:	f107 031c 	add.w	r3, r7, #28
 80052b8:	4619      	mov	r1, r3
 80052ba:	4811      	ldr	r0, [pc, #68]	; (8005300 <MX_TIM3_Init+0xe8>)
 80052bc:	f008 fbd8 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80052c6:	f7ff fa65 	bl	8004794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052ca:	2360      	movs	r3, #96	; 0x60
 80052cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80052ce:	2300      	movs	r3, #0
 80052d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052d2:	2300      	movs	r3, #0
 80052d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052d6:	2300      	movs	r3, #0
 80052d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80052da:	463b      	mov	r3, r7
 80052dc:	2200      	movs	r2, #0
 80052de:	4619      	mov	r1, r3
 80052e0:	4807      	ldr	r0, [pc, #28]	; (8005300 <MX_TIM3_Init+0xe8>)
 80052e2:	f007 fd5d 	bl	800cda0 <HAL_TIM_PWM_ConfigChannel>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80052ec:	f7ff fa52 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80052f0:	4803      	ldr	r0, [pc, #12]	; (8005300 <MX_TIM3_Init+0xe8>)
 80052f2:	f000 fc1f 	bl	8005b34 <HAL_TIM_MspPostInit>

}
 80052f6:	bf00      	nop
 80052f8:	3738      	adds	r7, #56	; 0x38
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	24000d24 	.word	0x24000d24
 8005304:	40000400 	.word	0x40000400

08005308 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08e      	sub	sp, #56	; 0x38
 800530c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800530e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	605a      	str	r2, [r3, #4]
 8005318:	609a      	str	r2, [r3, #8]
 800531a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800531c:	f107 031c 	add.w	r3, r7, #28
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	605a      	str	r2, [r3, #4]
 8005326:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005328:	463b      	mov	r3, r7
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
 800532e:	605a      	str	r2, [r3, #4]
 8005330:	609a      	str	r2, [r3, #8]
 8005332:	60da      	str	r2, [r3, #12]
 8005334:	611a      	str	r2, [r3, #16]
 8005336:	615a      	str	r2, [r3, #20]
 8005338:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800533a:	4b2d      	ldr	r3, [pc, #180]	; (80053f0 <MX_TIM4_Init+0xe8>)
 800533c:	4a2d      	ldr	r2, [pc, #180]	; (80053f4 <MX_TIM4_Init+0xec>)
 800533e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 240-1;
 8005340:	4b2b      	ldr	r3, [pc, #172]	; (80053f0 <MX_TIM4_Init+0xe8>)
 8005342:	22ef      	movs	r2, #239	; 0xef
 8005344:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005346:	4b2a      	ldr	r3, [pc, #168]	; (80053f0 <MX_TIM4_Init+0xe8>)
 8005348:	2200      	movs	r2, #0
 800534a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000-1;
 800534c:	4b28      	ldr	r3, [pc, #160]	; (80053f0 <MX_TIM4_Init+0xe8>)
 800534e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005352:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005354:	4b26      	ldr	r3, [pc, #152]	; (80053f0 <MX_TIM4_Init+0xe8>)
 8005356:	2200      	movs	r2, #0
 8005358:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800535a:	4b25      	ldr	r3, [pc, #148]	; (80053f0 <MX_TIM4_Init+0xe8>)
 800535c:	2280      	movs	r2, #128	; 0x80
 800535e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005360:	4823      	ldr	r0, [pc, #140]	; (80053f0 <MX_TIM4_Init+0xe8>)
 8005362:	f007 f990 	bl	800c686 <HAL_TIM_Base_Init>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800536c:	f7ff fa12 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005374:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005376:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800537a:	4619      	mov	r1, r3
 800537c:	481c      	ldr	r0, [pc, #112]	; (80053f0 <MX_TIM4_Init+0xe8>)
 800537e:	f007 fe23 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005388:	f7ff fa04 	bl	8004794 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800538c:	4818      	ldr	r0, [pc, #96]	; (80053f0 <MX_TIM4_Init+0xe8>)
 800538e:	f007 fa78 	bl	800c882 <HAL_TIM_PWM_Init>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005398:	f7ff f9fc 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800539c:	2300      	movs	r3, #0
 800539e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053a0:	2300      	movs	r3, #0
 80053a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80053a4:	f107 031c 	add.w	r3, r7, #28
 80053a8:	4619      	mov	r1, r3
 80053aa:	4811      	ldr	r0, [pc, #68]	; (80053f0 <MX_TIM4_Init+0xe8>)
 80053ac:	f008 fb60 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80053b6:	f7ff f9ed 	bl	8004794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053ba:	2360      	movs	r3, #96	; 0x60
 80053bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80053be:	2300      	movs	r3, #0
 80053c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80053c2:	2300      	movs	r3, #0
 80053c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80053c6:	2300      	movs	r3, #0
 80053c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80053ca:	463b      	mov	r3, r7
 80053cc:	2208      	movs	r2, #8
 80053ce:	4619      	mov	r1, r3
 80053d0:	4807      	ldr	r0, [pc, #28]	; (80053f0 <MX_TIM4_Init+0xe8>)
 80053d2:	f007 fce5 	bl	800cda0 <HAL_TIM_PWM_ConfigChannel>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80053dc:	f7ff f9da 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80053e0:	4803      	ldr	r0, [pc, #12]	; (80053f0 <MX_TIM4_Init+0xe8>)
 80053e2:	f000 fba7 	bl	8005b34 <HAL_TIM_MspPostInit>

}
 80053e6:	bf00      	nop
 80053e8:	3738      	adds	r7, #56	; 0x38
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	24000d70 	.word	0x24000d70
 80053f4:	40000800 	.word	0x40000800

080053f8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053fe:	f107 0310 	add.w	r3, r7, #16
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	605a      	str	r2, [r3, #4]
 8005408:	609a      	str	r2, [r3, #8]
 800540a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800540c:	1d3b      	adds	r3, r7, #4
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	605a      	str	r2, [r3, #4]
 8005414:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005416:	4b1d      	ldr	r3, [pc, #116]	; (800548c <MX_TIM5_Init+0x94>)
 8005418:	4a1d      	ldr	r2, [pc, #116]	; (8005490 <MX_TIM5_Init+0x98>)
 800541a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 200-1;
 800541c:	4b1b      	ldr	r3, [pc, #108]	; (800548c <MX_TIM5_Init+0x94>)
 800541e:	22c7      	movs	r2, #199	; 0xc7
 8005420:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005422:	4b1a      	ldr	r3, [pc, #104]	; (800548c <MX_TIM5_Init+0x94>)
 8005424:	2200      	movs	r2, #0
 8005426:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 12000-1;
 8005428:	4b18      	ldr	r3, [pc, #96]	; (800548c <MX_TIM5_Init+0x94>)
 800542a:	f642 62df 	movw	r2, #11999	; 0x2edf
 800542e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005430:	4b16      	ldr	r3, [pc, #88]	; (800548c <MX_TIM5_Init+0x94>)
 8005432:	2200      	movs	r2, #0
 8005434:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005436:	4b15      	ldr	r3, [pc, #84]	; (800548c <MX_TIM5_Init+0x94>)
 8005438:	2280      	movs	r2, #128	; 0x80
 800543a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800543c:	4813      	ldr	r0, [pc, #76]	; (800548c <MX_TIM5_Init+0x94>)
 800543e:	f007 f922 	bl	800c686 <HAL_TIM_Base_Init>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8005448:	f7ff f9a4 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800544c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005450:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005452:	f107 0310 	add.w	r3, r7, #16
 8005456:	4619      	mov	r1, r3
 8005458:	480c      	ldr	r0, [pc, #48]	; (800548c <MX_TIM5_Init+0x94>)
 800545a:	f007 fdb5 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8005464:	f7ff f996 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005468:	2300      	movs	r3, #0
 800546a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005470:	1d3b      	adds	r3, r7, #4
 8005472:	4619      	mov	r1, r3
 8005474:	4805      	ldr	r0, [pc, #20]	; (800548c <MX_TIM5_Init+0x94>)
 8005476:	f008 fafb 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8005480:	f7ff f988 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005484:	bf00      	nop
 8005486:	3720      	adds	r7, #32
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	24000dbc 	.word	0x24000dbc
 8005490:	40000c00 	.word	0x40000c00

08005494 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800549a:	1d3b      	adds	r3, r7, #4
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	605a      	str	r2, [r3, #4]
 80054a2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80054a4:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054a6:	4a15      	ldr	r2, [pc, #84]	; (80054fc <MX_TIM6_Init+0x68>)
 80054a8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 200-1;
 80054aa:	4b13      	ldr	r3, [pc, #76]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054ac:	22c7      	movs	r2, #199	; 0xc7
 80054ae:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054b0:	4b11      	ldr	r3, [pc, #68]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6000-1;
 80054b6:	4b10      	ldr	r3, [pc, #64]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054b8:	f241 726f 	movw	r2, #5999	; 0x176f
 80054bc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80054be:	4b0e      	ldr	r3, [pc, #56]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054c0:	2280      	movs	r2, #128	; 0x80
 80054c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80054c4:	480c      	ldr	r0, [pc, #48]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054c6:	f007 f8de 	bl	800c686 <HAL_TIM_Base_Init>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80054d0:	f7ff f960 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054d4:	2300      	movs	r3, #0
 80054d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054d8:	2300      	movs	r3, #0
 80054da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80054dc:	1d3b      	adds	r3, r7, #4
 80054de:	4619      	mov	r1, r3
 80054e0:	4805      	ldr	r0, [pc, #20]	; (80054f8 <MX_TIM6_Init+0x64>)
 80054e2:	f008 fac5 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80054ec:	f7ff f952 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80054f0:	bf00      	nop
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	24000e08 	.word	0x24000e08
 80054fc:	40001000 	.word	0x40001000

08005500 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005506:	1d3b      	adds	r3, r7, #4
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	605a      	str	r2, [r3, #4]
 800550e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005510:	4b14      	ldr	r3, [pc, #80]	; (8005564 <MX_TIM7_Init+0x64>)
 8005512:	4a15      	ldr	r2, [pc, #84]	; (8005568 <MX_TIM7_Init+0x68>)
 8005514:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 200-1;
 8005516:	4b13      	ldr	r3, [pc, #76]	; (8005564 <MX_TIM7_Init+0x64>)
 8005518:	22c7      	movs	r2, #199	; 0xc7
 800551a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800551c:	4b11      	ldr	r3, [pc, #68]	; (8005564 <MX_TIM7_Init+0x64>)
 800551e:	2200      	movs	r2, #0
 8005520:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1200-1;
 8005522:	4b10      	ldr	r3, [pc, #64]	; (8005564 <MX_TIM7_Init+0x64>)
 8005524:	f240 42af 	movw	r2, #1199	; 0x4af
 8005528:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800552a:	4b0e      	ldr	r3, [pc, #56]	; (8005564 <MX_TIM7_Init+0x64>)
 800552c:	2280      	movs	r2, #128	; 0x80
 800552e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005530:	480c      	ldr	r0, [pc, #48]	; (8005564 <MX_TIM7_Init+0x64>)
 8005532:	f007 f8a8 	bl	800c686 <HAL_TIM_Base_Init>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800553c:	f7ff f92a 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005540:	2300      	movs	r3, #0
 8005542:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005544:	2300      	movs	r3, #0
 8005546:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005548:	1d3b      	adds	r3, r7, #4
 800554a:	4619      	mov	r1, r3
 800554c:	4805      	ldr	r0, [pc, #20]	; (8005564 <MX_TIM7_Init+0x64>)
 800554e:	f008 fa8f 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8005558:	f7ff f91c 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800555c:	bf00      	nop
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	24000e54 	.word	0x24000e54
 8005568:	40001400 	.word	0x40001400

0800556c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005572:	463b      	mov	r3, r7
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	605a      	str	r2, [r3, #4]
 800557a:	609a      	str	r2, [r3, #8]
 800557c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800557e:	4b16      	ldr	r3, [pc, #88]	; (80055d8 <MX_TIM12_Init+0x6c>)
 8005580:	4a16      	ldr	r2, [pc, #88]	; (80055dc <MX_TIM12_Init+0x70>)
 8005582:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 200-1;
 8005584:	4b14      	ldr	r3, [pc, #80]	; (80055d8 <MX_TIM12_Init+0x6c>)
 8005586:	22c7      	movs	r2, #199	; 0xc7
 8005588:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800558a:	4b13      	ldr	r3, [pc, #76]	; (80055d8 <MX_TIM12_Init+0x6c>)
 800558c:	2200      	movs	r2, #0
 800558e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 600-1;
 8005590:	4b11      	ldr	r3, [pc, #68]	; (80055d8 <MX_TIM12_Init+0x6c>)
 8005592:	f240 2257 	movw	r2, #599	; 0x257
 8005596:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005598:	4b0f      	ldr	r3, [pc, #60]	; (80055d8 <MX_TIM12_Init+0x6c>)
 800559a:	2200      	movs	r2, #0
 800559c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800559e:	4b0e      	ldr	r3, [pc, #56]	; (80055d8 <MX_TIM12_Init+0x6c>)
 80055a0:	2280      	movs	r2, #128	; 0x80
 80055a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80055a4:	480c      	ldr	r0, [pc, #48]	; (80055d8 <MX_TIM12_Init+0x6c>)
 80055a6:	f007 f86e 	bl	800c686 <HAL_TIM_Base_Init>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 80055b0:	f7ff f8f0 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055b8:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80055ba:	463b      	mov	r3, r7
 80055bc:	4619      	mov	r1, r3
 80055be:	4806      	ldr	r0, [pc, #24]	; (80055d8 <MX_TIM12_Init+0x6c>)
 80055c0:	f007 fd02 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 80055ca:	f7ff f8e3 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80055ce:	bf00      	nop
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	24000ea0 	.word	0x24000ea0
 80055dc:	40001800 	.word	0x40001800

080055e0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80055e4:	4b0e      	ldr	r3, [pc, #56]	; (8005620 <MX_TIM13_Init+0x40>)
 80055e6:	4a0f      	ldr	r2, [pc, #60]	; (8005624 <MX_TIM13_Init+0x44>)
 80055e8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 200-1;
 80055ea:	4b0d      	ldr	r3, [pc, #52]	; (8005620 <MX_TIM13_Init+0x40>)
 80055ec:	22c7      	movs	r2, #199	; 0xc7
 80055ee:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055f0:	4b0b      	ldr	r3, [pc, #44]	; (8005620 <MX_TIM13_Init+0x40>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 600-1;
 80055f6:	4b0a      	ldr	r3, [pc, #40]	; (8005620 <MX_TIM13_Init+0x40>)
 80055f8:	f240 2257 	movw	r2, #599	; 0x257
 80055fc:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055fe:	4b08      	ldr	r3, [pc, #32]	; (8005620 <MX_TIM13_Init+0x40>)
 8005600:	2200      	movs	r2, #0
 8005602:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005604:	4b06      	ldr	r3, [pc, #24]	; (8005620 <MX_TIM13_Init+0x40>)
 8005606:	2280      	movs	r2, #128	; 0x80
 8005608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800560a:	4805      	ldr	r0, [pc, #20]	; (8005620 <MX_TIM13_Init+0x40>)
 800560c:	f007 f83b 	bl	800c686 <HAL_TIM_Base_Init>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8005616:	f7ff f8bd 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800561a:	bf00      	nop
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	24000eec 	.word	0x24000eec
 8005624:	40001c00 	.word	0x40001c00

08005628 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800562c:	4b0e      	ldr	r3, [pc, #56]	; (8005668 <MX_TIM14_Init+0x40>)
 800562e:	4a0f      	ldr	r2, [pc, #60]	; (800566c <MX_TIM14_Init+0x44>)
 8005630:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 200-1;
 8005632:	4b0d      	ldr	r3, [pc, #52]	; (8005668 <MX_TIM14_Init+0x40>)
 8005634:	22c7      	movs	r2, #199	; 0xc7
 8005636:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005638:	4b0b      	ldr	r3, [pc, #44]	; (8005668 <MX_TIM14_Init+0x40>)
 800563a:	2200      	movs	r2, #0
 800563c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2400-1;
 800563e:	4b0a      	ldr	r3, [pc, #40]	; (8005668 <MX_TIM14_Init+0x40>)
 8005640:	f640 125f 	movw	r2, #2399	; 0x95f
 8005644:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005646:	4b08      	ldr	r3, [pc, #32]	; (8005668 <MX_TIM14_Init+0x40>)
 8005648:	2200      	movs	r2, #0
 800564a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800564c:	4b06      	ldr	r3, [pc, #24]	; (8005668 <MX_TIM14_Init+0x40>)
 800564e:	2280      	movs	r2, #128	; 0x80
 8005650:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8005652:	4805      	ldr	r0, [pc, #20]	; (8005668 <MX_TIM14_Init+0x40>)
 8005654:	f007 f817 	bl	800c686 <HAL_TIM_Base_Init>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800565e:	f7ff f899 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8005662:	bf00      	nop
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	24000f38 	.word	0x24000f38
 800566c:	40002000 	.word	0x40002000

08005670 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b09a      	sub	sp, #104	; 0x68
 8005674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005676:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	605a      	str	r2, [r3, #4]
 8005680:	609a      	str	r2, [r3, #8]
 8005682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005684:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	605a      	str	r2, [r3, #4]
 800568e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005690:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005694:	2200      	movs	r2, #0
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	605a      	str	r2, [r3, #4]
 800569a:	609a      	str	r2, [r3, #8]
 800569c:	60da      	str	r2, [r3, #12]
 800569e:	611a      	str	r2, [r3, #16]
 80056a0:	615a      	str	r2, [r3, #20]
 80056a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80056a4:	1d3b      	adds	r3, r7, #4
 80056a6:	222c      	movs	r2, #44	; 0x2c
 80056a8:	2100      	movs	r1, #0
 80056aa:	4618      	mov	r0, r3
 80056ac:	f00b ffd8 	bl	8011660 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80056b0:	4b3f      	ldr	r3, [pc, #252]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056b2:	4a40      	ldr	r2, [pc, #256]	; (80057b4 <MX_TIM15_Init+0x144>)
 80056b4:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 240-1;
 80056b6:	4b3e      	ldr	r3, [pc, #248]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056b8:	22ef      	movs	r2, #239	; 0xef
 80056ba:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056bc:	4b3c      	ldr	r3, [pc, #240]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056be:	2200      	movs	r2, #0
 80056c0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 80056c2:	4b3b      	ldr	r3, [pc, #236]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056c4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80056c8:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056ca:	4b39      	ldr	r3, [pc, #228]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80056d0:	4b37      	ldr	r3, [pc, #220]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056d6:	4b36      	ldr	r3, [pc, #216]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056d8:	2280      	movs	r2, #128	; 0x80
 80056da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80056dc:	4834      	ldr	r0, [pc, #208]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056de:	f006 ffd2 	bl	800c686 <HAL_TIM_Base_Init>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80056e8:	f7ff f854 	bl	8004794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056f0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80056f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80056f6:	4619      	mov	r1, r3
 80056f8:	482d      	ldr	r0, [pc, #180]	; (80057b0 <MX_TIM15_Init+0x140>)
 80056fa:	f007 fc65 	bl	800cfc8 <HAL_TIM_ConfigClockSource>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8005704:	f7ff f846 	bl	8004794 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8005708:	4829      	ldr	r0, [pc, #164]	; (80057b0 <MX_TIM15_Init+0x140>)
 800570a:	f007 f8ba 	bl	800c882 <HAL_TIM_PWM_Init>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8005714:	f7ff f83e 	bl	8004794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005718:	2300      	movs	r3, #0
 800571a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800571c:	2300      	movs	r3, #0
 800571e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005720:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005724:	4619      	mov	r1, r3
 8005726:	4822      	ldr	r0, [pc, #136]	; (80057b0 <MX_TIM15_Init+0x140>)
 8005728:	f008 f9a2 	bl	800da70 <HAL_TIMEx_MasterConfigSynchronization>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8005732:	f7ff f82f 	bl	8004794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005736:	2360      	movs	r3, #96	; 0x60
 8005738:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 800573a:	f240 1339 	movw	r3, #313	; 0x139
 800573e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005740:	2300      	movs	r3, #0
 8005742:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005744:	2300      	movs	r3, #0
 8005746:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005748:	2300      	movs	r3, #0
 800574a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800574c:	2300      	movs	r3, #0
 800574e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005750:	2300      	movs	r3, #0
 8005752:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005754:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005758:	2204      	movs	r2, #4
 800575a:	4619      	mov	r1, r3
 800575c:	4814      	ldr	r0, [pc, #80]	; (80057b0 <MX_TIM15_Init+0x140>)
 800575e:	f007 fb1f 	bl	800cda0 <HAL_TIM_PWM_ConfigChannel>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8005768:	f7ff f814 	bl	8004794 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800576c:	2300      	movs	r3, #0
 800576e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005770:	2300      	movs	r3, #0
 8005772:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005774:	2300      	movs	r3, #0
 8005776:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005778:	2300      	movs	r3, #0
 800577a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005780:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005784:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005786:	2300      	movs	r3, #0
 8005788:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800578a:	2300      	movs	r3, #0
 800578c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800578e:	1d3b      	adds	r3, r7, #4
 8005790:	4619      	mov	r1, r3
 8005792:	4807      	ldr	r0, [pc, #28]	; (80057b0 <MX_TIM15_Init+0x140>)
 8005794:	f008 f9fa 	bl	800db8c <HAL_TIMEx_ConfigBreakDeadTime>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800579e:	f7fe fff9 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80057a2:	4803      	ldr	r0, [pc, #12]	; (80057b0 <MX_TIM15_Init+0x140>)
 80057a4:	f000 f9c6 	bl	8005b34 <HAL_TIM_MspPostInit>

}
 80057a8:	bf00      	nop
 80057aa:	3768      	adds	r7, #104	; 0x68
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	24000f84 	.word	0x24000f84
 80057b4:	40014000 	.word	0x40014000

080057b8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80057bc:	4b0f      	ldr	r3, [pc, #60]	; (80057fc <MX_TIM16_Init+0x44>)
 80057be:	4a10      	ldr	r2, [pc, #64]	; (8005800 <MX_TIM16_Init+0x48>)
 80057c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 240-1;
 80057c2:	4b0e      	ldr	r3, [pc, #56]	; (80057fc <MX_TIM16_Init+0x44>)
 80057c4:	22ef      	movs	r2, #239	; 0xef
 80057c6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057c8:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <MX_TIM16_Init+0x44>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 80057ce:	4b0b      	ldr	r3, [pc, #44]	; (80057fc <MX_TIM16_Init+0x44>)
 80057d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80057d4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057d6:	4b09      	ldr	r3, [pc, #36]	; (80057fc <MX_TIM16_Init+0x44>)
 80057d8:	2200      	movs	r2, #0
 80057da:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80057dc:	4b07      	ldr	r3, [pc, #28]	; (80057fc <MX_TIM16_Init+0x44>)
 80057de:	2200      	movs	r2, #0
 80057e0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80057e2:	4b06      	ldr	r3, [pc, #24]	; (80057fc <MX_TIM16_Init+0x44>)
 80057e4:	2280      	movs	r2, #128	; 0x80
 80057e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80057e8:	4804      	ldr	r0, [pc, #16]	; (80057fc <MX_TIM16_Init+0x44>)
 80057ea:	f006 ff4c 	bl	800c686 <HAL_TIM_Base_Init>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80057f4:	f7fe ffce 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80057f8:	bf00      	nop
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	24000fd0 	.word	0x24000fd0
 8005800:	40014400 	.word	0x40014400

08005804 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005808:	4b0f      	ldr	r3, [pc, #60]	; (8005848 <MX_TIM17_Init+0x44>)
 800580a:	4a10      	ldr	r2, [pc, #64]	; (800584c <MX_TIM17_Init+0x48>)
 800580c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 240-1;
 800580e:	4b0e      	ldr	r3, [pc, #56]	; (8005848 <MX_TIM17_Init+0x44>)
 8005810:	22ef      	movs	r2, #239	; 0xef
 8005812:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005814:	4b0c      	ldr	r3, [pc, #48]	; (8005848 <MX_TIM17_Init+0x44>)
 8005816:	2200      	movs	r2, #0
 8005818:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000-1;
 800581a:	4b0b      	ldr	r3, [pc, #44]	; (8005848 <MX_TIM17_Init+0x44>)
 800581c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005820:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005822:	4b09      	ldr	r3, [pc, #36]	; (8005848 <MX_TIM17_Init+0x44>)
 8005824:	2200      	movs	r2, #0
 8005826:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005828:	4b07      	ldr	r3, [pc, #28]	; (8005848 <MX_TIM17_Init+0x44>)
 800582a:	2200      	movs	r2, #0
 800582c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800582e:	4b06      	ldr	r3, [pc, #24]	; (8005848 <MX_TIM17_Init+0x44>)
 8005830:	2280      	movs	r2, #128	; 0x80
 8005832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005834:	4804      	ldr	r0, [pc, #16]	; (8005848 <MX_TIM17_Init+0x44>)
 8005836:	f006 ff26 	bl	800c686 <HAL_TIM_Base_Init>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8005840:	f7fe ffa8 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8005844:	bf00      	nop
 8005846:	bd80      	pop	{r7, pc}
 8005848:	2400101c 	.word	0x2400101c
 800584c:	40014800 	.word	0x40014800

08005850 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b090      	sub	sp, #64	; 0x40
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4aa8      	ldr	r2, [pc, #672]	; (8005b00 <HAL_TIM_Base_MspInit+0x2b0>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d10f      	bne.n	8005882 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005862:	4ba8      	ldr	r3, [pc, #672]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005868:	4aa6      	ldr	r2, [pc, #664]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800586a:	f043 0301 	orr.w	r3, r3, #1
 800586e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005872:	4ba4      	ldr	r3, [pc, #656]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005874:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800587e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8005880:	e13a      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM2)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800588a:	d10f      	bne.n	80058ac <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800588c:	4b9d      	ldr	r3, [pc, #628]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800588e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005892:	4a9c      	ldr	r2, [pc, #624]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005894:	f043 0301 	orr.w	r3, r3, #1
 8005898:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800589c:	4b99      	ldr	r3, [pc, #612]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800589e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80058a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80058aa:	e125      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM3)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a95      	ldr	r2, [pc, #596]	; (8005b08 <HAL_TIM_Base_MspInit+0x2b8>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d10f      	bne.n	80058d6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80058b6:	4b93      	ldr	r3, [pc, #588]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058bc:	4a91      	ldr	r2, [pc, #580]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058be:	f043 0302 	orr.w	r3, r3, #2
 80058c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80058c6:	4b8f      	ldr	r3, [pc, #572]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	637b      	str	r3, [r7, #52]	; 0x34
 80058d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80058d4:	e110      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM4)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a8c      	ldr	r2, [pc, #560]	; (8005b0c <HAL_TIM_Base_MspInit+0x2bc>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d10f      	bne.n	8005900 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058e0:	4b88      	ldr	r3, [pc, #544]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058e6:	4a87      	ldr	r2, [pc, #540]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058e8:	f043 0304 	orr.w	r3, r3, #4
 80058ec:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80058f0:	4b84      	ldr	r3, [pc, #528]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80058f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	633b      	str	r3, [r7, #48]	; 0x30
 80058fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80058fe:	e0fb      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM5)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a82      	ldr	r2, [pc, #520]	; (8005b10 <HAL_TIM_Base_MspInit+0x2c0>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d117      	bne.n	800593a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800590a:	4b7e      	ldr	r3, [pc, #504]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800590c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005910:	4a7c      	ldr	r2, [pc, #496]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005912:	f043 0308 	orr.w	r3, r3, #8
 8005916:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800591a:	4b7a      	ldr	r3, [pc, #488]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800591c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005928:	2200      	movs	r2, #0
 800592a:	2100      	movs	r1, #0
 800592c:	2032      	movs	r0, #50	; 0x32
 800592e:	f000 ffce 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005932:	2032      	movs	r0, #50	; 0x32
 8005934:	f000 ffe5 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005938:	e0de      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM6)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a75      	ldr	r2, [pc, #468]	; (8005b14 <HAL_TIM_Base_MspInit+0x2c4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d117      	bne.n	8005974 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005944:	4b6f      	ldr	r3, [pc, #444]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005946:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800594a:	4a6e      	ldr	r2, [pc, #440]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 800594c:	f043 0310 	orr.w	r3, r3, #16
 8005950:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005954:	4b6b      	ldr	r3, [pc, #428]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005956:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800595a:	f003 0310 	and.w	r3, r3, #16
 800595e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005960:	6abb      	ldr	r3, [r7, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005962:	2200      	movs	r2, #0
 8005964:	2100      	movs	r1, #0
 8005966:	2036      	movs	r0, #54	; 0x36
 8005968:	f000 ffb1 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800596c:	2036      	movs	r0, #54	; 0x36
 800596e:	f000 ffc8 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005972:	e0c1      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM7)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a67      	ldr	r2, [pc, #412]	; (8005b18 <HAL_TIM_Base_MspInit+0x2c8>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d117      	bne.n	80059ae <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800597e:	4b61      	ldr	r3, [pc, #388]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005980:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005984:	4a5f      	ldr	r2, [pc, #380]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005986:	f043 0320 	orr.w	r3, r3, #32
 800598a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800598e:	4b5d      	ldr	r3, [pc, #372]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005994:	f003 0320 	and.w	r3, r3, #32
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800599c:	2200      	movs	r2, #0
 800599e:	2100      	movs	r1, #0
 80059a0:	2037      	movs	r0, #55	; 0x37
 80059a2:	f000 ff94 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80059a6:	2037      	movs	r0, #55	; 0x37
 80059a8:	f000 ffab 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 80059ac:	e0a4      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM12)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a5a      	ldr	r2, [pc, #360]	; (8005b1c <HAL_TIM_Base_MspInit+0x2cc>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d117      	bne.n	80059e8 <HAL_TIM_Base_MspInit+0x198>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80059b8:	4b52      	ldr	r3, [pc, #328]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80059ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80059be:	4a51      	ldr	r2, [pc, #324]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80059c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059c4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80059c8:	4b4e      	ldr	r3, [pc, #312]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80059ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80059ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d2:	623b      	str	r3, [r7, #32]
 80059d4:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80059d6:	2200      	movs	r2, #0
 80059d8:	2100      	movs	r1, #0
 80059da:	202b      	movs	r0, #43	; 0x2b
 80059dc:	f000 ff77 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80059e0:	202b      	movs	r0, #43	; 0x2b
 80059e2:	f000 ff8e 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 80059e6:	e087      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM13)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a4c      	ldr	r2, [pc, #304]	; (8005b20 <HAL_TIM_Base_MspInit+0x2d0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d117      	bne.n	8005a22 <HAL_TIM_Base_MspInit+0x1d2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80059f2:	4b44      	ldr	r3, [pc, #272]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80059f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80059f8:	4a42      	ldr	r2, [pc, #264]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 80059fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059fe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005a02:	4b40      	ldr	r3, [pc, #256]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a0c:	61fb      	str	r3, [r7, #28]
 8005a0e:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005a10:	2200      	movs	r2, #0
 8005a12:	2100      	movs	r1, #0
 8005a14:	202c      	movs	r0, #44	; 0x2c
 8005a16:	f000 ff5a 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005a1a:	202c      	movs	r0, #44	; 0x2c
 8005a1c:	f000 ff71 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005a20:	e06a      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM14)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a3f      	ldr	r2, [pc, #252]	; (8005b24 <HAL_TIM_Base_MspInit+0x2d4>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d117      	bne.n	8005a5c <HAL_TIM_Base_MspInit+0x20c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005a2c:	4b35      	ldr	r3, [pc, #212]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005a32:	4a34      	ldr	r2, [pc, #208]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a38:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005a3c:	4b31      	ldr	r3, [pc, #196]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a46:	61bb      	str	r3, [r7, #24]
 8005a48:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	202d      	movs	r0, #45	; 0x2d
 8005a50:	f000 ff3d 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8005a54:	202d      	movs	r0, #45	; 0x2d
 8005a56:	f000 ff54 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005a5a:	e04d      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM15)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a31      	ldr	r2, [pc, #196]	; (8005b28 <HAL_TIM_Base_MspInit+0x2d8>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d10f      	bne.n	8005a86 <HAL_TIM_Base_MspInit+0x236>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005a66:	4b27      	ldr	r3, [pc, #156]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005a6c:	4a25      	ldr	r2, [pc, #148]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a72:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005a76:	4b23      	ldr	r3, [pc, #140]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	697b      	ldr	r3, [r7, #20]
}
 8005a84:	e038      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM16)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a28      	ldr	r2, [pc, #160]	; (8005b2c <HAL_TIM_Base_MspInit+0x2dc>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d117      	bne.n	8005ac0 <HAL_TIM_Base_MspInit+0x270>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005a90:	4b1c      	ldr	r3, [pc, #112]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005a96:	4a1b      	ldr	r2, [pc, #108]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a9c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005aa0:	4b18      	ldr	r3, [pc, #96]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005aa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aaa:	613b      	str	r3, [r7, #16]
 8005aac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005aae:	2200      	movs	r2, #0
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	2075      	movs	r0, #117	; 0x75
 8005ab4:	f000 ff0b 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8005ab8:	2075      	movs	r0, #117	; 0x75
 8005aba:	f000 ff22 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005abe:	e01b      	b.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM17)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1a      	ldr	r2, [pc, #104]	; (8005b30 <HAL_TIM_Base_MspInit+0x2e0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d116      	bne.n	8005af8 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005aca:	4b0e      	ldr	r3, [pc, #56]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005ad0:	4a0c      	ldr	r2, [pc, #48]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005ad2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ad6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005ada:	4b0a      	ldr	r3, [pc, #40]	; (8005b04 <HAL_TIM_Base_MspInit+0x2b4>)
 8005adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005ae0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2100      	movs	r1, #0
 8005aec:	2076      	movs	r0, #118	; 0x76
 8005aee:	f000 feee 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8005af2:	2076      	movs	r0, #118	; 0x76
 8005af4:	f000 ff05 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8005af8:	bf00      	nop
 8005afa:	3740      	adds	r7, #64	; 0x40
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40010000 	.word	0x40010000
 8005b04:	58024400 	.word	0x58024400
 8005b08:	40000400 	.word	0x40000400
 8005b0c:	40000800 	.word	0x40000800
 8005b10:	40000c00 	.word	0x40000c00
 8005b14:	40001000 	.word	0x40001000
 8005b18:	40001400 	.word	0x40001400
 8005b1c:	40001800 	.word	0x40001800
 8005b20:	40001c00 	.word	0x40001c00
 8005b24:	40002000 	.word	0x40002000
 8005b28:	40014000 	.word	0x40014000
 8005b2c:	40014400 	.word	0x40014400
 8005b30:	40014800 	.word	0x40014800

08005b34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08c      	sub	sp, #48	; 0x30
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b3c:	f107 031c 	add.w	r3, r7, #28
 8005b40:	2200      	movs	r2, #0
 8005b42:	601a      	str	r2, [r3, #0]
 8005b44:	605a      	str	r2, [r3, #4]
 8005b46:	609a      	str	r2, [r3, #8]
 8005b48:	60da      	str	r2, [r3, #12]
 8005b4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a5e      	ldr	r2, [pc, #376]	; (8005ccc <HAL_TIM_MspPostInit+0x198>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d120      	bne.n	8005b98 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005b56:	4b5e      	ldr	r3, [pc, #376]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b5c:	4a5c      	ldr	r2, [pc, #368]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005b5e:	f043 0310 	orr.w	r3, r3, #16
 8005b62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005b66:	4b5a      	ldr	r3, [pc, #360]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b6c:	f003 0310 	and.w	r3, r3, #16
 8005b70:	61bb      	str	r3, [r7, #24]
 8005b72:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = STEP_1_Pin;
 8005b74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b82:	2300      	movs	r3, #0
 8005b84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005b86:	2301      	movs	r3, #1
 8005b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_1_GPIO_Port, &GPIO_InitStruct);
 8005b8a:	f107 031c 	add.w	r3, r7, #28
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4850      	ldr	r0, [pc, #320]	; (8005cd4 <HAL_TIM_MspPostInit+0x1a0>)
 8005b92:	f003 ff17 	bl	80099c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005b96:	e094      	b.n	8005cc2 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM2)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba0:	d120      	bne.n	8005be4 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ba2:	4b4b      	ldr	r3, [pc, #300]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ba8:	4a49      	ldr	r2, [pc, #292]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005baa:	f043 0302 	orr.w	r3, r3, #2
 8005bae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005bb2:	4b47      	ldr	r3, [pc, #284]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	617b      	str	r3, [r7, #20]
 8005bbe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP_2_Pin;
 8005bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_2_GPIO_Port, &GPIO_InitStruct);
 8005bd6:	f107 031c 	add.w	r3, r7, #28
 8005bda:	4619      	mov	r1, r3
 8005bdc:	483e      	ldr	r0, [pc, #248]	; (8005cd8 <HAL_TIM_MspPostInit+0x1a4>)
 8005bde:	f003 fef1 	bl	80099c4 <HAL_GPIO_Init>
}
 8005be2:	e06e      	b.n	8005cc2 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM3)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a3c      	ldr	r2, [pc, #240]	; (8005cdc <HAL_TIM_MspPostInit+0x1a8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d11f      	bne.n	8005c2e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bee:	4b38      	ldr	r3, [pc, #224]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005bf4:	4a36      	ldr	r2, [pc, #216]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005bf6:	f043 0301 	orr.w	r3, r3, #1
 8005bfa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005bfe:	4b34      	ldr	r3, [pc, #208]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c04:	f003 0301 	and.w	r3, r3, #1
 8005c08:	613b      	str	r3, [r7, #16]
 8005c0a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEP_3_Pin;
 8005c0c:	2340      	movs	r3, #64	; 0x40
 8005c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c10:	2302      	movs	r3, #2
 8005c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c14:	2300      	movs	r3, #0
 8005c16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_3_GPIO_Port, &GPIO_InitStruct);
 8005c20:	f107 031c 	add.w	r3, r7, #28
 8005c24:	4619      	mov	r1, r3
 8005c26:	482e      	ldr	r0, [pc, #184]	; (8005ce0 <HAL_TIM_MspPostInit+0x1ac>)
 8005c28:	f003 fecc 	bl	80099c4 <HAL_GPIO_Init>
}
 8005c2c:	e049      	b.n	8005cc2 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM4)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a2c      	ldr	r2, [pc, #176]	; (8005ce4 <HAL_TIM_MspPostInit+0x1b0>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d120      	bne.n	8005c7a <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c38:	4b25      	ldr	r3, [pc, #148]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c3e:	4a24      	ldr	r2, [pc, #144]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c40:	f043 0302 	orr.w	r3, r3, #2
 8005c44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c48:	4b21      	ldr	r3, [pc, #132]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_4_Pin;
 8005c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c60:	2300      	movs	r3, #0
 8005c62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c64:	2300      	movs	r3, #0
 8005c66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005c68:	2302      	movs	r3, #2
 8005c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_4_GPIO_Port, &GPIO_InitStruct);
 8005c6c:	f107 031c 	add.w	r3, r7, #28
 8005c70:	4619      	mov	r1, r3
 8005c72:	4819      	ldr	r0, [pc, #100]	; (8005cd8 <HAL_TIM_MspPostInit+0x1a4>)
 8005c74:	f003 fea6 	bl	80099c4 <HAL_GPIO_Init>
}
 8005c78:	e023      	b.n	8005cc2 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM15)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1a      	ldr	r2, [pc, #104]	; (8005ce8 <HAL_TIM_MspPostInit+0x1b4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d11e      	bne.n	8005cc2 <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c84:	4b12      	ldr	r3, [pc, #72]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c8a:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c8c:	f043 0310 	orr.w	r3, r3, #16
 8005c90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c94:	4b0e      	ldr	r3, [pc, #56]	; (8005cd0 <HAL_TIM_MspPostInit+0x19c>)
 8005c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c9a:	f003 0310 	and.w	r3, r3, #16
 8005c9e:	60bb      	str	r3, [r7, #8]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP_5_Pin;
 8005ca2:	2340      	movs	r3, #64	; 0x40
 8005ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005caa:	2300      	movs	r3, #0
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8005cb2:	2304      	movs	r3, #4
 8005cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_5_GPIO_Port, &GPIO_InitStruct);
 8005cb6:	f107 031c 	add.w	r3, r7, #28
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4805      	ldr	r0, [pc, #20]	; (8005cd4 <HAL_TIM_MspPostInit+0x1a0>)
 8005cbe:	f003 fe81 	bl	80099c4 <HAL_GPIO_Init>
}
 8005cc2:	bf00      	nop
 8005cc4:	3730      	adds	r7, #48	; 0x30
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	40010000 	.word	0x40010000
 8005cd0:	58024400 	.word	0x58024400
 8005cd4:	58021000 	.word	0x58021000
 8005cd8:	58020400 	.word	0x58020400
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	58020000 	.word	0x58020000
 8005ce4:	40000800 	.word	0x40000800
 8005ce8:	40014000 	.word	0x40014000

08005cec <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005cf0:	4b25      	ldr	r3, [pc, #148]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005cf2:	4a26      	ldr	r2, [pc, #152]	; (8005d8c <MX_UART4_Init+0xa0>)
 8005cf4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 2000000;
 8005cf6:	4b24      	ldr	r3, [pc, #144]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005cf8:	4a25      	ldr	r2, [pc, #148]	; (8005d90 <MX_UART4_Init+0xa4>)
 8005cfa:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005cfc:	4b22      	ldr	r3, [pc, #136]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005d02:	4b21      	ldr	r3, [pc, #132]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005d08:	4b1f      	ldr	r3, [pc, #124]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005d0e:	4b1e      	ldr	r3, [pc, #120]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d10:	220c      	movs	r2, #12
 8005d12:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d14:	4b1c      	ldr	r3, [pc, #112]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d16:	2200      	movs	r2, #0
 8005d18:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d1a:	4b1b      	ldr	r3, [pc, #108]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d20:	4b19      	ldr	r3, [pc, #100]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005d26:	4b18      	ldr	r3, [pc, #96]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005d2c:	4b16      	ldr	r3, [pc, #88]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d2e:	2208      	movs	r2, #8
 8005d30:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005d32:	4b15      	ldr	r3, [pc, #84]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d34:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005d38:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005d3a:	4813      	ldr	r0, [pc, #76]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d3c:	f007 ffc2 	bl	800dcc4 <HAL_UART_Init>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <MX_UART4_Init+0x5e>
  {
    Error_Handler();
 8005d46:	f7fe fd25 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8005d4a:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8005d4e:	480e      	ldr	r0, [pc, #56]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d50:	f00a f85b 	bl	800fe0a <HAL_UARTEx_SetTxFifoThreshold>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d001      	beq.n	8005d5e <MX_UART4_Init+0x72>
  {
    Error_Handler();
 8005d5a:	f7fe fd1b 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8005d5e:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8005d62:	4809      	ldr	r0, [pc, #36]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d64:	f00a f88f 	bl	800fe86 <HAL_UARTEx_SetRxFifoThreshold>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <MX_UART4_Init+0x86>
  {
    Error_Handler();
 8005d6e:	f7fe fd11 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 8005d72:	4805      	ldr	r0, [pc, #20]	; (8005d88 <MX_UART4_Init+0x9c>)
 8005d74:	f009 ffd5 	bl	800fd22 <HAL_UARTEx_EnableFifoMode>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <MX_UART4_Init+0x96>
  {
    Error_Handler();
 8005d7e:	f7fe fd09 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005d82:	bf00      	nop
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	24001068 	.word	0x24001068
 8005d8c:	40004c00 	.word	0x40004c00
 8005d90:	001e8480 	.word	0x001e8480

08005d94 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8005d98:	4b23      	ldr	r3, [pc, #140]	; (8005e28 <MX_UART7_Init+0x94>)
 8005d9a:	4a24      	ldr	r2, [pc, #144]	; (8005e2c <MX_UART7_Init+0x98>)
 8005d9c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8005d9e:	4b22      	ldr	r3, [pc, #136]	; (8005e28 <MX_UART7_Init+0x94>)
 8005da0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005da4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8005da6:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <MX_UART7_Init+0x94>)
 8005da8:	2200      	movs	r2, #0
 8005daa:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8005dac:	4b1e      	ldr	r3, [pc, #120]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dae:	2200      	movs	r2, #0
 8005db0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8005db2:	4b1d      	ldr	r3, [pc, #116]	; (8005e28 <MX_UART7_Init+0x94>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8005db8:	4b1b      	ldr	r3, [pc, #108]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dba:	220c      	movs	r2, #12
 8005dbc:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dbe:	4b1a      	ldr	r3, [pc, #104]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8005dc4:	4b18      	ldr	r3, [pc, #96]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dca:	4b17      	ldr	r3, [pc, #92]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005dd0:	4b15      	ldr	r3, [pc, #84]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005dd6:	4b14      	ldr	r3, [pc, #80]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8005ddc:	4812      	ldr	r0, [pc, #72]	; (8005e28 <MX_UART7_Init+0x94>)
 8005dde:	f007 ff71 	bl	800dcc4 <HAL_UART_Init>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8005de8:	f7fe fcd4 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8005dec:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8005df0:	480d      	ldr	r0, [pc, #52]	; (8005e28 <MX_UART7_Init+0x94>)
 8005df2:	f00a f80a 	bl	800fe0a <HAL_UARTEx_SetTxFifoThreshold>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8005dfc:	f7fe fcca 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8005e00:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8005e04:	4808      	ldr	r0, [pc, #32]	; (8005e28 <MX_UART7_Init+0x94>)
 8005e06:	f00a f83e 	bl	800fe86 <HAL_UARTEx_SetRxFifoThreshold>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <MX_UART7_Init+0x80>
  {
    Error_Handler();
 8005e10:	f7fe fcc0 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart7) != HAL_OK)
 8005e14:	4804      	ldr	r0, [pc, #16]	; (8005e28 <MX_UART7_Init+0x94>)
 8005e16:	f009 ff84 	bl	800fd22 <HAL_UARTEx_EnableFifoMode>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <MX_UART7_Init+0x90>
  {
    Error_Handler();
 8005e20:	f7fe fcb8 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8005e24:	bf00      	nop
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	240010f8 	.word	0x240010f8
 8005e2c:	40007800 	.word	0x40007800

08005e30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005e34:	4b22      	ldr	r3, [pc, #136]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e36:	4a23      	ldr	r2, [pc, #140]	; (8005ec4 <MX_USART2_UART_Init+0x94>)
 8005e38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005e3a:	4b21      	ldr	r3, [pc, #132]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e42:	4b1f      	ldr	r3, [pc, #124]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e48:	4b1d      	ldr	r3, [pc, #116]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e4e:	4b1c      	ldr	r3, [pc, #112]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e54:	4b1a      	ldr	r3, [pc, #104]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e56:	220c      	movs	r2, #12
 8005e58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e5a:	4b19      	ldr	r3, [pc, #100]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e60:	4b17      	ldr	r3, [pc, #92]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e66:	4b16      	ldr	r3, [pc, #88]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005e6c:	4b14      	ldr	r3, [pc, #80]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e72:	4b13      	ldr	r3, [pc, #76]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005e78:	4811      	ldr	r0, [pc, #68]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e7a:	f007 ff23 	bl	800dcc4 <HAL_UART_Init>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005e84:	f7fe fc86 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e88:	2100      	movs	r1, #0
 8005e8a:	480d      	ldr	r0, [pc, #52]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e8c:	f009 ffbd 	bl	800fe0a <HAL_UARTEx_SetTxFifoThreshold>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005e96:	f7fe fc7d 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4808      	ldr	r0, [pc, #32]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005e9e:	f009 fff2 	bl	800fe86 <HAL_UARTEx_SetRxFifoThreshold>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005ea8:	f7fe fc74 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005eac:	4804      	ldr	r0, [pc, #16]	; (8005ec0 <MX_USART2_UART_Init+0x90>)
 8005eae:	f009 ff73 	bl	800fd98 <HAL_UARTEx_DisableFifoMode>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005eb8:	f7fe fc6c 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005ebc:	bf00      	nop
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	24001188 	.word	0x24001188
 8005ec4:	40004400 	.word	0x40004400

08005ec8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005ecc:	4b22      	ldr	r3, [pc, #136]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005ece:	4a23      	ldr	r2, [pc, #140]	; (8005f5c <MX_USART3_UART_Init+0x94>)
 8005ed0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005ed2:	4b21      	ldr	r3, [pc, #132]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005ed4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005ed8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005eda:	4b1f      	ldr	r3, [pc, #124]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005ee0:	4b1d      	ldr	r3, [pc, #116]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005ee6:	4b1c      	ldr	r3, [pc, #112]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005eec:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005eee:	220c      	movs	r2, #12
 8005ef0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ef2:	4b19      	ldr	r3, [pc, #100]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ef8:	4b17      	ldr	r3, [pc, #92]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005efe:	4b16      	ldr	r3, [pc, #88]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005f04:	4b14      	ldr	r3, [pc, #80]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f06:	2200      	movs	r2, #0
 8005f08:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f0a:	4b13      	ldr	r3, [pc, #76]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005f10:	4811      	ldr	r0, [pc, #68]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f12:	f007 fed7 	bl	800dcc4 <HAL_UART_Init>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d001      	beq.n	8005f20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005f1c:	f7fe fc3a 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f20:	2100      	movs	r1, #0
 8005f22:	480d      	ldr	r0, [pc, #52]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f24:	f009 ff71 	bl	800fe0a <HAL_UARTEx_SetTxFifoThreshold>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005f2e:	f7fe fc31 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005f32:	2100      	movs	r1, #0
 8005f34:	4808      	ldr	r0, [pc, #32]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f36:	f009 ffa6 	bl	800fe86 <HAL_UARTEx_SetRxFifoThreshold>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005f40:	f7fe fc28 	bl	8004794 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005f44:	4804      	ldr	r0, [pc, #16]	; (8005f58 <MX_USART3_UART_Init+0x90>)
 8005f46:	f009 ff27 	bl	800fd98 <HAL_UARTEx_DisableFifoMode>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005f50:	f7fe fc20 	bl	8004794 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005f54:	bf00      	nop
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	24001218 	.word	0x24001218
 8005f5c:	40004800 	.word	0x40004800

08005f60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b0be      	sub	sp, #248	; 0xf8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f68:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	605a      	str	r2, [r3, #4]
 8005f72:	609a      	str	r2, [r3, #8]
 8005f74:	60da      	str	r2, [r3, #12]
 8005f76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005f78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f7c:	22bc      	movs	r2, #188	; 0xbc
 8005f7e:	2100      	movs	r1, #0
 8005f80:	4618      	mov	r0, r3
 8005f82:	f00b fb6d 	bl	8011660 <memset>
  if(uartHandle->Instance==UART4)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4aa1      	ldr	r2, [pc, #644]	; (8006210 <HAL_UART_MspInit+0x2b0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	f040 80b7 	bne.w	8006100 <HAL_UART_MspInit+0x1a0>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005f92:	2302      	movs	r3, #2
 8005f94:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005f96:	2300      	movs	r3, #0
 8005f98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005f9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f004 fee7 	bl	800ad74 <HAL_RCCEx_PeriphCLKConfig>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8005fac:	f7fe fbf2 	bl	8004794 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005fb0:	4b98      	ldr	r3, [pc, #608]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005fb6:	4a97      	ldr	r2, [pc, #604]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005fbc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005fc0:	4b94      	ldr	r3, [pc, #592]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005fc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fca:	627b      	str	r3, [r7, #36]	; 0x24
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fce:	4b91      	ldr	r3, [pc, #580]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fd4:	4a8f      	ldr	r2, [pc, #572]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fd6:	f043 0308 	orr.w	r3, r3, #8
 8005fda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005fde:	4b8d      	ldr	r3, [pc, #564]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8005fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fe4:	f003 0308 	and.w	r3, r3, #8
 8005fe8:	623b      	str	r3, [r7, #32]
 8005fea:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005fec:	2303      	movs	r3, #3
 8005fee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ffe:	2300      	movs	r3, #0
 8006000:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006004:	2308      	movs	r3, #8
 8006006:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800600a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800600e:	4619      	mov	r1, r3
 8006010:	4881      	ldr	r0, [pc, #516]	; (8006218 <HAL_UART_MspInit+0x2b8>)
 8006012:	f003 fcd7 	bl	80099c4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream3;
 8006016:	4b81      	ldr	r3, [pc, #516]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006018:	4a81      	ldr	r2, [pc, #516]	; (8006220 <HAL_UART_MspInit+0x2c0>)
 800601a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800601c:	4b7f      	ldr	r3, [pc, #508]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800601e:	223f      	movs	r2, #63	; 0x3f
 8006020:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006022:	4b7e      	ldr	r3, [pc, #504]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006024:	2200      	movs	r2, #0
 8006026:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006028:	4b7c      	ldr	r3, [pc, #496]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800602a:	2200      	movs	r2, #0
 800602c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800602e:	4b7b      	ldr	r3, [pc, #492]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006030:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006034:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006036:	4b79      	ldr	r3, [pc, #484]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006038:	2200      	movs	r2, #0
 800603a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800603c:	4b77      	ldr	r3, [pc, #476]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800603e:	2200      	movs	r2, #0
 8006040:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8006042:	4b76      	ldr	r3, [pc, #472]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006044:	2200      	movs	r2, #0
 8006046:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006048:	4b74      	ldr	r3, [pc, #464]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800604a:	2200      	movs	r2, #0
 800604c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800604e:	4b73      	ldr	r3, [pc, #460]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006050:	2204      	movs	r2, #4
 8006052:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006054:	4b71      	ldr	r3, [pc, #452]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006056:	2203      	movs	r2, #3
 8006058:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800605a:	4b70      	ldr	r3, [pc, #448]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800605c:	2200      	movs	r2, #0
 800605e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006060:	4b6e      	ldr	r3, [pc, #440]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006062:	2200      	movs	r2, #0
 8006064:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8006066:	486d      	ldr	r0, [pc, #436]	; (800621c <HAL_UART_MspInit+0x2bc>)
 8006068:	f000 fe70 	bl	8006d4c <HAL_DMA_Init>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8006072:	f7fe fb8f 	bl	8004794 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a68      	ldr	r2, [pc, #416]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800607a:	67da      	str	r2, [r3, #124]	; 0x7c
 800607c:	4a67      	ldr	r2, [pc, #412]	; (800621c <HAL_UART_MspInit+0x2bc>)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8006082:	4b68      	ldr	r3, [pc, #416]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 8006084:	4a68      	ldr	r2, [pc, #416]	; (8006228 <HAL_UART_MspInit+0x2c8>)
 8006086:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8006088:	4b66      	ldr	r3, [pc, #408]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 800608a:	2240      	movs	r2, #64	; 0x40
 800608c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800608e:	4b65      	ldr	r3, [pc, #404]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 8006090:	2240      	movs	r2, #64	; 0x40
 8006092:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006094:	4b63      	ldr	r3, [pc, #396]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 8006096:	2200      	movs	r2, #0
 8006098:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800609a:	4b62      	ldr	r3, [pc, #392]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 800609c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060a0:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80060a2:	4b60      	ldr	r3, [pc, #384]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80060a8:	4b5e      	ldr	r3, [pc, #376]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80060ae:	4b5d      	ldr	r3, [pc, #372]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80060b4:	4b5b      	ldr	r3, [pc, #364]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060b6:	2200      	movs	r2, #0
 80060b8:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80060ba:	4b5a      	ldr	r3, [pc, #360]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060bc:	2204      	movs	r2, #4
 80060be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80060c0:	4b58      	ldr	r3, [pc, #352]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060c2:	2203      	movs	r2, #3
 80060c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80060c6:	4b57      	ldr	r3, [pc, #348]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060c8:	2200      	movs	r2, #0
 80060ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80060cc:	4b55      	ldr	r3, [pc, #340]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80060d2:	4854      	ldr	r0, [pc, #336]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060d4:	f000 fe3a 	bl	8006d4c <HAL_DMA_Init>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <HAL_UART_MspInit+0x182>
    {
      Error_Handler();
 80060de:	f7fe fb59 	bl	8004794 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a4f      	ldr	r2, [pc, #316]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060e6:	679a      	str	r2, [r3, #120]	; 0x78
 80060e8:	4a4e      	ldr	r2, [pc, #312]	; (8006224 <HAL_UART_MspInit+0x2c4>)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80060ee:	2200      	movs	r2, #0
 80060f0:	2100      	movs	r1, #0
 80060f2:	2034      	movs	r0, #52	; 0x34
 80060f4:	f000 fbeb 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80060f8:	2034      	movs	r0, #52	; 0x34
 80060fa:	f000 fc02 	bl	8006902 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80060fe:	e20d      	b.n	800651c <HAL_UART_MspInit+0x5bc>
  else if(uartHandle->Instance==UART7)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a49      	ldr	r2, [pc, #292]	; (800622c <HAL_UART_MspInit+0x2cc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	f040 8098 	bne.w	800623c <HAL_UART_MspInit+0x2dc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 800610c:	2302      	movs	r3, #2
 800610e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006110:	2300      	movs	r3, #0
 8006112:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006116:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800611a:	4618      	mov	r0, r3
 800611c:	f004 fe2a 	bl	800ad74 <HAL_RCCEx_PeriphCLKConfig>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <HAL_UART_MspInit+0x1ca>
      Error_Handler();
 8006126:	f7fe fb35 	bl	8004794 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 800612a:	4b3a      	ldr	r3, [pc, #232]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 800612c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006130:	4a38      	ldr	r2, [pc, #224]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8006132:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006136:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800613a:	4b36      	ldr	r3, [pc, #216]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 800613c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006140:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006144:	61fb      	str	r3, [r7, #28]
 8006146:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006148:	4b32      	ldr	r3, [pc, #200]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 800614a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800614e:	4a31      	ldr	r2, [pc, #196]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 8006150:	f043 0310 	orr.w	r3, r3, #16
 8006154:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006158:	4b2e      	ldr	r3, [pc, #184]	; (8006214 <HAL_UART_MspInit+0x2b4>)
 800615a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800615e:	f003 0310 	and.w	r3, r3, #16
 8006162:	61bb      	str	r3, [r7, #24]
 8006164:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006166:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800616a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800616e:	2302      	movs	r3, #2
 8006170:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006174:	2300      	movs	r3, #0
 8006176:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800617a:	2300      	movs	r3, #0
 800617c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8006180:	2307      	movs	r3, #7
 8006182:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006186:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800618a:	4619      	mov	r1, r3
 800618c:	4828      	ldr	r0, [pc, #160]	; (8006230 <HAL_UART_MspInit+0x2d0>)
 800618e:	f003 fc19 	bl	80099c4 <HAL_GPIO_Init>
    hdma_uart7_tx.Instance = DMA1_Stream0;
 8006192:	4b28      	ldr	r3, [pc, #160]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 8006194:	4a28      	ldr	r2, [pc, #160]	; (8006238 <HAL_UART_MspInit+0x2d8>)
 8006196:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8006198:	4b26      	ldr	r3, [pc, #152]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 800619a:	2250      	movs	r2, #80	; 0x50
 800619c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800619e:	4b25      	ldr	r3, [pc, #148]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061a0:	2240      	movs	r2, #64	; 0x40
 80061a2:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80061a4:	4b23      	ldr	r3, [pc, #140]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 80061aa:	4b22      	ldr	r3, [pc, #136]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80061b0:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80061b2:	4b20      	ldr	r3, [pc, #128]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80061b8:	4b1e      	ldr	r3, [pc, #120]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 80061be:	4b1d      	ldr	r3, [pc, #116]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 80061c4:	4b1b      	ldr	r3, [pc, #108]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80061ca:	4b1a      	ldr	r3, [pc, #104]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061cc:	2204      	movs	r2, #4
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart7_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80061d0:	4b18      	ldr	r3, [pc, #96]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061d2:	2203      	movs	r2, #3
 80061d4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart7_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80061d6:	4b17      	ldr	r3, [pc, #92]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061d8:	2200      	movs	r2, #0
 80061da:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart7_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80061dc:	4b15      	ldr	r3, [pc, #84]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061de:	2200      	movs	r2, #0
 80061e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 80061e2:	4814      	ldr	r0, [pc, #80]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061e4:	f000 fdb2 	bl	8006d4c <HAL_DMA_Init>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <HAL_UART_MspInit+0x292>
      Error_Handler();
 80061ee:	f7fe fad1 	bl	8004794 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a0f      	ldr	r2, [pc, #60]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061f6:	679a      	str	r2, [r3, #120]	; 0x78
 80061f8:	4a0e      	ldr	r2, [pc, #56]	; (8006234 <HAL_UART_MspInit+0x2d4>)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80061fe:	2200      	movs	r2, #0
 8006200:	2100      	movs	r1, #0
 8006202:	2052      	movs	r0, #82	; 0x52
 8006204:	f000 fb63 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8006208:	2052      	movs	r0, #82	; 0x52
 800620a:	f000 fb7a 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 800620e:	e185      	b.n	800651c <HAL_UART_MspInit+0x5bc>
 8006210:	40004c00 	.word	0x40004c00
 8006214:	58024400 	.word	0x58024400
 8006218:	58020c00 	.word	0x58020c00
 800621c:	240012a8 	.word	0x240012a8
 8006220:	40020058 	.word	0x40020058
 8006224:	24001320 	.word	0x24001320
 8006228:	40020070 	.word	0x40020070
 800622c:	40007800 	.word	0x40007800
 8006230:	58021000 	.word	0x58021000
 8006234:	24001398 	.word	0x24001398
 8006238:	40020010 	.word	0x40020010
  else if(uartHandle->Instance==USART2)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a54      	ldr	r2, [pc, #336]	; (8006394 <HAL_UART_MspInit+0x434>)
 8006242:	4293      	cmp	r3, r2
 8006244:	f040 80b4 	bne.w	80063b0 <HAL_UART_MspInit+0x450>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006248:	2302      	movs	r3, #2
 800624a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800624c:	2300      	movs	r3, #0
 800624e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006252:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006256:	4618      	mov	r0, r3
 8006258:	f004 fd8c 	bl	800ad74 <HAL_RCCEx_PeriphCLKConfig>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <HAL_UART_MspInit+0x306>
      Error_Handler();
 8006262:	f7fe fa97 	bl	8004794 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006266:	4b4c      	ldr	r3, [pc, #304]	; (8006398 <HAL_UART_MspInit+0x438>)
 8006268:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800626c:	4a4a      	ldr	r2, [pc, #296]	; (8006398 <HAL_UART_MspInit+0x438>)
 800626e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006272:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006276:	4b48      	ldr	r3, [pc, #288]	; (8006398 <HAL_UART_MspInit+0x438>)
 8006278:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800627c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006280:	617b      	str	r3, [r7, #20]
 8006282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006284:	4b44      	ldr	r3, [pc, #272]	; (8006398 <HAL_UART_MspInit+0x438>)
 8006286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800628a:	4a43      	ldr	r2, [pc, #268]	; (8006398 <HAL_UART_MspInit+0x438>)
 800628c:	f043 0308 	orr.w	r3, r3, #8
 8006290:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006294:	4b40      	ldr	r3, [pc, #256]	; (8006398 <HAL_UART_MspInit+0x438>)
 8006296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800629a:	f003 0308 	and.w	r3, r3, #8
 800629e:	613b      	str	r3, [r7, #16]
 80062a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80062a2:	2360      	movs	r3, #96	; 0x60
 80062a4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062a8:	2302      	movs	r3, #2
 80062aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062ae:	2300      	movs	r3, #0
 80062b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062b4:	2300      	movs	r3, #0
 80062b6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80062ba:	2307      	movs	r3, #7
 80062bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80062c4:	4619      	mov	r1, r3
 80062c6:	4835      	ldr	r0, [pc, #212]	; (800639c <HAL_UART_MspInit+0x43c>)
 80062c8:	f003 fb7c 	bl	80099c4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80062cc:	4b34      	ldr	r3, [pc, #208]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062ce:	4a35      	ldr	r2, [pc, #212]	; (80063a4 <HAL_UART_MspInit+0x444>)
 80062d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80062d2:	4b33      	ldr	r3, [pc, #204]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062d4:	222b      	movs	r2, #43	; 0x2b
 80062d6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062d8:	4b31      	ldr	r3, [pc, #196]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062da:	2200      	movs	r2, #0
 80062dc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80062de:	4b30      	ldr	r3, [pc, #192]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80062e4:	4b2e      	ldr	r3, [pc, #184]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80062ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062ec:	4b2c      	ldr	r3, [pc, #176]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062f2:	4b2b      	ldr	r3, [pc, #172]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80062f8:	4b29      	ldr	r3, [pc, #164]	; (80063a0 <HAL_UART_MspInit+0x440>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80062fe:	4b28      	ldr	r3, [pc, #160]	; (80063a0 <HAL_UART_MspInit+0x440>)
 8006300:	2200      	movs	r2, #0
 8006302:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006304:	4b26      	ldr	r3, [pc, #152]	; (80063a0 <HAL_UART_MspInit+0x440>)
 8006306:	2200      	movs	r2, #0
 8006308:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800630a:	4825      	ldr	r0, [pc, #148]	; (80063a0 <HAL_UART_MspInit+0x440>)
 800630c:	f000 fd1e 	bl	8006d4c <HAL_DMA_Init>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8006316:	f7fe fa3d 	bl	8004794 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a20      	ldr	r2, [pc, #128]	; (80063a0 <HAL_UART_MspInit+0x440>)
 800631e:	67da      	str	r2, [r3, #124]	; 0x7c
 8006320:	4a1f      	ldr	r2, [pc, #124]	; (80063a0 <HAL_UART_MspInit+0x440>)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8006326:	4b20      	ldr	r3, [pc, #128]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006328:	4a20      	ldr	r2, [pc, #128]	; (80063ac <HAL_UART_MspInit+0x44c>)
 800632a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800632c:	4b1e      	ldr	r3, [pc, #120]	; (80063a8 <HAL_UART_MspInit+0x448>)
 800632e:	222c      	movs	r2, #44	; 0x2c
 8006330:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006332:	4b1d      	ldr	r3, [pc, #116]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006334:	2240      	movs	r2, #64	; 0x40
 8006336:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006338:	4b1b      	ldr	r3, [pc, #108]	; (80063a8 <HAL_UART_MspInit+0x448>)
 800633a:	2200      	movs	r2, #0
 800633c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800633e:	4b1a      	ldr	r3, [pc, #104]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006340:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006344:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006346:	4b18      	ldr	r3, [pc, #96]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006348:	2200      	movs	r2, #0
 800634a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800634c:	4b16      	ldr	r3, [pc, #88]	; (80063a8 <HAL_UART_MspInit+0x448>)
 800634e:	2200      	movs	r2, #0
 8006350:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006352:	4b15      	ldr	r3, [pc, #84]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006354:	2200      	movs	r2, #0
 8006356:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006358:	4b13      	ldr	r3, [pc, #76]	; (80063a8 <HAL_UART_MspInit+0x448>)
 800635a:	2200      	movs	r2, #0
 800635c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800635e:	4b12      	ldr	r3, [pc, #72]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006360:	2200      	movs	r2, #0
 8006362:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006364:	4810      	ldr	r0, [pc, #64]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006366:	f000 fcf1 	bl	8006d4c <HAL_DMA_Init>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <HAL_UART_MspInit+0x414>
      Error_Handler();
 8006370:	f7fe fa10 	bl	8004794 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a0c      	ldr	r2, [pc, #48]	; (80063a8 <HAL_UART_MspInit+0x448>)
 8006378:	679a      	str	r2, [r3, #120]	; 0x78
 800637a:	4a0b      	ldr	r2, [pc, #44]	; (80063a8 <HAL_UART_MspInit+0x448>)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006380:	2200      	movs	r2, #0
 8006382:	2100      	movs	r1, #0
 8006384:	2026      	movs	r0, #38	; 0x26
 8006386:	f000 faa2 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800638a:	2026      	movs	r0, #38	; 0x26
 800638c:	f000 fab9 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 8006390:	e0c4      	b.n	800651c <HAL_UART_MspInit+0x5bc>
 8006392:	bf00      	nop
 8006394:	40004400 	.word	0x40004400
 8006398:	58024400 	.word	0x58024400
 800639c:	58020c00 	.word	0x58020c00
 80063a0:	24001410 	.word	0x24001410
 80063a4:	40020088 	.word	0x40020088
 80063a8:	24001488 	.word	0x24001488
 80063ac:	400200a0 	.word	0x400200a0
  else if(uartHandle->Instance==USART3)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a5b      	ldr	r2, [pc, #364]	; (8006524 <HAL_UART_MspInit+0x5c4>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	f040 80b0 	bne.w	800651c <HAL_UART_MspInit+0x5bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80063bc:	2302      	movs	r3, #2
 80063be:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80063c0:	2300      	movs	r3, #0
 80063c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80063c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80063ca:	4618      	mov	r0, r3
 80063cc:	f004 fcd2 	bl	800ad74 <HAL_RCCEx_PeriphCLKConfig>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <HAL_UART_MspInit+0x47a>
      Error_Handler();
 80063d6:	f7fe f9dd 	bl	8004794 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80063da:	4b53      	ldr	r3, [pc, #332]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 80063dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80063e0:	4a51      	ldr	r2, [pc, #324]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 80063e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063e6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80063ea:	4b4f      	ldr	r3, [pc, #316]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 80063ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80063f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80063f8:	4b4b      	ldr	r3, [pc, #300]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 80063fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063fe:	4a4a      	ldr	r2, [pc, #296]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 8006400:	f043 0308 	orr.w	r3, r3, #8
 8006404:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006408:	4b47      	ldr	r3, [pc, #284]	; (8006528 <HAL_UART_MspInit+0x5c8>)
 800640a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800640e:	f003 0308 	and.w	r3, r3, #8
 8006412:	60bb      	str	r3, [r7, #8]
 8006414:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006416:	f44f 7340 	mov.w	r3, #768	; 0x300
 800641a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800641e:	2302      	movs	r3, #2
 8006420:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006424:	2300      	movs	r3, #0
 8006426:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800642a:	2300      	movs	r3, #0
 800642c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006430:	2307      	movs	r3, #7
 8006432:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006436:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800643a:	4619      	mov	r1, r3
 800643c:	483b      	ldr	r0, [pc, #236]	; (800652c <HAL_UART_MspInit+0x5cc>)
 800643e:	f003 fac1 	bl	80099c4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8006442:	4b3b      	ldr	r3, [pc, #236]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006444:	4a3b      	ldr	r2, [pc, #236]	; (8006534 <HAL_UART_MspInit+0x5d4>)
 8006446:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8006448:	4b39      	ldr	r3, [pc, #228]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 800644a:	222d      	movs	r2, #45	; 0x2d
 800644c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800644e:	4b38      	ldr	r3, [pc, #224]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006450:	2200      	movs	r2, #0
 8006452:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006454:	4b36      	ldr	r3, [pc, #216]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006456:	2200      	movs	r2, #0
 8006458:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800645a:	4b35      	ldr	r3, [pc, #212]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 800645c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006460:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006462:	4b33      	ldr	r3, [pc, #204]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006464:	2200      	movs	r2, #0
 8006466:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006468:	4b31      	ldr	r3, [pc, #196]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 800646a:	2200      	movs	r2, #0
 800646c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800646e:	4b30      	ldr	r3, [pc, #192]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006470:	2200      	movs	r2, #0
 8006472:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006474:	4b2e      	ldr	r3, [pc, #184]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006476:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800647a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800647c:	4b2c      	ldr	r3, [pc, #176]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 800647e:	2200      	movs	r2, #0
 8006480:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8006482:	482b      	ldr	r0, [pc, #172]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006484:	f000 fc62 	bl	8006d4c <HAL_DMA_Init>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <HAL_UART_MspInit+0x532>
      Error_Handler();
 800648e:	f7fe f981 	bl	8004794 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a26      	ldr	r2, [pc, #152]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 8006496:	67da      	str	r2, [r3, #124]	; 0x7c
 8006498:	4a25      	ldr	r2, [pc, #148]	; (8006530 <HAL_UART_MspInit+0x5d0>)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream2;
 800649e:	4b26      	ldr	r3, [pc, #152]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064a0:	4a26      	ldr	r2, [pc, #152]	; (800653c <HAL_UART_MspInit+0x5dc>)
 80064a2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80064a4:	4b24      	ldr	r3, [pc, #144]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064a6:	222e      	movs	r2, #46	; 0x2e
 80064a8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064aa:	4b23      	ldr	r3, [pc, #140]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064ac:	2240      	movs	r2, #64	; 0x40
 80064ae:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80064b0:	4b21      	ldr	r3, [pc, #132]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80064b6:	4b20      	ldr	r3, [pc, #128]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80064bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80064be:	4b1e      	ldr	r3, [pc, #120]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064c0:	2200      	movs	r2, #0
 80064c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064c4:	4b1c      	ldr	r3, [pc, #112]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064c6:	2200      	movs	r2, #0
 80064c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80064ca:	4b1b      	ldr	r3, [pc, #108]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064cc:	2200      	movs	r2, #0
 80064ce:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80064d0:	4b19      	ldr	r3, [pc, #100]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80064d6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80064d8:	4b17      	ldr	r3, [pc, #92]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064da:	2204      	movs	r2, #4
 80064dc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80064de:	4b16      	ldr	r3, [pc, #88]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064e0:	2203      	movs	r2, #3
 80064e2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80064e4:	4b14      	ldr	r3, [pc, #80]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064e6:	2200      	movs	r2, #0
 80064e8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80064ea:	4b13      	ldr	r3, [pc, #76]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80064f0:	4811      	ldr	r0, [pc, #68]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 80064f2:	f000 fc2b 	bl	8006d4c <HAL_DMA_Init>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d001      	beq.n	8006500 <HAL_UART_MspInit+0x5a0>
      Error_Handler();
 80064fc:	f7fe f94a 	bl	8004794 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a0d      	ldr	r2, [pc, #52]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 8006504:	679a      	str	r2, [r3, #120]	; 0x78
 8006506:	4a0c      	ldr	r2, [pc, #48]	; (8006538 <HAL_UART_MspInit+0x5d8>)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800650c:	2200      	movs	r2, #0
 800650e:	2100      	movs	r1, #0
 8006510:	2027      	movs	r0, #39	; 0x27
 8006512:	f000 f9dc 	bl	80068ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006516:	2027      	movs	r0, #39	; 0x27
 8006518:	f000 f9f3 	bl	8006902 <HAL_NVIC_EnableIRQ>
}
 800651c:	bf00      	nop
 800651e:	37f8      	adds	r7, #248	; 0xf8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40004800 	.word	0x40004800
 8006528:	58024400 	.word	0x58024400
 800652c:	58020c00 	.word	0x58020c00
 8006530:	24001500 	.word	0x24001500
 8006534:	40020028 	.word	0x40020028
 8006538:	24001578 	.word	0x24001578
 800653c:	40020040 	.word	0x40020040

08006540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
ldr   sp, =_estack      /* set stack pointer */
 8006540:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006578 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006544:	f7fe fcb6 	bl	8004eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006548:	480c      	ldr	r0, [pc, #48]	; (800657c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800654a:	490d      	ldr	r1, [pc, #52]	; (8006580 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800654c:	4a0d      	ldr	r2, [pc, #52]	; (8006584 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800654e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006550:	e002      	b.n	8006558 <LoopCopyDataInit>

08006552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006556:	3304      	adds	r3, #4

08006558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800655a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800655c:	d3f9      	bcc.n	8006552 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800655e:	4a0a      	ldr	r2, [pc, #40]	; (8006588 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006560:	4c0a      	ldr	r4, [pc, #40]	; (800658c <LoopFillZerobss+0x22>)
  movs r3, #0
 8006562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006564:	e001      	b.n	800656a <LoopFillZerobss>

08006566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006568:	3204      	adds	r2, #4

0800656a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800656a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800656c:	d3fb      	bcc.n	8006566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800656e:	f00b f853 	bl	8011618 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006572:	f7fd fe41 	bl	80041f8 <main>
  bx  lr
 8006576:	4770      	bx	lr
ldr   sp, =_estack      /* set stack pointer */
 8006578:	24001c08 	.word	0x24001c08
  ldr r0, =_sdata
 800657c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006580:	24000408 	.word	0x24000408
  ldr r2, =_sidata
 8006584:	08015fa4 	.word	0x08015fa4
  ldr r2, =_sbss
 8006588:	24000408 	.word	0x24000408
  ldr r4, =_ebss
 800658c:	24001604 	.word	0x24001604

08006590 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006590:	e7fe      	b.n	8006590 <ADC3_IRQHandler>
	...

08006594 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800659a:	2003      	movs	r0, #3
 800659c:	f000 f98c 	bl	80068b8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80065a0:	f004 fa12 	bl	800a9c8 <HAL_RCC_GetSysClockFreq>
 80065a4:	4602      	mov	r2, r0
 80065a6:	4b15      	ldr	r3, [pc, #84]	; (80065fc <HAL_Init+0x68>)
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	0a1b      	lsrs	r3, r3, #8
 80065ac:	f003 030f 	and.w	r3, r3, #15
 80065b0:	4913      	ldr	r1, [pc, #76]	; (8006600 <HAL_Init+0x6c>)
 80065b2:	5ccb      	ldrb	r3, [r1, r3]
 80065b4:	f003 031f 	and.w	r3, r3, #31
 80065b8:	fa22 f303 	lsr.w	r3, r2, r3
 80065bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065be:	4b0f      	ldr	r3, [pc, #60]	; (80065fc <HAL_Init+0x68>)
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	f003 030f 	and.w	r3, r3, #15
 80065c6:	4a0e      	ldr	r2, [pc, #56]	; (8006600 <HAL_Init+0x6c>)
 80065c8:	5cd3      	ldrb	r3, [r2, r3]
 80065ca:	f003 031f 	and.w	r3, r3, #31
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	fa22 f303 	lsr.w	r3, r2, r3
 80065d4:	4a0b      	ldr	r2, [pc, #44]	; (8006604 <HAL_Init+0x70>)
 80065d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065d8:	4a0b      	ldr	r2, [pc, #44]	; (8006608 <HAL_Init+0x74>)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80065de:	2000      	movs	r0, #0
 80065e0:	f000 f814 	bl	800660c <HAL_InitTick>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e002      	b.n	80065f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80065ee:	f7fe fa79 	bl	8004ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	58024400 	.word	0x58024400
 8006600:	080140a4 	.word	0x080140a4
 8006604:	2400022c 	.word	0x2400022c
 8006608:	24000228 	.word	0x24000228

0800660c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006614:	4b15      	ldr	r3, [pc, #84]	; (800666c <HAL_InitTick+0x60>)
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e021      	b.n	8006664 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006620:	4b13      	ldr	r3, [pc, #76]	; (8006670 <HAL_InitTick+0x64>)
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	4b11      	ldr	r3, [pc, #68]	; (800666c <HAL_InitTick+0x60>)
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	4619      	mov	r1, r3
 800662a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800662e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006632:	fbb2 f3f3 	udiv	r3, r2, r3
 8006636:	4618      	mov	r0, r3
 8006638:	f000 f971 	bl	800691e <HAL_SYSTICK_Config>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e00e      	b.n	8006664 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b0f      	cmp	r3, #15
 800664a:	d80a      	bhi.n	8006662 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800664c:	2200      	movs	r2, #0
 800664e:	6879      	ldr	r1, [r7, #4]
 8006650:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006654:	f000 f93b 	bl	80068ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006658:	4a06      	ldr	r2, [pc, #24]	; (8006674 <HAL_InitTick+0x68>)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	e000      	b.n	8006664 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
}
 8006664:	4618      	mov	r0, r3
 8006666:	3708      	adds	r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	24000234 	.word	0x24000234
 8006670:	24000228 	.word	0x24000228
 8006674:	24000230 	.word	0x24000230

08006678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006678:	b480      	push	{r7}
 800667a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800667c:	4b06      	ldr	r3, [pc, #24]	; (8006698 <HAL_IncTick+0x20>)
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	4b06      	ldr	r3, [pc, #24]	; (800669c <HAL_IncTick+0x24>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4413      	add	r3, r2
 8006688:	4a04      	ldr	r2, [pc, #16]	; (800669c <HAL_IncTick+0x24>)
 800668a:	6013      	str	r3, [r2, #0]
}
 800668c:	bf00      	nop
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	24000234 	.word	0x24000234
 800669c:	240015f0 	.word	0x240015f0

080066a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
  return uwTick;
 80066a4:	4b03      	ldr	r3, [pc, #12]	; (80066b4 <HAL_GetTick+0x14>)
 80066a6:	681b      	ldr	r3, [r3, #0]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	240015f0 	.word	0x240015f0

080066b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80066c0:	f7ff ffee 	bl	80066a0 <HAL_GetTick>
 80066c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066d0:	d005      	beq.n	80066de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80066d2:	4b0a      	ldr	r3, [pc, #40]	; (80066fc <HAL_Delay+0x44>)
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	461a      	mov	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4413      	add	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80066de:	bf00      	nop
 80066e0:	f7ff ffde 	bl	80066a0 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d8f7      	bhi.n	80066e0 <HAL_Delay+0x28>
  {
  }
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	24000234 	.word	0x24000234

08006700 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006704:	4b03      	ldr	r3, [pc, #12]	; (8006714 <HAL_GetREVID+0x14>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	0c1b      	lsrs	r3, r3, #16
}
 800670a:	4618      	mov	r0, r3
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	5c001000 	.word	0x5c001000

08006718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f003 0307 	and.w	r3, r3, #7
 8006726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006728:	4b0b      	ldr	r3, [pc, #44]	; (8006758 <__NVIC_SetPriorityGrouping+0x40>)
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006734:	4013      	ands	r3, r2
 8006736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006740:	4b06      	ldr	r3, [pc, #24]	; (800675c <__NVIC_SetPriorityGrouping+0x44>)
 8006742:	4313      	orrs	r3, r2
 8006744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006746:	4a04      	ldr	r2, [pc, #16]	; (8006758 <__NVIC_SetPriorityGrouping+0x40>)
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	60d3      	str	r3, [r2, #12]
}
 800674c:	bf00      	nop
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	e000ed00 	.word	0xe000ed00
 800675c:	05fa0000 	.word	0x05fa0000

08006760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006760:	b480      	push	{r7}
 8006762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006764:	4b04      	ldr	r3, [pc, #16]	; (8006778 <__NVIC_GetPriorityGrouping+0x18>)
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	0a1b      	lsrs	r3, r3, #8
 800676a:	f003 0307 	and.w	r3, r3, #7
}
 800676e:	4618      	mov	r0, r3
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	e000ed00 	.word	0xe000ed00

0800677c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	4603      	mov	r3, r0
 8006784:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800678a:	2b00      	cmp	r3, #0
 800678c:	db0b      	blt.n	80067a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800678e:	88fb      	ldrh	r3, [r7, #6]
 8006790:	f003 021f 	and.w	r2, r3, #31
 8006794:	4907      	ldr	r1, [pc, #28]	; (80067b4 <__NVIC_EnableIRQ+0x38>)
 8006796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800679a:	095b      	lsrs	r3, r3, #5
 800679c:	2001      	movs	r0, #1
 800679e:	fa00 f202 	lsl.w	r2, r0, r2
 80067a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80067a6:	bf00      	nop
 80067a8:	370c      	adds	r7, #12
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	e000e100 	.word	0xe000e100

080067b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	4603      	mov	r3, r0
 80067c0:	6039      	str	r1, [r7, #0]
 80067c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80067c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	db0a      	blt.n	80067e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	490c      	ldr	r1, [pc, #48]	; (8006804 <__NVIC_SetPriority+0x4c>)
 80067d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067d6:	0112      	lsls	r2, r2, #4
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	440b      	add	r3, r1
 80067dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067e0:	e00a      	b.n	80067f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	4908      	ldr	r1, [pc, #32]	; (8006808 <__NVIC_SetPriority+0x50>)
 80067e8:	88fb      	ldrh	r3, [r7, #6]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	3b04      	subs	r3, #4
 80067f0:	0112      	lsls	r2, r2, #4
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	440b      	add	r3, r1
 80067f6:	761a      	strb	r2, [r3, #24]
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	e000e100 	.word	0xe000e100
 8006808:	e000ed00 	.word	0xe000ed00

0800680c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800680c:	b480      	push	{r7}
 800680e:	b089      	sub	sp, #36	; 0x24
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f003 0307 	and.w	r3, r3, #7
 800681e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	f1c3 0307 	rsb	r3, r3, #7
 8006826:	2b04      	cmp	r3, #4
 8006828:	bf28      	it	cs
 800682a:	2304      	movcs	r3, #4
 800682c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	3304      	adds	r3, #4
 8006832:	2b06      	cmp	r3, #6
 8006834:	d902      	bls.n	800683c <NVIC_EncodePriority+0x30>
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	3b03      	subs	r3, #3
 800683a:	e000      	b.n	800683e <NVIC_EncodePriority+0x32>
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	fa02 f303 	lsl.w	r3, r2, r3
 800684a:	43da      	mvns	r2, r3
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	401a      	ands	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006854:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	fa01 f303 	lsl.w	r3, r1, r3
 800685e:	43d9      	mvns	r1, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006864:	4313      	orrs	r3, r2
         );
}
 8006866:	4618      	mov	r0, r3
 8006868:	3724      	adds	r7, #36	; 0x24
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
	...

08006874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	3b01      	subs	r3, #1
 8006880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006884:	d301      	bcc.n	800688a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006886:	2301      	movs	r3, #1
 8006888:	e00f      	b.n	80068aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800688a:	4a0a      	ldr	r2, [pc, #40]	; (80068b4 <SysTick_Config+0x40>)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	3b01      	subs	r3, #1
 8006890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006892:	210f      	movs	r1, #15
 8006894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006898:	f7ff ff8e 	bl	80067b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800689c:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <SysTick_Config+0x40>)
 800689e:	2200      	movs	r2, #0
 80068a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80068a2:	4b04      	ldr	r3, [pc, #16]	; (80068b4 <SysTick_Config+0x40>)
 80068a4:	2207      	movs	r2, #7
 80068a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	e000e010 	.word	0xe000e010

080068b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7ff ff29 	bl	8006718 <__NVIC_SetPriorityGrouping>
}
 80068c6:	bf00      	nop
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b086      	sub	sp, #24
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	4603      	mov	r3, r0
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	607a      	str	r2, [r7, #4]
 80068da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80068dc:	f7ff ff40 	bl	8006760 <__NVIC_GetPriorityGrouping>
 80068e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	68b9      	ldr	r1, [r7, #8]
 80068e6:	6978      	ldr	r0, [r7, #20]
 80068e8:	f7ff ff90 	bl	800680c <NVIC_EncodePriority>
 80068ec:	4602      	mov	r2, r0
 80068ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068f2:	4611      	mov	r1, r2
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7ff ff5f 	bl	80067b8 <__NVIC_SetPriority>
}
 80068fa:	bf00      	nop
 80068fc:	3718      	adds	r7, #24
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b082      	sub	sp, #8
 8006906:	af00      	add	r7, sp, #0
 8006908:	4603      	mov	r3, r0
 800690a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800690c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006910:	4618      	mov	r0, r3
 8006912:	f7ff ff33 	bl	800677c <__NVIC_EnableIRQ>
}
 8006916:	bf00      	nop
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b082      	sub	sp, #8
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7ff ffa4 	bl	8006874 <SysTick_Config>
 800692c:	4603      	mov	r3, r0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}

08006936 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8006936:	b580      	push	{r7, lr}
 8006938:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800693a:	f000 f802 	bl	8006942 <HAL_SYSTICK_Callback>
}
 800693e:	bf00      	nop
 8006940:	bd80      	pop	{r7, pc}

08006942 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8006942:	b480      	push	{r7}
 8006944:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006946:	bf00      	nop
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e054      	b.n	8006a0c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	7f5b      	ldrb	r3, [r3, #29]
 8006966:	b2db      	uxtb	r3, r3
 8006968:	2b00      	cmp	r3, #0
 800696a:	d105      	bne.n	8006978 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f7fb fd12 	bl	800239c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	791b      	ldrb	r3, [r3, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10c      	bne.n	80069a0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a22      	ldr	r2, [pc, #136]	; (8006a14 <HAL_CRC_Init+0xc4>)
 800698c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0218 	bic.w	r2, r2, #24
 800699c:	609a      	str	r2, [r3, #8]
 800699e:	e00c      	b.n	80069ba <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6899      	ldr	r1, [r3, #8]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	461a      	mov	r2, r3
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f948 	bl	8006c40 <HAL_CRCEx_Polynomial_Set>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e028      	b.n	8006a0c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	795b      	ldrb	r3, [r3, #5]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d105      	bne.n	80069ce <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069ca:	611a      	str	r2, [r3, #16]
 80069cc:	e004      	b.n	80069d8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	6912      	ldr	r2, [r2, #16]
 80069d6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	695a      	ldr	r2, [r3, #20]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	699a      	ldr	r2, [r3, #24]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	430a      	orrs	r2, r1
 8006a02:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	04c11db7 	.word	0x04c11db7

08006a18 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8006a24:	2300      	movs	r3, #0
 8006a26:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689a      	ldr	r2, [r3, #8]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f042 0201 	orr.w	r2, r2, #1
 8006a3c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	2b03      	cmp	r3, #3
 8006a44:	d006      	beq.n	8006a54 <HAL_CRC_Calculate+0x3c>
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	d829      	bhi.n	8006a9e <HAL_CRC_Calculate+0x86>
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d019      	beq.n	8006a82 <HAL_CRC_Calculate+0x6a>
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d01e      	beq.n	8006a90 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8006a52:	e024      	b.n	8006a9e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8006a54:	2300      	movs	r3, #0
 8006a56:	617b      	str	r3, [r7, #20]
 8006a58:	e00a      	b.n	8006a70 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	441a      	add	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6812      	ldr	r2, [r2, #0]
 8006a68:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	617b      	str	r3, [r7, #20]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d3f0      	bcc.n	8006a5a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	613b      	str	r3, [r7, #16]
      break;
 8006a80:	e00e      	b.n	8006aa0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f000 f812 	bl	8006ab0 <CRC_Handle_8>
 8006a8c:	6138      	str	r0, [r7, #16]
      break;
 8006a8e:	e007      	b.n	8006aa0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f000 f899 	bl	8006bcc <CRC_Handle_16>
 8006a9a:	6138      	str	r0, [r7, #16]
      break;
 8006a9c:	e000      	b.n	8006aa0 <HAL_CRC_Calculate+0x88>
      break;
 8006a9e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8006aa6:	693b      	ldr	r3, [r7, #16]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b089      	sub	sp, #36	; 0x24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006abc:	2300      	movs	r3, #0
 8006abe:	61fb      	str	r3, [r7, #28]
 8006ac0:	e023      	b.n	8006b0a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	4413      	add	r3, r2
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	68b9      	ldr	r1, [r7, #8]
 8006ad6:	440b      	add	r3, r1
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006adc:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	68b9      	ldr	r1, [r7, #8]
 8006ae6:	440b      	add	r3, r1
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006aec:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	3303      	adds	r3, #3
 8006af4:	68b9      	ldr	r1, [r7, #8]
 8006af6:	440b      	add	r3, r1
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006b00:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006b02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	3301      	adds	r3, #1
 8006b08:	61fb      	str	r3, [r7, #28]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	089b      	lsrs	r3, r3, #2
 8006b0e:	69fa      	ldr	r2, [r7, #28]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d3d6      	bcc.n	8006ac2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f003 0303 	and.w	r3, r3, #3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d04d      	beq.n	8006bba <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f003 0303 	and.w	r3, r3, #3
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d107      	bne.n	8006b38 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	4413      	add	r3, r2
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	6812      	ldr	r2, [r2, #0]
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f003 0303 	and.w	r3, r3, #3
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d116      	bne.n	8006b70 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	4413      	add	r3, r2
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	021b      	lsls	r3, r3, #8
 8006b4e:	b21a      	sxth	r2, r3
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	3301      	adds	r3, #1
 8006b56:	68b9      	ldr	r1, [r7, #8]
 8006b58:	440b      	add	r3, r1
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	b21b      	sxth	r3, r3
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	b21b      	sxth	r3, r3
 8006b62:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	8b7a      	ldrh	r2, [r7, #26]
 8006b6e:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f003 0303 	and.w	r3, r3, #3
 8006b76:	2b03      	cmp	r3, #3
 8006b78:	d11f      	bne.n	8006bba <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	4413      	add	r3, r2
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	021b      	lsls	r3, r3, #8
 8006b86:	b21a      	sxth	r2, r3
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	68b9      	ldr	r1, [r7, #8]
 8006b90:	440b      	add	r3, r1
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	b21b      	sxth	r3, r3
 8006b96:	4313      	orrs	r3, r2
 8006b98:	b21b      	sxth	r3, r3
 8006b9a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	8b7a      	ldrh	r2, [r7, #26]
 8006ba6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	3302      	adds	r3, #2
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	6812      	ldr	r2, [r2, #0]
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3724      	adds	r7, #36	; 0x24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8006bd8:	2300      	movs	r3, #0
 8006bda:	617b      	str	r3, [r7, #20]
 8006bdc:	e013      	b.n	8006c06 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	4413      	add	r3, r2
 8006be6:	881b      	ldrh	r3, [r3, #0]
 8006be8:	041a      	lsls	r2, r3, #16
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	3302      	adds	r3, #2
 8006bf0:	68b9      	ldr	r1, [r7, #8]
 8006bf2:	440b      	add	r3, r1
 8006bf4:	881b      	ldrh	r3, [r3, #0]
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	3301      	adds	r3, #1
 8006c04:	617b      	str	r3, [r7, #20]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	085b      	lsrs	r3, r3, #1
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d3e6      	bcc.n	8006bde <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d009      	beq.n	8006c2e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	4413      	add	r3, r2
 8006c28:	881a      	ldrh	r2, [r3, #0]
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	371c      	adds	r7, #28
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006c50:	231f      	movs	r3, #31
 8006c52:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006c54:	bf00      	nop
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1e5a      	subs	r2, r3, #1
 8006c5a:	613a      	str	r2, [r7, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d009      	beq.n	8006c74 <HAL_CRCEx_Polynomial_Set+0x34>
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f003 031f 	and.w	r3, r3, #31
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	fa22 f303 	lsr.w	r3, r2, r3
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d0f0      	beq.n	8006c56 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2b18      	cmp	r3, #24
 8006c78:	d846      	bhi.n	8006d08 <HAL_CRCEx_Polynomial_Set+0xc8>
 8006c7a:	a201      	add	r2, pc, #4	; (adr r2, 8006c80 <HAL_CRCEx_Polynomial_Set+0x40>)
 8006c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c80:	08006d0f 	.word	0x08006d0f
 8006c84:	08006d09 	.word	0x08006d09
 8006c88:	08006d09 	.word	0x08006d09
 8006c8c:	08006d09 	.word	0x08006d09
 8006c90:	08006d09 	.word	0x08006d09
 8006c94:	08006d09 	.word	0x08006d09
 8006c98:	08006d09 	.word	0x08006d09
 8006c9c:	08006d09 	.word	0x08006d09
 8006ca0:	08006cfd 	.word	0x08006cfd
 8006ca4:	08006d09 	.word	0x08006d09
 8006ca8:	08006d09 	.word	0x08006d09
 8006cac:	08006d09 	.word	0x08006d09
 8006cb0:	08006d09 	.word	0x08006d09
 8006cb4:	08006d09 	.word	0x08006d09
 8006cb8:	08006d09 	.word	0x08006d09
 8006cbc:	08006d09 	.word	0x08006d09
 8006cc0:	08006cf1 	.word	0x08006cf1
 8006cc4:	08006d09 	.word	0x08006d09
 8006cc8:	08006d09 	.word	0x08006d09
 8006ccc:	08006d09 	.word	0x08006d09
 8006cd0:	08006d09 	.word	0x08006d09
 8006cd4:	08006d09 	.word	0x08006d09
 8006cd8:	08006d09 	.word	0x08006d09
 8006cdc:	08006d09 	.word	0x08006d09
 8006ce0:	08006ce5 	.word	0x08006ce5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	2b06      	cmp	r3, #6
 8006ce8:	d913      	bls.n	8006d12 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006cee:	e010      	b.n	8006d12 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	2b07      	cmp	r3, #7
 8006cf4:	d90f      	bls.n	8006d16 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006cfa:	e00c      	b.n	8006d16 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	2b0f      	cmp	r3, #15
 8006d00:	d90b      	bls.n	8006d1a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006d06:	e008      	b.n	8006d1a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d0c:	e006      	b.n	8006d1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006d0e:	bf00      	nop
 8006d10:	e004      	b.n	8006d1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006d12:	bf00      	nop
 8006d14:	e002      	b.n	8006d1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006d16:	bf00      	nop
 8006d18:	e000      	b.n	8006d1c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006d1a:	bf00      	nop
  }
  if (status == HAL_OK)
 8006d1c:	7dfb      	ldrb	r3, [r7, #23]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d10d      	bne.n	8006d3e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f023 0118 	bic.w	r1, r3, #24
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	371c      	adds	r7, #28
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006d54:	f7ff fca4 	bl	80066a0 <HAL_GetTick>
 8006d58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e316      	b.n	8007392 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a66      	ldr	r2, [pc, #408]	; (8006f04 <HAL_DMA_Init+0x1b8>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d04a      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a65      	ldr	r2, [pc, #404]	; (8006f08 <HAL_DMA_Init+0x1bc>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d045      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a63      	ldr	r2, [pc, #396]	; (8006f0c <HAL_DMA_Init+0x1c0>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d040      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a62      	ldr	r2, [pc, #392]	; (8006f10 <HAL_DMA_Init+0x1c4>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d03b      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a60      	ldr	r2, [pc, #384]	; (8006f14 <HAL_DMA_Init+0x1c8>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d036      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a5f      	ldr	r2, [pc, #380]	; (8006f18 <HAL_DMA_Init+0x1cc>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d031      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a5d      	ldr	r2, [pc, #372]	; (8006f1c <HAL_DMA_Init+0x1d0>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d02c      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a5c      	ldr	r2, [pc, #368]	; (8006f20 <HAL_DMA_Init+0x1d4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d027      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a5a      	ldr	r2, [pc, #360]	; (8006f24 <HAL_DMA_Init+0x1d8>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d022      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a59      	ldr	r2, [pc, #356]	; (8006f28 <HAL_DMA_Init+0x1dc>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d01d      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a57      	ldr	r2, [pc, #348]	; (8006f2c <HAL_DMA_Init+0x1e0>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d018      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a56      	ldr	r2, [pc, #344]	; (8006f30 <HAL_DMA_Init+0x1e4>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d013      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a54      	ldr	r2, [pc, #336]	; (8006f34 <HAL_DMA_Init+0x1e8>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00e      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a53      	ldr	r2, [pc, #332]	; (8006f38 <HAL_DMA_Init+0x1ec>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d009      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a51      	ldr	r2, [pc, #324]	; (8006f3c <HAL_DMA_Init+0x1f0>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d004      	beq.n	8006e04 <HAL_DMA_Init+0xb8>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a50      	ldr	r2, [pc, #320]	; (8006f40 <HAL_DMA_Init+0x1f4>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d101      	bne.n	8006e08 <HAL_DMA_Init+0xbc>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e000      	b.n	8006e0a <HAL_DMA_Init+0xbe>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 813b 	beq.w	8007086 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a37      	ldr	r2, [pc, #220]	; (8006f04 <HAL_DMA_Init+0x1b8>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d04a      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a36      	ldr	r2, [pc, #216]	; (8006f08 <HAL_DMA_Init+0x1bc>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d045      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a34      	ldr	r2, [pc, #208]	; (8006f0c <HAL_DMA_Init+0x1c0>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d040      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a33      	ldr	r2, [pc, #204]	; (8006f10 <HAL_DMA_Init+0x1c4>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d03b      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a31      	ldr	r2, [pc, #196]	; (8006f14 <HAL_DMA_Init+0x1c8>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d036      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a30      	ldr	r2, [pc, #192]	; (8006f18 <HAL_DMA_Init+0x1cc>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d031      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a2e      	ldr	r2, [pc, #184]	; (8006f1c <HAL_DMA_Init+0x1d0>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d02c      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a2d      	ldr	r2, [pc, #180]	; (8006f20 <HAL_DMA_Init+0x1d4>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d027      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a2b      	ldr	r2, [pc, #172]	; (8006f24 <HAL_DMA_Init+0x1d8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d022      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a2a      	ldr	r2, [pc, #168]	; (8006f28 <HAL_DMA_Init+0x1dc>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d01d      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a28      	ldr	r2, [pc, #160]	; (8006f2c <HAL_DMA_Init+0x1e0>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d018      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a27      	ldr	r2, [pc, #156]	; (8006f30 <HAL_DMA_Init+0x1e4>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d013      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a25      	ldr	r2, [pc, #148]	; (8006f34 <HAL_DMA_Init+0x1e8>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00e      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a24      	ldr	r2, [pc, #144]	; (8006f38 <HAL_DMA_Init+0x1ec>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d009      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a22      	ldr	r2, [pc, #136]	; (8006f3c <HAL_DMA_Init+0x1f0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d004      	beq.n	8006ec0 <HAL_DMA_Init+0x174>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a21      	ldr	r2, [pc, #132]	; (8006f40 <HAL_DMA_Init+0x1f4>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d108      	bne.n	8006ed2 <HAL_DMA_Init+0x186>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f022 0201 	bic.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]
 8006ed0:	e007      	b.n	8006ee2 <HAL_DMA_Init+0x196>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 0201 	bic.w	r2, r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006ee2:	e02f      	b.n	8006f44 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ee4:	f7ff fbdc 	bl	80066a0 <HAL_GetTick>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	2b05      	cmp	r3, #5
 8006ef0:	d928      	bls.n	8006f44 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2203      	movs	r2, #3
 8006efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e246      	b.n	8007392 <HAL_DMA_Init+0x646>
 8006f04:	40020010 	.word	0x40020010
 8006f08:	40020028 	.word	0x40020028
 8006f0c:	40020040 	.word	0x40020040
 8006f10:	40020058 	.word	0x40020058
 8006f14:	40020070 	.word	0x40020070
 8006f18:	40020088 	.word	0x40020088
 8006f1c:	400200a0 	.word	0x400200a0
 8006f20:	400200b8 	.word	0x400200b8
 8006f24:	40020410 	.word	0x40020410
 8006f28:	40020428 	.word	0x40020428
 8006f2c:	40020440 	.word	0x40020440
 8006f30:	40020458 	.word	0x40020458
 8006f34:	40020470 	.word	0x40020470
 8006f38:	40020488 	.word	0x40020488
 8006f3c:	400204a0 	.word	0x400204a0
 8006f40:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1c8      	bne.n	8006ee4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	4b83      	ldr	r3, [pc, #524]	; (800716c <HAL_DMA_Init+0x420>)
 8006f5e:	4013      	ands	r3, r2
 8006f60:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006f6a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f76:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	699b      	ldr	r3, [r3, #24]
 8006f7c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f82:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f94:	2b04      	cmp	r3, #4
 8006f96:	d107      	bne.n	8006fa8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006fa8:	4b71      	ldr	r3, [pc, #452]	; (8007170 <HAL_DMA_Init+0x424>)
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	4b71      	ldr	r3, [pc, #452]	; (8007174 <HAL_DMA_Init+0x428>)
 8006fae:	4013      	ands	r3, r2
 8006fb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fb4:	d328      	bcc.n	8007008 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	2b28      	cmp	r3, #40	; 0x28
 8006fbc:	d903      	bls.n	8006fc6 <HAL_DMA_Init+0x27a>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	2b2e      	cmp	r3, #46	; 0x2e
 8006fc4:	d917      	bls.n	8006ff6 <HAL_DMA_Init+0x2aa>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2b3e      	cmp	r3, #62	; 0x3e
 8006fcc:	d903      	bls.n	8006fd6 <HAL_DMA_Init+0x28a>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	2b42      	cmp	r3, #66	; 0x42
 8006fd4:	d90f      	bls.n	8006ff6 <HAL_DMA_Init+0x2aa>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	2b46      	cmp	r3, #70	; 0x46
 8006fdc:	d903      	bls.n	8006fe6 <HAL_DMA_Init+0x29a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	2b48      	cmp	r3, #72	; 0x48
 8006fe4:	d907      	bls.n	8006ff6 <HAL_DMA_Init+0x2aa>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2b4e      	cmp	r3, #78	; 0x4e
 8006fec:	d905      	bls.n	8006ffa <HAL_DMA_Init+0x2ae>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	2b52      	cmp	r3, #82	; 0x52
 8006ff4:	d801      	bhi.n	8006ffa <HAL_DMA_Init+0x2ae>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e000      	b.n	8006ffc <HAL_DMA_Init+0x2b0>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d003      	beq.n	8007008 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007006:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	697a      	ldr	r2, [r7, #20]
 800700e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	f023 0307 	bic.w	r3, r3, #7
 800701e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	4313      	orrs	r3, r2
 8007028:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702e:	2b04      	cmp	r3, #4
 8007030:	d117      	bne.n	8007062 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00e      	beq.n	8007062 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f002 fb33 	bl	80096b0 <DMA_CheckFifoParam>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d008      	beq.n	8007062 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2240      	movs	r2, #64	; 0x40
 8007054:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e197      	b.n	8007392 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f002 fa6e 	bl	800954c <DMA_CalcBaseAndBitshift>
 8007070:	4603      	mov	r3, r0
 8007072:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007078:	f003 031f 	and.w	r3, r3, #31
 800707c:	223f      	movs	r2, #63	; 0x3f
 800707e:	409a      	lsls	r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	609a      	str	r2, [r3, #8]
 8007084:	e0cd      	b.n	8007222 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a3b      	ldr	r2, [pc, #236]	; (8007178 <HAL_DMA_Init+0x42c>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d022      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a39      	ldr	r2, [pc, #228]	; (800717c <HAL_DMA_Init+0x430>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d01d      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a38      	ldr	r2, [pc, #224]	; (8007180 <HAL_DMA_Init+0x434>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d018      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a36      	ldr	r2, [pc, #216]	; (8007184 <HAL_DMA_Init+0x438>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d013      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a35      	ldr	r2, [pc, #212]	; (8007188 <HAL_DMA_Init+0x43c>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d00e      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a33      	ldr	r2, [pc, #204]	; (800718c <HAL_DMA_Init+0x440>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d009      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a32      	ldr	r2, [pc, #200]	; (8007190 <HAL_DMA_Init+0x444>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d004      	beq.n	80070d6 <HAL_DMA_Init+0x38a>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a30      	ldr	r2, [pc, #192]	; (8007194 <HAL_DMA_Init+0x448>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d101      	bne.n	80070da <HAL_DMA_Init+0x38e>
 80070d6:	2301      	movs	r3, #1
 80070d8:	e000      	b.n	80070dc <HAL_DMA_Init+0x390>
 80070da:	2300      	movs	r3, #0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 8097 	beq.w	8007210 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a24      	ldr	r2, [pc, #144]	; (8007178 <HAL_DMA_Init+0x42c>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d021      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a22      	ldr	r2, [pc, #136]	; (800717c <HAL_DMA_Init+0x430>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d01c      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a21      	ldr	r2, [pc, #132]	; (8007180 <HAL_DMA_Init+0x434>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d017      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a1f      	ldr	r2, [pc, #124]	; (8007184 <HAL_DMA_Init+0x438>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d012      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a1e      	ldr	r2, [pc, #120]	; (8007188 <HAL_DMA_Init+0x43c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d00d      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a1c      	ldr	r2, [pc, #112]	; (800718c <HAL_DMA_Init+0x440>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d008      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a1b      	ldr	r2, [pc, #108]	; (8007190 <HAL_DMA_Init+0x444>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d003      	beq.n	8007130 <HAL_DMA_Init+0x3e4>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a19      	ldr	r2, [pc, #100]	; (8007194 <HAL_DMA_Init+0x448>)
 800712e:	4293      	cmp	r3, r2
 8007130:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2202      	movs	r2, #2
 8007136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800714a:	697a      	ldr	r2, [r7, #20]
 800714c:	4b12      	ldr	r3, [pc, #72]	; (8007198 <HAL_DMA_Init+0x44c>)
 800714e:	4013      	ands	r3, r2
 8007150:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	2b40      	cmp	r3, #64	; 0x40
 8007158:	d020      	beq.n	800719c <HAL_DMA_Init+0x450>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	2b80      	cmp	r3, #128	; 0x80
 8007160:	d102      	bne.n	8007168 <HAL_DMA_Init+0x41c>
 8007162:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007166:	e01a      	b.n	800719e <HAL_DMA_Init+0x452>
 8007168:	2300      	movs	r3, #0
 800716a:	e018      	b.n	800719e <HAL_DMA_Init+0x452>
 800716c:	fe10803f 	.word	0xfe10803f
 8007170:	5c001000 	.word	0x5c001000
 8007174:	ffff0000 	.word	0xffff0000
 8007178:	58025408 	.word	0x58025408
 800717c:	5802541c 	.word	0x5802541c
 8007180:	58025430 	.word	0x58025430
 8007184:	58025444 	.word	0x58025444
 8007188:	58025458 	.word	0x58025458
 800718c:	5802546c 	.word	0x5802546c
 8007190:	58025480 	.word	0x58025480
 8007194:	58025494 	.word	0x58025494
 8007198:	fffe000f 	.word	0xfffe000f
 800719c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	68d2      	ldr	r2, [r2, #12]
 80071a2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80071a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80071ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80071b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80071bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80071c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80071cc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	461a      	mov	r2, r3
 80071e2:	4b6e      	ldr	r3, [pc, #440]	; (800739c <HAL_DMA_Init+0x650>)
 80071e4:	4413      	add	r3, r2
 80071e6:	4a6e      	ldr	r2, [pc, #440]	; (80073a0 <HAL_DMA_Init+0x654>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	091b      	lsrs	r3, r3, #4
 80071ee:	009a      	lsls	r2, r3, #2
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f002 f9a9 	bl	800954c <DMA_CalcBaseAndBitshift>
 80071fa:	4603      	mov	r3, r0
 80071fc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007202:	f003 031f 	and.w	r3, r3, #31
 8007206:	2201      	movs	r2, #1
 8007208:	409a      	lsls	r2, r3
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	605a      	str	r2, [r3, #4]
 800720e:	e008      	b.n	8007222 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2240      	movs	r2, #64	; 0x40
 8007214:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2203      	movs	r2, #3
 800721a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e0b7      	b.n	8007392 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a5f      	ldr	r2, [pc, #380]	; (80073a4 <HAL_DMA_Init+0x658>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d072      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a5d      	ldr	r2, [pc, #372]	; (80073a8 <HAL_DMA_Init+0x65c>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d06d      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a5c      	ldr	r2, [pc, #368]	; (80073ac <HAL_DMA_Init+0x660>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d068      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a5a      	ldr	r2, [pc, #360]	; (80073b0 <HAL_DMA_Init+0x664>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d063      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a59      	ldr	r2, [pc, #356]	; (80073b4 <HAL_DMA_Init+0x668>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d05e      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a57      	ldr	r2, [pc, #348]	; (80073b8 <HAL_DMA_Init+0x66c>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d059      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a56      	ldr	r2, [pc, #344]	; (80073bc <HAL_DMA_Init+0x670>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d054      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a54      	ldr	r2, [pc, #336]	; (80073c0 <HAL_DMA_Init+0x674>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d04f      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a53      	ldr	r2, [pc, #332]	; (80073c4 <HAL_DMA_Init+0x678>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d04a      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a51      	ldr	r2, [pc, #324]	; (80073c8 <HAL_DMA_Init+0x67c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d045      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a50      	ldr	r2, [pc, #320]	; (80073cc <HAL_DMA_Init+0x680>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d040      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a4e      	ldr	r2, [pc, #312]	; (80073d0 <HAL_DMA_Init+0x684>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d03b      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a4d      	ldr	r2, [pc, #308]	; (80073d4 <HAL_DMA_Init+0x688>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d036      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a4b      	ldr	r2, [pc, #300]	; (80073d8 <HAL_DMA_Init+0x68c>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d031      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a4a      	ldr	r2, [pc, #296]	; (80073dc <HAL_DMA_Init+0x690>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d02c      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a48      	ldr	r2, [pc, #288]	; (80073e0 <HAL_DMA_Init+0x694>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d027      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a47      	ldr	r2, [pc, #284]	; (80073e4 <HAL_DMA_Init+0x698>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d022      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a45      	ldr	r2, [pc, #276]	; (80073e8 <HAL_DMA_Init+0x69c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d01d      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a44      	ldr	r2, [pc, #272]	; (80073ec <HAL_DMA_Init+0x6a0>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d018      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a42      	ldr	r2, [pc, #264]	; (80073f0 <HAL_DMA_Init+0x6a4>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d013      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a41      	ldr	r2, [pc, #260]	; (80073f4 <HAL_DMA_Init+0x6a8>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d00e      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a3f      	ldr	r2, [pc, #252]	; (80073f8 <HAL_DMA_Init+0x6ac>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d009      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a3e      	ldr	r2, [pc, #248]	; (80073fc <HAL_DMA_Init+0x6b0>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d004      	beq.n	8007312 <HAL_DMA_Init+0x5c6>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a3c      	ldr	r2, [pc, #240]	; (8007400 <HAL_DMA_Init+0x6b4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d101      	bne.n	8007316 <HAL_DMA_Init+0x5ca>
 8007312:	2301      	movs	r3, #1
 8007314:	e000      	b.n	8007318 <HAL_DMA_Init+0x5cc>
 8007316:	2300      	movs	r3, #0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d032      	beq.n	8007382 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f002 fa43 	bl	80097a8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	2b80      	cmp	r3, #128	; 0x80
 8007328:	d102      	bne.n	8007330 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685a      	ldr	r2, [r3, #4]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007338:	b2d2      	uxtb	r2, r2
 800733a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007344:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d010      	beq.n	8007370 <HAL_DMA_Init+0x624>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	2b08      	cmp	r3, #8
 8007354:	d80c      	bhi.n	8007370 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f002 fac0 	bl	80098dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800736c:	605a      	str	r2, [r3, #4]
 800736e:	e008      	b.n	8007382 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3718      	adds	r7, #24
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	a7fdabf8 	.word	0xa7fdabf8
 80073a0:	cccccccd 	.word	0xcccccccd
 80073a4:	40020010 	.word	0x40020010
 80073a8:	40020028 	.word	0x40020028
 80073ac:	40020040 	.word	0x40020040
 80073b0:	40020058 	.word	0x40020058
 80073b4:	40020070 	.word	0x40020070
 80073b8:	40020088 	.word	0x40020088
 80073bc:	400200a0 	.word	0x400200a0
 80073c0:	400200b8 	.word	0x400200b8
 80073c4:	40020410 	.word	0x40020410
 80073c8:	40020428 	.word	0x40020428
 80073cc:	40020440 	.word	0x40020440
 80073d0:	40020458 	.word	0x40020458
 80073d4:	40020470 	.word	0x40020470
 80073d8:	40020488 	.word	0x40020488
 80073dc:	400204a0 	.word	0x400204a0
 80073e0:	400204b8 	.word	0x400204b8
 80073e4:	58025408 	.word	0x58025408
 80073e8:	5802541c 	.word	0x5802541c
 80073ec:	58025430 	.word	0x58025430
 80073f0:	58025444 	.word	0x58025444
 80073f4:	58025458 	.word	0x58025458
 80073f8:	5802546c 	.word	0x5802546c
 80073fc:	58025480 	.word	0x58025480
 8007400:	58025494 	.word	0x58025494

08007404 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b086      	sub	sp, #24
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	607a      	str	r2, [r7, #4]
 8007410:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e226      	b.n	800786e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007426:	2b01      	cmp	r3, #1
 8007428:	d101      	bne.n	800742e <HAL_DMA_Start_IT+0x2a>
 800742a:	2302      	movs	r3, #2
 800742c:	e21f      	b.n	800786e <HAL_DMA_Start_IT+0x46a>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2201      	movs	r2, #1
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800743c:	b2db      	uxtb	r3, r3
 800743e:	2b01      	cmp	r3, #1
 8007440:	f040 820a 	bne.w	8007858 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2202      	movs	r2, #2
 8007448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a68      	ldr	r2, [pc, #416]	; (80075f8 <HAL_DMA_Start_IT+0x1f4>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d04a      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a66      	ldr	r2, [pc, #408]	; (80075fc <HAL_DMA_Start_IT+0x1f8>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d045      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a65      	ldr	r2, [pc, #404]	; (8007600 <HAL_DMA_Start_IT+0x1fc>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d040      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a63      	ldr	r2, [pc, #396]	; (8007604 <HAL_DMA_Start_IT+0x200>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d03b      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a62      	ldr	r2, [pc, #392]	; (8007608 <HAL_DMA_Start_IT+0x204>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d036      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a60      	ldr	r2, [pc, #384]	; (800760c <HAL_DMA_Start_IT+0x208>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d031      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a5f      	ldr	r2, [pc, #380]	; (8007610 <HAL_DMA_Start_IT+0x20c>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d02c      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a5d      	ldr	r2, [pc, #372]	; (8007614 <HAL_DMA_Start_IT+0x210>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d027      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a5c      	ldr	r2, [pc, #368]	; (8007618 <HAL_DMA_Start_IT+0x214>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d022      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a5a      	ldr	r2, [pc, #360]	; (800761c <HAL_DMA_Start_IT+0x218>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01d      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a59      	ldr	r2, [pc, #356]	; (8007620 <HAL_DMA_Start_IT+0x21c>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d018      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a57      	ldr	r2, [pc, #348]	; (8007624 <HAL_DMA_Start_IT+0x220>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d013      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a56      	ldr	r2, [pc, #344]	; (8007628 <HAL_DMA_Start_IT+0x224>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d00e      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a54      	ldr	r2, [pc, #336]	; (800762c <HAL_DMA_Start_IT+0x228>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d009      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a53      	ldr	r2, [pc, #332]	; (8007630 <HAL_DMA_Start_IT+0x22c>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d004      	beq.n	80074f2 <HAL_DMA_Start_IT+0xee>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a51      	ldr	r2, [pc, #324]	; (8007634 <HAL_DMA_Start_IT+0x230>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d108      	bne.n	8007504 <HAL_DMA_Start_IT+0x100>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f022 0201 	bic.w	r2, r2, #1
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	e007      	b.n	8007514 <HAL_DMA_Start_IT+0x110>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 0201 	bic.w	r2, r2, #1
 8007512:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f001 fe6a 	bl	80091f4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a34      	ldr	r2, [pc, #208]	; (80075f8 <HAL_DMA_Start_IT+0x1f4>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d04a      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a33      	ldr	r2, [pc, #204]	; (80075fc <HAL_DMA_Start_IT+0x1f8>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d045      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a31      	ldr	r2, [pc, #196]	; (8007600 <HAL_DMA_Start_IT+0x1fc>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d040      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a30      	ldr	r2, [pc, #192]	; (8007604 <HAL_DMA_Start_IT+0x200>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d03b      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a2e      	ldr	r2, [pc, #184]	; (8007608 <HAL_DMA_Start_IT+0x204>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d036      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a2d      	ldr	r2, [pc, #180]	; (800760c <HAL_DMA_Start_IT+0x208>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d031      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a2b      	ldr	r2, [pc, #172]	; (8007610 <HAL_DMA_Start_IT+0x20c>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d02c      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a2a      	ldr	r2, [pc, #168]	; (8007614 <HAL_DMA_Start_IT+0x210>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d027      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a28      	ldr	r2, [pc, #160]	; (8007618 <HAL_DMA_Start_IT+0x214>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d022      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a27      	ldr	r2, [pc, #156]	; (800761c <HAL_DMA_Start_IT+0x218>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d01d      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a25      	ldr	r2, [pc, #148]	; (8007620 <HAL_DMA_Start_IT+0x21c>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d018      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a24      	ldr	r2, [pc, #144]	; (8007624 <HAL_DMA_Start_IT+0x220>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d013      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a22      	ldr	r2, [pc, #136]	; (8007628 <HAL_DMA_Start_IT+0x224>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d00e      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a21      	ldr	r2, [pc, #132]	; (800762c <HAL_DMA_Start_IT+0x228>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d009      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a1f      	ldr	r2, [pc, #124]	; (8007630 <HAL_DMA_Start_IT+0x22c>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d004      	beq.n	80075c0 <HAL_DMA_Start_IT+0x1bc>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a1e      	ldr	r2, [pc, #120]	; (8007634 <HAL_DMA_Start_IT+0x230>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d101      	bne.n	80075c4 <HAL_DMA_Start_IT+0x1c0>
 80075c0:	2301      	movs	r3, #1
 80075c2:	e000      	b.n	80075c6 <HAL_DMA_Start_IT+0x1c2>
 80075c4:	2300      	movs	r3, #0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d036      	beq.n	8007638 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f023 021e 	bic.w	r2, r3, #30
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f042 0216 	orr.w	r2, r2, #22
 80075dc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d03e      	beq.n	8007664 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0208 	orr.w	r2, r2, #8
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	e035      	b.n	8007664 <HAL_DMA_Start_IT+0x260>
 80075f8:	40020010 	.word	0x40020010
 80075fc:	40020028 	.word	0x40020028
 8007600:	40020040 	.word	0x40020040
 8007604:	40020058 	.word	0x40020058
 8007608:	40020070 	.word	0x40020070
 800760c:	40020088 	.word	0x40020088
 8007610:	400200a0 	.word	0x400200a0
 8007614:	400200b8 	.word	0x400200b8
 8007618:	40020410 	.word	0x40020410
 800761c:	40020428 	.word	0x40020428
 8007620:	40020440 	.word	0x40020440
 8007624:	40020458 	.word	0x40020458
 8007628:	40020470 	.word	0x40020470
 800762c:	40020488 	.word	0x40020488
 8007630:	400204a0 	.word	0x400204a0
 8007634:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f023 020e 	bic.w	r2, r3, #14
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 020a 	orr.w	r2, r2, #10
 800764a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	2b00      	cmp	r3, #0
 8007652:	d007      	beq.n	8007664 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f042 0204 	orr.w	r2, r2, #4
 8007662:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a83      	ldr	r2, [pc, #524]	; (8007878 <HAL_DMA_Start_IT+0x474>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d072      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a82      	ldr	r2, [pc, #520]	; (800787c <HAL_DMA_Start_IT+0x478>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d06d      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a80      	ldr	r2, [pc, #512]	; (8007880 <HAL_DMA_Start_IT+0x47c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d068      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a7f      	ldr	r2, [pc, #508]	; (8007884 <HAL_DMA_Start_IT+0x480>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d063      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a7d      	ldr	r2, [pc, #500]	; (8007888 <HAL_DMA_Start_IT+0x484>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d05e      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a7c      	ldr	r2, [pc, #496]	; (800788c <HAL_DMA_Start_IT+0x488>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d059      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a7a      	ldr	r2, [pc, #488]	; (8007890 <HAL_DMA_Start_IT+0x48c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d054      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a79      	ldr	r2, [pc, #484]	; (8007894 <HAL_DMA_Start_IT+0x490>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d04f      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a77      	ldr	r2, [pc, #476]	; (8007898 <HAL_DMA_Start_IT+0x494>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d04a      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a76      	ldr	r2, [pc, #472]	; (800789c <HAL_DMA_Start_IT+0x498>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d045      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a74      	ldr	r2, [pc, #464]	; (80078a0 <HAL_DMA_Start_IT+0x49c>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d040      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a73      	ldr	r2, [pc, #460]	; (80078a4 <HAL_DMA_Start_IT+0x4a0>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d03b      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a71      	ldr	r2, [pc, #452]	; (80078a8 <HAL_DMA_Start_IT+0x4a4>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d036      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a70      	ldr	r2, [pc, #448]	; (80078ac <HAL_DMA_Start_IT+0x4a8>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d031      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a6e      	ldr	r2, [pc, #440]	; (80078b0 <HAL_DMA_Start_IT+0x4ac>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d02c      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a6d      	ldr	r2, [pc, #436]	; (80078b4 <HAL_DMA_Start_IT+0x4b0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d027      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a6b      	ldr	r2, [pc, #428]	; (80078b8 <HAL_DMA_Start_IT+0x4b4>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d022      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a6a      	ldr	r2, [pc, #424]	; (80078bc <HAL_DMA_Start_IT+0x4b8>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d01d      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a68      	ldr	r2, [pc, #416]	; (80078c0 <HAL_DMA_Start_IT+0x4bc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d018      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a67      	ldr	r2, [pc, #412]	; (80078c4 <HAL_DMA_Start_IT+0x4c0>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d013      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a65      	ldr	r2, [pc, #404]	; (80078c8 <HAL_DMA_Start_IT+0x4c4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00e      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a64      	ldr	r2, [pc, #400]	; (80078cc <HAL_DMA_Start_IT+0x4c8>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d009      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a62      	ldr	r2, [pc, #392]	; (80078d0 <HAL_DMA_Start_IT+0x4cc>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d004      	beq.n	8007754 <HAL_DMA_Start_IT+0x350>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a61      	ldr	r2, [pc, #388]	; (80078d4 <HAL_DMA_Start_IT+0x4d0>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d101      	bne.n	8007758 <HAL_DMA_Start_IT+0x354>
 8007754:	2301      	movs	r3, #1
 8007756:	e000      	b.n	800775a <HAL_DMA_Start_IT+0x356>
 8007758:	2300      	movs	r3, #0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d01a      	beq.n	8007794 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d007      	beq.n	800777c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007776:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800777a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007780:	2b00      	cmp	r3, #0
 8007782:	d007      	beq.n	8007794 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800778e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007792:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a37      	ldr	r2, [pc, #220]	; (8007878 <HAL_DMA_Start_IT+0x474>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d04a      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a36      	ldr	r2, [pc, #216]	; (800787c <HAL_DMA_Start_IT+0x478>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d045      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a34      	ldr	r2, [pc, #208]	; (8007880 <HAL_DMA_Start_IT+0x47c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d040      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a33      	ldr	r2, [pc, #204]	; (8007884 <HAL_DMA_Start_IT+0x480>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d03b      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a31      	ldr	r2, [pc, #196]	; (8007888 <HAL_DMA_Start_IT+0x484>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d036      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a30      	ldr	r2, [pc, #192]	; (800788c <HAL_DMA_Start_IT+0x488>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d031      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a2e      	ldr	r2, [pc, #184]	; (8007890 <HAL_DMA_Start_IT+0x48c>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d02c      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a2d      	ldr	r2, [pc, #180]	; (8007894 <HAL_DMA_Start_IT+0x490>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d027      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a2b      	ldr	r2, [pc, #172]	; (8007898 <HAL_DMA_Start_IT+0x494>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d022      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a2a      	ldr	r2, [pc, #168]	; (800789c <HAL_DMA_Start_IT+0x498>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d01d      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a28      	ldr	r2, [pc, #160]	; (80078a0 <HAL_DMA_Start_IT+0x49c>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d018      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a27      	ldr	r2, [pc, #156]	; (80078a4 <HAL_DMA_Start_IT+0x4a0>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d013      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a25      	ldr	r2, [pc, #148]	; (80078a8 <HAL_DMA_Start_IT+0x4a4>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d00e      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a24      	ldr	r2, [pc, #144]	; (80078ac <HAL_DMA_Start_IT+0x4a8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d009      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a22      	ldr	r2, [pc, #136]	; (80078b0 <HAL_DMA_Start_IT+0x4ac>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d004      	beq.n	8007834 <HAL_DMA_Start_IT+0x430>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a21      	ldr	r2, [pc, #132]	; (80078b4 <HAL_DMA_Start_IT+0x4b0>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d108      	bne.n	8007846 <HAL_DMA_Start_IT+0x442>
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0201 	orr.w	r2, r2, #1
 8007842:	601a      	str	r2, [r3, #0]
 8007844:	e012      	b.n	800786c <HAL_DMA_Start_IT+0x468>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f042 0201 	orr.w	r2, r2, #1
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	e009      	b.n	800786c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800785e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800786c:	7dfb      	ldrb	r3, [r7, #23]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	40020010 	.word	0x40020010
 800787c:	40020028 	.word	0x40020028
 8007880:	40020040 	.word	0x40020040
 8007884:	40020058 	.word	0x40020058
 8007888:	40020070 	.word	0x40020070
 800788c:	40020088 	.word	0x40020088
 8007890:	400200a0 	.word	0x400200a0
 8007894:	400200b8 	.word	0x400200b8
 8007898:	40020410 	.word	0x40020410
 800789c:	40020428 	.word	0x40020428
 80078a0:	40020440 	.word	0x40020440
 80078a4:	40020458 	.word	0x40020458
 80078a8:	40020470 	.word	0x40020470
 80078ac:	40020488 	.word	0x40020488
 80078b0:	400204a0 	.word	0x400204a0
 80078b4:	400204b8 	.word	0x400204b8
 80078b8:	58025408 	.word	0x58025408
 80078bc:	5802541c 	.word	0x5802541c
 80078c0:	58025430 	.word	0x58025430
 80078c4:	58025444 	.word	0x58025444
 80078c8:	58025458 	.word	0x58025458
 80078cc:	5802546c 	.word	0x5802546c
 80078d0:	58025480 	.word	0x58025480
 80078d4:	58025494 	.word	0x58025494

080078d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80078e0:	f7fe fede 	bl	80066a0 <HAL_GetTick>
 80078e4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d101      	bne.n	80078f0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e2dc      	b.n	8007eaa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d008      	beq.n	800790e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2280      	movs	r2, #128	; 0x80
 8007900:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e2cd      	b.n	8007eaa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a76      	ldr	r2, [pc, #472]	; (8007aec <HAL_DMA_Abort+0x214>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d04a      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a74      	ldr	r2, [pc, #464]	; (8007af0 <HAL_DMA_Abort+0x218>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d045      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a73      	ldr	r2, [pc, #460]	; (8007af4 <HAL_DMA_Abort+0x21c>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d040      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a71      	ldr	r2, [pc, #452]	; (8007af8 <HAL_DMA_Abort+0x220>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d03b      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a70      	ldr	r2, [pc, #448]	; (8007afc <HAL_DMA_Abort+0x224>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d036      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a6e      	ldr	r2, [pc, #440]	; (8007b00 <HAL_DMA_Abort+0x228>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d031      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a6d      	ldr	r2, [pc, #436]	; (8007b04 <HAL_DMA_Abort+0x22c>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d02c      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a6b      	ldr	r2, [pc, #428]	; (8007b08 <HAL_DMA_Abort+0x230>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d027      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a6a      	ldr	r2, [pc, #424]	; (8007b0c <HAL_DMA_Abort+0x234>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d022      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a68      	ldr	r2, [pc, #416]	; (8007b10 <HAL_DMA_Abort+0x238>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d01d      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a67      	ldr	r2, [pc, #412]	; (8007b14 <HAL_DMA_Abort+0x23c>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d018      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a65      	ldr	r2, [pc, #404]	; (8007b18 <HAL_DMA_Abort+0x240>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d013      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a64      	ldr	r2, [pc, #400]	; (8007b1c <HAL_DMA_Abort+0x244>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d00e      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a62      	ldr	r2, [pc, #392]	; (8007b20 <HAL_DMA_Abort+0x248>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d009      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a61      	ldr	r2, [pc, #388]	; (8007b24 <HAL_DMA_Abort+0x24c>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d004      	beq.n	80079ae <HAL_DMA_Abort+0xd6>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a5f      	ldr	r2, [pc, #380]	; (8007b28 <HAL_DMA_Abort+0x250>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d101      	bne.n	80079b2 <HAL_DMA_Abort+0xda>
 80079ae:	2301      	movs	r3, #1
 80079b0:	e000      	b.n	80079b4 <HAL_DMA_Abort+0xdc>
 80079b2:	2300      	movs	r3, #0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d013      	beq.n	80079e0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f022 021e 	bic.w	r2, r2, #30
 80079c6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	695a      	ldr	r2, [r3, #20]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079d6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	617b      	str	r3, [r7, #20]
 80079de:	e00a      	b.n	80079f6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 020e 	bic.w	r2, r2, #14
 80079ee:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a3c      	ldr	r2, [pc, #240]	; (8007aec <HAL_DMA_Abort+0x214>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d072      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a3a      	ldr	r2, [pc, #232]	; (8007af0 <HAL_DMA_Abort+0x218>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d06d      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a39      	ldr	r2, [pc, #228]	; (8007af4 <HAL_DMA_Abort+0x21c>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d068      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a37      	ldr	r2, [pc, #220]	; (8007af8 <HAL_DMA_Abort+0x220>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d063      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a36      	ldr	r2, [pc, #216]	; (8007afc <HAL_DMA_Abort+0x224>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d05e      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a34      	ldr	r2, [pc, #208]	; (8007b00 <HAL_DMA_Abort+0x228>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d059      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a33      	ldr	r2, [pc, #204]	; (8007b04 <HAL_DMA_Abort+0x22c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d054      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a31      	ldr	r2, [pc, #196]	; (8007b08 <HAL_DMA_Abort+0x230>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d04f      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a30      	ldr	r2, [pc, #192]	; (8007b0c <HAL_DMA_Abort+0x234>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d04a      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a2e      	ldr	r2, [pc, #184]	; (8007b10 <HAL_DMA_Abort+0x238>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d045      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a2d      	ldr	r2, [pc, #180]	; (8007b14 <HAL_DMA_Abort+0x23c>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d040      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a2b      	ldr	r2, [pc, #172]	; (8007b18 <HAL_DMA_Abort+0x240>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d03b      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a2a      	ldr	r2, [pc, #168]	; (8007b1c <HAL_DMA_Abort+0x244>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d036      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a28      	ldr	r2, [pc, #160]	; (8007b20 <HAL_DMA_Abort+0x248>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d031      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a27      	ldr	r2, [pc, #156]	; (8007b24 <HAL_DMA_Abort+0x24c>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d02c      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a25      	ldr	r2, [pc, #148]	; (8007b28 <HAL_DMA_Abort+0x250>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d027      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a24      	ldr	r2, [pc, #144]	; (8007b2c <HAL_DMA_Abort+0x254>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d022      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a22      	ldr	r2, [pc, #136]	; (8007b30 <HAL_DMA_Abort+0x258>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d01d      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a21      	ldr	r2, [pc, #132]	; (8007b34 <HAL_DMA_Abort+0x25c>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d018      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a1f      	ldr	r2, [pc, #124]	; (8007b38 <HAL_DMA_Abort+0x260>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d013      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a1e      	ldr	r2, [pc, #120]	; (8007b3c <HAL_DMA_Abort+0x264>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d00e      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a1c      	ldr	r2, [pc, #112]	; (8007b40 <HAL_DMA_Abort+0x268>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d009      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a1b      	ldr	r2, [pc, #108]	; (8007b44 <HAL_DMA_Abort+0x26c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d004      	beq.n	8007ae6 <HAL_DMA_Abort+0x20e>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a19      	ldr	r2, [pc, #100]	; (8007b48 <HAL_DMA_Abort+0x270>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d132      	bne.n	8007b4c <HAL_DMA_Abort+0x274>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e031      	b.n	8007b4e <HAL_DMA_Abort+0x276>
 8007aea:	bf00      	nop
 8007aec:	40020010 	.word	0x40020010
 8007af0:	40020028 	.word	0x40020028
 8007af4:	40020040 	.word	0x40020040
 8007af8:	40020058 	.word	0x40020058
 8007afc:	40020070 	.word	0x40020070
 8007b00:	40020088 	.word	0x40020088
 8007b04:	400200a0 	.word	0x400200a0
 8007b08:	400200b8 	.word	0x400200b8
 8007b0c:	40020410 	.word	0x40020410
 8007b10:	40020428 	.word	0x40020428
 8007b14:	40020440 	.word	0x40020440
 8007b18:	40020458 	.word	0x40020458
 8007b1c:	40020470 	.word	0x40020470
 8007b20:	40020488 	.word	0x40020488
 8007b24:	400204a0 	.word	0x400204a0
 8007b28:	400204b8 	.word	0x400204b8
 8007b2c:	58025408 	.word	0x58025408
 8007b30:	5802541c 	.word	0x5802541c
 8007b34:	58025430 	.word	0x58025430
 8007b38:	58025444 	.word	0x58025444
 8007b3c:	58025458 	.word	0x58025458
 8007b40:	5802546c 	.word	0x5802546c
 8007b44:	58025480 	.word	0x58025480
 8007b48:	58025494 	.word	0x58025494
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d007      	beq.n	8007b62 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b60:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a6d      	ldr	r2, [pc, #436]	; (8007d1c <HAL_DMA_Abort+0x444>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d04a      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a6b      	ldr	r2, [pc, #428]	; (8007d20 <HAL_DMA_Abort+0x448>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d045      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a6a      	ldr	r2, [pc, #424]	; (8007d24 <HAL_DMA_Abort+0x44c>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d040      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a68      	ldr	r2, [pc, #416]	; (8007d28 <HAL_DMA_Abort+0x450>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d03b      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a67      	ldr	r2, [pc, #412]	; (8007d2c <HAL_DMA_Abort+0x454>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d036      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a65      	ldr	r2, [pc, #404]	; (8007d30 <HAL_DMA_Abort+0x458>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d031      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a64      	ldr	r2, [pc, #400]	; (8007d34 <HAL_DMA_Abort+0x45c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d02c      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a62      	ldr	r2, [pc, #392]	; (8007d38 <HAL_DMA_Abort+0x460>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d027      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a61      	ldr	r2, [pc, #388]	; (8007d3c <HAL_DMA_Abort+0x464>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d022      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a5f      	ldr	r2, [pc, #380]	; (8007d40 <HAL_DMA_Abort+0x468>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d01d      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a5e      	ldr	r2, [pc, #376]	; (8007d44 <HAL_DMA_Abort+0x46c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d018      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a5c      	ldr	r2, [pc, #368]	; (8007d48 <HAL_DMA_Abort+0x470>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d013      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a5b      	ldr	r2, [pc, #364]	; (8007d4c <HAL_DMA_Abort+0x474>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d00e      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a59      	ldr	r2, [pc, #356]	; (8007d50 <HAL_DMA_Abort+0x478>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d009      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a58      	ldr	r2, [pc, #352]	; (8007d54 <HAL_DMA_Abort+0x47c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d004      	beq.n	8007c02 <HAL_DMA_Abort+0x32a>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a56      	ldr	r2, [pc, #344]	; (8007d58 <HAL_DMA_Abort+0x480>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d108      	bne.n	8007c14 <HAL_DMA_Abort+0x33c>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0201 	bic.w	r2, r2, #1
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	e007      	b.n	8007c24 <HAL_DMA_Abort+0x34c>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f022 0201 	bic.w	r2, r2, #1
 8007c22:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007c24:	e013      	b.n	8007c4e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007c26:	f7fe fd3b 	bl	80066a0 <HAL_GetTick>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	1ad3      	subs	r3, r2, r3
 8007c30:	2b05      	cmp	r3, #5
 8007c32:	d90c      	bls.n	8007c4e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2220      	movs	r2, #32
 8007c38:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2203      	movs	r2, #3
 8007c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e12d      	b.n	8007eaa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e5      	bne.n	8007c26 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a2f      	ldr	r2, [pc, #188]	; (8007d1c <HAL_DMA_Abort+0x444>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d04a      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a2d      	ldr	r2, [pc, #180]	; (8007d20 <HAL_DMA_Abort+0x448>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d045      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a2c      	ldr	r2, [pc, #176]	; (8007d24 <HAL_DMA_Abort+0x44c>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d040      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a2a      	ldr	r2, [pc, #168]	; (8007d28 <HAL_DMA_Abort+0x450>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d03b      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a29      	ldr	r2, [pc, #164]	; (8007d2c <HAL_DMA_Abort+0x454>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d036      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a27      	ldr	r2, [pc, #156]	; (8007d30 <HAL_DMA_Abort+0x458>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d031      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a26      	ldr	r2, [pc, #152]	; (8007d34 <HAL_DMA_Abort+0x45c>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d02c      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a24      	ldr	r2, [pc, #144]	; (8007d38 <HAL_DMA_Abort+0x460>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d027      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a23      	ldr	r2, [pc, #140]	; (8007d3c <HAL_DMA_Abort+0x464>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d022      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a21      	ldr	r2, [pc, #132]	; (8007d40 <HAL_DMA_Abort+0x468>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d01d      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a20      	ldr	r2, [pc, #128]	; (8007d44 <HAL_DMA_Abort+0x46c>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d018      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a1e      	ldr	r2, [pc, #120]	; (8007d48 <HAL_DMA_Abort+0x470>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d013      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a1d      	ldr	r2, [pc, #116]	; (8007d4c <HAL_DMA_Abort+0x474>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d00e      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a1b      	ldr	r2, [pc, #108]	; (8007d50 <HAL_DMA_Abort+0x478>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d009      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a1a      	ldr	r2, [pc, #104]	; (8007d54 <HAL_DMA_Abort+0x47c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d004      	beq.n	8007cfa <HAL_DMA_Abort+0x422>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a18      	ldr	r2, [pc, #96]	; (8007d58 <HAL_DMA_Abort+0x480>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d101      	bne.n	8007cfe <HAL_DMA_Abort+0x426>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e000      	b.n	8007d00 <HAL_DMA_Abort+0x428>
 8007cfe:	2300      	movs	r3, #0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d02b      	beq.n	8007d5c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d08:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d0e:	f003 031f 	and.w	r3, r3, #31
 8007d12:	223f      	movs	r2, #63	; 0x3f
 8007d14:	409a      	lsls	r2, r3
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	609a      	str	r2, [r3, #8]
 8007d1a:	e02a      	b.n	8007d72 <HAL_DMA_Abort+0x49a>
 8007d1c:	40020010 	.word	0x40020010
 8007d20:	40020028 	.word	0x40020028
 8007d24:	40020040 	.word	0x40020040
 8007d28:	40020058 	.word	0x40020058
 8007d2c:	40020070 	.word	0x40020070
 8007d30:	40020088 	.word	0x40020088
 8007d34:	400200a0 	.word	0x400200a0
 8007d38:	400200b8 	.word	0x400200b8
 8007d3c:	40020410 	.word	0x40020410
 8007d40:	40020428 	.word	0x40020428
 8007d44:	40020440 	.word	0x40020440
 8007d48:	40020458 	.word	0x40020458
 8007d4c:	40020470 	.word	0x40020470
 8007d50:	40020488 	.word	0x40020488
 8007d54:	400204a0 	.word	0x400204a0
 8007d58:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d60:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d66:	f003 031f 	and.w	r3, r3, #31
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	409a      	lsls	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a4f      	ldr	r2, [pc, #316]	; (8007eb4 <HAL_DMA_Abort+0x5dc>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d072      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a4d      	ldr	r2, [pc, #308]	; (8007eb8 <HAL_DMA_Abort+0x5e0>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d06d      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a4c      	ldr	r2, [pc, #304]	; (8007ebc <HAL_DMA_Abort+0x5e4>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d068      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a4a      	ldr	r2, [pc, #296]	; (8007ec0 <HAL_DMA_Abort+0x5e8>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d063      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a49      	ldr	r2, [pc, #292]	; (8007ec4 <HAL_DMA_Abort+0x5ec>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d05e      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a47      	ldr	r2, [pc, #284]	; (8007ec8 <HAL_DMA_Abort+0x5f0>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d059      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a46      	ldr	r2, [pc, #280]	; (8007ecc <HAL_DMA_Abort+0x5f4>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d054      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a44      	ldr	r2, [pc, #272]	; (8007ed0 <HAL_DMA_Abort+0x5f8>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d04f      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a43      	ldr	r2, [pc, #268]	; (8007ed4 <HAL_DMA_Abort+0x5fc>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d04a      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a41      	ldr	r2, [pc, #260]	; (8007ed8 <HAL_DMA_Abort+0x600>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d045      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a40      	ldr	r2, [pc, #256]	; (8007edc <HAL_DMA_Abort+0x604>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d040      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a3e      	ldr	r2, [pc, #248]	; (8007ee0 <HAL_DMA_Abort+0x608>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d03b      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a3d      	ldr	r2, [pc, #244]	; (8007ee4 <HAL_DMA_Abort+0x60c>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d036      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a3b      	ldr	r2, [pc, #236]	; (8007ee8 <HAL_DMA_Abort+0x610>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d031      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a3a      	ldr	r2, [pc, #232]	; (8007eec <HAL_DMA_Abort+0x614>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d02c      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a38      	ldr	r2, [pc, #224]	; (8007ef0 <HAL_DMA_Abort+0x618>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d027      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a37      	ldr	r2, [pc, #220]	; (8007ef4 <HAL_DMA_Abort+0x61c>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d022      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a35      	ldr	r2, [pc, #212]	; (8007ef8 <HAL_DMA_Abort+0x620>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d01d      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a34      	ldr	r2, [pc, #208]	; (8007efc <HAL_DMA_Abort+0x624>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d018      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a32      	ldr	r2, [pc, #200]	; (8007f00 <HAL_DMA_Abort+0x628>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d013      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a31      	ldr	r2, [pc, #196]	; (8007f04 <HAL_DMA_Abort+0x62c>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d00e      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a2f      	ldr	r2, [pc, #188]	; (8007f08 <HAL_DMA_Abort+0x630>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d009      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a2e      	ldr	r2, [pc, #184]	; (8007f0c <HAL_DMA_Abort+0x634>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d004      	beq.n	8007e62 <HAL_DMA_Abort+0x58a>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a2c      	ldr	r2, [pc, #176]	; (8007f10 <HAL_DMA_Abort+0x638>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d101      	bne.n	8007e66 <HAL_DMA_Abort+0x58e>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e000      	b.n	8007e68 <HAL_DMA_Abort+0x590>
 8007e66:	2300      	movs	r3, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d015      	beq.n	8007e98 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007e74:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00c      	beq.n	8007e98 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e8c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007e96:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3718      	adds	r7, #24
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	40020010 	.word	0x40020010
 8007eb8:	40020028 	.word	0x40020028
 8007ebc:	40020040 	.word	0x40020040
 8007ec0:	40020058 	.word	0x40020058
 8007ec4:	40020070 	.word	0x40020070
 8007ec8:	40020088 	.word	0x40020088
 8007ecc:	400200a0 	.word	0x400200a0
 8007ed0:	400200b8 	.word	0x400200b8
 8007ed4:	40020410 	.word	0x40020410
 8007ed8:	40020428 	.word	0x40020428
 8007edc:	40020440 	.word	0x40020440
 8007ee0:	40020458 	.word	0x40020458
 8007ee4:	40020470 	.word	0x40020470
 8007ee8:	40020488 	.word	0x40020488
 8007eec:	400204a0 	.word	0x400204a0
 8007ef0:	400204b8 	.word	0x400204b8
 8007ef4:	58025408 	.word	0x58025408
 8007ef8:	5802541c 	.word	0x5802541c
 8007efc:	58025430 	.word	0x58025430
 8007f00:	58025444 	.word	0x58025444
 8007f04:	58025458 	.word	0x58025458
 8007f08:	5802546c 	.word	0x5802546c
 8007f0c:	58025480 	.word	0x58025480
 8007f10:	58025494 	.word	0x58025494

08007f14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d101      	bne.n	8007f26 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e237      	b.n	8008396 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d004      	beq.n	8007f3c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2280      	movs	r2, #128	; 0x80
 8007f36:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e22c      	b.n	8008396 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a5c      	ldr	r2, [pc, #368]	; (80080b4 <HAL_DMA_Abort_IT+0x1a0>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d04a      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a5b      	ldr	r2, [pc, #364]	; (80080b8 <HAL_DMA_Abort_IT+0x1a4>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d045      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a59      	ldr	r2, [pc, #356]	; (80080bc <HAL_DMA_Abort_IT+0x1a8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d040      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a58      	ldr	r2, [pc, #352]	; (80080c0 <HAL_DMA_Abort_IT+0x1ac>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d03b      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a56      	ldr	r2, [pc, #344]	; (80080c4 <HAL_DMA_Abort_IT+0x1b0>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d036      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a55      	ldr	r2, [pc, #340]	; (80080c8 <HAL_DMA_Abort_IT+0x1b4>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d031      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a53      	ldr	r2, [pc, #332]	; (80080cc <HAL_DMA_Abort_IT+0x1b8>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d02c      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a52      	ldr	r2, [pc, #328]	; (80080d0 <HAL_DMA_Abort_IT+0x1bc>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d027      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a50      	ldr	r2, [pc, #320]	; (80080d4 <HAL_DMA_Abort_IT+0x1c0>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d022      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a4f      	ldr	r2, [pc, #316]	; (80080d8 <HAL_DMA_Abort_IT+0x1c4>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d01d      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a4d      	ldr	r2, [pc, #308]	; (80080dc <HAL_DMA_Abort_IT+0x1c8>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d018      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a4c      	ldr	r2, [pc, #304]	; (80080e0 <HAL_DMA_Abort_IT+0x1cc>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d013      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a4a      	ldr	r2, [pc, #296]	; (80080e4 <HAL_DMA_Abort_IT+0x1d0>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d00e      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a49      	ldr	r2, [pc, #292]	; (80080e8 <HAL_DMA_Abort_IT+0x1d4>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d009      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a47      	ldr	r2, [pc, #284]	; (80080ec <HAL_DMA_Abort_IT+0x1d8>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d004      	beq.n	8007fdc <HAL_DMA_Abort_IT+0xc8>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a46      	ldr	r2, [pc, #280]	; (80080f0 <HAL_DMA_Abort_IT+0x1dc>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d101      	bne.n	8007fe0 <HAL_DMA_Abort_IT+0xcc>
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <HAL_DMA_Abort_IT+0xce>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 8086 	beq.w	80080f4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2204      	movs	r2, #4
 8007fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a2f      	ldr	r2, [pc, #188]	; (80080b4 <HAL_DMA_Abort_IT+0x1a0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d04a      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a2e      	ldr	r2, [pc, #184]	; (80080b8 <HAL_DMA_Abort_IT+0x1a4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d045      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a2c      	ldr	r2, [pc, #176]	; (80080bc <HAL_DMA_Abort_IT+0x1a8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d040      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a2b      	ldr	r2, [pc, #172]	; (80080c0 <HAL_DMA_Abort_IT+0x1ac>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d03b      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a29      	ldr	r2, [pc, #164]	; (80080c4 <HAL_DMA_Abort_IT+0x1b0>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d036      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a28      	ldr	r2, [pc, #160]	; (80080c8 <HAL_DMA_Abort_IT+0x1b4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d031      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a26      	ldr	r2, [pc, #152]	; (80080cc <HAL_DMA_Abort_IT+0x1b8>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d02c      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a25      	ldr	r2, [pc, #148]	; (80080d0 <HAL_DMA_Abort_IT+0x1bc>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d027      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a23      	ldr	r2, [pc, #140]	; (80080d4 <HAL_DMA_Abort_IT+0x1c0>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d022      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a22      	ldr	r2, [pc, #136]	; (80080d8 <HAL_DMA_Abort_IT+0x1c4>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d01d      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a20      	ldr	r2, [pc, #128]	; (80080dc <HAL_DMA_Abort_IT+0x1c8>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d018      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a1f      	ldr	r2, [pc, #124]	; (80080e0 <HAL_DMA_Abort_IT+0x1cc>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d013      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a1d      	ldr	r2, [pc, #116]	; (80080e4 <HAL_DMA_Abort_IT+0x1d0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d00e      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a1c      	ldr	r2, [pc, #112]	; (80080e8 <HAL_DMA_Abort_IT+0x1d4>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d009      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a1a      	ldr	r2, [pc, #104]	; (80080ec <HAL_DMA_Abort_IT+0x1d8>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d004      	beq.n	8008090 <HAL_DMA_Abort_IT+0x17c>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a19      	ldr	r2, [pc, #100]	; (80080f0 <HAL_DMA_Abort_IT+0x1dc>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d108      	bne.n	80080a2 <HAL_DMA_Abort_IT+0x18e>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f022 0201 	bic.w	r2, r2, #1
 800809e:	601a      	str	r2, [r3, #0]
 80080a0:	e178      	b.n	8008394 <HAL_DMA_Abort_IT+0x480>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f022 0201 	bic.w	r2, r2, #1
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	e16f      	b.n	8008394 <HAL_DMA_Abort_IT+0x480>
 80080b4:	40020010 	.word	0x40020010
 80080b8:	40020028 	.word	0x40020028
 80080bc:	40020040 	.word	0x40020040
 80080c0:	40020058 	.word	0x40020058
 80080c4:	40020070 	.word	0x40020070
 80080c8:	40020088 	.word	0x40020088
 80080cc:	400200a0 	.word	0x400200a0
 80080d0:	400200b8 	.word	0x400200b8
 80080d4:	40020410 	.word	0x40020410
 80080d8:	40020428 	.word	0x40020428
 80080dc:	40020440 	.word	0x40020440
 80080e0:	40020458 	.word	0x40020458
 80080e4:	40020470 	.word	0x40020470
 80080e8:	40020488 	.word	0x40020488
 80080ec:	400204a0 	.word	0x400204a0
 80080f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f022 020e 	bic.w	r2, r2, #14
 8008102:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a6c      	ldr	r2, [pc, #432]	; (80082bc <HAL_DMA_Abort_IT+0x3a8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d04a      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a6b      	ldr	r2, [pc, #428]	; (80082c0 <HAL_DMA_Abort_IT+0x3ac>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d045      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a69      	ldr	r2, [pc, #420]	; (80082c4 <HAL_DMA_Abort_IT+0x3b0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d040      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a68      	ldr	r2, [pc, #416]	; (80082c8 <HAL_DMA_Abort_IT+0x3b4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d03b      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a66      	ldr	r2, [pc, #408]	; (80082cc <HAL_DMA_Abort_IT+0x3b8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d036      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a65      	ldr	r2, [pc, #404]	; (80082d0 <HAL_DMA_Abort_IT+0x3bc>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d031      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a63      	ldr	r2, [pc, #396]	; (80082d4 <HAL_DMA_Abort_IT+0x3c0>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d02c      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a62      	ldr	r2, [pc, #392]	; (80082d8 <HAL_DMA_Abort_IT+0x3c4>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d027      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a60      	ldr	r2, [pc, #384]	; (80082dc <HAL_DMA_Abort_IT+0x3c8>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d022      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a5f      	ldr	r2, [pc, #380]	; (80082e0 <HAL_DMA_Abort_IT+0x3cc>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d01d      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a5d      	ldr	r2, [pc, #372]	; (80082e4 <HAL_DMA_Abort_IT+0x3d0>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d018      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a5c      	ldr	r2, [pc, #368]	; (80082e8 <HAL_DMA_Abort_IT+0x3d4>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d013      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a5a      	ldr	r2, [pc, #360]	; (80082ec <HAL_DMA_Abort_IT+0x3d8>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d00e      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a59      	ldr	r2, [pc, #356]	; (80082f0 <HAL_DMA_Abort_IT+0x3dc>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d009      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a57      	ldr	r2, [pc, #348]	; (80082f4 <HAL_DMA_Abort_IT+0x3e0>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d004      	beq.n	80081a4 <HAL_DMA_Abort_IT+0x290>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a56      	ldr	r2, [pc, #344]	; (80082f8 <HAL_DMA_Abort_IT+0x3e4>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d108      	bne.n	80081b6 <HAL_DMA_Abort_IT+0x2a2>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f022 0201 	bic.w	r2, r2, #1
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	e007      	b.n	80081c6 <HAL_DMA_Abort_IT+0x2b2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f022 0201 	bic.w	r2, r2, #1
 80081c4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a3c      	ldr	r2, [pc, #240]	; (80082bc <HAL_DMA_Abort_IT+0x3a8>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d072      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a3a      	ldr	r2, [pc, #232]	; (80082c0 <HAL_DMA_Abort_IT+0x3ac>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d06d      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a39      	ldr	r2, [pc, #228]	; (80082c4 <HAL_DMA_Abort_IT+0x3b0>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d068      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a37      	ldr	r2, [pc, #220]	; (80082c8 <HAL_DMA_Abort_IT+0x3b4>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d063      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a36      	ldr	r2, [pc, #216]	; (80082cc <HAL_DMA_Abort_IT+0x3b8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d05e      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a34      	ldr	r2, [pc, #208]	; (80082d0 <HAL_DMA_Abort_IT+0x3bc>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d059      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a33      	ldr	r2, [pc, #204]	; (80082d4 <HAL_DMA_Abort_IT+0x3c0>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d054      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a31      	ldr	r2, [pc, #196]	; (80082d8 <HAL_DMA_Abort_IT+0x3c4>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d04f      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a30      	ldr	r2, [pc, #192]	; (80082dc <HAL_DMA_Abort_IT+0x3c8>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d04a      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a2e      	ldr	r2, [pc, #184]	; (80082e0 <HAL_DMA_Abort_IT+0x3cc>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d045      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a2d      	ldr	r2, [pc, #180]	; (80082e4 <HAL_DMA_Abort_IT+0x3d0>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d040      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a2b      	ldr	r2, [pc, #172]	; (80082e8 <HAL_DMA_Abort_IT+0x3d4>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d03b      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a2a      	ldr	r2, [pc, #168]	; (80082ec <HAL_DMA_Abort_IT+0x3d8>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d036      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a28      	ldr	r2, [pc, #160]	; (80082f0 <HAL_DMA_Abort_IT+0x3dc>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d031      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a27      	ldr	r2, [pc, #156]	; (80082f4 <HAL_DMA_Abort_IT+0x3e0>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d02c      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a25      	ldr	r2, [pc, #148]	; (80082f8 <HAL_DMA_Abort_IT+0x3e4>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d027      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a24      	ldr	r2, [pc, #144]	; (80082fc <HAL_DMA_Abort_IT+0x3e8>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d022      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a22      	ldr	r2, [pc, #136]	; (8008300 <HAL_DMA_Abort_IT+0x3ec>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d01d      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a21      	ldr	r2, [pc, #132]	; (8008304 <HAL_DMA_Abort_IT+0x3f0>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d018      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a1f      	ldr	r2, [pc, #124]	; (8008308 <HAL_DMA_Abort_IT+0x3f4>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d013      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a1e      	ldr	r2, [pc, #120]	; (800830c <HAL_DMA_Abort_IT+0x3f8>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d00e      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a1c      	ldr	r2, [pc, #112]	; (8008310 <HAL_DMA_Abort_IT+0x3fc>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d009      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a1b      	ldr	r2, [pc, #108]	; (8008314 <HAL_DMA_Abort_IT+0x400>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d004      	beq.n	80082b6 <HAL_DMA_Abort_IT+0x3a2>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a19      	ldr	r2, [pc, #100]	; (8008318 <HAL_DMA_Abort_IT+0x404>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d132      	bne.n	800831c <HAL_DMA_Abort_IT+0x408>
 80082b6:	2301      	movs	r3, #1
 80082b8:	e031      	b.n	800831e <HAL_DMA_Abort_IT+0x40a>
 80082ba:	bf00      	nop
 80082bc:	40020010 	.word	0x40020010
 80082c0:	40020028 	.word	0x40020028
 80082c4:	40020040 	.word	0x40020040
 80082c8:	40020058 	.word	0x40020058
 80082cc:	40020070 	.word	0x40020070
 80082d0:	40020088 	.word	0x40020088
 80082d4:	400200a0 	.word	0x400200a0
 80082d8:	400200b8 	.word	0x400200b8
 80082dc:	40020410 	.word	0x40020410
 80082e0:	40020428 	.word	0x40020428
 80082e4:	40020440 	.word	0x40020440
 80082e8:	40020458 	.word	0x40020458
 80082ec:	40020470 	.word	0x40020470
 80082f0:	40020488 	.word	0x40020488
 80082f4:	400204a0 	.word	0x400204a0
 80082f8:	400204b8 	.word	0x400204b8
 80082fc:	58025408 	.word	0x58025408
 8008300:	5802541c 	.word	0x5802541c
 8008304:	58025430 	.word	0x58025430
 8008308:	58025444 	.word	0x58025444
 800830c:	58025458 	.word	0x58025458
 8008310:	5802546c 	.word	0x5802546c
 8008314:	58025480 	.word	0x58025480
 8008318:	58025494 	.word	0x58025494
 800831c:	2300      	movs	r3, #0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d028      	beq.n	8008374 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800832c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008330:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008336:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800833c:	f003 031f 	and.w	r3, r3, #31
 8008340:	2201      	movs	r2, #1
 8008342:	409a      	lsls	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008350:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008356:	2b00      	cmp	r3, #0
 8008358:	d00c      	beq.n	8008374 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008364:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008368:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008372:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008388:	2b00      	cmp	r3, #0
 800838a:	d003      	beq.n	8008394 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop

080083a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08a      	sub	sp, #40	; 0x28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80083a8:	2300      	movs	r3, #0
 80083aa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80083ac:	4b67      	ldr	r3, [pc, #412]	; (800854c <HAL_DMA_IRQHandler+0x1ac>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a67      	ldr	r2, [pc, #412]	; (8008550 <HAL_DMA_IRQHandler+0x1b0>)
 80083b2:	fba2 2303 	umull	r2, r3, r2, r3
 80083b6:	0a9b      	lsrs	r3, r3, #10
 80083b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083be:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083c4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80083c6:	6a3b      	ldr	r3, [r7, #32]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a5f      	ldr	r2, [pc, #380]	; (8008554 <HAL_DMA_IRQHandler+0x1b4>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d04a      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a5d      	ldr	r2, [pc, #372]	; (8008558 <HAL_DMA_IRQHandler+0x1b8>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d045      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a5c      	ldr	r2, [pc, #368]	; (800855c <HAL_DMA_IRQHandler+0x1bc>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d040      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a5a      	ldr	r2, [pc, #360]	; (8008560 <HAL_DMA_IRQHandler+0x1c0>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d03b      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a59      	ldr	r2, [pc, #356]	; (8008564 <HAL_DMA_IRQHandler+0x1c4>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d036      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a57      	ldr	r2, [pc, #348]	; (8008568 <HAL_DMA_IRQHandler+0x1c8>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d031      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a56      	ldr	r2, [pc, #344]	; (800856c <HAL_DMA_IRQHandler+0x1cc>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d02c      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a54      	ldr	r2, [pc, #336]	; (8008570 <HAL_DMA_IRQHandler+0x1d0>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d027      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a53      	ldr	r2, [pc, #332]	; (8008574 <HAL_DMA_IRQHandler+0x1d4>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d022      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a51      	ldr	r2, [pc, #324]	; (8008578 <HAL_DMA_IRQHandler+0x1d8>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d01d      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a50      	ldr	r2, [pc, #320]	; (800857c <HAL_DMA_IRQHandler+0x1dc>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d018      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a4e      	ldr	r2, [pc, #312]	; (8008580 <HAL_DMA_IRQHandler+0x1e0>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d013      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a4d      	ldr	r2, [pc, #308]	; (8008584 <HAL_DMA_IRQHandler+0x1e4>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d00e      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a4b      	ldr	r2, [pc, #300]	; (8008588 <HAL_DMA_IRQHandler+0x1e8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d009      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a4a      	ldr	r2, [pc, #296]	; (800858c <HAL_DMA_IRQHandler+0x1ec>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d004      	beq.n	8008472 <HAL_DMA_IRQHandler+0xd2>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a48      	ldr	r2, [pc, #288]	; (8008590 <HAL_DMA_IRQHandler+0x1f0>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d101      	bne.n	8008476 <HAL_DMA_IRQHandler+0xd6>
 8008472:	2301      	movs	r3, #1
 8008474:	e000      	b.n	8008478 <HAL_DMA_IRQHandler+0xd8>
 8008476:	2300      	movs	r3, #0
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 842b 	beq.w	8008cd4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008482:	f003 031f 	and.w	r3, r3, #31
 8008486:	2208      	movs	r2, #8
 8008488:	409a      	lsls	r2, r3
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	4013      	ands	r3, r2
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 80a2 	beq.w	80085d8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a2e      	ldr	r2, [pc, #184]	; (8008554 <HAL_DMA_IRQHandler+0x1b4>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d04a      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a2d      	ldr	r2, [pc, #180]	; (8008558 <HAL_DMA_IRQHandler+0x1b8>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d045      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a2b      	ldr	r2, [pc, #172]	; (800855c <HAL_DMA_IRQHandler+0x1bc>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d040      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a2a      	ldr	r2, [pc, #168]	; (8008560 <HAL_DMA_IRQHandler+0x1c0>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d03b      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a28      	ldr	r2, [pc, #160]	; (8008564 <HAL_DMA_IRQHandler+0x1c4>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d036      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a27      	ldr	r2, [pc, #156]	; (8008568 <HAL_DMA_IRQHandler+0x1c8>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d031      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a25      	ldr	r2, [pc, #148]	; (800856c <HAL_DMA_IRQHandler+0x1cc>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d02c      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a24      	ldr	r2, [pc, #144]	; (8008570 <HAL_DMA_IRQHandler+0x1d0>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d027      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a22      	ldr	r2, [pc, #136]	; (8008574 <HAL_DMA_IRQHandler+0x1d4>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d022      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a21      	ldr	r2, [pc, #132]	; (8008578 <HAL_DMA_IRQHandler+0x1d8>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d01d      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a1f      	ldr	r2, [pc, #124]	; (800857c <HAL_DMA_IRQHandler+0x1dc>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d018      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a1e      	ldr	r2, [pc, #120]	; (8008580 <HAL_DMA_IRQHandler+0x1e0>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d013      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a1c      	ldr	r2, [pc, #112]	; (8008584 <HAL_DMA_IRQHandler+0x1e4>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d00e      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a1b      	ldr	r2, [pc, #108]	; (8008588 <HAL_DMA_IRQHandler+0x1e8>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d009      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a19      	ldr	r2, [pc, #100]	; (800858c <HAL_DMA_IRQHandler+0x1ec>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d004      	beq.n	8008534 <HAL_DMA_IRQHandler+0x194>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a18      	ldr	r2, [pc, #96]	; (8008590 <HAL_DMA_IRQHandler+0x1f0>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d12f      	bne.n	8008594 <HAL_DMA_IRQHandler+0x1f4>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 0304 	and.w	r3, r3, #4
 800853e:	2b00      	cmp	r3, #0
 8008540:	bf14      	ite	ne
 8008542:	2301      	movne	r3, #1
 8008544:	2300      	moveq	r3, #0
 8008546:	b2db      	uxtb	r3, r3
 8008548:	e02e      	b.n	80085a8 <HAL_DMA_IRQHandler+0x208>
 800854a:	bf00      	nop
 800854c:	24000228 	.word	0x24000228
 8008550:	1b4e81b5 	.word	0x1b4e81b5
 8008554:	40020010 	.word	0x40020010
 8008558:	40020028 	.word	0x40020028
 800855c:	40020040 	.word	0x40020040
 8008560:	40020058 	.word	0x40020058
 8008564:	40020070 	.word	0x40020070
 8008568:	40020088 	.word	0x40020088
 800856c:	400200a0 	.word	0x400200a0
 8008570:	400200b8 	.word	0x400200b8
 8008574:	40020410 	.word	0x40020410
 8008578:	40020428 	.word	0x40020428
 800857c:	40020440 	.word	0x40020440
 8008580:	40020458 	.word	0x40020458
 8008584:	40020470 	.word	0x40020470
 8008588:	40020488 	.word	0x40020488
 800858c:	400204a0 	.word	0x400204a0
 8008590:	400204b8 	.word	0x400204b8
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0308 	and.w	r3, r3, #8
 800859e:	2b00      	cmp	r3, #0
 80085a0:	bf14      	ite	ne
 80085a2:	2301      	movne	r3, #1
 80085a4:	2300      	moveq	r3, #0
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d015      	beq.n	80085d8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f022 0204 	bic.w	r2, r2, #4
 80085ba:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085c0:	f003 031f 	and.w	r3, r3, #31
 80085c4:	2208      	movs	r2, #8
 80085c6:	409a      	lsls	r2, r3
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d0:	f043 0201 	orr.w	r2, r3, #1
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085dc:	f003 031f 	and.w	r3, r3, #31
 80085e0:	69ba      	ldr	r2, [r7, #24]
 80085e2:	fa22 f303 	lsr.w	r3, r2, r3
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d06e      	beq.n	80086cc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a69      	ldr	r2, [pc, #420]	; (8008798 <HAL_DMA_IRQHandler+0x3f8>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d04a      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a67      	ldr	r2, [pc, #412]	; (800879c <HAL_DMA_IRQHandler+0x3fc>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d045      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a66      	ldr	r2, [pc, #408]	; (80087a0 <HAL_DMA_IRQHandler+0x400>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d040      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a64      	ldr	r2, [pc, #400]	; (80087a4 <HAL_DMA_IRQHandler+0x404>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d03b      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a63      	ldr	r2, [pc, #396]	; (80087a8 <HAL_DMA_IRQHandler+0x408>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d036      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a61      	ldr	r2, [pc, #388]	; (80087ac <HAL_DMA_IRQHandler+0x40c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d031      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a60      	ldr	r2, [pc, #384]	; (80087b0 <HAL_DMA_IRQHandler+0x410>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d02c      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a5e      	ldr	r2, [pc, #376]	; (80087b4 <HAL_DMA_IRQHandler+0x414>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d027      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a5d      	ldr	r2, [pc, #372]	; (80087b8 <HAL_DMA_IRQHandler+0x418>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d022      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a5b      	ldr	r2, [pc, #364]	; (80087bc <HAL_DMA_IRQHandler+0x41c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d01d      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a5a      	ldr	r2, [pc, #360]	; (80087c0 <HAL_DMA_IRQHandler+0x420>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d018      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a58      	ldr	r2, [pc, #352]	; (80087c4 <HAL_DMA_IRQHandler+0x424>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d013      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a57      	ldr	r2, [pc, #348]	; (80087c8 <HAL_DMA_IRQHandler+0x428>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d00e      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a55      	ldr	r2, [pc, #340]	; (80087cc <HAL_DMA_IRQHandler+0x42c>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d009      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a54      	ldr	r2, [pc, #336]	; (80087d0 <HAL_DMA_IRQHandler+0x430>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d004      	beq.n	800868e <HAL_DMA_IRQHandler+0x2ee>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a52      	ldr	r2, [pc, #328]	; (80087d4 <HAL_DMA_IRQHandler+0x434>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d10a      	bne.n	80086a4 <HAL_DMA_IRQHandler+0x304>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	695b      	ldr	r3, [r3, #20]
 8008694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008698:	2b00      	cmp	r3, #0
 800869a:	bf14      	ite	ne
 800869c:	2301      	movne	r3, #1
 800869e:	2300      	moveq	r3, #0
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	e003      	b.n	80086ac <HAL_DMA_IRQHandler+0x30c>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2300      	movs	r3, #0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00d      	beq.n	80086cc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b4:	f003 031f 	and.w	r3, r3, #31
 80086b8:	2201      	movs	r2, #1
 80086ba:	409a      	lsls	r2, r3
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086c4:	f043 0202 	orr.w	r2, r3, #2
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086d0:	f003 031f 	and.w	r3, r3, #31
 80086d4:	2204      	movs	r2, #4
 80086d6:	409a      	lsls	r2, r3
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	4013      	ands	r3, r2
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 808f 	beq.w	8008800 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a2c      	ldr	r2, [pc, #176]	; (8008798 <HAL_DMA_IRQHandler+0x3f8>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d04a      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a2a      	ldr	r2, [pc, #168]	; (800879c <HAL_DMA_IRQHandler+0x3fc>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d045      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a29      	ldr	r2, [pc, #164]	; (80087a0 <HAL_DMA_IRQHandler+0x400>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d040      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a27      	ldr	r2, [pc, #156]	; (80087a4 <HAL_DMA_IRQHandler+0x404>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d03b      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a26      	ldr	r2, [pc, #152]	; (80087a8 <HAL_DMA_IRQHandler+0x408>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d036      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a24      	ldr	r2, [pc, #144]	; (80087ac <HAL_DMA_IRQHandler+0x40c>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d031      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a23      	ldr	r2, [pc, #140]	; (80087b0 <HAL_DMA_IRQHandler+0x410>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d02c      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a21      	ldr	r2, [pc, #132]	; (80087b4 <HAL_DMA_IRQHandler+0x414>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d027      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a20      	ldr	r2, [pc, #128]	; (80087b8 <HAL_DMA_IRQHandler+0x418>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d022      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a1e      	ldr	r2, [pc, #120]	; (80087bc <HAL_DMA_IRQHandler+0x41c>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d01d      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a1d      	ldr	r2, [pc, #116]	; (80087c0 <HAL_DMA_IRQHandler+0x420>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d018      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a1b      	ldr	r2, [pc, #108]	; (80087c4 <HAL_DMA_IRQHandler+0x424>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d013      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a1a      	ldr	r2, [pc, #104]	; (80087c8 <HAL_DMA_IRQHandler+0x428>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d00e      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a18      	ldr	r2, [pc, #96]	; (80087cc <HAL_DMA_IRQHandler+0x42c>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d009      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a17      	ldr	r2, [pc, #92]	; (80087d0 <HAL_DMA_IRQHandler+0x430>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d004      	beq.n	8008782 <HAL_DMA_IRQHandler+0x3e2>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a15      	ldr	r2, [pc, #84]	; (80087d4 <HAL_DMA_IRQHandler+0x434>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d12a      	bne.n	80087d8 <HAL_DMA_IRQHandler+0x438>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b00      	cmp	r3, #0
 800878e:	bf14      	ite	ne
 8008790:	2301      	movne	r3, #1
 8008792:	2300      	moveq	r3, #0
 8008794:	b2db      	uxtb	r3, r3
 8008796:	e023      	b.n	80087e0 <HAL_DMA_IRQHandler+0x440>
 8008798:	40020010 	.word	0x40020010
 800879c:	40020028 	.word	0x40020028
 80087a0:	40020040 	.word	0x40020040
 80087a4:	40020058 	.word	0x40020058
 80087a8:	40020070 	.word	0x40020070
 80087ac:	40020088 	.word	0x40020088
 80087b0:	400200a0 	.word	0x400200a0
 80087b4:	400200b8 	.word	0x400200b8
 80087b8:	40020410 	.word	0x40020410
 80087bc:	40020428 	.word	0x40020428
 80087c0:	40020440 	.word	0x40020440
 80087c4:	40020458 	.word	0x40020458
 80087c8:	40020470 	.word	0x40020470
 80087cc:	40020488 	.word	0x40020488
 80087d0:	400204a0 	.word	0x400204a0
 80087d4:	400204b8 	.word	0x400204b8
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2300      	movs	r3, #0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d00d      	beq.n	8008800 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087e8:	f003 031f 	and.w	r3, r3, #31
 80087ec:	2204      	movs	r2, #4
 80087ee:	409a      	lsls	r2, r3
 80087f0:	6a3b      	ldr	r3, [r7, #32]
 80087f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087f8:	f043 0204 	orr.w	r2, r3, #4
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008804:	f003 031f 	and.w	r3, r3, #31
 8008808:	2210      	movs	r2, #16
 800880a:	409a      	lsls	r2, r3
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	4013      	ands	r3, r2
 8008810:	2b00      	cmp	r3, #0
 8008812:	f000 80a6 	beq.w	8008962 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a85      	ldr	r2, [pc, #532]	; (8008a30 <HAL_DMA_IRQHandler+0x690>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d04a      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a83      	ldr	r2, [pc, #524]	; (8008a34 <HAL_DMA_IRQHandler+0x694>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d045      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a82      	ldr	r2, [pc, #520]	; (8008a38 <HAL_DMA_IRQHandler+0x698>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d040      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a80      	ldr	r2, [pc, #512]	; (8008a3c <HAL_DMA_IRQHandler+0x69c>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d03b      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a7f      	ldr	r2, [pc, #508]	; (8008a40 <HAL_DMA_IRQHandler+0x6a0>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d036      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a7d      	ldr	r2, [pc, #500]	; (8008a44 <HAL_DMA_IRQHandler+0x6a4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d031      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a7c      	ldr	r2, [pc, #496]	; (8008a48 <HAL_DMA_IRQHandler+0x6a8>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d02c      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a7a      	ldr	r2, [pc, #488]	; (8008a4c <HAL_DMA_IRQHandler+0x6ac>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d027      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a79      	ldr	r2, [pc, #484]	; (8008a50 <HAL_DMA_IRQHandler+0x6b0>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d022      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a77      	ldr	r2, [pc, #476]	; (8008a54 <HAL_DMA_IRQHandler+0x6b4>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d01d      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a76      	ldr	r2, [pc, #472]	; (8008a58 <HAL_DMA_IRQHandler+0x6b8>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d018      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a74      	ldr	r2, [pc, #464]	; (8008a5c <HAL_DMA_IRQHandler+0x6bc>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d013      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a73      	ldr	r2, [pc, #460]	; (8008a60 <HAL_DMA_IRQHandler+0x6c0>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d00e      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a71      	ldr	r2, [pc, #452]	; (8008a64 <HAL_DMA_IRQHandler+0x6c4>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d009      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a70      	ldr	r2, [pc, #448]	; (8008a68 <HAL_DMA_IRQHandler+0x6c8>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d004      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x516>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a6e      	ldr	r2, [pc, #440]	; (8008a6c <HAL_DMA_IRQHandler+0x6cc>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d10a      	bne.n	80088cc <HAL_DMA_IRQHandler+0x52c>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0308 	and.w	r3, r3, #8
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	bf14      	ite	ne
 80088c4:	2301      	movne	r3, #1
 80088c6:	2300      	moveq	r3, #0
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	e009      	b.n	80088e0 <HAL_DMA_IRQHandler+0x540>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0304 	and.w	r3, r3, #4
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	bf14      	ite	ne
 80088da:	2301      	movne	r3, #1
 80088dc:	2300      	moveq	r3, #0
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d03e      	beq.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088e8:	f003 031f 	and.w	r3, r3, #31
 80088ec:	2210      	movs	r2, #16
 80088ee:	409a      	lsls	r2, r3
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d018      	beq.n	8008934 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d108      	bne.n	8008922 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008914:	2b00      	cmp	r3, #0
 8008916:	d024      	beq.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	4798      	blx	r3
 8008920:	e01f      	b.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008926:	2b00      	cmp	r3, #0
 8008928:	d01b      	beq.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
 8008932:	e016      	b.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800893e:	2b00      	cmp	r3, #0
 8008940:	d107      	bne.n	8008952 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f022 0208 	bic.w	r2, r2, #8
 8008950:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008956:	2b00      	cmp	r3, #0
 8008958:	d003      	beq.n	8008962 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008966:	f003 031f 	and.w	r3, r3, #31
 800896a:	2220      	movs	r2, #32
 800896c:	409a      	lsls	r2, r3
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	4013      	ands	r3, r2
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 8110 	beq.w	8008b98 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a2c      	ldr	r2, [pc, #176]	; (8008a30 <HAL_DMA_IRQHandler+0x690>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d04a      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a2b      	ldr	r2, [pc, #172]	; (8008a34 <HAL_DMA_IRQHandler+0x694>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d045      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a29      	ldr	r2, [pc, #164]	; (8008a38 <HAL_DMA_IRQHandler+0x698>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d040      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a28      	ldr	r2, [pc, #160]	; (8008a3c <HAL_DMA_IRQHandler+0x69c>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d03b      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a26      	ldr	r2, [pc, #152]	; (8008a40 <HAL_DMA_IRQHandler+0x6a0>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d036      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a25      	ldr	r2, [pc, #148]	; (8008a44 <HAL_DMA_IRQHandler+0x6a4>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d031      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a23      	ldr	r2, [pc, #140]	; (8008a48 <HAL_DMA_IRQHandler+0x6a8>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d02c      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a22      	ldr	r2, [pc, #136]	; (8008a4c <HAL_DMA_IRQHandler+0x6ac>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d027      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a20      	ldr	r2, [pc, #128]	; (8008a50 <HAL_DMA_IRQHandler+0x6b0>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d022      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a1f      	ldr	r2, [pc, #124]	; (8008a54 <HAL_DMA_IRQHandler+0x6b4>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d01d      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a1d      	ldr	r2, [pc, #116]	; (8008a58 <HAL_DMA_IRQHandler+0x6b8>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d018      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a1c      	ldr	r2, [pc, #112]	; (8008a5c <HAL_DMA_IRQHandler+0x6bc>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d013      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a1a      	ldr	r2, [pc, #104]	; (8008a60 <HAL_DMA_IRQHandler+0x6c0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d00e      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a19      	ldr	r2, [pc, #100]	; (8008a64 <HAL_DMA_IRQHandler+0x6c4>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d009      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a17      	ldr	r2, [pc, #92]	; (8008a68 <HAL_DMA_IRQHandler+0x6c8>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d004      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x678>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a16      	ldr	r2, [pc, #88]	; (8008a6c <HAL_DMA_IRQHandler+0x6cc>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d12b      	bne.n	8008a70 <HAL_DMA_IRQHandler+0x6d0>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0310 	and.w	r3, r3, #16
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	bf14      	ite	ne
 8008a26:	2301      	movne	r3, #1
 8008a28:	2300      	moveq	r3, #0
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	e02a      	b.n	8008a84 <HAL_DMA_IRQHandler+0x6e4>
 8008a2e:	bf00      	nop
 8008a30:	40020010 	.word	0x40020010
 8008a34:	40020028 	.word	0x40020028
 8008a38:	40020040 	.word	0x40020040
 8008a3c:	40020058 	.word	0x40020058
 8008a40:	40020070 	.word	0x40020070
 8008a44:	40020088 	.word	0x40020088
 8008a48:	400200a0 	.word	0x400200a0
 8008a4c:	400200b8 	.word	0x400200b8
 8008a50:	40020410 	.word	0x40020410
 8008a54:	40020428 	.word	0x40020428
 8008a58:	40020440 	.word	0x40020440
 8008a5c:	40020458 	.word	0x40020458
 8008a60:	40020470 	.word	0x40020470
 8008a64:	40020488 	.word	0x40020488
 8008a68:	400204a0 	.word	0x400204a0
 8008a6c:	400204b8 	.word	0x400204b8
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	bf14      	ite	ne
 8008a7e:	2301      	movne	r3, #1
 8008a80:	2300      	moveq	r3, #0
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 8087 	beq.w	8008b98 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a8e:	f003 031f 	and.w	r3, r3, #31
 8008a92:	2220      	movs	r2, #32
 8008a94:	409a      	lsls	r2, r3
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b04      	cmp	r3, #4
 8008aa4:	d139      	bne.n	8008b1a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f022 0216 	bic.w	r2, r2, #22
 8008ab4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	695a      	ldr	r2, [r3, #20]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ac4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d103      	bne.n	8008ad6 <HAL_DMA_IRQHandler+0x736>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d007      	beq.n	8008ae6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f022 0208 	bic.w	r2, r2, #8
 8008ae4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aea:	f003 031f 	and.w	r3, r3, #31
 8008aee:	223f      	movs	r2, #63	; 0x3f
 8008af0:	409a      	lsls	r2, r3
 8008af2:	6a3b      	ldr	r3, [r7, #32]
 8008af4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 834a 	beq.w	80091a4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	4798      	blx	r3
          }
          return;
 8008b18:	e344      	b.n	80091a4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d018      	beq.n	8008b5a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d108      	bne.n	8008b48 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d02c      	beq.n	8008b98 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	4798      	blx	r3
 8008b46:	e027      	b.n	8008b98 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d023      	beq.n	8008b98 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	4798      	blx	r3
 8008b58:	e01e      	b.n	8008b98 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10f      	bne.n	8008b88 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f022 0210 	bic.w	r2, r2, #16
 8008b76:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d003      	beq.n	8008b98 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f000 8306 	beq.w	80091ae <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 8088 	beq.w	8008cc0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2204      	movs	r2, #4
 8008bb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a7a      	ldr	r2, [pc, #488]	; (8008da8 <HAL_DMA_IRQHandler+0xa08>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d04a      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a79      	ldr	r2, [pc, #484]	; (8008dac <HAL_DMA_IRQHandler+0xa0c>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d045      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a77      	ldr	r2, [pc, #476]	; (8008db0 <HAL_DMA_IRQHandler+0xa10>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d040      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a76      	ldr	r2, [pc, #472]	; (8008db4 <HAL_DMA_IRQHandler+0xa14>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d03b      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a74      	ldr	r2, [pc, #464]	; (8008db8 <HAL_DMA_IRQHandler+0xa18>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d036      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a73      	ldr	r2, [pc, #460]	; (8008dbc <HAL_DMA_IRQHandler+0xa1c>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d031      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a71      	ldr	r2, [pc, #452]	; (8008dc0 <HAL_DMA_IRQHandler+0xa20>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d02c      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a70      	ldr	r2, [pc, #448]	; (8008dc4 <HAL_DMA_IRQHandler+0xa24>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d027      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a6e      	ldr	r2, [pc, #440]	; (8008dc8 <HAL_DMA_IRQHandler+0xa28>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d022      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a6d      	ldr	r2, [pc, #436]	; (8008dcc <HAL_DMA_IRQHandler+0xa2c>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d01d      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a6b      	ldr	r2, [pc, #428]	; (8008dd0 <HAL_DMA_IRQHandler+0xa30>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d018      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a6a      	ldr	r2, [pc, #424]	; (8008dd4 <HAL_DMA_IRQHandler+0xa34>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d013      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a68      	ldr	r2, [pc, #416]	; (8008dd8 <HAL_DMA_IRQHandler+0xa38>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d00e      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a67      	ldr	r2, [pc, #412]	; (8008ddc <HAL_DMA_IRQHandler+0xa3c>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d009      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a65      	ldr	r2, [pc, #404]	; (8008de0 <HAL_DMA_IRQHandler+0xa40>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d004      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x8b8>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a64      	ldr	r2, [pc, #400]	; (8008de4 <HAL_DMA_IRQHandler+0xa44>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d108      	bne.n	8008c6a <HAL_DMA_IRQHandler+0x8ca>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	681a      	ldr	r2, [r3, #0]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f022 0201 	bic.w	r2, r2, #1
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	e007      	b.n	8008c7a <HAL_DMA_IRQHandler+0x8da>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0201 	bic.w	r2, r2, #1
 8008c78:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	60fb      	str	r3, [r7, #12]
 8008c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d307      	bcc.n	8008c96 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1f2      	bne.n	8008c7a <HAL_DMA_IRQHandler+0x8da>
 8008c94:	e000      	b.n	8008c98 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008c96:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d004      	beq.n	8008cb0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2203      	movs	r2, #3
 8008caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008cae:	e003      	b.n	8008cb8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 8272 	beq.w	80091ae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	4798      	blx	r3
 8008cd2:	e26c      	b.n	80091ae <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a43      	ldr	r2, [pc, #268]	; (8008de8 <HAL_DMA_IRQHandler+0xa48>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d022      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a42      	ldr	r2, [pc, #264]	; (8008dec <HAL_DMA_IRQHandler+0xa4c>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d01d      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a40      	ldr	r2, [pc, #256]	; (8008df0 <HAL_DMA_IRQHandler+0xa50>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d018      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a3f      	ldr	r2, [pc, #252]	; (8008df4 <HAL_DMA_IRQHandler+0xa54>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d013      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a3d      	ldr	r2, [pc, #244]	; (8008df8 <HAL_DMA_IRQHandler+0xa58>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d00e      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a3c      	ldr	r2, [pc, #240]	; (8008dfc <HAL_DMA_IRQHandler+0xa5c>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d009      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a3a      	ldr	r2, [pc, #232]	; (8008e00 <HAL_DMA_IRQHandler+0xa60>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d004      	beq.n	8008d24 <HAL_DMA_IRQHandler+0x984>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a39      	ldr	r2, [pc, #228]	; (8008e04 <HAL_DMA_IRQHandler+0xa64>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d101      	bne.n	8008d28 <HAL_DMA_IRQHandler+0x988>
 8008d24:	2301      	movs	r3, #1
 8008d26:	e000      	b.n	8008d2a <HAL_DMA_IRQHandler+0x98a>
 8008d28:	2300      	movs	r3, #0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 823f 	beq.w	80091ae <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d3c:	f003 031f 	and.w	r3, r3, #31
 8008d40:	2204      	movs	r2, #4
 8008d42:	409a      	lsls	r2, r3
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 80cd 	beq.w	8008ee8 <HAL_DMA_IRQHandler+0xb48>
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	f003 0304 	and.w	r3, r3, #4
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 80c7 	beq.w	8008ee8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d5e:	f003 031f 	and.w	r3, r3, #31
 8008d62:	2204      	movs	r2, #4
 8008d64:	409a      	lsls	r2, r3
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d049      	beq.n	8008e08 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d109      	bne.n	8008d92 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f000 8210 	beq.w	80091a8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008d90:	e20a      	b.n	80091a8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f000 8206 	beq.w	80091a8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008da4:	e200      	b.n	80091a8 <HAL_DMA_IRQHandler+0xe08>
 8008da6:	bf00      	nop
 8008da8:	40020010 	.word	0x40020010
 8008dac:	40020028 	.word	0x40020028
 8008db0:	40020040 	.word	0x40020040
 8008db4:	40020058 	.word	0x40020058
 8008db8:	40020070 	.word	0x40020070
 8008dbc:	40020088 	.word	0x40020088
 8008dc0:	400200a0 	.word	0x400200a0
 8008dc4:	400200b8 	.word	0x400200b8
 8008dc8:	40020410 	.word	0x40020410
 8008dcc:	40020428 	.word	0x40020428
 8008dd0:	40020440 	.word	0x40020440
 8008dd4:	40020458 	.word	0x40020458
 8008dd8:	40020470 	.word	0x40020470
 8008ddc:	40020488 	.word	0x40020488
 8008de0:	400204a0 	.word	0x400204a0
 8008de4:	400204b8 	.word	0x400204b8
 8008de8:	58025408 	.word	0x58025408
 8008dec:	5802541c 	.word	0x5802541c
 8008df0:	58025430 	.word	0x58025430
 8008df4:	58025444 	.word	0x58025444
 8008df8:	58025458 	.word	0x58025458
 8008dfc:	5802546c 	.word	0x5802546c
 8008e00:	58025480 	.word	0x58025480
 8008e04:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	f003 0320 	and.w	r3, r3, #32
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d160      	bne.n	8008ed4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a7f      	ldr	r2, [pc, #508]	; (8009014 <HAL_DMA_IRQHandler+0xc74>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d04a      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a7d      	ldr	r2, [pc, #500]	; (8009018 <HAL_DMA_IRQHandler+0xc78>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d045      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a7c      	ldr	r2, [pc, #496]	; (800901c <HAL_DMA_IRQHandler+0xc7c>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d040      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a7a      	ldr	r2, [pc, #488]	; (8009020 <HAL_DMA_IRQHandler+0xc80>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d03b      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a79      	ldr	r2, [pc, #484]	; (8009024 <HAL_DMA_IRQHandler+0xc84>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d036      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a77      	ldr	r2, [pc, #476]	; (8009028 <HAL_DMA_IRQHandler+0xc88>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d031      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a76      	ldr	r2, [pc, #472]	; (800902c <HAL_DMA_IRQHandler+0xc8c>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d02c      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a74      	ldr	r2, [pc, #464]	; (8009030 <HAL_DMA_IRQHandler+0xc90>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d027      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a73      	ldr	r2, [pc, #460]	; (8009034 <HAL_DMA_IRQHandler+0xc94>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d022      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a71      	ldr	r2, [pc, #452]	; (8009038 <HAL_DMA_IRQHandler+0xc98>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d01d      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a70      	ldr	r2, [pc, #448]	; (800903c <HAL_DMA_IRQHandler+0xc9c>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d018      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a6e      	ldr	r2, [pc, #440]	; (8009040 <HAL_DMA_IRQHandler+0xca0>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d013      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a6d      	ldr	r2, [pc, #436]	; (8009044 <HAL_DMA_IRQHandler+0xca4>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d00e      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a6b      	ldr	r2, [pc, #428]	; (8009048 <HAL_DMA_IRQHandler+0xca8>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d009      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a6a      	ldr	r2, [pc, #424]	; (800904c <HAL_DMA_IRQHandler+0xcac>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d004      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xb12>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a68      	ldr	r2, [pc, #416]	; (8009050 <HAL_DMA_IRQHandler+0xcb0>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d108      	bne.n	8008ec4 <HAL_DMA_IRQHandler+0xb24>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f022 0208 	bic.w	r2, r2, #8
 8008ec0:	601a      	str	r2, [r3, #0]
 8008ec2:	e007      	b.n	8008ed4 <HAL_DMA_IRQHandler+0xb34>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f022 0204 	bic.w	r2, r2, #4
 8008ed2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f000 8165 	beq.w	80091a8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008ee6:	e15f      	b.n	80091a8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008eec:	f003 031f 	and.w	r3, r3, #31
 8008ef0:	2202      	movs	r2, #2
 8008ef2:	409a      	lsls	r2, r3
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	4013      	ands	r3, r2
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80c5 	beq.w	8009088 <HAL_DMA_IRQHandler+0xce8>
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	f003 0302 	and.w	r3, r3, #2
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f000 80bf 	beq.w	8009088 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f0e:	f003 031f 	and.w	r3, r3, #31
 8008f12:	2202      	movs	r2, #2
 8008f14:	409a      	lsls	r2, r3
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d018      	beq.n	8008f56 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d109      	bne.n	8008f42 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 813a 	beq.w	80091ac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f40:	e134      	b.n	80091ac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 8130 	beq.w	80091ac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008f54:	e12a      	b.n	80091ac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	f003 0320 	and.w	r3, r3, #32
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f040 8089 	bne.w	8009074 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a2b      	ldr	r2, [pc, #172]	; (8009014 <HAL_DMA_IRQHandler+0xc74>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d04a      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a29      	ldr	r2, [pc, #164]	; (8009018 <HAL_DMA_IRQHandler+0xc78>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d045      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a28      	ldr	r2, [pc, #160]	; (800901c <HAL_DMA_IRQHandler+0xc7c>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d040      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a26      	ldr	r2, [pc, #152]	; (8009020 <HAL_DMA_IRQHandler+0xc80>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d03b      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a25      	ldr	r2, [pc, #148]	; (8009024 <HAL_DMA_IRQHandler+0xc84>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d036      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a23      	ldr	r2, [pc, #140]	; (8009028 <HAL_DMA_IRQHandler+0xc88>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d031      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a22      	ldr	r2, [pc, #136]	; (800902c <HAL_DMA_IRQHandler+0xc8c>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d02c      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a20      	ldr	r2, [pc, #128]	; (8009030 <HAL_DMA_IRQHandler+0xc90>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d027      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a1f      	ldr	r2, [pc, #124]	; (8009034 <HAL_DMA_IRQHandler+0xc94>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d022      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a1d      	ldr	r2, [pc, #116]	; (8009038 <HAL_DMA_IRQHandler+0xc98>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d01d      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a1c      	ldr	r2, [pc, #112]	; (800903c <HAL_DMA_IRQHandler+0xc9c>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d018      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a1a      	ldr	r2, [pc, #104]	; (8009040 <HAL_DMA_IRQHandler+0xca0>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d013      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a19      	ldr	r2, [pc, #100]	; (8009044 <HAL_DMA_IRQHandler+0xca4>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d00e      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a17      	ldr	r2, [pc, #92]	; (8009048 <HAL_DMA_IRQHandler+0xca8>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d009      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a16      	ldr	r2, [pc, #88]	; (800904c <HAL_DMA_IRQHandler+0xcac>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d004      	beq.n	8009002 <HAL_DMA_IRQHandler+0xc62>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a14      	ldr	r2, [pc, #80]	; (8009050 <HAL_DMA_IRQHandler+0xcb0>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d128      	bne.n	8009054 <HAL_DMA_IRQHandler+0xcb4>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f022 0214 	bic.w	r2, r2, #20
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	e027      	b.n	8009064 <HAL_DMA_IRQHandler+0xcc4>
 8009014:	40020010 	.word	0x40020010
 8009018:	40020028 	.word	0x40020028
 800901c:	40020040 	.word	0x40020040
 8009020:	40020058 	.word	0x40020058
 8009024:	40020070 	.word	0x40020070
 8009028:	40020088 	.word	0x40020088
 800902c:	400200a0 	.word	0x400200a0
 8009030:	400200b8 	.word	0x400200b8
 8009034:	40020410 	.word	0x40020410
 8009038:	40020428 	.word	0x40020428
 800903c:	40020440 	.word	0x40020440
 8009040:	40020458 	.word	0x40020458
 8009044:	40020470 	.word	0x40020470
 8009048:	40020488 	.word	0x40020488
 800904c:	400204a0 	.word	0x400204a0
 8009050:	400204b8 	.word	0x400204b8
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 020a 	bic.w	r2, r2, #10
 8009062:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009078:	2b00      	cmp	r3, #0
 800907a:	f000 8097 	beq.w	80091ac <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009086:	e091      	b.n	80091ac <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800908c:	f003 031f 	and.w	r3, r3, #31
 8009090:	2208      	movs	r2, #8
 8009092:	409a      	lsls	r2, r3
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	4013      	ands	r3, r2
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 8088 	beq.w	80091ae <HAL_DMA_IRQHandler+0xe0e>
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	f003 0308 	and.w	r3, r3, #8
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f000 8082 	beq.w	80091ae <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a41      	ldr	r2, [pc, #260]	; (80091b4 <HAL_DMA_IRQHandler+0xe14>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d04a      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a3f      	ldr	r2, [pc, #252]	; (80091b8 <HAL_DMA_IRQHandler+0xe18>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d045      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a3e      	ldr	r2, [pc, #248]	; (80091bc <HAL_DMA_IRQHandler+0xe1c>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d040      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a3c      	ldr	r2, [pc, #240]	; (80091c0 <HAL_DMA_IRQHandler+0xe20>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d03b      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a3b      	ldr	r2, [pc, #236]	; (80091c4 <HAL_DMA_IRQHandler+0xe24>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d036      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4a39      	ldr	r2, [pc, #228]	; (80091c8 <HAL_DMA_IRQHandler+0xe28>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d031      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4a38      	ldr	r2, [pc, #224]	; (80091cc <HAL_DMA_IRQHandler+0xe2c>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d02c      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4a36      	ldr	r2, [pc, #216]	; (80091d0 <HAL_DMA_IRQHandler+0xe30>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d027      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4a35      	ldr	r2, [pc, #212]	; (80091d4 <HAL_DMA_IRQHandler+0xe34>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d022      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a33      	ldr	r2, [pc, #204]	; (80091d8 <HAL_DMA_IRQHandler+0xe38>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d01d      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a32      	ldr	r2, [pc, #200]	; (80091dc <HAL_DMA_IRQHandler+0xe3c>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d018      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a30      	ldr	r2, [pc, #192]	; (80091e0 <HAL_DMA_IRQHandler+0xe40>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d013      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a2f      	ldr	r2, [pc, #188]	; (80091e4 <HAL_DMA_IRQHandler+0xe44>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d00e      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a2d      	ldr	r2, [pc, #180]	; (80091e8 <HAL_DMA_IRQHandler+0xe48>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d009      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a2c      	ldr	r2, [pc, #176]	; (80091ec <HAL_DMA_IRQHandler+0xe4c>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d004      	beq.n	800914a <HAL_DMA_IRQHandler+0xdaa>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a2a      	ldr	r2, [pc, #168]	; (80091f0 <HAL_DMA_IRQHandler+0xe50>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d108      	bne.n	800915c <HAL_DMA_IRQHandler+0xdbc>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f022 021c 	bic.w	r2, r2, #28
 8009158:	601a      	str	r2, [r3, #0]
 800915a:	e007      	b.n	800916c <HAL_DMA_IRQHandler+0xdcc>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f022 020e 	bic.w	r2, r2, #14
 800916a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009170:	f003 031f 	and.w	r3, r3, #31
 8009174:	2201      	movs	r2, #1
 8009176:	409a      	lsls	r2, r3
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2201      	movs	r2, #1
 8009186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009196:	2b00      	cmp	r3, #0
 8009198:	d009      	beq.n	80091ae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	4798      	blx	r3
 80091a2:	e004      	b.n	80091ae <HAL_DMA_IRQHandler+0xe0e>
          return;
 80091a4:	bf00      	nop
 80091a6:	e002      	b.n	80091ae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091a8:	bf00      	nop
 80091aa:	e000      	b.n	80091ae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091ac:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80091ae:	3728      	adds	r7, #40	; 0x28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	40020010 	.word	0x40020010
 80091b8:	40020028 	.word	0x40020028
 80091bc:	40020040 	.word	0x40020040
 80091c0:	40020058 	.word	0x40020058
 80091c4:	40020070 	.word	0x40020070
 80091c8:	40020088 	.word	0x40020088
 80091cc:	400200a0 	.word	0x400200a0
 80091d0:	400200b8 	.word	0x400200b8
 80091d4:	40020410 	.word	0x40020410
 80091d8:	40020428 	.word	0x40020428
 80091dc:	40020440 	.word	0x40020440
 80091e0:	40020458 	.word	0x40020458
 80091e4:	40020470 	.word	0x40020470
 80091e8:	40020488 	.word	0x40020488
 80091ec:	400204a0 	.word	0x400204a0
 80091f0:	400204b8 	.word	0x400204b8

080091f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b087      	sub	sp, #28
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009206:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800920c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a7f      	ldr	r2, [pc, #508]	; (8009410 <DMA_SetConfig+0x21c>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d072      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a7d      	ldr	r2, [pc, #500]	; (8009414 <DMA_SetConfig+0x220>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d06d      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a7c      	ldr	r2, [pc, #496]	; (8009418 <DMA_SetConfig+0x224>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d068      	beq.n	80092fe <DMA_SetConfig+0x10a>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a7a      	ldr	r2, [pc, #488]	; (800941c <DMA_SetConfig+0x228>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d063      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a79      	ldr	r2, [pc, #484]	; (8009420 <DMA_SetConfig+0x22c>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d05e      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a77      	ldr	r2, [pc, #476]	; (8009424 <DMA_SetConfig+0x230>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d059      	beq.n	80092fe <DMA_SetConfig+0x10a>
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a76      	ldr	r2, [pc, #472]	; (8009428 <DMA_SetConfig+0x234>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d054      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a74      	ldr	r2, [pc, #464]	; (800942c <DMA_SetConfig+0x238>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d04f      	beq.n	80092fe <DMA_SetConfig+0x10a>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a73      	ldr	r2, [pc, #460]	; (8009430 <DMA_SetConfig+0x23c>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d04a      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a71      	ldr	r2, [pc, #452]	; (8009434 <DMA_SetConfig+0x240>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d045      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a70      	ldr	r2, [pc, #448]	; (8009438 <DMA_SetConfig+0x244>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d040      	beq.n	80092fe <DMA_SetConfig+0x10a>
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a6e      	ldr	r2, [pc, #440]	; (800943c <DMA_SetConfig+0x248>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d03b      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a6d      	ldr	r2, [pc, #436]	; (8009440 <DMA_SetConfig+0x24c>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d036      	beq.n	80092fe <DMA_SetConfig+0x10a>
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a6b      	ldr	r2, [pc, #428]	; (8009444 <DMA_SetConfig+0x250>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d031      	beq.n	80092fe <DMA_SetConfig+0x10a>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a6a      	ldr	r2, [pc, #424]	; (8009448 <DMA_SetConfig+0x254>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d02c      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a68      	ldr	r2, [pc, #416]	; (800944c <DMA_SetConfig+0x258>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d027      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a67      	ldr	r2, [pc, #412]	; (8009450 <DMA_SetConfig+0x25c>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d022      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a65      	ldr	r2, [pc, #404]	; (8009454 <DMA_SetConfig+0x260>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d01d      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a64      	ldr	r2, [pc, #400]	; (8009458 <DMA_SetConfig+0x264>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d018      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a62      	ldr	r2, [pc, #392]	; (800945c <DMA_SetConfig+0x268>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d013      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a61      	ldr	r2, [pc, #388]	; (8009460 <DMA_SetConfig+0x26c>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d00e      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a5f      	ldr	r2, [pc, #380]	; (8009464 <DMA_SetConfig+0x270>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d009      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a5e      	ldr	r2, [pc, #376]	; (8009468 <DMA_SetConfig+0x274>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d004      	beq.n	80092fe <DMA_SetConfig+0x10a>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a5c      	ldr	r2, [pc, #368]	; (800946c <DMA_SetConfig+0x278>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d101      	bne.n	8009302 <DMA_SetConfig+0x10e>
 80092fe:	2301      	movs	r3, #1
 8009300:	e000      	b.n	8009304 <DMA_SetConfig+0x110>
 8009302:	2300      	movs	r3, #0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d00d      	beq.n	8009324 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800930c:	68fa      	ldr	r2, [r7, #12]
 800930e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009310:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009316:	2b00      	cmp	r3, #0
 8009318:	d004      	beq.n	8009324 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800931e:	68fa      	ldr	r2, [r7, #12]
 8009320:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009322:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a39      	ldr	r2, [pc, #228]	; (8009410 <DMA_SetConfig+0x21c>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d04a      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a38      	ldr	r2, [pc, #224]	; (8009414 <DMA_SetConfig+0x220>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d045      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a36      	ldr	r2, [pc, #216]	; (8009418 <DMA_SetConfig+0x224>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d040      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a35      	ldr	r2, [pc, #212]	; (800941c <DMA_SetConfig+0x228>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d03b      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a33      	ldr	r2, [pc, #204]	; (8009420 <DMA_SetConfig+0x22c>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d036      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a32      	ldr	r2, [pc, #200]	; (8009424 <DMA_SetConfig+0x230>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d031      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a30      	ldr	r2, [pc, #192]	; (8009428 <DMA_SetConfig+0x234>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d02c      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a2f      	ldr	r2, [pc, #188]	; (800942c <DMA_SetConfig+0x238>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d027      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a2d      	ldr	r2, [pc, #180]	; (8009430 <DMA_SetConfig+0x23c>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d022      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a2c      	ldr	r2, [pc, #176]	; (8009434 <DMA_SetConfig+0x240>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d01d      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a2a      	ldr	r2, [pc, #168]	; (8009438 <DMA_SetConfig+0x244>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d018      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a29      	ldr	r2, [pc, #164]	; (800943c <DMA_SetConfig+0x248>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d013      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a27      	ldr	r2, [pc, #156]	; (8009440 <DMA_SetConfig+0x24c>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d00e      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a26      	ldr	r2, [pc, #152]	; (8009444 <DMA_SetConfig+0x250>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d009      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a24      	ldr	r2, [pc, #144]	; (8009448 <DMA_SetConfig+0x254>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d004      	beq.n	80093c4 <DMA_SetConfig+0x1d0>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a23      	ldr	r2, [pc, #140]	; (800944c <DMA_SetConfig+0x258>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d101      	bne.n	80093c8 <DMA_SetConfig+0x1d4>
 80093c4:	2301      	movs	r3, #1
 80093c6:	e000      	b.n	80093ca <DMA_SetConfig+0x1d6>
 80093c8:	2300      	movs	r3, #0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d059      	beq.n	8009482 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093d2:	f003 031f 	and.w	r3, r3, #31
 80093d6:	223f      	movs	r2, #63	; 0x3f
 80093d8:	409a      	lsls	r2, r3
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80093ec:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	683a      	ldr	r2, [r7, #0]
 80093f4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	2b40      	cmp	r3, #64	; 0x40
 80093fc:	d138      	bne.n	8009470 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800940e:	e086      	b.n	800951e <DMA_SetConfig+0x32a>
 8009410:	40020010 	.word	0x40020010
 8009414:	40020028 	.word	0x40020028
 8009418:	40020040 	.word	0x40020040
 800941c:	40020058 	.word	0x40020058
 8009420:	40020070 	.word	0x40020070
 8009424:	40020088 	.word	0x40020088
 8009428:	400200a0 	.word	0x400200a0
 800942c:	400200b8 	.word	0x400200b8
 8009430:	40020410 	.word	0x40020410
 8009434:	40020428 	.word	0x40020428
 8009438:	40020440 	.word	0x40020440
 800943c:	40020458 	.word	0x40020458
 8009440:	40020470 	.word	0x40020470
 8009444:	40020488 	.word	0x40020488
 8009448:	400204a0 	.word	0x400204a0
 800944c:	400204b8 	.word	0x400204b8
 8009450:	58025408 	.word	0x58025408
 8009454:	5802541c 	.word	0x5802541c
 8009458:	58025430 	.word	0x58025430
 800945c:	58025444 	.word	0x58025444
 8009460:	58025458 	.word	0x58025458
 8009464:	5802546c 	.word	0x5802546c
 8009468:	58025480 	.word	0x58025480
 800946c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	68ba      	ldr	r2, [r7, #8]
 8009476:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	60da      	str	r2, [r3, #12]
}
 8009480:	e04d      	b.n	800951e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a29      	ldr	r2, [pc, #164]	; (800952c <DMA_SetConfig+0x338>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d022      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a27      	ldr	r2, [pc, #156]	; (8009530 <DMA_SetConfig+0x33c>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d01d      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a26      	ldr	r2, [pc, #152]	; (8009534 <DMA_SetConfig+0x340>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d018      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a24      	ldr	r2, [pc, #144]	; (8009538 <DMA_SetConfig+0x344>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d013      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a23      	ldr	r2, [pc, #140]	; (800953c <DMA_SetConfig+0x348>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d00e      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a21      	ldr	r2, [pc, #132]	; (8009540 <DMA_SetConfig+0x34c>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d009      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a20      	ldr	r2, [pc, #128]	; (8009544 <DMA_SetConfig+0x350>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d004      	beq.n	80094d2 <DMA_SetConfig+0x2de>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a1e      	ldr	r2, [pc, #120]	; (8009548 <DMA_SetConfig+0x354>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d101      	bne.n	80094d6 <DMA_SetConfig+0x2e2>
 80094d2:	2301      	movs	r3, #1
 80094d4:	e000      	b.n	80094d8 <DMA_SetConfig+0x2e4>
 80094d6:	2300      	movs	r3, #0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d020      	beq.n	800951e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094e0:	f003 031f 	and.w	r3, r3, #31
 80094e4:	2201      	movs	r2, #1
 80094e6:	409a      	lsls	r2, r3
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	683a      	ldr	r2, [r7, #0]
 80094f2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	2b40      	cmp	r3, #64	; 0x40
 80094fa:	d108      	bne.n	800950e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	60da      	str	r2, [r3, #12]
}
 800950c:	e007      	b.n	800951e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	60da      	str	r2, [r3, #12]
}
 800951e:	bf00      	nop
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	58025408 	.word	0x58025408
 8009530:	5802541c 	.word	0x5802541c
 8009534:	58025430 	.word	0x58025430
 8009538:	58025444 	.word	0x58025444
 800953c:	58025458 	.word	0x58025458
 8009540:	5802546c 	.word	0x5802546c
 8009544:	58025480 	.word	0x58025480
 8009548:	58025494 	.word	0x58025494

0800954c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a42      	ldr	r2, [pc, #264]	; (8009664 <DMA_CalcBaseAndBitshift+0x118>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d04a      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a41      	ldr	r2, [pc, #260]	; (8009668 <DMA_CalcBaseAndBitshift+0x11c>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d045      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a3f      	ldr	r2, [pc, #252]	; (800966c <DMA_CalcBaseAndBitshift+0x120>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d040      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a3e      	ldr	r2, [pc, #248]	; (8009670 <DMA_CalcBaseAndBitshift+0x124>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d03b      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a3c      	ldr	r2, [pc, #240]	; (8009674 <DMA_CalcBaseAndBitshift+0x128>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d036      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a3b      	ldr	r2, [pc, #236]	; (8009678 <DMA_CalcBaseAndBitshift+0x12c>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d031      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a39      	ldr	r2, [pc, #228]	; (800967c <DMA_CalcBaseAndBitshift+0x130>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d02c      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a38      	ldr	r2, [pc, #224]	; (8009680 <DMA_CalcBaseAndBitshift+0x134>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d027      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a36      	ldr	r2, [pc, #216]	; (8009684 <DMA_CalcBaseAndBitshift+0x138>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d022      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a35      	ldr	r2, [pc, #212]	; (8009688 <DMA_CalcBaseAndBitshift+0x13c>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d01d      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a33      	ldr	r2, [pc, #204]	; (800968c <DMA_CalcBaseAndBitshift+0x140>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d018      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a32      	ldr	r2, [pc, #200]	; (8009690 <DMA_CalcBaseAndBitshift+0x144>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d013      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a30      	ldr	r2, [pc, #192]	; (8009694 <DMA_CalcBaseAndBitshift+0x148>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d00e      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a2f      	ldr	r2, [pc, #188]	; (8009698 <DMA_CalcBaseAndBitshift+0x14c>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d009      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a2d      	ldr	r2, [pc, #180]	; (800969c <DMA_CalcBaseAndBitshift+0x150>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d004      	beq.n	80095f4 <DMA_CalcBaseAndBitshift+0xa8>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a2c      	ldr	r2, [pc, #176]	; (80096a0 <DMA_CalcBaseAndBitshift+0x154>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d101      	bne.n	80095f8 <DMA_CalcBaseAndBitshift+0xac>
 80095f4:	2301      	movs	r3, #1
 80095f6:	e000      	b.n	80095fa <DMA_CalcBaseAndBitshift+0xae>
 80095f8:	2300      	movs	r3, #0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d024      	beq.n	8009648 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	b2db      	uxtb	r3, r3
 8009604:	3b10      	subs	r3, #16
 8009606:	4a27      	ldr	r2, [pc, #156]	; (80096a4 <DMA_CalcBaseAndBitshift+0x158>)
 8009608:	fba2 2303 	umull	r2, r3, r2, r3
 800960c:	091b      	lsrs	r3, r3, #4
 800960e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f003 0307 	and.w	r3, r3, #7
 8009616:	4a24      	ldr	r2, [pc, #144]	; (80096a8 <DMA_CalcBaseAndBitshift+0x15c>)
 8009618:	5cd3      	ldrb	r3, [r2, r3]
 800961a:	461a      	mov	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2b03      	cmp	r3, #3
 8009624:	d908      	bls.n	8009638 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	461a      	mov	r2, r3
 800962c:	4b1f      	ldr	r3, [pc, #124]	; (80096ac <DMA_CalcBaseAndBitshift+0x160>)
 800962e:	4013      	ands	r3, r2
 8009630:	1d1a      	adds	r2, r3, #4
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	659a      	str	r2, [r3, #88]	; 0x58
 8009636:	e00d      	b.n	8009654 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	461a      	mov	r2, r3
 800963e:	4b1b      	ldr	r3, [pc, #108]	; (80096ac <DMA_CalcBaseAndBitshift+0x160>)
 8009640:	4013      	ands	r3, r2
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	6593      	str	r3, [r2, #88]	; 0x58
 8009646:	e005      	b.n	8009654 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009658:	4618      	mov	r0, r3
 800965a:	3714      	adds	r7, #20
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr
 8009664:	40020010 	.word	0x40020010
 8009668:	40020028 	.word	0x40020028
 800966c:	40020040 	.word	0x40020040
 8009670:	40020058 	.word	0x40020058
 8009674:	40020070 	.word	0x40020070
 8009678:	40020088 	.word	0x40020088
 800967c:	400200a0 	.word	0x400200a0
 8009680:	400200b8 	.word	0x400200b8
 8009684:	40020410 	.word	0x40020410
 8009688:	40020428 	.word	0x40020428
 800968c:	40020440 	.word	0x40020440
 8009690:	40020458 	.word	0x40020458
 8009694:	40020470 	.word	0x40020470
 8009698:	40020488 	.word	0x40020488
 800969c:	400204a0 	.word	0x400204a0
 80096a0:	400204b8 	.word	0x400204b8
 80096a4:	aaaaaaab 	.word	0xaaaaaaab
 80096a8:	080140b4 	.word	0x080140b4
 80096ac:	fffffc00 	.word	0xfffffc00

080096b0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096b8:	2300      	movs	r3, #0
 80096ba:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d120      	bne.n	8009706 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096c8:	2b03      	cmp	r3, #3
 80096ca:	d858      	bhi.n	800977e <DMA_CheckFifoParam+0xce>
 80096cc:	a201      	add	r2, pc, #4	; (adr r2, 80096d4 <DMA_CheckFifoParam+0x24>)
 80096ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d2:	bf00      	nop
 80096d4:	080096e5 	.word	0x080096e5
 80096d8:	080096f7 	.word	0x080096f7
 80096dc:	080096e5 	.word	0x080096e5
 80096e0:	0800977f 	.word	0x0800977f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d048      	beq.n	8009782 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80096f4:	e045      	b.n	8009782 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80096fe:	d142      	bne.n	8009786 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009700:	2301      	movs	r3, #1
 8009702:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009704:	e03f      	b.n	8009786 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	699b      	ldr	r3, [r3, #24]
 800970a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800970e:	d123      	bne.n	8009758 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009714:	2b03      	cmp	r3, #3
 8009716:	d838      	bhi.n	800978a <DMA_CheckFifoParam+0xda>
 8009718:	a201      	add	r2, pc, #4	; (adr r2, 8009720 <DMA_CheckFifoParam+0x70>)
 800971a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800971e:	bf00      	nop
 8009720:	08009731 	.word	0x08009731
 8009724:	08009737 	.word	0x08009737
 8009728:	08009731 	.word	0x08009731
 800972c:	08009749 	.word	0x08009749
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	73fb      	strb	r3, [r7, #15]
        break;
 8009734:	e030      	b.n	8009798 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800973a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800973e:	2b00      	cmp	r3, #0
 8009740:	d025      	beq.n	800978e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009746:	e022      	b.n	800978e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800974c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009750:	d11f      	bne.n	8009792 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009752:	2301      	movs	r3, #1
 8009754:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009756:	e01c      	b.n	8009792 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800975c:	2b02      	cmp	r3, #2
 800975e:	d902      	bls.n	8009766 <DMA_CheckFifoParam+0xb6>
 8009760:	2b03      	cmp	r3, #3
 8009762:	d003      	beq.n	800976c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009764:	e018      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	73fb      	strb	r3, [r7, #15]
        break;
 800976a:	e015      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009770:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00e      	beq.n	8009796 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009778:	2301      	movs	r3, #1
 800977a:	73fb      	strb	r3, [r7, #15]
    break;
 800977c:	e00b      	b.n	8009796 <DMA_CheckFifoParam+0xe6>
        break;
 800977e:	bf00      	nop
 8009780:	e00a      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        break;
 8009782:	bf00      	nop
 8009784:	e008      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        break;
 8009786:	bf00      	nop
 8009788:	e006      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        break;
 800978a:	bf00      	nop
 800978c:	e004      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        break;
 800978e:	bf00      	nop
 8009790:	e002      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
        break;
 8009792:	bf00      	nop
 8009794:	e000      	b.n	8009798 <DMA_CheckFifoParam+0xe8>
    break;
 8009796:	bf00      	nop
    }
  }

  return status;
 8009798:	7bfb      	ldrb	r3, [r7, #15]
}
 800979a:	4618      	mov	r0, r3
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop

080097a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a38      	ldr	r2, [pc, #224]	; (800989c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d022      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a36      	ldr	r2, [pc, #216]	; (80098a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d01d      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a35      	ldr	r2, [pc, #212]	; (80098a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d018      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a33      	ldr	r2, [pc, #204]	; (80098a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d013      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a32      	ldr	r2, [pc, #200]	; (80098ac <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d00e      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a30      	ldr	r2, [pc, #192]	; (80098b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d009      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a2f      	ldr	r2, [pc, #188]	; (80098b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d004      	beq.n	8009806 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a2d      	ldr	r2, [pc, #180]	; (80098b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d101      	bne.n	800980a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009806:	2301      	movs	r3, #1
 8009808:	e000      	b.n	800980c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800980a:	2300      	movs	r3, #0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d01a      	beq.n	8009846 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	b2db      	uxtb	r3, r3
 8009816:	3b08      	subs	r3, #8
 8009818:	4a28      	ldr	r2, [pc, #160]	; (80098bc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800981a:	fba2 2303 	umull	r2, r3, r2, r3
 800981e:	091b      	lsrs	r3, r3, #4
 8009820:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009822:	68fa      	ldr	r2, [r7, #12]
 8009824:	4b26      	ldr	r3, [pc, #152]	; (80098c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009826:	4413      	add	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	461a      	mov	r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a24      	ldr	r2, [pc, #144]	; (80098c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009834:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f003 031f 	and.w	r3, r3, #31
 800983c:	2201      	movs	r2, #1
 800983e:	409a      	lsls	r2, r3
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009844:	e024      	b.n	8009890 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	b2db      	uxtb	r3, r3
 800984c:	3b10      	subs	r3, #16
 800984e:	4a1e      	ldr	r2, [pc, #120]	; (80098c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009850:	fba2 2303 	umull	r2, r3, r2, r3
 8009854:	091b      	lsrs	r3, r3, #4
 8009856:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	4a1c      	ldr	r2, [pc, #112]	; (80098cc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d806      	bhi.n	800986e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	4a1b      	ldr	r2, [pc, #108]	; (80098d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d902      	bls.n	800986e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	3308      	adds	r3, #8
 800986c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	4b18      	ldr	r3, [pc, #96]	; (80098d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	461a      	mov	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a16      	ldr	r2, [pc, #88]	; (80098d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009880:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f003 031f 	and.w	r3, r3, #31
 8009888:	2201      	movs	r2, #1
 800988a:	409a      	lsls	r2, r3
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009890:	bf00      	nop
 8009892:	3714      	adds	r7, #20
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	58025408 	.word	0x58025408
 80098a0:	5802541c 	.word	0x5802541c
 80098a4:	58025430 	.word	0x58025430
 80098a8:	58025444 	.word	0x58025444
 80098ac:	58025458 	.word	0x58025458
 80098b0:	5802546c 	.word	0x5802546c
 80098b4:	58025480 	.word	0x58025480
 80098b8:	58025494 	.word	0x58025494
 80098bc:	cccccccd 	.word	0xcccccccd
 80098c0:	16009600 	.word	0x16009600
 80098c4:	58025880 	.word	0x58025880
 80098c8:	aaaaaaab 	.word	0xaaaaaaab
 80098cc:	400204b8 	.word	0x400204b8
 80098d0:	4002040f 	.word	0x4002040f
 80098d4:	10008200 	.word	0x10008200
 80098d8:	40020880 	.word	0x40020880

080098dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80098dc:	b480      	push	{r7}
 80098de:	b085      	sub	sp, #20
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d04a      	beq.n	8009988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2b08      	cmp	r3, #8
 80098f6:	d847      	bhi.n	8009988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a25      	ldr	r2, [pc, #148]	; (8009994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d022      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a24      	ldr	r2, [pc, #144]	; (8009998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d01d      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a22      	ldr	r2, [pc, #136]	; (800999c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d018      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a21      	ldr	r2, [pc, #132]	; (80099a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d013      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a1f      	ldr	r2, [pc, #124]	; (80099a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d00e      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a1e      	ldr	r2, [pc, #120]	; (80099a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d009      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a1c      	ldr	r2, [pc, #112]	; (80099ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d004      	beq.n	8009948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a1b      	ldr	r2, [pc, #108]	; (80099b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d101      	bne.n	800994c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009948:	2301      	movs	r3, #1
 800994a:	e000      	b.n	800994e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800994c:	2300      	movs	r3, #0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00a      	beq.n	8009968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009952:	68fa      	ldr	r2, [r7, #12]
 8009954:	4b17      	ldr	r3, [pc, #92]	; (80099b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009956:	4413      	add	r3, r2
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	461a      	mov	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a15      	ldr	r2, [pc, #84]	; (80099b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009964:	671a      	str	r2, [r3, #112]	; 0x70
 8009966:	e009      	b.n	800997c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009968:	68fa      	ldr	r2, [r7, #12]
 800996a:	4b14      	ldr	r3, [pc, #80]	; (80099bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800996c:	4413      	add	r3, r2
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	461a      	mov	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a11      	ldr	r2, [pc, #68]	; (80099c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800997a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3b01      	subs	r3, #1
 8009980:	2201      	movs	r2, #1
 8009982:	409a      	lsls	r2, r3
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8009988:	bf00      	nop
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr
 8009994:	58025408 	.word	0x58025408
 8009998:	5802541c 	.word	0x5802541c
 800999c:	58025430 	.word	0x58025430
 80099a0:	58025444 	.word	0x58025444
 80099a4:	58025458 	.word	0x58025458
 80099a8:	5802546c 	.word	0x5802546c
 80099ac:	58025480 	.word	0x58025480
 80099b0:	58025494 	.word	0x58025494
 80099b4:	1600963f 	.word	0x1600963f
 80099b8:	58025940 	.word	0x58025940
 80099bc:	1000823f 	.word	0x1000823f
 80099c0:	40020940 	.word	0x40020940

080099c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b089      	sub	sp, #36	; 0x24
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80099ce:	2300      	movs	r3, #0
 80099d0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80099d2:	4b89      	ldr	r3, [pc, #548]	; (8009bf8 <HAL_GPIO_Init+0x234>)
 80099d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80099d6:	e194      	b.n	8009d02 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	2101      	movs	r1, #1
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	fa01 f303 	lsl.w	r3, r1, r3
 80099e4:	4013      	ands	r3, r2
 80099e6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f000 8186 	beq.w	8009cfc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	f003 0303 	and.w	r3, r3, #3
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d005      	beq.n	8009a08 <HAL_GPIO_Init+0x44>
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	f003 0303 	and.w	r3, r3, #3
 8009a04:	2b02      	cmp	r3, #2
 8009a06:	d130      	bne.n	8009a6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	2203      	movs	r2, #3
 8009a14:	fa02 f303 	lsl.w	r3, r2, r3
 8009a18:	43db      	mvns	r3, r3
 8009a1a:	69ba      	ldr	r2, [r7, #24]
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	68da      	ldr	r2, [r3, #12]
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	005b      	lsls	r3, r3, #1
 8009a28:	fa02 f303 	lsl.w	r3, r2, r3
 8009a2c:	69ba      	ldr	r2, [r7, #24]
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	69ba      	ldr	r2, [r7, #24]
 8009a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009a3e:	2201      	movs	r2, #1
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	fa02 f303 	lsl.w	r3, r2, r3
 8009a46:	43db      	mvns	r3, r3
 8009a48:	69ba      	ldr	r2, [r7, #24]
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	685b      	ldr	r3, [r3, #4]
 8009a52:	091b      	lsrs	r3, r3, #4
 8009a54:	f003 0201 	and.w	r2, r3, #1
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5e:	69ba      	ldr	r2, [r7, #24]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	69ba      	ldr	r2, [r7, #24]
 8009a68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	f003 0303 	and.w	r3, r3, #3
 8009a72:	2b03      	cmp	r3, #3
 8009a74:	d017      	beq.n	8009aa6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	68db      	ldr	r3, [r3, #12]
 8009a7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	005b      	lsls	r3, r3, #1
 8009a80:	2203      	movs	r2, #3
 8009a82:	fa02 f303 	lsl.w	r3, r2, r3
 8009a86:	43db      	mvns	r3, r3
 8009a88:	69ba      	ldr	r2, [r7, #24]
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	005b      	lsls	r3, r3, #1
 8009a96:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9a:	69ba      	ldr	r2, [r7, #24]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	69ba      	ldr	r2, [r7, #24]
 8009aa4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	f003 0303 	and.w	r3, r3, #3
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d123      	bne.n	8009afa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009ab2:	69fb      	ldr	r3, [r7, #28]
 8009ab4:	08da      	lsrs	r2, r3, #3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	3208      	adds	r2, #8
 8009aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	f003 0307 	and.w	r3, r3, #7
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	220f      	movs	r2, #15
 8009aca:	fa02 f303 	lsl.w	r3, r2, r3
 8009ace:	43db      	mvns	r3, r3
 8009ad0:	69ba      	ldr	r2, [r7, #24]
 8009ad2:	4013      	ands	r3, r2
 8009ad4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	691a      	ldr	r2, [r3, #16]
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	f003 0307 	and.w	r3, r3, #7
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ae6:	69ba      	ldr	r2, [r7, #24]
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009aec:	69fb      	ldr	r3, [r7, #28]
 8009aee:	08da      	lsrs	r2, r3, #3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	3208      	adds	r2, #8
 8009af4:	69b9      	ldr	r1, [r7, #24]
 8009af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	005b      	lsls	r3, r3, #1
 8009b04:	2203      	movs	r2, #3
 8009b06:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0a:	43db      	mvns	r3, r3
 8009b0c:	69ba      	ldr	r2, [r7, #24]
 8009b0e:	4013      	ands	r3, r2
 8009b10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	f003 0203 	and.w	r2, r3, #3
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	005b      	lsls	r3, r3, #1
 8009b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b22:	69ba      	ldr	r2, [r7, #24]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	69ba      	ldr	r2, [r7, #24]
 8009b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 80e0 	beq.w	8009cfc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b3c:	4b2f      	ldr	r3, [pc, #188]	; (8009bfc <HAL_GPIO_Init+0x238>)
 8009b3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009b42:	4a2e      	ldr	r2, [pc, #184]	; (8009bfc <HAL_GPIO_Init+0x238>)
 8009b44:	f043 0302 	orr.w	r3, r3, #2
 8009b48:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009b4c:	4b2b      	ldr	r3, [pc, #172]	; (8009bfc <HAL_GPIO_Init+0x238>)
 8009b4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009b52:	f003 0302 	and.w	r3, r3, #2
 8009b56:	60fb      	str	r3, [r7, #12]
 8009b58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009b5a:	4a29      	ldr	r2, [pc, #164]	; (8009c00 <HAL_GPIO_Init+0x23c>)
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	089b      	lsrs	r3, r3, #2
 8009b60:	3302      	adds	r3, #2
 8009b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	f003 0303 	and.w	r3, r3, #3
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	220f      	movs	r2, #15
 8009b72:	fa02 f303 	lsl.w	r3, r2, r3
 8009b76:	43db      	mvns	r3, r3
 8009b78:	69ba      	ldr	r2, [r7, #24]
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	4a20      	ldr	r2, [pc, #128]	; (8009c04 <HAL_GPIO_Init+0x240>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d052      	beq.n	8009c2c <HAL_GPIO_Init+0x268>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4a1f      	ldr	r2, [pc, #124]	; (8009c08 <HAL_GPIO_Init+0x244>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d031      	beq.n	8009bf2 <HAL_GPIO_Init+0x22e>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	4a1e      	ldr	r2, [pc, #120]	; (8009c0c <HAL_GPIO_Init+0x248>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d02b      	beq.n	8009bee <HAL_GPIO_Init+0x22a>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	4a1d      	ldr	r2, [pc, #116]	; (8009c10 <HAL_GPIO_Init+0x24c>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d025      	beq.n	8009bea <HAL_GPIO_Init+0x226>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	4a1c      	ldr	r2, [pc, #112]	; (8009c14 <HAL_GPIO_Init+0x250>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d01f      	beq.n	8009be6 <HAL_GPIO_Init+0x222>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a1b      	ldr	r2, [pc, #108]	; (8009c18 <HAL_GPIO_Init+0x254>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d019      	beq.n	8009be2 <HAL_GPIO_Init+0x21e>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a1a      	ldr	r2, [pc, #104]	; (8009c1c <HAL_GPIO_Init+0x258>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d013      	beq.n	8009bde <HAL_GPIO_Init+0x21a>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a19      	ldr	r2, [pc, #100]	; (8009c20 <HAL_GPIO_Init+0x25c>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d00d      	beq.n	8009bda <HAL_GPIO_Init+0x216>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a18      	ldr	r2, [pc, #96]	; (8009c24 <HAL_GPIO_Init+0x260>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d007      	beq.n	8009bd6 <HAL_GPIO_Init+0x212>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a17      	ldr	r2, [pc, #92]	; (8009c28 <HAL_GPIO_Init+0x264>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d101      	bne.n	8009bd2 <HAL_GPIO_Init+0x20e>
 8009bce:	2309      	movs	r3, #9
 8009bd0:	e02d      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bd2:	230a      	movs	r3, #10
 8009bd4:	e02b      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bd6:	2308      	movs	r3, #8
 8009bd8:	e029      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bda:	2307      	movs	r3, #7
 8009bdc:	e027      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bde:	2306      	movs	r3, #6
 8009be0:	e025      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009be2:	2305      	movs	r3, #5
 8009be4:	e023      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009be6:	2304      	movs	r3, #4
 8009be8:	e021      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bea:	2303      	movs	r3, #3
 8009bec:	e01f      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bee:	2302      	movs	r3, #2
 8009bf0:	e01d      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e01b      	b.n	8009c2e <HAL_GPIO_Init+0x26a>
 8009bf6:	bf00      	nop
 8009bf8:	58000080 	.word	0x58000080
 8009bfc:	58024400 	.word	0x58024400
 8009c00:	58000400 	.word	0x58000400
 8009c04:	58020000 	.word	0x58020000
 8009c08:	58020400 	.word	0x58020400
 8009c0c:	58020800 	.word	0x58020800
 8009c10:	58020c00 	.word	0x58020c00
 8009c14:	58021000 	.word	0x58021000
 8009c18:	58021400 	.word	0x58021400
 8009c1c:	58021800 	.word	0x58021800
 8009c20:	58021c00 	.word	0x58021c00
 8009c24:	58022000 	.word	0x58022000
 8009c28:	58022400 	.word	0x58022400
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	69fa      	ldr	r2, [r7, #28]
 8009c30:	f002 0203 	and.w	r2, r2, #3
 8009c34:	0092      	lsls	r2, r2, #2
 8009c36:	4093      	lsls	r3, r2
 8009c38:	69ba      	ldr	r2, [r7, #24]
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009c3e:	4938      	ldr	r1, [pc, #224]	; (8009d20 <HAL_GPIO_Init+0x35c>)
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	089b      	lsrs	r3, r3, #2
 8009c44:	3302      	adds	r3, #2
 8009c46:	69ba      	ldr	r2, [r7, #24]
 8009c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	43db      	mvns	r3, r3
 8009c58:	69ba      	ldr	r2, [r7, #24]
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d003      	beq.n	8009c72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8009c6a:	69ba      	ldr	r2, [r7, #24]
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009c72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009c7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	43db      	mvns	r3, r3
 8009c86:	69ba      	ldr	r2, [r7, #24]
 8009c88:	4013      	ands	r3, r2
 8009c8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d003      	beq.n	8009ca0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009c98:	69ba      	ldr	r2, [r7, #24]
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009ca0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009ca4:	69bb      	ldr	r3, [r7, #24]
 8009ca6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	43db      	mvns	r3, r3
 8009cb2:	69ba      	ldr	r2, [r7, #24]
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009cc4:	69ba      	ldr	r2, [r7, #24]
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	69ba      	ldr	r2, [r7, #24]
 8009cd0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	43db      	mvns	r3, r3
 8009cdc:	69ba      	ldr	r2, [r7, #24]
 8009cde:	4013      	ands	r3, r2
 8009ce0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8009cee:	69ba      	ldr	r2, [r7, #24]
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	69ba      	ldr	r2, [r7, #24]
 8009cfa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	3301      	adds	r3, #1
 8009d00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	fa22 f303 	lsr.w	r3, r2, r3
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	f47f ae63 	bne.w	80099d8 <HAL_GPIO_Init+0x14>
  }
}
 8009d12:	bf00      	nop
 8009d14:	bf00      	nop
 8009d16:	3724      	adds	r7, #36	; 0x24
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	58000400 	.word	0x58000400

08009d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	807b      	strh	r3, [r7, #2]
 8009d30:	4613      	mov	r3, r2
 8009d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009d34:	787b      	ldrb	r3, [r7, #1]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d003      	beq.n	8009d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009d3a:	887a      	ldrh	r2, [r7, #2]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009d40:	e003      	b.n	8009d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009d42:	887b      	ldrh	r3, [r7, #2]
 8009d44:	041a      	lsls	r2, r3, #16
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	619a      	str	r2, [r3, #24]
}
 8009d4a:	bf00      	nop
 8009d4c:	370c      	adds	r7, #12
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr

08009d56 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8009d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009d64:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009d68:	88fb      	ldrh	r3, [r7, #6]
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d008      	beq.n	8009d82 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009d70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009d74:	88fb      	ldrh	r3, [r7, #6]
 8009d76:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009d7a:	88fb      	ldrh	r3, [r7, #6]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7fa fcdb 	bl	8004738 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
	...

08009d8c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009d94:	4b19      	ldr	r3, [pc, #100]	; (8009dfc <HAL_PWREx_ConfigSupply+0x70>)
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	f003 0304 	and.w	r3, r3, #4
 8009d9c:	2b04      	cmp	r3, #4
 8009d9e:	d00a      	beq.n	8009db6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009da0:	4b16      	ldr	r3, [pc, #88]	; (8009dfc <HAL_PWREx_ConfigSupply+0x70>)
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	f003 0307 	and.w	r3, r3, #7
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d001      	beq.n	8009db2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e01f      	b.n	8009df2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009db2:	2300      	movs	r3, #0
 8009db4:	e01d      	b.n	8009df2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009db6:	4b11      	ldr	r3, [pc, #68]	; (8009dfc <HAL_PWREx_ConfigSupply+0x70>)
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	f023 0207 	bic.w	r2, r3, #7
 8009dbe:	490f      	ldr	r1, [pc, #60]	; (8009dfc <HAL_PWREx_ConfigSupply+0x70>)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009dc6:	f7fc fc6b 	bl	80066a0 <HAL_GetTick>
 8009dca:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009dcc:	e009      	b.n	8009de2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009dce:	f7fc fc67 	bl	80066a0 <HAL_GetTick>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ddc:	d901      	bls.n	8009de2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	e007      	b.n	8009df2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009de2:	4b06      	ldr	r3, [pc, #24]	; (8009dfc <HAL_PWREx_ConfigSupply+0x70>)
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dee:	d1ee      	bne.n	8009dce <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	58024800 	.word	0x58024800

08009e00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b08c      	sub	sp, #48	; 0x30
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d102      	bne.n	8009e14 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	f000 bc1d 	b.w	800a64e <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f003 0301 	and.w	r3, r3, #1
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 8087 	beq.w	8009f30 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e22:	4b99      	ldr	r3, [pc, #612]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009e2c:	4b96      	ldr	r3, [pc, #600]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e30:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e34:	2b10      	cmp	r3, #16
 8009e36:	d007      	beq.n	8009e48 <HAL_RCC_OscConfig+0x48>
 8009e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e3a:	2b18      	cmp	r3, #24
 8009e3c:	d110      	bne.n	8009e60 <HAL_RCC_OscConfig+0x60>
 8009e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e40:	f003 0303 	and.w	r3, r3, #3
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	d10b      	bne.n	8009e60 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e48:	4b8f      	ldr	r3, [pc, #572]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d06c      	beq.n	8009f2e <HAL_RCC_OscConfig+0x12e>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d168      	bne.n	8009f2e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e3f6      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e68:	d106      	bne.n	8009e78 <HAL_RCC_OscConfig+0x78>
 8009e6a:	4b87      	ldr	r3, [pc, #540]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a86      	ldr	r2, [pc, #536]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e74:	6013      	str	r3, [r2, #0]
 8009e76:	e02e      	b.n	8009ed6 <HAL_RCC_OscConfig+0xd6>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10c      	bne.n	8009e9a <HAL_RCC_OscConfig+0x9a>
 8009e80:	4b81      	ldr	r3, [pc, #516]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a80      	ldr	r2, [pc, #512]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e8a:	6013      	str	r3, [r2, #0]
 8009e8c:	4b7e      	ldr	r3, [pc, #504]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a7d      	ldr	r2, [pc, #500]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e96:	6013      	str	r3, [r2, #0]
 8009e98:	e01d      	b.n	8009ed6 <HAL_RCC_OscConfig+0xd6>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ea2:	d10c      	bne.n	8009ebe <HAL_RCC_OscConfig+0xbe>
 8009ea4:	4b78      	ldr	r3, [pc, #480]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a77      	ldr	r2, [pc, #476]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009eaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009eae:	6013      	str	r3, [r2, #0]
 8009eb0:	4b75      	ldr	r3, [pc, #468]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a74      	ldr	r2, [pc, #464]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009eba:	6013      	str	r3, [r2, #0]
 8009ebc:	e00b      	b.n	8009ed6 <HAL_RCC_OscConfig+0xd6>
 8009ebe:	4b72      	ldr	r3, [pc, #456]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a71      	ldr	r2, [pc, #452]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ec8:	6013      	str	r3, [r2, #0]
 8009eca:	4b6f      	ldr	r3, [pc, #444]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a6e      	ldr	r2, [pc, #440]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ed0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ed4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d013      	beq.n	8009f06 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ede:	f7fc fbdf 	bl	80066a0 <HAL_GetTick>
 8009ee2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009ee4:	e008      	b.n	8009ef8 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ee6:	f7fc fbdb 	bl	80066a0 <HAL_GetTick>
 8009eea:	4602      	mov	r2, r0
 8009eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eee:	1ad3      	subs	r3, r2, r3
 8009ef0:	2b64      	cmp	r3, #100	; 0x64
 8009ef2:	d901      	bls.n	8009ef8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8009ef4:	2303      	movs	r3, #3
 8009ef6:	e3aa      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009ef8:	4b63      	ldr	r3, [pc, #396]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d0f0      	beq.n	8009ee6 <HAL_RCC_OscConfig+0xe6>
 8009f04:	e014      	b.n	8009f30 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f06:	f7fc fbcb 	bl	80066a0 <HAL_GetTick>
 8009f0a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f0c:	e008      	b.n	8009f20 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009f0e:	f7fc fbc7 	bl	80066a0 <HAL_GetTick>
 8009f12:	4602      	mov	r2, r0
 8009f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	2b64      	cmp	r3, #100	; 0x64
 8009f1a:	d901      	bls.n	8009f20 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8009f1c:	2303      	movs	r3, #3
 8009f1e:	e396      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f20:	4b59      	ldr	r3, [pc, #356]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d1f0      	bne.n	8009f0e <HAL_RCC_OscConfig+0x10e>
 8009f2c:	e000      	b.n	8009f30 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f2e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 0302 	and.w	r3, r3, #2
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	f000 80cb 	beq.w	800a0d4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f3e:	4b52      	ldr	r3, [pc, #328]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f46:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009f48:	4b4f      	ldr	r3, [pc, #316]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f4c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009f4e:	6a3b      	ldr	r3, [r7, #32]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d007      	beq.n	8009f64 <HAL_RCC_OscConfig+0x164>
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	2b18      	cmp	r3, #24
 8009f58:	d156      	bne.n	800a008 <HAL_RCC_OscConfig+0x208>
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	f003 0303 	and.w	r3, r3, #3
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d151      	bne.n	800a008 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f64:	4b48      	ldr	r3, [pc, #288]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f003 0304 	and.w	r3, r3, #4
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d005      	beq.n	8009f7c <HAL_RCC_OscConfig+0x17c>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	68db      	ldr	r3, [r3, #12]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	e368      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009f7c:	4b42      	ldr	r3, [pc, #264]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f023 0219 	bic.w	r2, r3, #25
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	493f      	ldr	r1, [pc, #252]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f8e:	f7fc fb87 	bl	80066a0 <HAL_GetTick>
 8009f92:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009f94:	e008      	b.n	8009fa8 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f96:	f7fc fb83 	bl	80066a0 <HAL_GetTick>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9e:	1ad3      	subs	r3, r2, r3
 8009fa0:	2b02      	cmp	r3, #2
 8009fa2:	d901      	bls.n	8009fa8 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	e352      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009fa8:	4b37      	ldr	r3, [pc, #220]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f003 0304 	and.w	r3, r3, #4
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d0f0      	beq.n	8009f96 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fb4:	f7fc fba4 	bl	8006700 <HAL_GetREVID>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	f241 0203 	movw	r2, #4099	; 0x1003
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d817      	bhi.n	8009ff2 <HAL_RCC_OscConfig+0x1f2>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	691b      	ldr	r3, [r3, #16]
 8009fc6:	2b40      	cmp	r3, #64	; 0x40
 8009fc8:	d108      	bne.n	8009fdc <HAL_RCC_OscConfig+0x1dc>
 8009fca:	4b2f      	ldr	r3, [pc, #188]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009fd2:	4a2d      	ldr	r2, [pc, #180]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fd8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fda:	e07b      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fdc:	4b2a      	ldr	r3, [pc, #168]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	031b      	lsls	r3, r3, #12
 8009fea:	4927      	ldr	r1, [pc, #156]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009fec:	4313      	orrs	r3, r2
 8009fee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ff0:	e070      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ff2:	4b25      	ldr	r3, [pc, #148]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	061b      	lsls	r3, r3, #24
 800a000:	4921      	ldr	r1, [pc, #132]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a002:	4313      	orrs	r3, r2
 800a004:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a006:	e065      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d048      	beq.n	800a0a2 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a010:	4b1d      	ldr	r3, [pc, #116]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f023 0219 	bic.w	r2, r3, #25
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	491a      	ldr	r1, [pc, #104]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a01e:	4313      	orrs	r3, r2
 800a020:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a022:	f7fc fb3d 	bl	80066a0 <HAL_GetTick>
 800a026:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a028:	e008      	b.n	800a03c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a02a:	f7fc fb39 	bl	80066a0 <HAL_GetTick>
 800a02e:	4602      	mov	r2, r0
 800a030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	2b02      	cmp	r3, #2
 800a036:	d901      	bls.n	800a03c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800a038:	2303      	movs	r3, #3
 800a03a:	e308      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a03c:	4b12      	ldr	r3, [pc, #72]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f003 0304 	and.w	r3, r3, #4
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0f0      	beq.n	800a02a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a048:	f7fc fb5a 	bl	8006700 <HAL_GetREVID>
 800a04c:	4603      	mov	r3, r0
 800a04e:	f241 0203 	movw	r2, #4099	; 0x1003
 800a052:	4293      	cmp	r3, r2
 800a054:	d81a      	bhi.n	800a08c <HAL_RCC_OscConfig+0x28c>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	2b40      	cmp	r3, #64	; 0x40
 800a05c:	d108      	bne.n	800a070 <HAL_RCC_OscConfig+0x270>
 800a05e:	4b0a      	ldr	r3, [pc, #40]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a066:	4a08      	ldr	r2, [pc, #32]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a06c:	6053      	str	r3, [r2, #4]
 800a06e:	e031      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
 800a070:	4b05      	ldr	r3, [pc, #20]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	691b      	ldr	r3, [r3, #16]
 800a07c:	031b      	lsls	r3, r3, #12
 800a07e:	4902      	ldr	r1, [pc, #8]	; (800a088 <HAL_RCC_OscConfig+0x288>)
 800a080:	4313      	orrs	r3, r2
 800a082:	604b      	str	r3, [r1, #4]
 800a084:	e026      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
 800a086:	bf00      	nop
 800a088:	58024400 	.word	0x58024400
 800a08c:	4b9a      	ldr	r3, [pc, #616]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	691b      	ldr	r3, [r3, #16]
 800a098:	061b      	lsls	r3, r3, #24
 800a09a:	4997      	ldr	r1, [pc, #604]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a09c:	4313      	orrs	r3, r2
 800a09e:	604b      	str	r3, [r1, #4]
 800a0a0:	e018      	b.n	800a0d4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a0a2:	4b95      	ldr	r3, [pc, #596]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a94      	ldr	r2, [pc, #592]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a0a8:	f023 0301 	bic.w	r3, r3, #1
 800a0ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ae:	f7fc faf7 	bl	80066a0 <HAL_GetTick>
 800a0b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0b4:	e008      	b.n	800a0c8 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a0b6:	f7fc faf3 	bl	80066a0 <HAL_GetTick>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0be:	1ad3      	subs	r3, r2, r3
 800a0c0:	2b02      	cmp	r3, #2
 800a0c2:	d901      	bls.n	800a0c8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	e2c2      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0c8:	4b8b      	ldr	r3, [pc, #556]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f003 0304 	and.w	r3, r3, #4
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1f0      	bne.n	800a0b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f003 0310 	and.w	r3, r3, #16
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f000 80a9 	beq.w	800a234 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0e2:	4b85      	ldr	r3, [pc, #532]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a0e4:	691b      	ldr	r3, [r3, #16]
 800a0e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a0ea:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a0ec:	4b82      	ldr	r3, [pc, #520]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a0ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	2b08      	cmp	r3, #8
 800a0f6:	d007      	beq.n	800a108 <HAL_RCC_OscConfig+0x308>
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	2b18      	cmp	r3, #24
 800a0fc:	d13a      	bne.n	800a174 <HAL_RCC_OscConfig+0x374>
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f003 0303 	and.w	r3, r3, #3
 800a104:	2b01      	cmp	r3, #1
 800a106:	d135      	bne.n	800a174 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a108:	4b7b      	ldr	r3, [pc, #492]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a110:	2b00      	cmp	r3, #0
 800a112:	d005      	beq.n	800a120 <HAL_RCC_OscConfig+0x320>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	69db      	ldr	r3, [r3, #28]
 800a118:	2b80      	cmp	r3, #128	; 0x80
 800a11a:	d001      	beq.n	800a120 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	e296      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a120:	f7fc faee 	bl	8006700 <HAL_GetREVID>
 800a124:	4603      	mov	r3, r0
 800a126:	f241 0203 	movw	r2, #4099	; 0x1003
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d817      	bhi.n	800a15e <HAL_RCC_OscConfig+0x35e>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a1b      	ldr	r3, [r3, #32]
 800a132:	2b20      	cmp	r3, #32
 800a134:	d108      	bne.n	800a148 <HAL_RCC_OscConfig+0x348>
 800a136:	4b70      	ldr	r3, [pc, #448]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a13e:	4a6e      	ldr	r2, [pc, #440]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a140:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a144:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a146:	e075      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a148:	4b6b      	ldr	r3, [pc, #428]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a1b      	ldr	r3, [r3, #32]
 800a154:	069b      	lsls	r3, r3, #26
 800a156:	4968      	ldr	r1, [pc, #416]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a158:	4313      	orrs	r3, r2
 800a15a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a15c:	e06a      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a15e:	4b66      	ldr	r3, [pc, #408]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a1b      	ldr	r3, [r3, #32]
 800a16a:	061b      	lsls	r3, r3, #24
 800a16c:	4962      	ldr	r1, [pc, #392]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a16e:	4313      	orrs	r3, r2
 800a170:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a172:	e05f      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	69db      	ldr	r3, [r3, #28]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d042      	beq.n	800a202 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a17c:	4b5e      	ldr	r3, [pc, #376]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a5d      	ldr	r2, [pc, #372]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a182:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a188:	f7fc fa8a 	bl	80066a0 <HAL_GetTick>
 800a18c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a18e:	e008      	b.n	800a1a2 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a190:	f7fc fa86 	bl	80066a0 <HAL_GetTick>
 800a194:	4602      	mov	r2, r0
 800a196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a198:	1ad3      	subs	r3, r2, r3
 800a19a:	2b02      	cmp	r3, #2
 800a19c:	d901      	bls.n	800a1a2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	e255      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a1a2:	4b55      	ldr	r3, [pc, #340]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d0f0      	beq.n	800a190 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a1ae:	f7fc faa7 	bl	8006700 <HAL_GetREVID>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	f241 0203 	movw	r2, #4099	; 0x1003
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d817      	bhi.n	800a1ec <HAL_RCC_OscConfig+0x3ec>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a1b      	ldr	r3, [r3, #32]
 800a1c0:	2b20      	cmp	r3, #32
 800a1c2:	d108      	bne.n	800a1d6 <HAL_RCC_OscConfig+0x3d6>
 800a1c4:	4b4c      	ldr	r3, [pc, #304]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a1cc:	4a4a      	ldr	r2, [pc, #296]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1d2:	6053      	str	r3, [r2, #4]
 800a1d4:	e02e      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
 800a1d6:	4b48      	ldr	r3, [pc, #288]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	069b      	lsls	r3, r3, #26
 800a1e4:	4944      	ldr	r1, [pc, #272]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	604b      	str	r3, [r1, #4]
 800a1ea:	e023      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
 800a1ec:	4b42      	ldr	r3, [pc, #264]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6a1b      	ldr	r3, [r3, #32]
 800a1f8:	061b      	lsls	r3, r3, #24
 800a1fa:	493f      	ldr	r1, [pc, #252]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	60cb      	str	r3, [r1, #12]
 800a200:	e018      	b.n	800a234 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a202:	4b3d      	ldr	r3, [pc, #244]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a3c      	ldr	r2, [pc, #240]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a208:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a20c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a20e:	f7fc fa47 	bl	80066a0 <HAL_GetTick>
 800a212:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a214:	e008      	b.n	800a228 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a216:	f7fc fa43 	bl	80066a0 <HAL_GetTick>
 800a21a:	4602      	mov	r2, r0
 800a21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b02      	cmp	r3, #2
 800a222:	d901      	bls.n	800a228 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a224:	2303      	movs	r3, #3
 800a226:	e212      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a228:	4b33      	ldr	r3, [pc, #204]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a230:	2b00      	cmp	r3, #0
 800a232:	d1f0      	bne.n	800a216 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 0308 	and.w	r3, r3, #8
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d036      	beq.n	800a2ae <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	695b      	ldr	r3, [r3, #20]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d019      	beq.n	800a27c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a248:	4b2b      	ldr	r3, [pc, #172]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a24a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a24c:	4a2a      	ldr	r2, [pc, #168]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a24e:	f043 0301 	orr.w	r3, r3, #1
 800a252:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a254:	f7fc fa24 	bl	80066a0 <HAL_GetTick>
 800a258:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a25a:	e008      	b.n	800a26e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a25c:	f7fc fa20 	bl	80066a0 <HAL_GetTick>
 800a260:	4602      	mov	r2, r0
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	1ad3      	subs	r3, r2, r3
 800a266:	2b02      	cmp	r3, #2
 800a268:	d901      	bls.n	800a26e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a26a:	2303      	movs	r3, #3
 800a26c:	e1ef      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a26e:	4b22      	ldr	r3, [pc, #136]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a272:	f003 0302 	and.w	r3, r3, #2
 800a276:	2b00      	cmp	r3, #0
 800a278:	d0f0      	beq.n	800a25c <HAL_RCC_OscConfig+0x45c>
 800a27a:	e018      	b.n	800a2ae <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a27c:	4b1e      	ldr	r3, [pc, #120]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a27e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a280:	4a1d      	ldr	r2, [pc, #116]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a282:	f023 0301 	bic.w	r3, r3, #1
 800a286:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a288:	f7fc fa0a 	bl	80066a0 <HAL_GetTick>
 800a28c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a28e:	e008      	b.n	800a2a2 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a290:	f7fc fa06 	bl	80066a0 <HAL_GetTick>
 800a294:	4602      	mov	r2, r0
 800a296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a298:	1ad3      	subs	r3, r2, r3
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d901      	bls.n	800a2a2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a29e:	2303      	movs	r3, #3
 800a2a0:	e1d5      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a2a2:	4b15      	ldr	r3, [pc, #84]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a2a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2a6:	f003 0302 	and.w	r3, r3, #2
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d1f0      	bne.n	800a290 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f003 0320 	and.w	r3, r3, #32
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d039      	beq.n	800a32e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	699b      	ldr	r3, [r3, #24]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d01c      	beq.n	800a2fc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a2c2:	4b0d      	ldr	r3, [pc, #52]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a0c      	ldr	r2, [pc, #48]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a2c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2cc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a2ce:	f7fc f9e7 	bl	80066a0 <HAL_GetTick>
 800a2d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2d4:	e008      	b.n	800a2e8 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a2d6:	f7fc f9e3 	bl	80066a0 <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d901      	bls.n	800a2e8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e1b2      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2e8:	4b03      	ldr	r3, [pc, #12]	; (800a2f8 <HAL_RCC_OscConfig+0x4f8>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d0f0      	beq.n	800a2d6 <HAL_RCC_OscConfig+0x4d6>
 800a2f4:	e01b      	b.n	800a32e <HAL_RCC_OscConfig+0x52e>
 800a2f6:	bf00      	nop
 800a2f8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a2fc:	4b9b      	ldr	r3, [pc, #620]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a9a      	ldr	r2, [pc, #616]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a306:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a308:	f7fc f9ca 	bl	80066a0 <HAL_GetTick>
 800a30c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a30e:	e008      	b.n	800a322 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a310:	f7fc f9c6 	bl	80066a0 <HAL_GetTick>
 800a314:	4602      	mov	r2, r0
 800a316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a318:	1ad3      	subs	r3, r2, r3
 800a31a:	2b02      	cmp	r3, #2
 800a31c:	d901      	bls.n	800a322 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a31e:	2303      	movs	r3, #3
 800a320:	e195      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a322:	4b92      	ldr	r3, [pc, #584]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1f0      	bne.n	800a310 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f003 0304 	and.w	r3, r3, #4
 800a336:	2b00      	cmp	r3, #0
 800a338:	f000 8081 	beq.w	800a43e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a33c:	4b8c      	ldr	r3, [pc, #560]	; (800a570 <HAL_RCC_OscConfig+0x770>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a8b      	ldr	r2, [pc, #556]	; (800a570 <HAL_RCC_OscConfig+0x770>)
 800a342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a346:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a348:	f7fc f9aa 	bl	80066a0 <HAL_GetTick>
 800a34c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a34e:	e008      	b.n	800a362 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a350:	f7fc f9a6 	bl	80066a0 <HAL_GetTick>
 800a354:	4602      	mov	r2, r0
 800a356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	2b64      	cmp	r3, #100	; 0x64
 800a35c:	d901      	bls.n	800a362 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a35e:	2303      	movs	r3, #3
 800a360:	e175      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a362:	4b83      	ldr	r3, [pc, #524]	; (800a570 <HAL_RCC_OscConfig+0x770>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d0f0      	beq.n	800a350 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d106      	bne.n	800a384 <HAL_RCC_OscConfig+0x584>
 800a376:	4b7d      	ldr	r3, [pc, #500]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a37a:	4a7c      	ldr	r2, [pc, #496]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a37c:	f043 0301 	orr.w	r3, r3, #1
 800a380:	6713      	str	r3, [r2, #112]	; 0x70
 800a382:	e02d      	b.n	800a3e0 <HAL_RCC_OscConfig+0x5e0>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d10c      	bne.n	800a3a6 <HAL_RCC_OscConfig+0x5a6>
 800a38c:	4b77      	ldr	r3, [pc, #476]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a38e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a390:	4a76      	ldr	r2, [pc, #472]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a392:	f023 0301 	bic.w	r3, r3, #1
 800a396:	6713      	str	r3, [r2, #112]	; 0x70
 800a398:	4b74      	ldr	r3, [pc, #464]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a39a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a39c:	4a73      	ldr	r2, [pc, #460]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a39e:	f023 0304 	bic.w	r3, r3, #4
 800a3a2:	6713      	str	r3, [r2, #112]	; 0x70
 800a3a4:	e01c      	b.n	800a3e0 <HAL_RCC_OscConfig+0x5e0>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	2b05      	cmp	r3, #5
 800a3ac:	d10c      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x5c8>
 800a3ae:	4b6f      	ldr	r3, [pc, #444]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3b2:	4a6e      	ldr	r2, [pc, #440]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3b4:	f043 0304 	orr.w	r3, r3, #4
 800a3b8:	6713      	str	r3, [r2, #112]	; 0x70
 800a3ba:	4b6c      	ldr	r3, [pc, #432]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3be:	4a6b      	ldr	r2, [pc, #428]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3c0:	f043 0301 	orr.w	r3, r3, #1
 800a3c4:	6713      	str	r3, [r2, #112]	; 0x70
 800a3c6:	e00b      	b.n	800a3e0 <HAL_RCC_OscConfig+0x5e0>
 800a3c8:	4b68      	ldr	r3, [pc, #416]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3cc:	4a67      	ldr	r2, [pc, #412]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3ce:	f023 0301 	bic.w	r3, r3, #1
 800a3d2:	6713      	str	r3, [r2, #112]	; 0x70
 800a3d4:	4b65      	ldr	r3, [pc, #404]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3d8:	4a64      	ldr	r2, [pc, #400]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a3da:	f023 0304 	bic.w	r3, r3, #4
 800a3de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	689b      	ldr	r3, [r3, #8]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d015      	beq.n	800a414 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3e8:	f7fc f95a 	bl	80066a0 <HAL_GetTick>
 800a3ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a3ee:	e00a      	b.n	800a406 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3f0:	f7fc f956 	bl	80066a0 <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d901      	bls.n	800a406 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a402:	2303      	movs	r3, #3
 800a404:	e123      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a406:	4b59      	ldr	r3, [pc, #356]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a40a:	f003 0302 	and.w	r3, r3, #2
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d0ee      	beq.n	800a3f0 <HAL_RCC_OscConfig+0x5f0>
 800a412:	e014      	b.n	800a43e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a414:	f7fc f944 	bl	80066a0 <HAL_GetTick>
 800a418:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a41a:	e00a      	b.n	800a432 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a41c:	f7fc f940 	bl	80066a0 <HAL_GetTick>
 800a420:	4602      	mov	r2, r0
 800a422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	f241 3288 	movw	r2, #5000	; 0x1388
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d901      	bls.n	800a432 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e10d      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a432:	4b4e      	ldr	r3, [pc, #312]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a436:	f003 0302 	and.w	r3, r3, #2
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1ee      	bne.n	800a41c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a442:	2b00      	cmp	r3, #0
 800a444:	f000 8102 	beq.w	800a64c <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a448:	4b48      	ldr	r3, [pc, #288]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a450:	2b18      	cmp	r3, #24
 800a452:	f000 80bd 	beq.w	800a5d0 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45a:	2b02      	cmp	r3, #2
 800a45c:	f040 809e 	bne.w	800a59c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a460:	4b42      	ldr	r3, [pc, #264]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a41      	ldr	r2, [pc, #260]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a46a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a46c:	f7fc f918 	bl	80066a0 <HAL_GetTick>
 800a470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a472:	e008      	b.n	800a486 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a474:	f7fc f914 	bl	80066a0 <HAL_GetTick>
 800a478:	4602      	mov	r2, r0
 800a47a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47c:	1ad3      	subs	r3, r2, r3
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d901      	bls.n	800a486 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a482:	2303      	movs	r3, #3
 800a484:	e0e3      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a486:	4b39      	ldr	r3, [pc, #228]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d1f0      	bne.n	800a474 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a492:	4b36      	ldr	r3, [pc, #216]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a496:	4b37      	ldr	r3, [pc, #220]	; (800a574 <HAL_RCC_OscConfig+0x774>)
 800a498:	4013      	ands	r3, r2
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4a2:	0112      	lsls	r2, r2, #4
 800a4a4:	430a      	orrs	r2, r1
 800a4a6:	4931      	ldr	r1, [pc, #196]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	628b      	str	r3, [r1, #40]	; 0x28
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ba:	3b01      	subs	r3, #1
 800a4bc:	025b      	lsls	r3, r3, #9
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	041b      	lsls	r3, r3, #16
 800a4ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a4ce:	431a      	orrs	r2, r3
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d4:	3b01      	subs	r3, #1
 800a4d6:	061b      	lsls	r3, r3, #24
 800a4d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a4dc:	4923      	ldr	r1, [pc, #140]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800a4e2:	4b22      	ldr	r3, [pc, #136]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e6:	4a21      	ldr	r2, [pc, #132]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4e8:	f023 0301 	bic.w	r3, r3, #1
 800a4ec:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a4ee:	4b1f      	ldr	r3, [pc, #124]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4f2:	4b21      	ldr	r3, [pc, #132]	; (800a578 <HAL_RCC_OscConfig+0x778>)
 800a4f4:	4013      	ands	r3, r2
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a4fa:	00d2      	lsls	r2, r2, #3
 800a4fc:	491b      	ldr	r1, [pc, #108]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a4fe:	4313      	orrs	r3, r2
 800a500:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a502:	4b1a      	ldr	r3, [pc, #104]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a506:	f023 020c 	bic.w	r2, r3, #12
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50e:	4917      	ldr	r1, [pc, #92]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a510:	4313      	orrs	r3, r2
 800a512:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a514:	4b15      	ldr	r3, [pc, #84]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a518:	f023 0202 	bic.w	r2, r3, #2
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a520:	4912      	ldr	r1, [pc, #72]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a522:	4313      	orrs	r3, r2
 800a524:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a526:	4b11      	ldr	r3, [pc, #68]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a52a:	4a10      	ldr	r2, [pc, #64]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a52c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a530:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a532:	4b0e      	ldr	r3, [pc, #56]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a536:	4a0d      	ldr	r2, [pc, #52]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a53c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a53e:	4b0b      	ldr	r3, [pc, #44]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a542:	4a0a      	ldr	r2, [pc, #40]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a548:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800a54a:	4b08      	ldr	r3, [pc, #32]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a54e:	4a07      	ldr	r2, [pc, #28]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a550:	f043 0301 	orr.w	r3, r3, #1
 800a554:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a556:	4b05      	ldr	r3, [pc, #20]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a04      	ldr	r2, [pc, #16]	; (800a56c <HAL_RCC_OscConfig+0x76c>)
 800a55c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a560:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a562:	f7fc f89d 	bl	80066a0 <HAL_GetTick>
 800a566:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a568:	e011      	b.n	800a58e <HAL_RCC_OscConfig+0x78e>
 800a56a:	bf00      	nop
 800a56c:	58024400 	.word	0x58024400
 800a570:	58024800 	.word	0x58024800
 800a574:	fffffc0c 	.word	0xfffffc0c
 800a578:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a57c:	f7fc f890 	bl	80066a0 <HAL_GetTick>
 800a580:	4602      	mov	r2, r0
 800a582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a584:	1ad3      	subs	r3, r2, r3
 800a586:	2b02      	cmp	r3, #2
 800a588:	d901      	bls.n	800a58e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a58a:	2303      	movs	r3, #3
 800a58c:	e05f      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a58e:	4b32      	ldr	r3, [pc, #200]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a596:	2b00      	cmp	r3, #0
 800a598:	d0f0      	beq.n	800a57c <HAL_RCC_OscConfig+0x77c>
 800a59a:	e057      	b.n	800a64c <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a59c:	4b2e      	ldr	r3, [pc, #184]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a2d      	ldr	r2, [pc, #180]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a5a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5a8:	f7fc f87a 	bl	80066a0 <HAL_GetTick>
 800a5ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5ae:	e008      	b.n	800a5c2 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a5b0:	f7fc f876 	bl	80066a0 <HAL_GetTick>
 800a5b4:	4602      	mov	r2, r0
 800a5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b8:	1ad3      	subs	r3, r2, r3
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	d901      	bls.n	800a5c2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a5be:	2303      	movs	r3, #3
 800a5c0:	e045      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5c2:	4b25      	ldr	r3, [pc, #148]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1f0      	bne.n	800a5b0 <HAL_RCC_OscConfig+0x7b0>
 800a5ce:	e03d      	b.n	800a64c <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a5d0:	4b21      	ldr	r3, [pc, #132]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a5d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a5d6:	4b20      	ldr	r3, [pc, #128]	; (800a658 <HAL_RCC_OscConfig+0x858>)
 800a5d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5da:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d031      	beq.n	800a648 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	f003 0203 	and.w	r2, r3, #3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d12a      	bne.n	800a648 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	091b      	lsrs	r3, r3, #4
 800a5f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d122      	bne.n	800a648 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a60c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a60e:	429a      	cmp	r2, r3
 800a610:	d11a      	bne.n	800a648 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	0a5b      	lsrs	r3, r3, #9
 800a616:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a61e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a620:	429a      	cmp	r2, r3
 800a622:	d111      	bne.n	800a648 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	0c1b      	lsrs	r3, r3, #16
 800a628:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a630:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a632:	429a      	cmp	r2, r3
 800a634:	d108      	bne.n	800a648 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	0e1b      	lsrs	r3, r3, #24
 800a63a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a642:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a644:	429a      	cmp	r2, r3
 800a646:	d001      	beq.n	800a64c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	e000      	b.n	800a64e <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3730      	adds	r7, #48	; 0x30
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	58024400 	.word	0x58024400

0800a65c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b086      	sub	sp, #24
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d101      	bne.n	800a670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	e19c      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a670:	4b8a      	ldr	r3, [pc, #552]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f003 030f 	and.w	r3, r3, #15
 800a678:	683a      	ldr	r2, [r7, #0]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d910      	bls.n	800a6a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a67e:	4b87      	ldr	r3, [pc, #540]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f023 020f 	bic.w	r2, r3, #15
 800a686:	4985      	ldr	r1, [pc, #532]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a68e:	4b83      	ldr	r3, [pc, #524]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f003 030f 	and.w	r3, r3, #15
 800a696:	683a      	ldr	r2, [r7, #0]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d001      	beq.n	800a6a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a69c:	2301      	movs	r3, #1
 800a69e:	e184      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 0304 	and.w	r3, r3, #4
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d010      	beq.n	800a6ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	691a      	ldr	r2, [r3, #16]
 800a6b0:	4b7b      	ldr	r3, [pc, #492]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6b2:	699b      	ldr	r3, [r3, #24]
 800a6b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d908      	bls.n	800a6ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a6bc:	4b78      	ldr	r3, [pc, #480]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6be:	699b      	ldr	r3, [r3, #24]
 800a6c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	691b      	ldr	r3, [r3, #16]
 800a6c8:	4975      	ldr	r1, [pc, #468]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f003 0308 	and.w	r3, r3, #8
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d010      	beq.n	800a6fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	695a      	ldr	r2, [r3, #20]
 800a6de:	4b70      	ldr	r3, [pc, #448]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6e0:	69db      	ldr	r3, [r3, #28]
 800a6e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d908      	bls.n	800a6fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a6ea:	4b6d      	ldr	r3, [pc, #436]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6ec:	69db      	ldr	r3, [r3, #28]
 800a6ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	695b      	ldr	r3, [r3, #20]
 800a6f6:	496a      	ldr	r1, [pc, #424]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f003 0310 	and.w	r3, r3, #16
 800a704:	2b00      	cmp	r3, #0
 800a706:	d010      	beq.n	800a72a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	699a      	ldr	r2, [r3, #24]
 800a70c:	4b64      	ldr	r3, [pc, #400]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a70e:	69db      	ldr	r3, [r3, #28]
 800a710:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a714:	429a      	cmp	r2, r3
 800a716:	d908      	bls.n	800a72a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a718:	4b61      	ldr	r3, [pc, #388]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a71a:	69db      	ldr	r3, [r3, #28]
 800a71c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	699b      	ldr	r3, [r3, #24]
 800a724:	495e      	ldr	r1, [pc, #376]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a726:	4313      	orrs	r3, r2
 800a728:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f003 0320 	and.w	r3, r3, #32
 800a732:	2b00      	cmp	r3, #0
 800a734:	d010      	beq.n	800a758 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	69da      	ldr	r2, [r3, #28]
 800a73a:	4b59      	ldr	r3, [pc, #356]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a73c:	6a1b      	ldr	r3, [r3, #32]
 800a73e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a742:	429a      	cmp	r2, r3
 800a744:	d908      	bls.n	800a758 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a746:	4b56      	ldr	r3, [pc, #344]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	69db      	ldr	r3, [r3, #28]
 800a752:	4953      	ldr	r1, [pc, #332]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a754:	4313      	orrs	r3, r2
 800a756:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f003 0302 	and.w	r3, r3, #2
 800a760:	2b00      	cmp	r3, #0
 800a762:	d010      	beq.n	800a786 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	68da      	ldr	r2, [r3, #12]
 800a768:	4b4d      	ldr	r3, [pc, #308]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a76a:	699b      	ldr	r3, [r3, #24]
 800a76c:	f003 030f 	and.w	r3, r3, #15
 800a770:	429a      	cmp	r2, r3
 800a772:	d908      	bls.n	800a786 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a774:	4b4a      	ldr	r3, [pc, #296]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a776:	699b      	ldr	r3, [r3, #24]
 800a778:	f023 020f 	bic.w	r2, r3, #15
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	4947      	ldr	r1, [pc, #284]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a782:	4313      	orrs	r3, r2
 800a784:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f003 0301 	and.w	r3, r3, #1
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d055      	beq.n	800a83e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a792:	4b43      	ldr	r3, [pc, #268]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a794:	699b      	ldr	r3, [r3, #24]
 800a796:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	4940      	ldr	r1, [pc, #256]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	d107      	bne.n	800a7bc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a7ac:	4b3c      	ldr	r3, [pc, #240]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d121      	bne.n	800a7fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	e0f6      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	2b03      	cmp	r3, #3
 800a7c2:	d107      	bne.n	800a7d4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a7c4:	4b36      	ldr	r3, [pc, #216]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d115      	bne.n	800a7fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e0ea      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d107      	bne.n	800a7ec <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a7dc:	4b30      	ldr	r3, [pc, #192]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d109      	bne.n	800a7fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e0de      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7ec:	4b2c      	ldr	r3, [pc, #176]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f003 0304 	and.w	r3, r3, #4
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e0d6      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a7fc:	4b28      	ldr	r3, [pc, #160]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	f023 0207 	bic.w	r2, r3, #7
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	4925      	ldr	r1, [pc, #148]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a80a:	4313      	orrs	r3, r2
 800a80c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a80e:	f7fb ff47 	bl	80066a0 <HAL_GetTick>
 800a812:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a814:	e00a      	b.n	800a82c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a816:	f7fb ff43 	bl	80066a0 <HAL_GetTick>
 800a81a:	4602      	mov	r2, r0
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	1ad3      	subs	r3, r2, r3
 800a820:	f241 3288 	movw	r2, #5000	; 0x1388
 800a824:	4293      	cmp	r3, r2
 800a826:	d901      	bls.n	800a82c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800a828:	2303      	movs	r3, #3
 800a82a:	e0be      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a82c:	4b1c      	ldr	r3, [pc, #112]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	00db      	lsls	r3, r3, #3
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d1eb      	bne.n	800a816 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 0302 	and.w	r3, r3, #2
 800a846:	2b00      	cmp	r3, #0
 800a848:	d010      	beq.n	800a86c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	68da      	ldr	r2, [r3, #12]
 800a84e:	4b14      	ldr	r3, [pc, #80]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a850:	699b      	ldr	r3, [r3, #24]
 800a852:	f003 030f 	and.w	r3, r3, #15
 800a856:	429a      	cmp	r2, r3
 800a858:	d208      	bcs.n	800a86c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a85a:	4b11      	ldr	r3, [pc, #68]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a85c:	699b      	ldr	r3, [r3, #24]
 800a85e:	f023 020f 	bic.w	r2, r3, #15
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	490e      	ldr	r1, [pc, #56]	; (800a8a0 <HAL_RCC_ClockConfig+0x244>)
 800a868:	4313      	orrs	r3, r2
 800a86a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a86c:	4b0b      	ldr	r3, [pc, #44]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 030f 	and.w	r3, r3, #15
 800a874:	683a      	ldr	r2, [r7, #0]
 800a876:	429a      	cmp	r2, r3
 800a878:	d214      	bcs.n	800a8a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a87a:	4b08      	ldr	r3, [pc, #32]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f023 020f 	bic.w	r2, r3, #15
 800a882:	4906      	ldr	r1, [pc, #24]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	4313      	orrs	r3, r2
 800a888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a88a:	4b04      	ldr	r3, [pc, #16]	; (800a89c <HAL_RCC_ClockConfig+0x240>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 030f 	and.w	r3, r3, #15
 800a892:	683a      	ldr	r2, [r7, #0]
 800a894:	429a      	cmp	r2, r3
 800a896:	d005      	beq.n	800a8a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a898:	2301      	movs	r3, #1
 800a89a:	e086      	b.n	800a9aa <HAL_RCC_ClockConfig+0x34e>
 800a89c:	52002000 	.word	0x52002000
 800a8a0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 0304 	and.w	r3, r3, #4
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d010      	beq.n	800a8d2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	691a      	ldr	r2, [r3, #16]
 800a8b4:	4b3f      	ldr	r3, [pc, #252]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8b6:	699b      	ldr	r3, [r3, #24]
 800a8b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d208      	bcs.n	800a8d2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a8c0:	4b3c      	ldr	r3, [pc, #240]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	4939      	ldr	r1, [pc, #228]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f003 0308 	and.w	r3, r3, #8
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d010      	beq.n	800a900 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	695a      	ldr	r2, [r3, #20]
 800a8e2:	4b34      	ldr	r3, [pc, #208]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8e4:	69db      	ldr	r3, [r3, #28]
 800a8e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d208      	bcs.n	800a900 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a8ee:	4b31      	ldr	r3, [pc, #196]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8f0:	69db      	ldr	r3, [r3, #28]
 800a8f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	695b      	ldr	r3, [r3, #20]
 800a8fa:	492e      	ldr	r1, [pc, #184]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f003 0310 	and.w	r3, r3, #16
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d010      	beq.n	800a92e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	699a      	ldr	r2, [r3, #24]
 800a910:	4b28      	ldr	r3, [pc, #160]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a912:	69db      	ldr	r3, [r3, #28]
 800a914:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a918:	429a      	cmp	r2, r3
 800a91a:	d208      	bcs.n	800a92e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a91c:	4b25      	ldr	r3, [pc, #148]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a91e:	69db      	ldr	r3, [r3, #28]
 800a920:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	699b      	ldr	r3, [r3, #24]
 800a928:	4922      	ldr	r1, [pc, #136]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a92a:	4313      	orrs	r3, r2
 800a92c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f003 0320 	and.w	r3, r3, #32
 800a936:	2b00      	cmp	r3, #0
 800a938:	d010      	beq.n	800a95c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	69da      	ldr	r2, [r3, #28]
 800a93e:	4b1d      	ldr	r3, [pc, #116]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a940:	6a1b      	ldr	r3, [r3, #32]
 800a942:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a946:	429a      	cmp	r2, r3
 800a948:	d208      	bcs.n	800a95c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a94a:	4b1a      	ldr	r3, [pc, #104]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a94c:	6a1b      	ldr	r3, [r3, #32]
 800a94e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	69db      	ldr	r3, [r3, #28]
 800a956:	4917      	ldr	r1, [pc, #92]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a958:	4313      	orrs	r3, r2
 800a95a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a95c:	f000 f834 	bl	800a9c8 <HAL_RCC_GetSysClockFreq>
 800a960:	4602      	mov	r2, r0
 800a962:	4b14      	ldr	r3, [pc, #80]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a964:	699b      	ldr	r3, [r3, #24]
 800a966:	0a1b      	lsrs	r3, r3, #8
 800a968:	f003 030f 	and.w	r3, r3, #15
 800a96c:	4912      	ldr	r1, [pc, #72]	; (800a9b8 <HAL_RCC_ClockConfig+0x35c>)
 800a96e:	5ccb      	ldrb	r3, [r1, r3]
 800a970:	f003 031f 	and.w	r3, r3, #31
 800a974:	fa22 f303 	lsr.w	r3, r2, r3
 800a978:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a97a:	4b0e      	ldr	r3, [pc, #56]	; (800a9b4 <HAL_RCC_ClockConfig+0x358>)
 800a97c:	699b      	ldr	r3, [r3, #24]
 800a97e:	f003 030f 	and.w	r3, r3, #15
 800a982:	4a0d      	ldr	r2, [pc, #52]	; (800a9b8 <HAL_RCC_ClockConfig+0x35c>)
 800a984:	5cd3      	ldrb	r3, [r2, r3]
 800a986:	f003 031f 	and.w	r3, r3, #31
 800a98a:	693a      	ldr	r2, [r7, #16]
 800a98c:	fa22 f303 	lsr.w	r3, r2, r3
 800a990:	4a0a      	ldr	r2, [pc, #40]	; (800a9bc <HAL_RCC_ClockConfig+0x360>)
 800a992:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a994:	4a0a      	ldr	r2, [pc, #40]	; (800a9c0 <HAL_RCC_ClockConfig+0x364>)
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800a99a:	4b0a      	ldr	r3, [pc, #40]	; (800a9c4 <HAL_RCC_ClockConfig+0x368>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7fb fe34 	bl	800660c <HAL_InitTick>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3718      	adds	r7, #24
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	58024400 	.word	0x58024400
 800a9b8:	080140a4 	.word	0x080140a4
 800a9bc:	2400022c 	.word	0x2400022c
 800a9c0:	24000228 	.word	0x24000228
 800a9c4:	24000230 	.word	0x24000230

0800a9c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b089      	sub	sp, #36	; 0x24
 800a9cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a9ce:	4bb3      	ldr	r3, [pc, #716]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9d0:	691b      	ldr	r3, [r3, #16]
 800a9d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a9d6:	2b18      	cmp	r3, #24
 800a9d8:	f200 8155 	bhi.w	800ac86 <HAL_RCC_GetSysClockFreq+0x2be>
 800a9dc:	a201      	add	r2, pc, #4	; (adr r2, 800a9e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a9de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e2:	bf00      	nop
 800a9e4:	0800aa49 	.word	0x0800aa49
 800a9e8:	0800ac87 	.word	0x0800ac87
 800a9ec:	0800ac87 	.word	0x0800ac87
 800a9f0:	0800ac87 	.word	0x0800ac87
 800a9f4:	0800ac87 	.word	0x0800ac87
 800a9f8:	0800ac87 	.word	0x0800ac87
 800a9fc:	0800ac87 	.word	0x0800ac87
 800aa00:	0800ac87 	.word	0x0800ac87
 800aa04:	0800aa6f 	.word	0x0800aa6f
 800aa08:	0800ac87 	.word	0x0800ac87
 800aa0c:	0800ac87 	.word	0x0800ac87
 800aa10:	0800ac87 	.word	0x0800ac87
 800aa14:	0800ac87 	.word	0x0800ac87
 800aa18:	0800ac87 	.word	0x0800ac87
 800aa1c:	0800ac87 	.word	0x0800ac87
 800aa20:	0800ac87 	.word	0x0800ac87
 800aa24:	0800aa75 	.word	0x0800aa75
 800aa28:	0800ac87 	.word	0x0800ac87
 800aa2c:	0800ac87 	.word	0x0800ac87
 800aa30:	0800ac87 	.word	0x0800ac87
 800aa34:	0800ac87 	.word	0x0800ac87
 800aa38:	0800ac87 	.word	0x0800ac87
 800aa3c:	0800ac87 	.word	0x0800ac87
 800aa40:	0800ac87 	.word	0x0800ac87
 800aa44:	0800aa7b 	.word	0x0800aa7b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa48:	4b94      	ldr	r3, [pc, #592]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f003 0320 	and.w	r3, r3, #32
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d009      	beq.n	800aa68 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa54:	4b91      	ldr	r3, [pc, #580]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	08db      	lsrs	r3, r3, #3
 800aa5a:	f003 0303 	and.w	r3, r3, #3
 800aa5e:	4a90      	ldr	r2, [pc, #576]	; (800aca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aa60:	fa22 f303 	lsr.w	r3, r2, r3
 800aa64:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800aa66:	e111      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aa68:	4b8d      	ldr	r3, [pc, #564]	; (800aca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aa6a:	61bb      	str	r3, [r7, #24]
    break;
 800aa6c:	e10e      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800aa6e:	4b8d      	ldr	r3, [pc, #564]	; (800aca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aa70:	61bb      	str	r3, [r7, #24]
    break;
 800aa72:	e10b      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800aa74:	4b8c      	ldr	r3, [pc, #560]	; (800aca8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800aa76:	61bb      	str	r3, [r7, #24]
    break;
 800aa78:	e108      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa7a:	4b88      	ldr	r3, [pc, #544]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa7e:	f003 0303 	and.w	r3, r3, #3
 800aa82:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800aa84:	4b85      	ldr	r3, [pc, #532]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa88:	091b      	lsrs	r3, r3, #4
 800aa8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa8e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800aa90:	4b82      	ldr	r3, [pc, #520]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa94:	f003 0301 	and.w	r3, r3, #1
 800aa98:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800aa9a:	4b80      	ldr	r3, [pc, #512]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa9e:	08db      	lsrs	r3, r3, #3
 800aaa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	fb02 f303 	mul.w	r3, r2, r3
 800aaaa:	ee07 3a90 	vmov	s15, r3
 800aaae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aab2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	f000 80e1 	beq.w	800ac80 <HAL_RCC_GetSysClockFreq+0x2b8>
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	2b02      	cmp	r3, #2
 800aac2:	f000 8083 	beq.w	800abcc <HAL_RCC_GetSysClockFreq+0x204>
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	2b02      	cmp	r3, #2
 800aaca:	f200 80a1 	bhi.w	800ac10 <HAL_RCC_GetSysClockFreq+0x248>
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d003      	beq.n	800aadc <HAL_RCC_GetSysClockFreq+0x114>
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d056      	beq.n	800ab88 <HAL_RCC_GetSysClockFreq+0x1c0>
 800aada:	e099      	b.n	800ac10 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aadc:	4b6f      	ldr	r3, [pc, #444]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f003 0320 	and.w	r3, r3, #32
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d02d      	beq.n	800ab44 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aae8:	4b6c      	ldr	r3, [pc, #432]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	08db      	lsrs	r3, r3, #3
 800aaee:	f003 0303 	and.w	r3, r3, #3
 800aaf2:	4a6b      	ldr	r2, [pc, #428]	; (800aca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aaf4:	fa22 f303 	lsr.w	r3, r2, r3
 800aaf8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	ee07 3a90 	vmov	s15, r3
 800ab00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	ee07 3a90 	vmov	s15, r3
 800ab0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab12:	4b62      	ldr	r3, [pc, #392]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab1a:	ee07 3a90 	vmov	s15, r3
 800ab1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab22:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab26:	eddf 5a61 	vldr	s11, [pc, #388]	; 800acac <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800ab42:	e087      	b.n	800ac54 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	ee07 3a90 	vmov	s15, r3
 800ab4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab4e:	eddf 6a58 	vldr	s13, [pc, #352]	; 800acb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ab52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab56:	4b51      	ldr	r3, [pc, #324]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab5e:	ee07 3a90 	vmov	s15, r3
 800ab62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab66:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab6a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800acac <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab86:	e065      	b.n	800ac54 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	ee07 3a90 	vmov	s15, r3
 800ab8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab92:	eddf 6a48 	vldr	s13, [pc, #288]	; 800acb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ab96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab9a:	4b40      	ldr	r3, [pc, #256]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aba2:	ee07 3a90 	vmov	s15, r3
 800aba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abaa:	ed97 6a02 	vldr	s12, [r7, #8]
 800abae:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800acac <HAL_RCC_GetSysClockFreq+0x2e4>
 800abb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800abca:	e043      	b.n	800ac54 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	ee07 3a90 	vmov	s15, r3
 800abd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abd6:	eddf 6a38 	vldr	s13, [pc, #224]	; 800acb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800abda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abde:	4b2f      	ldr	r3, [pc, #188]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abe6:	ee07 3a90 	vmov	s15, r3
 800abea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abee:	ed97 6a02 	vldr	s12, [r7, #8]
 800abf2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800acac <HAL_RCC_GetSysClockFreq+0x2e4>
 800abf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac0e:	e021      	b.n	800ac54 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	ee07 3a90 	vmov	s15, r3
 800ac16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac1a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800acb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ac1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac22:	4b1e      	ldr	r3, [pc, #120]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac2a:	ee07 3a90 	vmov	s15, r3
 800ac2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac32:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac36:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800acac <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac52:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800ac54:	4b11      	ldr	r3, [pc, #68]	; (800ac9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac58:	0a5b      	lsrs	r3, r3, #9
 800ac5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac5e:	3301      	adds	r3, #1
 800ac60:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	ee07 3a90 	vmov	s15, r3
 800ac68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ac6c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac78:	ee17 3a90 	vmov	r3, s15
 800ac7c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800ac7e:	e005      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800ac80:	2300      	movs	r3, #0
 800ac82:	61bb      	str	r3, [r7, #24]
    break;
 800ac84:	e002      	b.n	800ac8c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800ac86:	4b07      	ldr	r3, [pc, #28]	; (800aca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ac88:	61bb      	str	r3, [r7, #24]
    break;
 800ac8a:	bf00      	nop
  }

  return sysclockfreq;
 800ac8c:	69bb      	ldr	r3, [r7, #24]
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3724      	adds	r7, #36	; 0x24
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	58024400 	.word	0x58024400
 800aca0:	03d09000 	.word	0x03d09000
 800aca4:	003d0900 	.word	0x003d0900
 800aca8:	02dc6c00 	.word	0x02dc6c00
 800acac:	46000000 	.word	0x46000000
 800acb0:	4c742400 	.word	0x4c742400
 800acb4:	4a742400 	.word	0x4a742400
 800acb8:	4c371b00 	.word	0x4c371b00

0800acbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800acc2:	f7ff fe81 	bl	800a9c8 <HAL_RCC_GetSysClockFreq>
 800acc6:	4602      	mov	r2, r0
 800acc8:	4b10      	ldr	r3, [pc, #64]	; (800ad0c <HAL_RCC_GetHCLKFreq+0x50>)
 800acca:	699b      	ldr	r3, [r3, #24]
 800accc:	0a1b      	lsrs	r3, r3, #8
 800acce:	f003 030f 	and.w	r3, r3, #15
 800acd2:	490f      	ldr	r1, [pc, #60]	; (800ad10 <HAL_RCC_GetHCLKFreq+0x54>)
 800acd4:	5ccb      	ldrb	r3, [r1, r3]
 800acd6:	f003 031f 	and.w	r3, r3, #31
 800acda:	fa22 f303 	lsr.w	r3, r2, r3
 800acde:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ace0:	4b0a      	ldr	r3, [pc, #40]	; (800ad0c <HAL_RCC_GetHCLKFreq+0x50>)
 800ace2:	699b      	ldr	r3, [r3, #24]
 800ace4:	f003 030f 	and.w	r3, r3, #15
 800ace8:	4a09      	ldr	r2, [pc, #36]	; (800ad10 <HAL_RCC_GetHCLKFreq+0x54>)
 800acea:	5cd3      	ldrb	r3, [r2, r3]
 800acec:	f003 031f 	and.w	r3, r3, #31
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	fa22 f303 	lsr.w	r3, r2, r3
 800acf6:	4a07      	ldr	r2, [pc, #28]	; (800ad14 <HAL_RCC_GetHCLKFreq+0x58>)
 800acf8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800acfa:	4a07      	ldr	r2, [pc, #28]	; (800ad18 <HAL_RCC_GetHCLKFreq+0x5c>)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ad00:	4b04      	ldr	r3, [pc, #16]	; (800ad14 <HAL_RCC_GetHCLKFreq+0x58>)
 800ad02:	681b      	ldr	r3, [r3, #0]
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3708      	adds	r7, #8
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	58024400 	.word	0x58024400
 800ad10:	080140a4 	.word	0x080140a4
 800ad14:	2400022c 	.word	0x2400022c
 800ad18:	24000228 	.word	0x24000228

0800ad1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ad20:	f7ff ffcc 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800ad24:	4602      	mov	r2, r0
 800ad26:	4b06      	ldr	r3, [pc, #24]	; (800ad40 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	091b      	lsrs	r3, r3, #4
 800ad2c:	f003 0307 	and.w	r3, r3, #7
 800ad30:	4904      	ldr	r1, [pc, #16]	; (800ad44 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ad32:	5ccb      	ldrb	r3, [r1, r3]
 800ad34:	f003 031f 	and.w	r3, r3, #31
 800ad38:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	58024400 	.word	0x58024400
 800ad44:	080140a4 	.word	0x080140a4

0800ad48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ad4c:	f7ff ffb6 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800ad50:	4602      	mov	r2, r0
 800ad52:	4b06      	ldr	r3, [pc, #24]	; (800ad6c <HAL_RCC_GetPCLK2Freq+0x24>)
 800ad54:	69db      	ldr	r3, [r3, #28]
 800ad56:	0a1b      	lsrs	r3, r3, #8
 800ad58:	f003 0307 	and.w	r3, r3, #7
 800ad5c:	4904      	ldr	r1, [pc, #16]	; (800ad70 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ad5e:	5ccb      	ldrb	r3, [r1, r3]
 800ad60:	f003 031f 	and.w	r3, r3, #31
 800ad64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	58024400 	.word	0x58024400
 800ad70:	080140a4 	.word	0x080140a4

0800ad74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b086      	sub	sp, #24
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ad80:	2300      	movs	r3, #0
 800ad82:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d03f      	beq.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ad98:	d02a      	beq.n	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800ad9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ad9e:	d824      	bhi.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x76>
 800ada0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ada4:	d018      	beq.n	800add8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ada6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adaa:	d81e      	bhi.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x76>
 800adac:	2b00      	cmp	r3, #0
 800adae:	d003      	beq.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800adb0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adb4:	d007      	beq.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800adb6:	e018      	b.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adb8:	4ba3      	ldr	r3, [pc, #652]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800adba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adbc:	4aa2      	ldr	r2, [pc, #648]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800adbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800adc2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800adc4:	e015      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	3304      	adds	r3, #4
 800adca:	2102      	movs	r1, #2
 800adcc:	4618      	mov	r0, r3
 800adce:	f001 f9d5 	bl	800c17c <RCCEx_PLL2_Config>
 800add2:	4603      	mov	r3, r0
 800add4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800add6:	e00c      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	3324      	adds	r3, #36	; 0x24
 800addc:	2102      	movs	r1, #2
 800adde:	4618      	mov	r0, r3
 800ade0:	f001 fa7e 	bl	800c2e0 <RCCEx_PLL3_Config>
 800ade4:	4603      	mov	r3, r0
 800ade6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800ade8:	e003      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	75fb      	strb	r3, [r7, #23]
      break;
 800adee:	e000      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800adf0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800adf2:	7dfb      	ldrb	r3, [r7, #23]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d109      	bne.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800adf8:	4b93      	ldr	r3, [pc, #588]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800adfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adfc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae04:	4990      	ldr	r1, [pc, #576]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae06:	4313      	orrs	r3, r2
 800ae08:	650b      	str	r3, [r1, #80]	; 0x50
 800ae0a:	e001      	b.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae0c:	7dfb      	ldrb	r3, [r7, #23]
 800ae0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d03d      	beq.n	800ae98 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae20:	2b04      	cmp	r3, #4
 800ae22:	d826      	bhi.n	800ae72 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800ae24:	a201      	add	r2, pc, #4	; (adr r2, 800ae2c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800ae26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae2a:	bf00      	nop
 800ae2c:	0800ae41 	.word	0x0800ae41
 800ae30:	0800ae4f 	.word	0x0800ae4f
 800ae34:	0800ae61 	.word	0x0800ae61
 800ae38:	0800ae79 	.word	0x0800ae79
 800ae3c:	0800ae79 	.word	0x0800ae79
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae40:	4b81      	ldr	r3, [pc, #516]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae44:	4a80      	ldr	r2, [pc, #512]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae4c:	e015      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	3304      	adds	r3, #4
 800ae52:	2100      	movs	r1, #0
 800ae54:	4618      	mov	r0, r3
 800ae56:	f001 f991 	bl	800c17c <RCCEx_PLL2_Config>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae5e:	e00c      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	3324      	adds	r3, #36	; 0x24
 800ae64:	2100      	movs	r1, #0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f001 fa3a 	bl	800c2e0 <RCCEx_PLL3_Config>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae70:	e003      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	75fb      	strb	r3, [r7, #23]
      break;
 800ae76:	e000      	b.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800ae78:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ae7a:	7dfb      	ldrb	r3, [r7, #23]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d109      	bne.n	800ae94 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ae80:	4b71      	ldr	r3, [pc, #452]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae84:	f023 0207 	bic.w	r2, r3, #7
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae8c:	496e      	ldr	r1, [pc, #440]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	650b      	str	r3, [r1, #80]	; 0x50
 800ae92:	e001      	b.n	800ae98 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae94:	7dfb      	ldrb	r3, [r7, #23]
 800ae96:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d042      	beq.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aea8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aeac:	d02b      	beq.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800aeae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aeb2:	d825      	bhi.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aeb4:	2bc0      	cmp	r3, #192	; 0xc0
 800aeb6:	d028      	beq.n	800af0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800aeb8:	2bc0      	cmp	r3, #192	; 0xc0
 800aeba:	d821      	bhi.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aebc:	2b80      	cmp	r3, #128	; 0x80
 800aebe:	d016      	beq.n	800aeee <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800aec0:	2b80      	cmp	r3, #128	; 0x80
 800aec2:	d81d      	bhi.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d002      	beq.n	800aece <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800aec8:	2b40      	cmp	r3, #64	; 0x40
 800aeca:	d007      	beq.n	800aedc <HAL_RCCEx_PeriphCLKConfig+0x168>
 800aecc:	e018      	b.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aece:	4b5e      	ldr	r3, [pc, #376]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800aed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed2:	4a5d      	ldr	r2, [pc, #372]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800aed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aed8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800aeda:	e017      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	3304      	adds	r3, #4
 800aee0:	2100      	movs	r1, #0
 800aee2:	4618      	mov	r0, r3
 800aee4:	f001 f94a 	bl	800c17c <RCCEx_PLL2_Config>
 800aee8:	4603      	mov	r3, r0
 800aeea:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800aeec:	e00e      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	3324      	adds	r3, #36	; 0x24
 800aef2:	2100      	movs	r1, #0
 800aef4:	4618      	mov	r0, r3
 800aef6:	f001 f9f3 	bl	800c2e0 <RCCEx_PLL3_Config>
 800aefa:	4603      	mov	r3, r0
 800aefc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800aefe:	e005      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800af00:	2301      	movs	r3, #1
 800af02:	75fb      	strb	r3, [r7, #23]
      break;
 800af04:	e002      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800af06:	bf00      	nop
 800af08:	e000      	b.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800af0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800af0c:	7dfb      	ldrb	r3, [r7, #23]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d109      	bne.n	800af26 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800af12:	4b4d      	ldr	r3, [pc, #308]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af16:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af1e:	494a      	ldr	r1, [pc, #296]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af20:	4313      	orrs	r3, r2
 800af22:	650b      	str	r3, [r1, #80]	; 0x50
 800af24:	e001      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af26:	7dfb      	ldrb	r3, [r7, #23]
 800af28:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af32:	2b00      	cmp	r3, #0
 800af34:	d049      	beq.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800af3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af40:	d030      	beq.n	800afa4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800af42:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af46:	d82a      	bhi.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af48:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af4c:	d02c      	beq.n	800afa8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800af4e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af52:	d824      	bhi.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af58:	d018      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800af5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af5e:	d81e      	bhi.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af60:	2b00      	cmp	r3, #0
 800af62:	d003      	beq.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800af64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800af68:	d007      	beq.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800af6a:	e018      	b.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af6c:	4b36      	ldr	r3, [pc, #216]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af70:	4a35      	ldr	r2, [pc, #212]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800af78:	e017      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	3304      	adds	r3, #4
 800af7e:	2100      	movs	r1, #0
 800af80:	4618      	mov	r0, r3
 800af82:	f001 f8fb 	bl	800c17c <RCCEx_PLL2_Config>
 800af86:	4603      	mov	r3, r0
 800af88:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800af8a:	e00e      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	3324      	adds	r3, #36	; 0x24
 800af90:	2100      	movs	r1, #0
 800af92:	4618      	mov	r0, r3
 800af94:	f001 f9a4 	bl	800c2e0 <RCCEx_PLL3_Config>
 800af98:	4603      	mov	r3, r0
 800af9a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800af9c:	e005      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800af9e:	2301      	movs	r3, #1
 800afa0:	75fb      	strb	r3, [r7, #23]
      break;
 800afa2:	e002      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800afa4:	bf00      	nop
 800afa6:	e000      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800afa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10a      	bne.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800afb0:	4b25      	ldr	r3, [pc, #148]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800afb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afb4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800afbe:	4922      	ldr	r1, [pc, #136]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800afc0:	4313      	orrs	r3, r2
 800afc2:	658b      	str	r3, [r1, #88]	; 0x58
 800afc4:	e001      	b.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afc6:	7dfb      	ldrb	r3, [r7, #23]
 800afc8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d04b      	beq.n	800b06e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800afdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800afe0:	d030      	beq.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800afe2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800afe6:	d82a      	bhi.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800afe8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800afec:	d02e      	beq.n	800b04c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800afee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aff2:	d824      	bhi.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800aff4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aff8:	d018      	beq.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800affa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800affe:	d81e      	bhi.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b000:	2b00      	cmp	r3, #0
 800b002:	d003      	beq.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b008:	d007      	beq.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b00a:	e018      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b00c:	4b0e      	ldr	r3, [pc, #56]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b010:	4a0d      	ldr	r2, [pc, #52]	; (800b048 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b016:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b018:	e019      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	3304      	adds	r3, #4
 800b01e:	2100      	movs	r1, #0
 800b020:	4618      	mov	r0, r3
 800b022:	f001 f8ab 	bl	800c17c <RCCEx_PLL2_Config>
 800b026:	4603      	mov	r3, r0
 800b028:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b02a:	e010      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3324      	adds	r3, #36	; 0x24
 800b030:	2100      	movs	r1, #0
 800b032:	4618      	mov	r0, r3
 800b034:	f001 f954 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b038:	4603      	mov	r3, r0
 800b03a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b03c:	e007      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	75fb      	strb	r3, [r7, #23]
      break;
 800b042:	e004      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800b044:	bf00      	nop
 800b046:	e002      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b048:	58024400 	.word	0x58024400
      break;
 800b04c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b04e:	7dfb      	ldrb	r3, [r7, #23]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10a      	bne.n	800b06a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b054:	4b99      	ldr	r3, [pc, #612]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b058:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b062:	4996      	ldr	r1, [pc, #600]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b064:	4313      	orrs	r3, r2
 800b066:	658b      	str	r3, [r1, #88]	; 0x58
 800b068:	e001      	b.n	800b06e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b06a:	7dfb      	ldrb	r3, [r7, #23]
 800b06c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b076:	2b00      	cmp	r3, #0
 800b078:	d032      	beq.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b07e:	2b30      	cmp	r3, #48	; 0x30
 800b080:	d01c      	beq.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0x348>
 800b082:	2b30      	cmp	r3, #48	; 0x30
 800b084:	d817      	bhi.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b086:	2b20      	cmp	r3, #32
 800b088:	d00c      	beq.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	d813      	bhi.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d016      	beq.n	800b0c0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800b092:	2b10      	cmp	r3, #16
 800b094:	d10f      	bne.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b096:	4b89      	ldr	r3, [pc, #548]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b09a:	4a88      	ldr	r2, [pc, #544]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b09c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b0a2:	e00e      	b.n	800b0c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	3304      	adds	r3, #4
 800b0a8:	2102      	movs	r1, #2
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f001 f866 	bl	800c17c <RCCEx_PLL2_Config>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b0b4:	e005      	b.n	800b0c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	75fb      	strb	r3, [r7, #23]
      break;
 800b0ba:	e002      	b.n	800b0c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b0bc:	bf00      	nop
 800b0be:	e000      	b.n	800b0c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b0c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b0c2:	7dfb      	ldrb	r3, [r7, #23]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d109      	bne.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b0c8:	4b7c      	ldr	r3, [pc, #496]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0d4:	4979      	ldr	r1, [pc, #484]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b0da:	e001      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0dc:	7dfb      	ldrb	r3, [r7, #23]
 800b0de:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d047      	beq.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b0f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0f4:	d030      	beq.n	800b158 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b0f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0fa:	d82a      	bhi.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b0fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b100:	d02c      	beq.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800b102:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b106:	d824      	bhi.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b108:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b10c:	d018      	beq.n	800b140 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800b10e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b112:	d81e      	bhi.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b114:	2b00      	cmp	r3, #0
 800b116:	d003      	beq.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800b118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b11c:	d007      	beq.n	800b12e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800b11e:	e018      	b.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b120:	4b66      	ldr	r3, [pc, #408]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b124:	4a65      	ldr	r2, [pc, #404]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b12a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b12c:	e017      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	3304      	adds	r3, #4
 800b132:	2100      	movs	r1, #0
 800b134:	4618      	mov	r0, r3
 800b136:	f001 f821 	bl	800c17c <RCCEx_PLL2_Config>
 800b13a:	4603      	mov	r3, r0
 800b13c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b13e:	e00e      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	3324      	adds	r3, #36	; 0x24
 800b144:	2100      	movs	r1, #0
 800b146:	4618      	mov	r0, r3
 800b148:	f001 f8ca 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b14c:	4603      	mov	r3, r0
 800b14e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b150:	e005      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b152:	2301      	movs	r3, #1
 800b154:	75fb      	strb	r3, [r7, #23]
      break;
 800b156:	e002      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b158:	bf00      	nop
 800b15a:	e000      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b15c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b15e:	7dfb      	ldrb	r3, [r7, #23]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d109      	bne.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b164:	4b55      	ldr	r3, [pc, #340]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b168:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b170:	4952      	ldr	r1, [pc, #328]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b172:	4313      	orrs	r3, r2
 800b174:	650b      	str	r3, [r1, #80]	; 0x50
 800b176:	e001      	b.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b178:	7dfb      	ldrb	r3, [r7, #23]
 800b17a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d049      	beq.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b18c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b190:	d02e      	beq.n	800b1f0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b192:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b196:	d828      	bhi.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b198:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b19c:	d02a      	beq.n	800b1f4 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800b19e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b1a2:	d822      	bhi.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b1a8:	d026      	beq.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800b1aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b1ae:	d81c      	bhi.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1b4:	d010      	beq.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800b1b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1ba:	d816      	bhi.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d01d      	beq.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0x488>
 800b1c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1c4:	d111      	bne.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	3304      	adds	r3, #4
 800b1ca:	2101      	movs	r1, #1
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f000 ffd5 	bl	800c17c <RCCEx_PLL2_Config>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b1d6:	e012      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	3324      	adds	r3, #36	; 0x24
 800b1dc:	2101      	movs	r1, #1
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f001 f87e 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b1e8:	e009      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	75fb      	strb	r3, [r7, #23]
      break;
 800b1ee:	e006      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b1f0:	bf00      	nop
 800b1f2:	e004      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b1f4:	bf00      	nop
 800b1f6:	e002      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b1f8:	bf00      	nop
 800b1fa:	e000      	b.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b1fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b1fe:	7dfb      	ldrb	r3, [r7, #23]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d109      	bne.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b204:	4b2d      	ldr	r3, [pc, #180]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b208:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b210:	492a      	ldr	r1, [pc, #168]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b212:	4313      	orrs	r3, r2
 800b214:	650b      	str	r3, [r1, #80]	; 0x50
 800b216:	e001      	b.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b218:	7dfb      	ldrb	r3, [r7, #23]
 800b21a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b224:	2b00      	cmp	r3, #0
 800b226:	d04d      	beq.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b22e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b232:	d02e      	beq.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800b234:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b238:	d828      	bhi.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b23a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b23e:	d02a      	beq.n	800b296 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800b240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b244:	d822      	bhi.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b246:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b24a:	d026      	beq.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0x526>
 800b24c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b250:	d81c      	bhi.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b252:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b256:	d010      	beq.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b25c:	d816      	bhi.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d01d      	beq.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800b262:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b266:	d111      	bne.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	3304      	adds	r3, #4
 800b26c:	2101      	movs	r1, #1
 800b26e:	4618      	mov	r0, r3
 800b270:	f000 ff84 	bl	800c17c <RCCEx_PLL2_Config>
 800b274:	4603      	mov	r3, r0
 800b276:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b278:	e012      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	3324      	adds	r3, #36	; 0x24
 800b27e:	2101      	movs	r1, #1
 800b280:	4618      	mov	r0, r3
 800b282:	f001 f82d 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b286:	4603      	mov	r3, r0
 800b288:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b28a:	e009      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800b28c:	2301      	movs	r3, #1
 800b28e:	75fb      	strb	r3, [r7, #23]
      break;
 800b290:	e006      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b292:	bf00      	nop
 800b294:	e004      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b296:	bf00      	nop
 800b298:	e002      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b29a:	bf00      	nop
 800b29c:	e000      	b.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b29e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b2a0:	7dfb      	ldrb	r3, [r7, #23]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d10c      	bne.n	800b2c0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b2a6:	4b05      	ldr	r3, [pc, #20]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b2a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2aa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b2b4:	4901      	ldr	r1, [pc, #4]	; (800b2bc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	658b      	str	r3, [r1, #88]	; 0x58
 800b2ba:	e003      	b.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800b2bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2c0:	7dfb      	ldrb	r3, [r7, #23]
 800b2c2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d02f      	beq.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2d8:	d00e      	beq.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800b2da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2de:	d814      	bhi.n	800b30a <HAL_RCCEx_PeriphCLKConfig+0x596>
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d015      	beq.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800b2e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b2e8:	d10f      	bne.n	800b30a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2ea:	4baf      	ldr	r3, [pc, #700]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b2ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ee:	4aae      	ldr	r2, [pc, #696]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b2f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b2f6:	e00c      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	3304      	adds	r3, #4
 800b2fc:	2101      	movs	r1, #1
 800b2fe:	4618      	mov	r0, r3
 800b300:	f000 ff3c 	bl	800c17c <RCCEx_PLL2_Config>
 800b304:	4603      	mov	r3, r0
 800b306:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b308:	e003      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b30a:	2301      	movs	r3, #1
 800b30c:	75fb      	strb	r3, [r7, #23]
      break;
 800b30e:	e000      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 800b310:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b312:	7dfb      	ldrb	r3, [r7, #23]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d109      	bne.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b318:	4ba3      	ldr	r3, [pc, #652]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b31a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b31c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b324:	49a0      	ldr	r1, [pc, #640]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b326:	4313      	orrs	r3, r2
 800b328:	650b      	str	r3, [r1, #80]	; 0x50
 800b32a:	e001      	b.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b32c:	7dfb      	ldrb	r3, [r7, #23]
 800b32e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d032      	beq.n	800b3a2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b340:	2b03      	cmp	r3, #3
 800b342:	d81b      	bhi.n	800b37c <HAL_RCCEx_PeriphCLKConfig+0x608>
 800b344:	a201      	add	r2, pc, #4	; (adr r2, 800b34c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800b346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34a:	bf00      	nop
 800b34c:	0800b383 	.word	0x0800b383
 800b350:	0800b35d 	.word	0x0800b35d
 800b354:	0800b36b 	.word	0x0800b36b
 800b358:	0800b383 	.word	0x0800b383
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b35c:	4b92      	ldr	r3, [pc, #584]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b360:	4a91      	ldr	r2, [pc, #580]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b366:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b368:	e00c      	b.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	3304      	adds	r3, #4
 800b36e:	2102      	movs	r1, #2
 800b370:	4618      	mov	r0, r3
 800b372:	f000 ff03 	bl	800c17c <RCCEx_PLL2_Config>
 800b376:	4603      	mov	r3, r0
 800b378:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b37a:	e003      	b.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	75fb      	strb	r3, [r7, #23]
      break;
 800b380:	e000      	b.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800b382:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b384:	7dfb      	ldrb	r3, [r7, #23]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d109      	bne.n	800b39e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b38a:	4b87      	ldr	r3, [pc, #540]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b38c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b38e:	f023 0203 	bic.w	r2, r3, #3
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b396:	4984      	ldr	r1, [pc, #528]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b398:	4313      	orrs	r3, r2
 800b39a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b39c:	e001      	b.n	800b3a2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b39e:	7dfb      	ldrb	r3, [r7, #23]
 800b3a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f000 8086 	beq.w	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3b0:	4b7e      	ldr	r3, [pc, #504]	; (800b5ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	4a7d      	ldr	r2, [pc, #500]	; (800b5ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b3bc:	f7fb f970 	bl	80066a0 <HAL_GetTick>
 800b3c0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b3c2:	e009      	b.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b3c4:	f7fb f96c 	bl	80066a0 <HAL_GetTick>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	1ad3      	subs	r3, r2, r3
 800b3ce:	2b64      	cmp	r3, #100	; 0x64
 800b3d0:	d902      	bls.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800b3d2:	2303      	movs	r3, #3
 800b3d4:	75fb      	strb	r3, [r7, #23]
        break;
 800b3d6:	e005      	b.n	800b3e4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b3d8:	4b74      	ldr	r3, [pc, #464]	; (800b5ac <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d0ef      	beq.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800b3e4:	7dfb      	ldrb	r3, [r7, #23]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d166      	bne.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b3ea:	4b6f      	ldr	r3, [pc, #444]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b3ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b3f4:	4053      	eors	r3, r2
 800b3f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d013      	beq.n	800b426 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b3fe:	4b6a      	ldr	r3, [pc, #424]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b406:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b408:	4b67      	ldr	r3, [pc, #412]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b40a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b40c:	4a66      	ldr	r2, [pc, #408]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b40e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b412:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b414:	4b64      	ldr	r3, [pc, #400]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b418:	4a63      	ldr	r2, [pc, #396]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b41a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b41e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b420:	4a61      	ldr	r2, [pc, #388]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b42c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b430:	d115      	bne.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b432:	f7fb f935 	bl	80066a0 <HAL_GetTick>
 800b436:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b438:	e00b      	b.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b43a:	f7fb f931 	bl	80066a0 <HAL_GetTick>
 800b43e:	4602      	mov	r2, r0
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	1ad3      	subs	r3, r2, r3
 800b444:	f241 3288 	movw	r2, #5000	; 0x1388
 800b448:	4293      	cmp	r3, r2
 800b44a:	d902      	bls.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800b44c:	2303      	movs	r3, #3
 800b44e:	75fb      	strb	r3, [r7, #23]
            break;
 800b450:	e005      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b452:	4b55      	ldr	r3, [pc, #340]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b456:	f003 0302 	and.w	r3, r3, #2
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d0ed      	beq.n	800b43a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800b45e:	7dfb      	ldrb	r3, [r7, #23]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d126      	bne.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b46a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b46e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b472:	d10d      	bne.n	800b490 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800b474:	4b4c      	ldr	r3, [pc, #304]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b476:	691b      	ldr	r3, [r3, #16]
 800b478:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b482:	0919      	lsrs	r1, r3, #4
 800b484:	4b4a      	ldr	r3, [pc, #296]	; (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800b486:	400b      	ands	r3, r1
 800b488:	4947      	ldr	r1, [pc, #284]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b48a:	4313      	orrs	r3, r2
 800b48c:	610b      	str	r3, [r1, #16]
 800b48e:	e005      	b.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x728>
 800b490:	4b45      	ldr	r3, [pc, #276]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b492:	691b      	ldr	r3, [r3, #16]
 800b494:	4a44      	ldr	r2, [pc, #272]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b496:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b49a:	6113      	str	r3, [r2, #16]
 800b49c:	4b42      	ldr	r3, [pc, #264]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b49e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b4a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4aa:	493f      	ldr	r1, [pc, #252]	; (800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	670b      	str	r3, [r1, #112]	; 0x70
 800b4b0:	e004      	b.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b4b2:	7dfb      	ldrb	r3, [r7, #23]
 800b4b4:	75bb      	strb	r3, [r7, #22]
 800b4b6:	e001      	b.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4b8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ba:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	f000 8085 	beq.w	800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b4ce:	2b28      	cmp	r3, #40	; 0x28
 800b4d0:	d866      	bhi.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800b4d2:	a201      	add	r2, pc, #4	; (adr r2, 800b4d8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800b4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4d8:	0800b5b5 	.word	0x0800b5b5
 800b4dc:	0800b5a1 	.word	0x0800b5a1
 800b4e0:	0800b5a1 	.word	0x0800b5a1
 800b4e4:	0800b5a1 	.word	0x0800b5a1
 800b4e8:	0800b5a1 	.word	0x0800b5a1
 800b4ec:	0800b5a1 	.word	0x0800b5a1
 800b4f0:	0800b5a1 	.word	0x0800b5a1
 800b4f4:	0800b5a1 	.word	0x0800b5a1
 800b4f8:	0800b57d 	.word	0x0800b57d
 800b4fc:	0800b5a1 	.word	0x0800b5a1
 800b500:	0800b5a1 	.word	0x0800b5a1
 800b504:	0800b5a1 	.word	0x0800b5a1
 800b508:	0800b5a1 	.word	0x0800b5a1
 800b50c:	0800b5a1 	.word	0x0800b5a1
 800b510:	0800b5a1 	.word	0x0800b5a1
 800b514:	0800b5a1 	.word	0x0800b5a1
 800b518:	0800b58f 	.word	0x0800b58f
 800b51c:	0800b5a1 	.word	0x0800b5a1
 800b520:	0800b5a1 	.word	0x0800b5a1
 800b524:	0800b5a1 	.word	0x0800b5a1
 800b528:	0800b5a1 	.word	0x0800b5a1
 800b52c:	0800b5a1 	.word	0x0800b5a1
 800b530:	0800b5a1 	.word	0x0800b5a1
 800b534:	0800b5a1 	.word	0x0800b5a1
 800b538:	0800b5b5 	.word	0x0800b5b5
 800b53c:	0800b5a1 	.word	0x0800b5a1
 800b540:	0800b5a1 	.word	0x0800b5a1
 800b544:	0800b5a1 	.word	0x0800b5a1
 800b548:	0800b5a1 	.word	0x0800b5a1
 800b54c:	0800b5a1 	.word	0x0800b5a1
 800b550:	0800b5a1 	.word	0x0800b5a1
 800b554:	0800b5a1 	.word	0x0800b5a1
 800b558:	0800b5b5 	.word	0x0800b5b5
 800b55c:	0800b5a1 	.word	0x0800b5a1
 800b560:	0800b5a1 	.word	0x0800b5a1
 800b564:	0800b5a1 	.word	0x0800b5a1
 800b568:	0800b5a1 	.word	0x0800b5a1
 800b56c:	0800b5a1 	.word	0x0800b5a1
 800b570:	0800b5a1 	.word	0x0800b5a1
 800b574:	0800b5a1 	.word	0x0800b5a1
 800b578:	0800b5b5 	.word	0x0800b5b5
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	3304      	adds	r3, #4
 800b580:	2101      	movs	r1, #1
 800b582:	4618      	mov	r0, r3
 800b584:	f000 fdfa 	bl	800c17c <RCCEx_PLL2_Config>
 800b588:	4603      	mov	r3, r0
 800b58a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800b58c:	e013      	b.n	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	3324      	adds	r3, #36	; 0x24
 800b592:	2101      	movs	r1, #1
 800b594:	4618      	mov	r0, r3
 800b596:	f000 fea3 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b59a:	4603      	mov	r3, r0
 800b59c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800b59e:	e00a      	b.n	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	75fb      	strb	r3, [r7, #23]
      break;
 800b5a4:	e007      	b.n	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800b5a6:	bf00      	nop
 800b5a8:	58024400 	.word	0x58024400
 800b5ac:	58024800 	.word	0x58024800
 800b5b0:	00ffffcf 	.word	0x00ffffcf
      break;
 800b5b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d109      	bne.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b5bc:	4b96      	ldr	r3, [pc, #600]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b5be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5c0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b5c8:	4993      	ldr	r1, [pc, #588]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	654b      	str	r3, [r1, #84]	; 0x54
 800b5ce:	e001      	b.n	800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5d0:	7dfb      	ldrb	r3, [r7, #23]
 800b5d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f003 0302 	and.w	r3, r3, #2
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d038      	beq.n	800b652 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b5e4:	2b05      	cmp	r3, #5
 800b5e6:	d821      	bhi.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800b5e8:	a201      	add	r2, pc, #4	; (adr r2, 800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800b5ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5ee:	bf00      	nop
 800b5f0:	0800b633 	.word	0x0800b633
 800b5f4:	0800b609 	.word	0x0800b609
 800b5f8:	0800b61b 	.word	0x0800b61b
 800b5fc:	0800b633 	.word	0x0800b633
 800b600:	0800b633 	.word	0x0800b633
 800b604:	0800b633 	.word	0x0800b633
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	3304      	adds	r3, #4
 800b60c:	2101      	movs	r1, #1
 800b60e:	4618      	mov	r0, r3
 800b610:	f000 fdb4 	bl	800c17c <RCCEx_PLL2_Config>
 800b614:	4603      	mov	r3, r0
 800b616:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800b618:	e00c      	b.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	3324      	adds	r3, #36	; 0x24
 800b61e:	2101      	movs	r1, #1
 800b620:	4618      	mov	r0, r3
 800b622:	f000 fe5d 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b626:	4603      	mov	r3, r0
 800b628:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800b62a:	e003      	b.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b62c:	2301      	movs	r3, #1
 800b62e:	75fb      	strb	r3, [r7, #23]
      break;
 800b630:	e000      	b.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800b632:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b634:	7dfb      	ldrb	r3, [r7, #23]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d109      	bne.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b63a:	4b77      	ldr	r3, [pc, #476]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b63c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b63e:	f023 0207 	bic.w	r2, r3, #7
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b646:	4974      	ldr	r1, [pc, #464]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b648:	4313      	orrs	r3, r2
 800b64a:	654b      	str	r3, [r1, #84]	; 0x54
 800b64c:	e001      	b.n	800b652 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b64e:	7dfb      	ldrb	r3, [r7, #23]
 800b650:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f003 0304 	and.w	r3, r3, #4
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d03a      	beq.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b664:	2b05      	cmp	r3, #5
 800b666:	d821      	bhi.n	800b6ac <HAL_RCCEx_PeriphCLKConfig+0x938>
 800b668:	a201      	add	r2, pc, #4	; (adr r2, 800b670 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800b66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66e:	bf00      	nop
 800b670:	0800b6b3 	.word	0x0800b6b3
 800b674:	0800b689 	.word	0x0800b689
 800b678:	0800b69b 	.word	0x0800b69b
 800b67c:	0800b6b3 	.word	0x0800b6b3
 800b680:	0800b6b3 	.word	0x0800b6b3
 800b684:	0800b6b3 	.word	0x0800b6b3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	3304      	adds	r3, #4
 800b68c:	2101      	movs	r1, #1
 800b68e:	4618      	mov	r0, r3
 800b690:	f000 fd74 	bl	800c17c <RCCEx_PLL2_Config>
 800b694:	4603      	mov	r3, r0
 800b696:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b698:	e00c      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	3324      	adds	r3, #36	; 0x24
 800b69e:	2101      	movs	r1, #1
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f000 fe1d 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b6aa:	e003      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	75fb      	strb	r3, [r7, #23]
      break;
 800b6b0:	e000      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800b6b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b6b4:	7dfb      	ldrb	r3, [r7, #23]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10a      	bne.n	800b6d0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b6ba:	4b57      	ldr	r3, [pc, #348]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b6bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6be:	f023 0207 	bic.w	r2, r3, #7
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6c8:	4953      	ldr	r1, [pc, #332]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	658b      	str	r3, [r1, #88]	; 0x58
 800b6ce:	e001      	b.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6d0:	7dfb      	ldrb	r3, [r7, #23]
 800b6d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	f003 0320 	and.w	r3, r3, #32
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d04b      	beq.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b6e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6ea:	d02e      	beq.n	800b74a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800b6ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6f0:	d828      	bhi.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b6f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6f6:	d02a      	beq.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800b6f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6fc:	d822      	bhi.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b6fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b702:	d026      	beq.n	800b752 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800b704:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b708:	d81c      	bhi.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b70a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b70e:	d010      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 800b710:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b714:	d816      	bhi.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b716:	2b00      	cmp	r3, #0
 800b718:	d01d      	beq.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800b71a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b71e:	d111      	bne.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3304      	adds	r3, #4
 800b724:	2100      	movs	r1, #0
 800b726:	4618      	mov	r0, r3
 800b728:	f000 fd28 	bl	800c17c <RCCEx_PLL2_Config>
 800b72c:	4603      	mov	r3, r0
 800b72e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b730:	e012      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	3324      	adds	r3, #36	; 0x24
 800b736:	2102      	movs	r1, #2
 800b738:	4618      	mov	r0, r3
 800b73a:	f000 fdd1 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b73e:	4603      	mov	r3, r0
 800b740:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b742:	e009      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b744:	2301      	movs	r3, #1
 800b746:	75fb      	strb	r3, [r7, #23]
      break;
 800b748:	e006      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b74a:	bf00      	nop
 800b74c:	e004      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b74e:	bf00      	nop
 800b750:	e002      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b752:	bf00      	nop
 800b754:	e000      	b.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b756:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b758:	7dfb      	ldrb	r3, [r7, #23]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10a      	bne.n	800b774 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b75e:	4b2e      	ldr	r3, [pc, #184]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b762:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b76c:	492a      	ldr	r1, [pc, #168]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b76e:	4313      	orrs	r3, r2
 800b770:	654b      	str	r3, [r1, #84]	; 0x54
 800b772:	e001      	b.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b774:	7dfb      	ldrb	r3, [r7, #23]
 800b776:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b780:	2b00      	cmp	r3, #0
 800b782:	d04d      	beq.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b78a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b78e:	d02e      	beq.n	800b7ee <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800b790:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b794:	d828      	bhi.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b796:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b79a:	d02a      	beq.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800b79c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7a0:	d822      	bhi.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b7a6:	d026      	beq.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800b7a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b7ac:	d81c      	bhi.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7b2:	d010      	beq.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800b7b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7b8:	d816      	bhi.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d01d      	beq.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800b7be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7c2:	d111      	bne.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	3304      	adds	r3, #4
 800b7c8:	2100      	movs	r1, #0
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f000 fcd6 	bl	800c17c <RCCEx_PLL2_Config>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b7d4:	e012      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	3324      	adds	r3, #36	; 0x24
 800b7da:	2102      	movs	r1, #2
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f000 fd7f 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b7e6:	e009      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	75fb      	strb	r3, [r7, #23]
      break;
 800b7ec:	e006      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b7ee:	bf00      	nop
 800b7f0:	e004      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b7f2:	bf00      	nop
 800b7f4:	e002      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b7f6:	bf00      	nop
 800b7f8:	e000      	b.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b7fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10c      	bne.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b802:	4b05      	ldr	r3, [pc, #20]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b806:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b810:	4901      	ldr	r1, [pc, #4]	; (800b818 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b812:	4313      	orrs	r3, r2
 800b814:	658b      	str	r3, [r1, #88]	; 0x58
 800b816:	e003      	b.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800b818:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b81c:	7dfb      	ldrb	r3, [r7, #23]
 800b81e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d04b      	beq.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b832:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b836:	d02e      	beq.n	800b896 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800b838:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b83c:	d828      	bhi.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b83e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b842:	d02a      	beq.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800b844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b848:	d822      	bhi.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b84a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b84e:	d026      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800b850:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b854:	d81c      	bhi.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b856:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b85a:	d010      	beq.n	800b87e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800b85c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b860:	d816      	bhi.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b862:	2b00      	cmp	r3, #0
 800b864:	d01d      	beq.n	800b8a2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800b866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b86a:	d111      	bne.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	3304      	adds	r3, #4
 800b870:	2100      	movs	r1, #0
 800b872:	4618      	mov	r0, r3
 800b874:	f000 fc82 	bl	800c17c <RCCEx_PLL2_Config>
 800b878:	4603      	mov	r3, r0
 800b87a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b87c:	e012      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	3324      	adds	r3, #36	; 0x24
 800b882:	2102      	movs	r1, #2
 800b884:	4618      	mov	r0, r3
 800b886:	f000 fd2b 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b88a:	4603      	mov	r3, r0
 800b88c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b88e:	e009      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b890:	2301      	movs	r3, #1
 800b892:	75fb      	strb	r3, [r7, #23]
      break;
 800b894:	e006      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b896:	bf00      	nop
 800b898:	e004      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b89a:	bf00      	nop
 800b89c:	e002      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b89e:	bf00      	nop
 800b8a0:	e000      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b8a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b8a4:	7dfb      	ldrb	r3, [r7, #23]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10a      	bne.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b8aa:	4b9d      	ldr	r3, [pc, #628]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b8ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b8b8:	4999      	ldr	r1, [pc, #612]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	658b      	str	r3, [r1, #88]	; 0x58
 800b8be:	e001      	b.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8c0:	7dfb      	ldrb	r3, [r7, #23]
 800b8c2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f003 0308 	and.w	r3, r3, #8
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d01a      	beq.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8da:	d10a      	bne.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	3324      	adds	r3, #36	; 0x24
 800b8e0:	2102      	movs	r1, #2
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f000 fcfc 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d001      	beq.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b8f2:	4b8b      	ldr	r3, [pc, #556]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b8f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b900:	4987      	ldr	r1, [pc, #540]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b902:	4313      	orrs	r3, r2
 800b904:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f003 0310 	and.w	r3, r3, #16
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d01a      	beq.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b91c:	d10a      	bne.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	3324      	adds	r3, #36	; 0x24
 800b922:	2102      	movs	r1, #2
 800b924:	4618      	mov	r0, r3
 800b926:	f000 fcdb 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d001      	beq.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b934:	4b7a      	ldr	r3, [pc, #488]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b938:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b942:	4977      	ldr	r1, [pc, #476]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b944:	4313      	orrs	r3, r2
 800b946:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b950:	2b00      	cmp	r3, #0
 800b952:	d034      	beq.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b95a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b95e:	d01d      	beq.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800b960:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b964:	d817      	bhi.n	800b996 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800b966:	2b00      	cmp	r3, #0
 800b968:	d003      	beq.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800b96a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b96e:	d009      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800b970:	e011      	b.n	800b996 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	3304      	adds	r3, #4
 800b976:	2100      	movs	r1, #0
 800b978:	4618      	mov	r0, r3
 800b97a:	f000 fbff 	bl	800c17c <RCCEx_PLL2_Config>
 800b97e:	4603      	mov	r3, r0
 800b980:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b982:	e00c      	b.n	800b99e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	3324      	adds	r3, #36	; 0x24
 800b988:	2102      	movs	r1, #2
 800b98a:	4618      	mov	r0, r3
 800b98c:	f000 fca8 	bl	800c2e0 <RCCEx_PLL3_Config>
 800b990:	4603      	mov	r3, r0
 800b992:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b994:	e003      	b.n	800b99e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b996:	2301      	movs	r3, #1
 800b998:	75fb      	strb	r3, [r7, #23]
      break;
 800b99a:	e000      	b.n	800b99e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800b99c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b99e:	7dfb      	ldrb	r3, [r7, #23]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d10a      	bne.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b9a4:	4b5e      	ldr	r3, [pc, #376]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b9b2:	495b      	ldr	r1, [pc, #364]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	658b      	str	r3, [r1, #88]	; 0x58
 800b9b8:	e001      	b.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ba:	7dfb      	ldrb	r3, [r7, #23]
 800b9bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d033      	beq.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b9d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b9d4:	d01c      	beq.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800b9d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b9da:	d816      	bhi.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800b9dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9e0:	d003      	beq.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800b9e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9e6:	d007      	beq.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800b9e8:	e00f      	b.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9ea:	4b4d      	ldr	r3, [pc, #308]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ee:	4a4c      	ldr	r2, [pc, #304]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800b9f6:	e00c      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	3324      	adds	r3, #36	; 0x24
 800b9fc:	2101      	movs	r1, #1
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f000 fc6e 	bl	800c2e0 <RCCEx_PLL3_Config>
 800ba04:	4603      	mov	r3, r0
 800ba06:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800ba08:	e003      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	75fb      	strb	r3, [r7, #23]
      break;
 800ba0e:	e000      	b.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800ba10:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba12:	7dfb      	ldrb	r3, [r7, #23]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d10a      	bne.n	800ba2e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ba18:	4b41      	ldr	r3, [pc, #260]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba26:	493e      	ldr	r1, [pc, #248]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	654b      	str	r3, [r1, #84]	; 0x54
 800ba2c:	e001      	b.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba2e:	7dfb      	ldrb	r3, [r7, #23]
 800ba30:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d029      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d003      	beq.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800ba46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba4a:	d007      	beq.n	800ba5c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800ba4c:	e00f      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba4e:	4b34      	ldr	r3, [pc, #208]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba52:	4a33      	ldr	r2, [pc, #204]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800ba5a:	e00b      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	3304      	adds	r3, #4
 800ba60:	2102      	movs	r1, #2
 800ba62:	4618      	mov	r0, r3
 800ba64:	f000 fb8a 	bl	800c17c <RCCEx_PLL2_Config>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800ba6c:	e002      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	75fb      	strb	r3, [r7, #23]
      break;
 800ba72:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba74:	7dfb      	ldrb	r3, [r7, #23]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d109      	bne.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ba7a:	4b29      	ldr	r3, [pc, #164]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba7e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba86:	4926      	ldr	r1, [pc, #152]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba88:	4313      	orrs	r3, r2
 800ba8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800ba8c:	e001      	b.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8e:	7dfb      	ldrb	r3, [r7, #23]
 800ba90:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00a      	beq.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	3324      	adds	r3, #36	; 0x24
 800baa2:	2102      	movs	r1, #2
 800baa4:	4618      	mov	r0, r3
 800baa6:	f000 fc1b 	bl	800c2e0 <RCCEx_PLL3_Config>
 800baaa:	4603      	mov	r3, r0
 800baac:	2b00      	cmp	r3, #0
 800baae:	d001      	beq.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800babc:	2b00      	cmp	r3, #0
 800babe:	d033      	beq.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bac4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bac8:	d017      	beq.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800baca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bace:	d811      	bhi.n	800baf4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800bad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bad4:	d013      	beq.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800bad6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bada:	d80b      	bhi.n	800baf4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800badc:	2b00      	cmp	r3, #0
 800bade:	d010      	beq.n	800bb02 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800bae0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bae4:	d106      	bne.n	800baf4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bae6:	4b0e      	ldr	r3, [pc, #56]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baea:	4a0d      	ldr	r2, [pc, #52]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800baec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800baf0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800baf2:	e007      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800baf4:	2301      	movs	r3, #1
 800baf6:	75fb      	strb	r3, [r7, #23]
      break;
 800baf8:	e004      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bafa:	bf00      	nop
 800bafc:	e002      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bafe:	bf00      	nop
 800bb00:	e000      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bb02:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb04:	7dfb      	ldrb	r3, [r7, #23]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d10c      	bne.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb0a:	4b05      	ldr	r3, [pc, #20]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bb0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb16:	4902      	ldr	r1, [pc, #8]	; (800bb20 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	654b      	str	r3, [r1, #84]	; 0x54
 800bb1c:	e004      	b.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800bb1e:	bf00      	nop
 800bb20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb24:	7dfb      	ldrb	r3, [r7, #23]
 800bb26:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d008      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bb34:	4b31      	ldr	r3, [pc, #196]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb40:	492e      	ldr	r1, [pc, #184]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb42:	4313      	orrs	r3, r2
 800bb44:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d009      	beq.n	800bb66 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bb52:	4b2a      	ldr	r3, [pc, #168]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bb60:	4926      	ldr	r1, [pc, #152]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb62:	4313      	orrs	r3, r2
 800bb64:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d008      	beq.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bb72:	4b22      	ldr	r3, [pc, #136]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb76:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb7e:	491f      	ldr	r1, [pc, #124]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb80:	4313      	orrs	r3, r2
 800bb82:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00d      	beq.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bb90:	4b1a      	ldr	r3, [pc, #104]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	4a19      	ldr	r2, [pc, #100]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bb9a:	6113      	str	r3, [r2, #16]
 800bb9c:	4b17      	ldr	r3, [pc, #92]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb9e:	691a      	ldr	r2, [r3, #16]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bba6:	4915      	ldr	r1, [pc, #84]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	da08      	bge.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bbb4:	4b11      	ldr	r3, [pc, #68]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbb8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbc0:	490e      	ldr	r1, [pc, #56]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d009      	beq.n	800bbe6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bbd2:	4b0a      	ldr	r3, [pc, #40]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbd6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbe0:	4906      	ldr	r1, [pc, #24]	; (800bbfc <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800bbe6:	7dbb      	ldrb	r3, [r7, #22]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d101      	bne.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800bbec:	2300      	movs	r3, #0
 800bbee:	e000      	b.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800bbf0:	2301      	movs	r3, #1
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3718      	adds	r7, #24
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}
 800bbfa:	bf00      	nop
 800bbfc:	58024400 	.word	0x58024400

0800bc00 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bc04:	f7ff f85a 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800bc08:	4602      	mov	r2, r0
 800bc0a:	4b06      	ldr	r3, [pc, #24]	; (800bc24 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800bc0c:	6a1b      	ldr	r3, [r3, #32]
 800bc0e:	091b      	lsrs	r3, r3, #4
 800bc10:	f003 0307 	and.w	r3, r3, #7
 800bc14:	4904      	ldr	r1, [pc, #16]	; (800bc28 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800bc16:	5ccb      	ldrb	r3, [r1, r3]
 800bc18:	f003 031f 	and.w	r3, r3, #31
 800bc1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	bd80      	pop	{r7, pc}
 800bc24:	58024400 	.word	0x58024400
 800bc28:	080140a4 	.word	0x080140a4

0800bc2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b089      	sub	sp, #36	; 0x24
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bc34:	4ba1      	ldr	r3, [pc, #644]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc38:	f003 0303 	and.w	r3, r3, #3
 800bc3c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800bc3e:	4b9f      	ldr	r3, [pc, #636]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc42:	0b1b      	lsrs	r3, r3, #12
 800bc44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc48:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bc4a:	4b9c      	ldr	r3, [pc, #624]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc4e:	091b      	lsrs	r3, r3, #4
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800bc56:	4b99      	ldr	r3, [pc, #612]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc5a:	08db      	lsrs	r3, r3, #3
 800bc5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc60:	693a      	ldr	r2, [r7, #16]
 800bc62:	fb02 f303 	mul.w	r3, r2, r3
 800bc66:	ee07 3a90 	vmov	s15, r3
 800bc6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f000 8111 	beq.w	800be9c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800bc7a:	69bb      	ldr	r3, [r7, #24]
 800bc7c:	2b02      	cmp	r3, #2
 800bc7e:	f000 8083 	beq.w	800bd88 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800bc82:	69bb      	ldr	r3, [r7, #24]
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	f200 80a1 	bhi.w	800bdcc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d003      	beq.n	800bc98 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800bc90:	69bb      	ldr	r3, [r7, #24]
 800bc92:	2b01      	cmp	r3, #1
 800bc94:	d056      	beq.n	800bd44 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800bc96:	e099      	b.n	800bdcc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc98:	4b88      	ldr	r3, [pc, #544]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f003 0320 	and.w	r3, r3, #32
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d02d      	beq.n	800bd00 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bca4:	4b85      	ldr	r3, [pc, #532]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	08db      	lsrs	r3, r3, #3
 800bcaa:	f003 0303 	and.w	r3, r3, #3
 800bcae:	4a84      	ldr	r2, [pc, #528]	; (800bec0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800bcb0:	fa22 f303 	lsr.w	r3, r2, r3
 800bcb4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	ee07 3a90 	vmov	s15, r3
 800bcbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	ee07 3a90 	vmov	s15, r3
 800bcc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcce:	4b7b      	ldr	r3, [pc, #492]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bcd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcd6:	ee07 3a90 	vmov	s15, r3
 800bcda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcde:	ed97 6a03 	vldr	s12, [r7, #12]
 800bce2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800bec4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bcf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcfa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800bcfe:	e087      	b.n	800be10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	ee07 3a90 	vmov	s15, r3
 800bd06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800bec8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800bd0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd12:	4b6a      	ldr	r3, [pc, #424]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bd14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd1a:	ee07 3a90 	vmov	s15, r3
 800bd1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd22:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd26:	eddf 5a67 	vldr	s11, [pc, #412]	; 800bec4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bd2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bd42:	e065      	b.n	800be10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	ee07 3a90 	vmov	s15, r3
 800bd4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800becc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bd52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd56:	4b59      	ldr	r3, [pc, #356]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bd58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd5e:	ee07 3a90 	vmov	s15, r3
 800bd62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd66:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800bec4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bd6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bd86:	e043      	b.n	800be10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	ee07 3a90 	vmov	s15, r3
 800bd8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800bed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800bd96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd9a:	4b48      	ldr	r3, [pc, #288]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bd9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bda2:	ee07 3a90 	vmov	s15, r3
 800bda6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdaa:	ed97 6a03 	vldr	s12, [r7, #12]
 800bdae:	eddf 5a45 	vldr	s11, [pc, #276]	; 800bec4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bdb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bdbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bdca:	e021      	b.n	800be10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	ee07 3a90 	vmov	s15, r3
 800bdd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdd6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800becc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bdda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdde:	4b37      	ldr	r3, [pc, #220]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bde0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bde6:	ee07 3a90 	vmov	s15, r3
 800bdea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdee:	ed97 6a03 	vldr	s12, [r7, #12]
 800bdf2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800bec4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bdf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800be02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800be0e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800be10:	4b2a      	ldr	r3, [pc, #168]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be14:	0a5b      	lsrs	r3, r3, #9
 800be16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be1a:	ee07 3a90 	vmov	s15, r3
 800be1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be26:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be2a:	edd7 6a07 	vldr	s13, [r7, #28]
 800be2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be36:	ee17 2a90 	vmov	r2, s15
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800be3e:	4b1f      	ldr	r3, [pc, #124]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be42:	0c1b      	lsrs	r3, r3, #16
 800be44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be48:	ee07 3a90 	vmov	s15, r3
 800be4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be54:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be58:	edd7 6a07 	vldr	s13, [r7, #28]
 800be5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be64:	ee17 2a90 	vmov	r2, s15
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800be6c:	4b13      	ldr	r3, [pc, #76]	; (800bebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be70:	0e1b      	lsrs	r3, r3, #24
 800be72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be76:	ee07 3a90 	vmov	s15, r3
 800be7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be82:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be86:	edd7 6a07 	vldr	s13, [r7, #28]
 800be8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be92:	ee17 2a90 	vmov	r2, s15
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800be9a:	e008      	b.n	800beae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2200      	movs	r2, #0
 800bea6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2200      	movs	r2, #0
 800beac:	609a      	str	r2, [r3, #8]
}
 800beae:	bf00      	nop
 800beb0:	3724      	adds	r7, #36	; 0x24
 800beb2:	46bd      	mov	sp, r7
 800beb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb8:	4770      	bx	lr
 800beba:	bf00      	nop
 800bebc:	58024400 	.word	0x58024400
 800bec0:	03d09000 	.word	0x03d09000
 800bec4:	46000000 	.word	0x46000000
 800bec8:	4c742400 	.word	0x4c742400
 800becc:	4a742400 	.word	0x4a742400
 800bed0:	4c371b00 	.word	0x4c371b00

0800bed4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b089      	sub	sp, #36	; 0x24
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bedc:	4ba1      	ldr	r3, [pc, #644]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bee0:	f003 0303 	and.w	r3, r3, #3
 800bee4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800bee6:	4b9f      	ldr	r3, [pc, #636]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800beea:	0d1b      	lsrs	r3, r3, #20
 800beec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bef0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bef2:	4b9c      	ldr	r3, [pc, #624]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bef6:	0a1b      	lsrs	r3, r3, #8
 800bef8:	f003 0301 	and.w	r3, r3, #1
 800befc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800befe:	4b99      	ldr	r3, [pc, #612]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf02:	08db      	lsrs	r3, r3, #3
 800bf04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf08:	693a      	ldr	r2, [r7, #16]
 800bf0a:	fb02 f303 	mul.w	r3, r2, r3
 800bf0e:	ee07 3a90 	vmov	s15, r3
 800bf12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf16:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f000 8111 	beq.w	800c144 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800bf22:	69bb      	ldr	r3, [r7, #24]
 800bf24:	2b02      	cmp	r3, #2
 800bf26:	f000 8083 	beq.w	800c030 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800bf2a:	69bb      	ldr	r3, [r7, #24]
 800bf2c:	2b02      	cmp	r3, #2
 800bf2e:	f200 80a1 	bhi.w	800c074 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800bf32:	69bb      	ldr	r3, [r7, #24]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d003      	beq.n	800bf40 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800bf38:	69bb      	ldr	r3, [r7, #24]
 800bf3a:	2b01      	cmp	r3, #1
 800bf3c:	d056      	beq.n	800bfec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800bf3e:	e099      	b.n	800c074 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf40:	4b88      	ldr	r3, [pc, #544]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f003 0320 	and.w	r3, r3, #32
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d02d      	beq.n	800bfa8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bf4c:	4b85      	ldr	r3, [pc, #532]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	08db      	lsrs	r3, r3, #3
 800bf52:	f003 0303 	and.w	r3, r3, #3
 800bf56:	4a84      	ldr	r2, [pc, #528]	; (800c168 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800bf58:	fa22 f303 	lsr.w	r3, r2, r3
 800bf5c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	ee07 3a90 	vmov	s15, r3
 800bf64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf68:	697b      	ldr	r3, [r7, #20]
 800bf6a:	ee07 3a90 	vmov	s15, r3
 800bf6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf76:	4b7b      	ldr	r3, [pc, #492]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf7e:	ee07 3a90 	vmov	s15, r3
 800bf82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf86:	ed97 6a03 	vldr	s12, [r7, #12]
 800bf8a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c16c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bf8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bf92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bf96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bf9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfa2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800bfa6:	e087      	b.n	800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	ee07 3a90 	vmov	s15, r3
 800bfae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfb2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c170 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800bfb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfba:	4b6a      	ldr	r3, [pc, #424]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bfbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfc2:	ee07 3a90 	vmov	s15, r3
 800bfc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfca:	ed97 6a03 	vldr	s12, [r7, #12]
 800bfce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c16c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bfd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bfde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfe6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bfea:	e065      	b.n	800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	ee07 3a90 	vmov	s15, r3
 800bff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bff6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800bffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bffe:	4b59      	ldr	r3, [pc, #356]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c006:	ee07 3a90 	vmov	s15, r3
 800c00a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c00e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c012:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c16c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c01a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c01e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c02a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c02e:	e043      	b.n	800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	ee07 3a90 	vmov	s15, r3
 800c036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c03a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c178 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c03e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c042:	4b48      	ldr	r3, [pc, #288]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c04a:	ee07 3a90 	vmov	s15, r3
 800c04e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c052:	ed97 6a03 	vldr	s12, [r7, #12]
 800c056:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c16c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c05a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c05e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c062:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c06a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c06e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c072:	e021      	b.n	800c0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c074:	697b      	ldr	r3, [r7, #20]
 800c076:	ee07 3a90 	vmov	s15, r3
 800c07a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c07e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c086:	4b37      	ldr	r3, [pc, #220]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c08a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c08e:	ee07 3a90 	vmov	s15, r3
 800c092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c096:	ed97 6a03 	vldr	s12, [r7, #12]
 800c09a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c16c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c09e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c0b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800c0b8:	4b2a      	ldr	r3, [pc, #168]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0bc:	0a5b      	lsrs	r3, r3, #9
 800c0be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0c2:	ee07 3a90 	vmov	s15, r3
 800c0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c0ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c0d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c0d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0de:	ee17 2a90 	vmov	r2, s15
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800c0e6:	4b1f      	ldr	r3, [pc, #124]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ea:	0c1b      	lsrs	r3, r3, #16
 800c0ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0f0:	ee07 3a90 	vmov	s15, r3
 800c0f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c0fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c100:	edd7 6a07 	vldr	s13, [r7, #28]
 800c104:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c10c:	ee17 2a90 	vmov	r2, s15
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800c114:	4b13      	ldr	r3, [pc, #76]	; (800c164 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c118:	0e1b      	lsrs	r3, r3, #24
 800c11a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c11e:	ee07 3a90 	vmov	s15, r3
 800c122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c126:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c12a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c12e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c136:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c13a:	ee17 2a90 	vmov	r2, s15
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c142:	e008      	b.n	800c156 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2200      	movs	r2, #0
 800c148:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2200      	movs	r2, #0
 800c154:	609a      	str	r2, [r3, #8]
}
 800c156:	bf00      	nop
 800c158:	3724      	adds	r7, #36	; 0x24
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr
 800c162:	bf00      	nop
 800c164:	58024400 	.word	0x58024400
 800c168:	03d09000 	.word	0x03d09000
 800c16c:	46000000 	.word	0x46000000
 800c170:	4c742400 	.word	0x4c742400
 800c174:	4a742400 	.word	0x4a742400
 800c178:	4c371b00 	.word	0x4c371b00

0800c17c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b084      	sub	sp, #16
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c186:	2300      	movs	r3, #0
 800c188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c18a:	4b53      	ldr	r3, [pc, #332]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c18c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c18e:	f003 0303 	and.w	r3, r3, #3
 800c192:	2b03      	cmp	r3, #3
 800c194:	d101      	bne.n	800c19a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c196:	2301      	movs	r3, #1
 800c198:	e099      	b.n	800c2ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c19a:	4b4f      	ldr	r3, [pc, #316]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a4e      	ldr	r2, [pc, #312]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c1a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c1a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c1a6:	f7fa fa7b 	bl	80066a0 <HAL_GetTick>
 800c1aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c1ac:	e008      	b.n	800c1c0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c1ae:	f7fa fa77 	bl	80066a0 <HAL_GetTick>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	1ad3      	subs	r3, r2, r3
 800c1b8:	2b02      	cmp	r3, #2
 800c1ba:	d901      	bls.n	800c1c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c1bc:	2303      	movs	r3, #3
 800c1be:	e086      	b.n	800c2ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c1c0:	4b45      	ldr	r3, [pc, #276]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d1f0      	bne.n	800c1ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c1cc:	4b42      	ldr	r3, [pc, #264]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c1ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1d0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	031b      	lsls	r3, r3, #12
 800c1da:	493f      	ldr	r1, [pc, #252]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	628b      	str	r3, [r1, #40]	; 0x28
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	3b01      	subs	r3, #1
 800c1e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	689b      	ldr	r3, [r3, #8]
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	025b      	lsls	r3, r3, #9
 800c1f2:	b29b      	uxth	r3, r3
 800c1f4:	431a      	orrs	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	3b01      	subs	r3, #1
 800c1fc:	041b      	lsls	r3, r3, #16
 800c1fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c202:	431a      	orrs	r2, r3
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	691b      	ldr	r3, [r3, #16]
 800c208:	3b01      	subs	r3, #1
 800c20a:	061b      	lsls	r3, r3, #24
 800c20c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c210:	4931      	ldr	r1, [pc, #196]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c212:	4313      	orrs	r3, r2
 800c214:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c216:	4b30      	ldr	r3, [pc, #192]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c21a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	695b      	ldr	r3, [r3, #20]
 800c222:	492d      	ldr	r1, [pc, #180]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c224:	4313      	orrs	r3, r2
 800c226:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c228:	4b2b      	ldr	r3, [pc, #172]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c22c:	f023 0220 	bic.w	r2, r3, #32
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	699b      	ldr	r3, [r3, #24]
 800c234:	4928      	ldr	r1, [pc, #160]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c236:	4313      	orrs	r3, r2
 800c238:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c23a:	4b27      	ldr	r3, [pc, #156]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c23c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c23e:	4a26      	ldr	r2, [pc, #152]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c240:	f023 0310 	bic.w	r3, r3, #16
 800c244:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c246:	4b24      	ldr	r3, [pc, #144]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c248:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c24a:	4b24      	ldr	r3, [pc, #144]	; (800c2dc <RCCEx_PLL2_Config+0x160>)
 800c24c:	4013      	ands	r3, r2
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	69d2      	ldr	r2, [r2, #28]
 800c252:	00d2      	lsls	r2, r2, #3
 800c254:	4920      	ldr	r1, [pc, #128]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c256:	4313      	orrs	r3, r2
 800c258:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c25a:	4b1f      	ldr	r3, [pc, #124]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c25c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c25e:	4a1e      	ldr	r2, [pc, #120]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c260:	f043 0310 	orr.w	r3, r3, #16
 800c264:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d106      	bne.n	800c27a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c26c:	4b1a      	ldr	r3, [pc, #104]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c270:	4a19      	ldr	r2, [pc, #100]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c272:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c276:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c278:	e00f      	b.n	800c29a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d106      	bne.n	800c28e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c280:	4b15      	ldr	r3, [pc, #84]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c284:	4a14      	ldr	r2, [pc, #80]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c28a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c28c:	e005      	b.n	800c29a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c28e:	4b12      	ldr	r3, [pc, #72]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c292:	4a11      	ldr	r2, [pc, #68]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c294:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c298:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c29a:	4b0f      	ldr	r3, [pc, #60]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a0e      	ldr	r2, [pc, #56]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c2a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c2a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2a6:	f7fa f9fb 	bl	80066a0 <HAL_GetTick>
 800c2aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c2ac:	e008      	b.n	800c2c0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c2ae:	f7fa f9f7 	bl	80066a0 <HAL_GetTick>
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	1ad3      	subs	r3, r2, r3
 800c2b8:	2b02      	cmp	r3, #2
 800c2ba:	d901      	bls.n	800c2c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c2bc:	2303      	movs	r3, #3
 800c2be:	e006      	b.n	800c2ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c2c0:	4b05      	ldr	r3, [pc, #20]	; (800c2d8 <RCCEx_PLL2_Config+0x15c>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d0f0      	beq.n	800c2ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3710      	adds	r7, #16
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	58024400 	.word	0x58024400
 800c2dc:	ffff0007 	.word	0xffff0007

0800c2e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b084      	sub	sp, #16
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
 800c2e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c2ee:	4b53      	ldr	r3, [pc, #332]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c2f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2f2:	f003 0303 	and.w	r3, r3, #3
 800c2f6:	2b03      	cmp	r3, #3
 800c2f8:	d101      	bne.n	800c2fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e099      	b.n	800c432 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c2fe:	4b4f      	ldr	r3, [pc, #316]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	4a4e      	ldr	r2, [pc, #312]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c304:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c308:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c30a:	f7fa f9c9 	bl	80066a0 <HAL_GetTick>
 800c30e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c310:	e008      	b.n	800c324 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c312:	f7fa f9c5 	bl	80066a0 <HAL_GetTick>
 800c316:	4602      	mov	r2, r0
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	1ad3      	subs	r3, r2, r3
 800c31c:	2b02      	cmp	r3, #2
 800c31e:	d901      	bls.n	800c324 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c320:	2303      	movs	r3, #3
 800c322:	e086      	b.n	800c432 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c324:	4b45      	ldr	r3, [pc, #276]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d1f0      	bne.n	800c312 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c330:	4b42      	ldr	r3, [pc, #264]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c334:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	051b      	lsls	r3, r3, #20
 800c33e:	493f      	ldr	r1, [pc, #252]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c340:	4313      	orrs	r3, r2
 800c342:	628b      	str	r3, [r1, #40]	; 0x28
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	685b      	ldr	r3, [r3, #4]
 800c348:	3b01      	subs	r3, #1
 800c34a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	689b      	ldr	r3, [r3, #8]
 800c352:	3b01      	subs	r3, #1
 800c354:	025b      	lsls	r3, r3, #9
 800c356:	b29b      	uxth	r3, r3
 800c358:	431a      	orrs	r2, r3
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	68db      	ldr	r3, [r3, #12]
 800c35e:	3b01      	subs	r3, #1
 800c360:	041b      	lsls	r3, r3, #16
 800c362:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c366:	431a      	orrs	r2, r3
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	691b      	ldr	r3, [r3, #16]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	061b      	lsls	r3, r3, #24
 800c370:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c374:	4931      	ldr	r1, [pc, #196]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c376:	4313      	orrs	r3, r2
 800c378:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c37a:	4b30      	ldr	r3, [pc, #192]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c37c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c37e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	695b      	ldr	r3, [r3, #20]
 800c386:	492d      	ldr	r1, [pc, #180]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c388:	4313      	orrs	r3, r2
 800c38a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c38c:	4b2b      	ldr	r3, [pc, #172]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c38e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c390:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	699b      	ldr	r3, [r3, #24]
 800c398:	4928      	ldr	r1, [pc, #160]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c39a:	4313      	orrs	r3, r2
 800c39c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c39e:	4b27      	ldr	r3, [pc, #156]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3a2:	4a26      	ldr	r2, [pc, #152]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c3aa:	4b24      	ldr	r3, [pc, #144]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3ae:	4b24      	ldr	r3, [pc, #144]	; (800c440 <RCCEx_PLL3_Config+0x160>)
 800c3b0:	4013      	ands	r3, r2
 800c3b2:	687a      	ldr	r2, [r7, #4]
 800c3b4:	69d2      	ldr	r2, [r2, #28]
 800c3b6:	00d2      	lsls	r2, r2, #3
 800c3b8:	4920      	ldr	r1, [pc, #128]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3ba:	4313      	orrs	r3, r2
 800c3bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c3be:	4b1f      	ldr	r3, [pc, #124]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c2:	4a1e      	ldr	r2, [pc, #120]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d106      	bne.n	800c3de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c3d0:	4b1a      	ldr	r3, [pc, #104]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3d4:	4a19      	ldr	r2, [pc, #100]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c3da:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c3dc:	e00f      	b.n	800c3fe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	d106      	bne.n	800c3f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c3e4:	4b15      	ldr	r3, [pc, #84]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3e8:	4a14      	ldr	r2, [pc, #80]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c3ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c3f0:	e005      	b.n	800c3fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c3f2:	4b12      	ldr	r3, [pc, #72]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f6:	4a11      	ldr	r2, [pc, #68]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c3f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c3fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c3fe:	4b0f      	ldr	r3, [pc, #60]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	4a0e      	ldr	r2, [pc, #56]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c40a:	f7fa f949 	bl	80066a0 <HAL_GetTick>
 800c40e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c410:	e008      	b.n	800c424 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c412:	f7fa f945 	bl	80066a0 <HAL_GetTick>
 800c416:	4602      	mov	r2, r0
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	d901      	bls.n	800c424 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c420:	2303      	movs	r3, #3
 800c422:	e006      	b.n	800c432 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c424:	4b05      	ldr	r3, [pc, #20]	; (800c43c <RCCEx_PLL3_Config+0x15c>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d0f0      	beq.n	800c412 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c430:	7bfb      	ldrb	r3, [r7, #15]
}
 800c432:	4618      	mov	r0, r3
 800c434:	3710      	adds	r7, #16
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	58024400 	.word	0x58024400
 800c440:	ffff0007 	.word	0xffff0007

0800c444 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d101      	bne.n	800c456 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c452:	2301      	movs	r3, #1
 800c454:	e0f1      	b.n	800c63a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2200      	movs	r2, #0
 800c45a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4a78      	ldr	r2, [pc, #480]	; (800c644 <HAL_SPI_Init+0x200>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d00f      	beq.n	800c486 <HAL_SPI_Init+0x42>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	4a77      	ldr	r2, [pc, #476]	; (800c648 <HAL_SPI_Init+0x204>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d00a      	beq.n	800c486 <HAL_SPI_Init+0x42>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4a75      	ldr	r2, [pc, #468]	; (800c64c <HAL_SPI_Init+0x208>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d005      	beq.n	800c486 <HAL_SPI_Init+0x42>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	68db      	ldr	r3, [r3, #12]
 800c47e:	2b0f      	cmp	r3, #15
 800c480:	d901      	bls.n	800c486 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800c482:	2301      	movs	r3, #1
 800c484:	e0d9      	b.n	800c63a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 f8e2 	bl	800c650 <SPI_GetPacketSize>
 800c48c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4a6c      	ldr	r2, [pc, #432]	; (800c644 <HAL_SPI_Init+0x200>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d00c      	beq.n	800c4b2 <HAL_SPI_Init+0x6e>
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4a6a      	ldr	r2, [pc, #424]	; (800c648 <HAL_SPI_Init+0x204>)
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d007      	beq.n	800c4b2 <HAL_SPI_Init+0x6e>
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	4a69      	ldr	r2, [pc, #420]	; (800c64c <HAL_SPI_Init+0x208>)
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d002      	beq.n	800c4b2 <HAL_SPI_Init+0x6e>
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	2b08      	cmp	r3, #8
 800c4b0:	d811      	bhi.n	800c4d6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c4b6:	4a63      	ldr	r2, [pc, #396]	; (800c644 <HAL_SPI_Init+0x200>)
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d009      	beq.n	800c4d0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4a61      	ldr	r2, [pc, #388]	; (800c648 <HAL_SPI_Init+0x204>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d004      	beq.n	800c4d0 <HAL_SPI_Init+0x8c>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4a60      	ldr	r2, [pc, #384]	; (800c64c <HAL_SPI_Init+0x208>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d104      	bne.n	800c4da <HAL_SPI_Init+0x96>
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	2b10      	cmp	r3, #16
 800c4d4:	d901      	bls.n	800c4da <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	e0af      	b.n	800c63a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d106      	bne.n	800c4f4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f7f8 fa92 	bl	8004a18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2202      	movs	r2, #2
 800c4f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	681a      	ldr	r2, [r3, #0]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f022 0201 	bic.w	r2, r2, #1
 800c50a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	689b      	ldr	r3, [r3, #8]
 800c512:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800c516:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	699b      	ldr	r3, [r3, #24]
 800c51c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c520:	d119      	bne.n	800c556 <HAL_SPI_Init+0x112>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	685b      	ldr	r3, [r3, #4]
 800c526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c52a:	d103      	bne.n	800c534 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c530:	2b00      	cmp	r3, #0
 800c532:	d008      	beq.n	800c546 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d10c      	bne.n	800c556 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c544:	d107      	bne.n	800c556 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	681a      	ldr	r2, [r3, #0]
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c554:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	69da      	ldr	r2, [r3, #28]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c55e:	431a      	orrs	r2, r3
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	431a      	orrs	r2, r3
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c568:	ea42 0103 	orr.w	r1, r2, r3
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	68da      	ldr	r2, [r3, #12]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	430a      	orrs	r2, r1
 800c576:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c580:	431a      	orrs	r2, r3
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c586:	431a      	orrs	r2, r3
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	699b      	ldr	r3, [r3, #24]
 800c58c:	431a      	orrs	r2, r3
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	691b      	ldr	r3, [r3, #16]
 800c592:	431a      	orrs	r2, r3
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	695b      	ldr	r3, [r3, #20]
 800c598:	431a      	orrs	r2, r3
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6a1b      	ldr	r3, [r3, #32]
 800c59e:	431a      	orrs	r2, r3
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	431a      	orrs	r2, r3
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5aa:	431a      	orrs	r2, r3
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	689b      	ldr	r3, [r3, #8]
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5b6:	ea42 0103 	orr.w	r1, r2, r3
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	430a      	orrs	r2, r1
 800c5c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	685b      	ldr	r3, [r3, #4]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d113      	bne.n	800c5f6 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	689b      	ldr	r3, [r3, #8]
 800c5d4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c5e0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c5f4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f022 0201 	bic.w	r2, r2, #1
 800c604:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	685b      	ldr	r3, [r3, #4]
 800c60a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d00a      	beq.n	800c628 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	68db      	ldr	r3, [r3, #12]
 800c618:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	430a      	orrs	r2, r1
 800c626:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2200      	movs	r2, #0
 800c62c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2201      	movs	r2, #1
 800c634:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800c638:	2300      	movs	r3, #0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3710      	adds	r7, #16
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}
 800c642:	bf00      	nop
 800c644:	40013000 	.word	0x40013000
 800c648:	40003800 	.word	0x40003800
 800c64c:	40003c00 	.word	0x40003c00

0800c650 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800c650:	b480      	push	{r7}
 800c652:	b085      	sub	sp, #20
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c65c:	095b      	lsrs	r3, r3, #5
 800c65e:	3301      	adds	r3, #1
 800c660:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	68db      	ldr	r3, [r3, #12]
 800c666:	3301      	adds	r3, #1
 800c668:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	3307      	adds	r3, #7
 800c66e:	08db      	lsrs	r3, r3, #3
 800c670:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	68fa      	ldr	r2, [r7, #12]
 800c676:	fb02 f303 	mul.w	r3, r2, r3
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	3714      	adds	r7, #20
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr

0800c686 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b082      	sub	sp, #8
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d101      	bne.n	800c698 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c694:	2301      	movs	r3, #1
 800c696:	e049      	b.n	800c72c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d106      	bne.n	800c6b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f7f9 f8cf 	bl	8005850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2202      	movs	r2, #2
 800c6b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	3304      	adds	r3, #4
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	4610      	mov	r0, r2
 800c6c6:	f000 fd9f 	bl	800d208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2201      	movs	r2, #1
 800c6ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2201      	movs	r2, #1
 800c706:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2201      	movs	r2, #1
 800c70e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2201      	movs	r2, #1
 800c716:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2201      	movs	r2, #1
 800c71e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2201      	movs	r2, #1
 800c726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c72a:	2300      	movs	r3, #0
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3708      	adds	r7, #8
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}

0800c734 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c734:	b480      	push	{r7}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c742:	b2db      	uxtb	r3, r3
 800c744:	2b01      	cmp	r3, #1
 800c746:	d001      	beq.n	800c74c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c748:	2301      	movs	r3, #1
 800c74a:	e054      	b.n	800c7f6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2202      	movs	r2, #2
 800c750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	68da      	ldr	r2, [r3, #12]
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f042 0201 	orr.w	r2, r2, #1
 800c762:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a26      	ldr	r2, [pc, #152]	; (800c804 <HAL_TIM_Base_Start_IT+0xd0>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d022      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c776:	d01d      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	4a22      	ldr	r2, [pc, #136]	; (800c808 <HAL_TIM_Base_Start_IT+0xd4>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d018      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a21      	ldr	r2, [pc, #132]	; (800c80c <HAL_TIM_Base_Start_IT+0xd8>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d013      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	4a1f      	ldr	r2, [pc, #124]	; (800c810 <HAL_TIM_Base_Start_IT+0xdc>)
 800c792:	4293      	cmp	r3, r2
 800c794:	d00e      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4a1e      	ldr	r2, [pc, #120]	; (800c814 <HAL_TIM_Base_Start_IT+0xe0>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d009      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	4a1c      	ldr	r2, [pc, #112]	; (800c818 <HAL_TIM_Base_Start_IT+0xe4>)
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	d004      	beq.n	800c7b4 <HAL_TIM_Base_Start_IT+0x80>
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a1b      	ldr	r2, [pc, #108]	; (800c81c <HAL_TIM_Base_Start_IT+0xe8>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d115      	bne.n	800c7e0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	689a      	ldr	r2, [r3, #8]
 800c7ba:	4b19      	ldr	r3, [pc, #100]	; (800c820 <HAL_TIM_Base_Start_IT+0xec>)
 800c7bc:	4013      	ands	r3, r2
 800c7be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2b06      	cmp	r3, #6
 800c7c4:	d015      	beq.n	800c7f2 <HAL_TIM_Base_Start_IT+0xbe>
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7cc:	d011      	beq.n	800c7f2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	681a      	ldr	r2, [r3, #0]
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f042 0201 	orr.w	r2, r2, #1
 800c7dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7de:	e008      	b.n	800c7f2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	681a      	ldr	r2, [r3, #0]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f042 0201 	orr.w	r2, r2, #1
 800c7ee:	601a      	str	r2, [r3, #0]
 800c7f0:	e000      	b.n	800c7f4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c7f4:	2300      	movs	r3, #0
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	3714      	adds	r7, #20
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	40010000 	.word	0x40010000
 800c808:	40000400 	.word	0x40000400
 800c80c:	40000800 	.word	0x40000800
 800c810:	40000c00 	.word	0x40000c00
 800c814:	40010400 	.word	0x40010400
 800c818:	40001800 	.word	0x40001800
 800c81c:	40014000 	.word	0x40014000
 800c820:	00010007 	.word	0x00010007

0800c824 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68da      	ldr	r2, [r3, #12]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f022 0201 	bic.w	r2, r2, #1
 800c83a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	6a1a      	ldr	r2, [r3, #32]
 800c842:	f241 1311 	movw	r3, #4369	; 0x1111
 800c846:	4013      	ands	r3, r2
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d10f      	bne.n	800c86c <HAL_TIM_Base_Stop_IT+0x48>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	6a1a      	ldr	r2, [r3, #32]
 800c852:	f240 4344 	movw	r3, #1092	; 0x444
 800c856:	4013      	ands	r3, r2
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d107      	bne.n	800c86c <HAL_TIM_Base_Stop_IT+0x48>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	681a      	ldr	r2, [r3, #0]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f022 0201 	bic.w	r2, r2, #1
 800c86a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2201      	movs	r2, #1
 800c870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c874:	2300      	movs	r3, #0
}
 800c876:	4618      	mov	r0, r3
 800c878:	370c      	adds	r7, #12
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr

0800c882 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c882:	b580      	push	{r7, lr}
 800c884:	b082      	sub	sp, #8
 800c886:	af00      	add	r7, sp, #0
 800c888:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d101      	bne.n	800c894 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c890:	2301      	movs	r3, #1
 800c892:	e049      	b.n	800c928 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c89a:	b2db      	uxtb	r3, r3
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d106      	bne.n	800c8ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f000 f841 	bl	800c930 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	2202      	movs	r2, #2
 800c8b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	3304      	adds	r3, #4
 800c8be:	4619      	mov	r1, r3
 800c8c0:	4610      	mov	r0, r2
 800c8c2:	f000 fca1 	bl	800d208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2201      	movs	r2, #1
 800c8d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2201      	movs	r2, #1
 800c8da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2201      	movs	r2, #1
 800c8f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2201      	movs	r2, #1
 800c8fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2201      	movs	r2, #1
 800c902:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2201      	movs	r2, #1
 800c90a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2201      	movs	r2, #1
 800c91a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2201      	movs	r2, #1
 800c922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c926:	2300      	movs	r3, #0
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3708      	adds	r7, #8
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}

0800c930 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c930:	b480      	push	{r7}
 800c932:	b083      	sub	sp, #12
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c938:	bf00      	nop
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d109      	bne.n	800c968 <HAL_TIM_PWM_Start+0x24>
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	2b01      	cmp	r3, #1
 800c95e:	bf14      	ite	ne
 800c960:	2301      	movne	r3, #1
 800c962:	2300      	moveq	r3, #0
 800c964:	b2db      	uxtb	r3, r3
 800c966:	e03c      	b.n	800c9e2 <HAL_TIM_PWM_Start+0x9e>
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	2b04      	cmp	r3, #4
 800c96c:	d109      	bne.n	800c982 <HAL_TIM_PWM_Start+0x3e>
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c974:	b2db      	uxtb	r3, r3
 800c976:	2b01      	cmp	r3, #1
 800c978:	bf14      	ite	ne
 800c97a:	2301      	movne	r3, #1
 800c97c:	2300      	moveq	r3, #0
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	e02f      	b.n	800c9e2 <HAL_TIM_PWM_Start+0x9e>
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	2b08      	cmp	r3, #8
 800c986:	d109      	bne.n	800c99c <HAL_TIM_PWM_Start+0x58>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	2b01      	cmp	r3, #1
 800c992:	bf14      	ite	ne
 800c994:	2301      	movne	r3, #1
 800c996:	2300      	moveq	r3, #0
 800c998:	b2db      	uxtb	r3, r3
 800c99a:	e022      	b.n	800c9e2 <HAL_TIM_PWM_Start+0x9e>
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	2b0c      	cmp	r3, #12
 800c9a0:	d109      	bne.n	800c9b6 <HAL_TIM_PWM_Start+0x72>
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	bf14      	ite	ne
 800c9ae:	2301      	movne	r3, #1
 800c9b0:	2300      	moveq	r3, #0
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	e015      	b.n	800c9e2 <HAL_TIM_PWM_Start+0x9e>
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	2b10      	cmp	r3, #16
 800c9ba:	d109      	bne.n	800c9d0 <HAL_TIM_PWM_Start+0x8c>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	bf14      	ite	ne
 800c9c8:	2301      	movne	r3, #1
 800c9ca:	2300      	moveq	r3, #0
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	e008      	b.n	800c9e2 <HAL_TIM_PWM_Start+0x9e>
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	2b01      	cmp	r3, #1
 800c9da:	bf14      	ite	ne
 800c9dc:	2301      	movne	r3, #1
 800c9de:	2300      	moveq	r3, #0
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d001      	beq.n	800c9ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	e0a1      	b.n	800cb2e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d104      	bne.n	800c9fa <HAL_TIM_PWM_Start+0xb6>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2202      	movs	r2, #2
 800c9f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c9f8:	e023      	b.n	800ca42 <HAL_TIM_PWM_Start+0xfe>
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	2b04      	cmp	r3, #4
 800c9fe:	d104      	bne.n	800ca0a <HAL_TIM_PWM_Start+0xc6>
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2202      	movs	r2, #2
 800ca04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca08:	e01b      	b.n	800ca42 <HAL_TIM_PWM_Start+0xfe>
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	2b08      	cmp	r3, #8
 800ca0e:	d104      	bne.n	800ca1a <HAL_TIM_PWM_Start+0xd6>
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	2202      	movs	r2, #2
 800ca14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ca18:	e013      	b.n	800ca42 <HAL_TIM_PWM_Start+0xfe>
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	2b0c      	cmp	r3, #12
 800ca1e:	d104      	bne.n	800ca2a <HAL_TIM_PWM_Start+0xe6>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2202      	movs	r2, #2
 800ca24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ca28:	e00b      	b.n	800ca42 <HAL_TIM_PWM_Start+0xfe>
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	2b10      	cmp	r3, #16
 800ca2e:	d104      	bne.n	800ca3a <HAL_TIM_PWM_Start+0xf6>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2202      	movs	r2, #2
 800ca34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ca38:	e003      	b.n	800ca42 <HAL_TIM_PWM_Start+0xfe>
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	2201      	movs	r2, #1
 800ca48:	6839      	ldr	r1, [r7, #0]
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	f000 ffea 	bl	800da24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a38      	ldr	r2, [pc, #224]	; (800cb38 <HAL_TIM_PWM_Start+0x1f4>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d013      	beq.n	800ca82 <HAL_TIM_PWM_Start+0x13e>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4a37      	ldr	r2, [pc, #220]	; (800cb3c <HAL_TIM_PWM_Start+0x1f8>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d00e      	beq.n	800ca82 <HAL_TIM_PWM_Start+0x13e>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4a35      	ldr	r2, [pc, #212]	; (800cb40 <HAL_TIM_PWM_Start+0x1fc>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d009      	beq.n	800ca82 <HAL_TIM_PWM_Start+0x13e>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	4a34      	ldr	r2, [pc, #208]	; (800cb44 <HAL_TIM_PWM_Start+0x200>)
 800ca74:	4293      	cmp	r3, r2
 800ca76:	d004      	beq.n	800ca82 <HAL_TIM_PWM_Start+0x13e>
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	4a32      	ldr	r2, [pc, #200]	; (800cb48 <HAL_TIM_PWM_Start+0x204>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d101      	bne.n	800ca86 <HAL_TIM_PWM_Start+0x142>
 800ca82:	2301      	movs	r3, #1
 800ca84:	e000      	b.n	800ca88 <HAL_TIM_PWM_Start+0x144>
 800ca86:	2300      	movs	r3, #0
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d007      	beq.n	800ca9c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ca9a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	4a25      	ldr	r2, [pc, #148]	; (800cb38 <HAL_TIM_PWM_Start+0x1f4>)
 800caa2:	4293      	cmp	r3, r2
 800caa4:	d022      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800caae:	d01d      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	4a25      	ldr	r2, [pc, #148]	; (800cb4c <HAL_TIM_PWM_Start+0x208>)
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d018      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	4a24      	ldr	r2, [pc, #144]	; (800cb50 <HAL_TIM_PWM_Start+0x20c>)
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d013      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	4a22      	ldr	r2, [pc, #136]	; (800cb54 <HAL_TIM_PWM_Start+0x210>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d00e      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a1a      	ldr	r2, [pc, #104]	; (800cb3c <HAL_TIM_PWM_Start+0x1f8>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d009      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4a1e      	ldr	r2, [pc, #120]	; (800cb58 <HAL_TIM_PWM_Start+0x214>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d004      	beq.n	800caec <HAL_TIM_PWM_Start+0x1a8>
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	4a16      	ldr	r2, [pc, #88]	; (800cb40 <HAL_TIM_PWM_Start+0x1fc>)
 800cae8:	4293      	cmp	r3, r2
 800caea:	d115      	bne.n	800cb18 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	689a      	ldr	r2, [r3, #8]
 800caf2:	4b1a      	ldr	r3, [pc, #104]	; (800cb5c <HAL_TIM_PWM_Start+0x218>)
 800caf4:	4013      	ands	r3, r2
 800caf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	2b06      	cmp	r3, #6
 800cafc:	d015      	beq.n	800cb2a <HAL_TIM_PWM_Start+0x1e6>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb04:	d011      	beq.n	800cb2a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	681a      	ldr	r2, [r3, #0]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f042 0201 	orr.w	r2, r2, #1
 800cb14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb16:	e008      	b.n	800cb2a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f042 0201 	orr.w	r2, r2, #1
 800cb26:	601a      	str	r2, [r3, #0]
 800cb28:	e000      	b.n	800cb2c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cb2c:	2300      	movs	r3, #0
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3710      	adds	r7, #16
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}
 800cb36:	bf00      	nop
 800cb38:	40010000 	.word	0x40010000
 800cb3c:	40010400 	.word	0x40010400
 800cb40:	40014000 	.word	0x40014000
 800cb44:	40014400 	.word	0x40014400
 800cb48:	40014800 	.word	0x40014800
 800cb4c:	40000400 	.word	0x40000400
 800cb50:	40000800 	.word	0x40000800
 800cb54:	40000c00 	.word	0x40000c00
 800cb58:	40001800 	.word	0x40001800
 800cb5c:	00010007 	.word	0x00010007

0800cb60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b082      	sub	sp, #8
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	691b      	ldr	r3, [r3, #16]
 800cb6e:	f003 0302 	and.w	r3, r3, #2
 800cb72:	2b02      	cmp	r3, #2
 800cb74:	d122      	bne.n	800cbbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	68db      	ldr	r3, [r3, #12]
 800cb7c:	f003 0302 	and.w	r3, r3, #2
 800cb80:	2b02      	cmp	r3, #2
 800cb82:	d11b      	bne.n	800cbbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f06f 0202 	mvn.w	r2, #2
 800cb8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2201      	movs	r2, #1
 800cb92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	699b      	ldr	r3, [r3, #24]
 800cb9a:	f003 0303 	and.w	r3, r3, #3
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d003      	beq.n	800cbaa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 fb12 	bl	800d1cc <HAL_TIM_IC_CaptureCallback>
 800cba8:	e005      	b.n	800cbb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 fb04 	bl	800d1b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cbb0:	6878      	ldr	r0, [r7, #4]
 800cbb2:	f000 fb15 	bl	800d1e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	f003 0304 	and.w	r3, r3, #4
 800cbc6:	2b04      	cmp	r3, #4
 800cbc8:	d122      	bne.n	800cc10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	68db      	ldr	r3, [r3, #12]
 800cbd0:	f003 0304 	and.w	r3, r3, #4
 800cbd4:	2b04      	cmp	r3, #4
 800cbd6:	d11b      	bne.n	800cc10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f06f 0204 	mvn.w	r2, #4
 800cbe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2202      	movs	r2, #2
 800cbe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	699b      	ldr	r3, [r3, #24]
 800cbee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d003      	beq.n	800cbfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f000 fae8 	bl	800d1cc <HAL_TIM_IC_CaptureCallback>
 800cbfc:	e005      	b.n	800cc0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 fada 	bl	800d1b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 faeb 	bl	800d1e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	691b      	ldr	r3, [r3, #16]
 800cc16:	f003 0308 	and.w	r3, r3, #8
 800cc1a:	2b08      	cmp	r3, #8
 800cc1c:	d122      	bne.n	800cc64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	f003 0308 	and.w	r3, r3, #8
 800cc28:	2b08      	cmp	r3, #8
 800cc2a:	d11b      	bne.n	800cc64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f06f 0208 	mvn.w	r2, #8
 800cc34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2204      	movs	r2, #4
 800cc3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	69db      	ldr	r3, [r3, #28]
 800cc42:	f003 0303 	and.w	r3, r3, #3
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d003      	beq.n	800cc52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 fabe 	bl	800d1cc <HAL_TIM_IC_CaptureCallback>
 800cc50:	e005      	b.n	800cc5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 fab0 	bl	800d1b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f000 fac1 	bl	800d1e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	691b      	ldr	r3, [r3, #16]
 800cc6a:	f003 0310 	and.w	r3, r3, #16
 800cc6e:	2b10      	cmp	r3, #16
 800cc70:	d122      	bne.n	800ccb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	68db      	ldr	r3, [r3, #12]
 800cc78:	f003 0310 	and.w	r3, r3, #16
 800cc7c:	2b10      	cmp	r3, #16
 800cc7e:	d11b      	bne.n	800ccb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f06f 0210 	mvn.w	r2, #16
 800cc88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2208      	movs	r2, #8
 800cc8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	69db      	ldr	r3, [r3, #28]
 800cc96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d003      	beq.n	800cca6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 fa94 	bl	800d1cc <HAL_TIM_IC_CaptureCallback>
 800cca4:	e005      	b.n	800ccb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 fa86 	bl	800d1b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f000 fa97 	bl	800d1e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	691b      	ldr	r3, [r3, #16]
 800ccbe:	f003 0301 	and.w	r3, r3, #1
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d10e      	bne.n	800cce4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	68db      	ldr	r3, [r3, #12]
 800cccc:	f003 0301 	and.w	r3, r3, #1
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d107      	bne.n	800cce4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f06f 0201 	mvn.w	r2, #1
 800ccdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f7f6 fbfa 	bl	80034d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	691b      	ldr	r3, [r3, #16]
 800ccea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccee:	2b80      	cmp	r3, #128	; 0x80
 800ccf0:	d10e      	bne.n	800cd10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	68db      	ldr	r3, [r3, #12]
 800ccf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccfc:	2b80      	cmp	r3, #128	; 0x80
 800ccfe:	d107      	bne.n	800cd10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cd08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 ffc6 	bl	800dc9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	691b      	ldr	r3, [r3, #16]
 800cd16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd1e:	d10e      	bne.n	800cd3e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	68db      	ldr	r3, [r3, #12]
 800cd26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd2a:	2b80      	cmp	r3, #128	; 0x80
 800cd2c:	d107      	bne.n	800cd3e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cd36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 ffb9 	bl	800dcb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd48:	2b40      	cmp	r3, #64	; 0x40
 800cd4a:	d10e      	bne.n	800cd6a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	68db      	ldr	r3, [r3, #12]
 800cd52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd56:	2b40      	cmp	r3, #64	; 0x40
 800cd58:	d107      	bne.n	800cd6a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cd62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	f000 fa45 	bl	800d1f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	691b      	ldr	r3, [r3, #16]
 800cd70:	f003 0320 	and.w	r3, r3, #32
 800cd74:	2b20      	cmp	r3, #32
 800cd76:	d10e      	bne.n	800cd96 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	68db      	ldr	r3, [r3, #12]
 800cd7e:	f003 0320 	and.w	r3, r3, #32
 800cd82:	2b20      	cmp	r3, #32
 800cd84:	d107      	bne.n	800cd96 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f06f 0220 	mvn.w	r2, #32
 800cd8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 ff79 	bl	800dc88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cd96:	bf00      	nop
 800cd98:	3708      	adds	r7, #8
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}
	...

0800cda0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b086      	sub	sp, #24
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cdac:	2300      	movs	r3, #0
 800cdae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cdb6:	2b01      	cmp	r3, #1
 800cdb8:	d101      	bne.n	800cdbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cdba:	2302      	movs	r3, #2
 800cdbc:	e0ff      	b.n	800cfbe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2b14      	cmp	r3, #20
 800cdca:	f200 80f0 	bhi.w	800cfae <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cdce:	a201      	add	r2, pc, #4	; (adr r2, 800cdd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cdd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdd4:	0800ce29 	.word	0x0800ce29
 800cdd8:	0800cfaf 	.word	0x0800cfaf
 800cddc:	0800cfaf 	.word	0x0800cfaf
 800cde0:	0800cfaf 	.word	0x0800cfaf
 800cde4:	0800ce69 	.word	0x0800ce69
 800cde8:	0800cfaf 	.word	0x0800cfaf
 800cdec:	0800cfaf 	.word	0x0800cfaf
 800cdf0:	0800cfaf 	.word	0x0800cfaf
 800cdf4:	0800ceab 	.word	0x0800ceab
 800cdf8:	0800cfaf 	.word	0x0800cfaf
 800cdfc:	0800cfaf 	.word	0x0800cfaf
 800ce00:	0800cfaf 	.word	0x0800cfaf
 800ce04:	0800ceeb 	.word	0x0800ceeb
 800ce08:	0800cfaf 	.word	0x0800cfaf
 800ce0c:	0800cfaf 	.word	0x0800cfaf
 800ce10:	0800cfaf 	.word	0x0800cfaf
 800ce14:	0800cf2d 	.word	0x0800cf2d
 800ce18:	0800cfaf 	.word	0x0800cfaf
 800ce1c:	0800cfaf 	.word	0x0800cfaf
 800ce20:	0800cfaf 	.word	0x0800cfaf
 800ce24:	0800cf6d 	.word	0x0800cf6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	68b9      	ldr	r1, [r7, #8]
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f000 fa84 	bl	800d33c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	699a      	ldr	r2, [r3, #24]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f042 0208 	orr.w	r2, r2, #8
 800ce42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	699a      	ldr	r2, [r3, #24]
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f022 0204 	bic.w	r2, r2, #4
 800ce52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	6999      	ldr	r1, [r3, #24]
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	691a      	ldr	r2, [r3, #16]
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	430a      	orrs	r2, r1
 800ce64:	619a      	str	r2, [r3, #24]
      break;
 800ce66:	e0a5      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	68b9      	ldr	r1, [r7, #8]
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f000 faf4 	bl	800d45c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	699a      	ldr	r2, [r3, #24]
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ce82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	699a      	ldr	r2, [r3, #24]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ce92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	6999      	ldr	r1, [r3, #24]
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	691b      	ldr	r3, [r3, #16]
 800ce9e:	021a      	lsls	r2, r3, #8
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	430a      	orrs	r2, r1
 800cea6:	619a      	str	r2, [r3, #24]
      break;
 800cea8:	e084      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	68b9      	ldr	r1, [r7, #8]
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f000 fb5d 	bl	800d570 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	69da      	ldr	r2, [r3, #28]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f042 0208 	orr.w	r2, r2, #8
 800cec4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	69da      	ldr	r2, [r3, #28]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f022 0204 	bic.w	r2, r2, #4
 800ced4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	69d9      	ldr	r1, [r3, #28]
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	691a      	ldr	r2, [r3, #16]
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	430a      	orrs	r2, r1
 800cee6:	61da      	str	r2, [r3, #28]
      break;
 800cee8:	e064      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	68b9      	ldr	r1, [r7, #8]
 800cef0:	4618      	mov	r0, r3
 800cef2:	f000 fbc5 	bl	800d680 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	69da      	ldr	r2, [r3, #28]
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cf04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	69da      	ldr	r2, [r3, #28]
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	69d9      	ldr	r1, [r3, #28]
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	691b      	ldr	r3, [r3, #16]
 800cf20:	021a      	lsls	r2, r3, #8
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	430a      	orrs	r2, r1
 800cf28:	61da      	str	r2, [r3, #28]
      break;
 800cf2a:	e043      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	68b9      	ldr	r1, [r7, #8]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f000 fc0e 	bl	800d754 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f042 0208 	orr.w	r2, r2, #8
 800cf46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f022 0204 	bic.w	r2, r2, #4
 800cf56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	691a      	ldr	r2, [r3, #16]
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	430a      	orrs	r2, r1
 800cf68:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cf6a:	e023      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	68b9      	ldr	r1, [r7, #8]
 800cf72:	4618      	mov	r0, r3
 800cf74:	f000 fc52 	bl	800d81c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cf86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	691b      	ldr	r3, [r3, #16]
 800cfa2:	021a      	lsls	r2, r3, #8
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	430a      	orrs	r2, r1
 800cfaa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cfac:	e002      	b.n	800cfb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800cfae:	2301      	movs	r3, #1
 800cfb0:	75fb      	strb	r3, [r7, #23]
      break;
 800cfb2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cfbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	3718      	adds	r7, #24
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}
 800cfc6:	bf00      	nop

0800cfc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b084      	sub	sp, #16
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
 800cfd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfdc:	2b01      	cmp	r3, #1
 800cfde:	d101      	bne.n	800cfe4 <HAL_TIM_ConfigClockSource+0x1c>
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	e0dc      	b.n	800d19e <HAL_TIM_ConfigClockSource+0x1d6>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2202      	movs	r2, #2
 800cff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cffc:	68ba      	ldr	r2, [r7, #8]
 800cffe:	4b6a      	ldr	r3, [pc, #424]	; (800d1a8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d000:	4013      	ands	r3, r2
 800d002:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d00a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	68ba      	ldr	r2, [r7, #8]
 800d012:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a64      	ldr	r2, [pc, #400]	; (800d1ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	f000 80a9 	beq.w	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d020:	4a62      	ldr	r2, [pc, #392]	; (800d1ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800d022:	4293      	cmp	r3, r2
 800d024:	f200 80ae 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d028:	4a61      	ldr	r2, [pc, #388]	; (800d1b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	f000 80a1 	beq.w	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d030:	4a5f      	ldr	r2, [pc, #380]	; (800d1b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d032:	4293      	cmp	r3, r2
 800d034:	f200 80a6 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d038:	4a5e      	ldr	r2, [pc, #376]	; (800d1b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	f000 8099 	beq.w	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d040:	4a5c      	ldr	r2, [pc, #368]	; (800d1b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d042:	4293      	cmp	r3, r2
 800d044:	f200 809e 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d048:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d04c:	f000 8091 	beq.w	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d050:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d054:	f200 8096 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d05c:	f000 8089 	beq.w	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d060:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d064:	f200 808e 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d06c:	d03e      	beq.n	800d0ec <HAL_TIM_ConfigClockSource+0x124>
 800d06e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d072:	f200 8087 	bhi.w	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d07a:	f000 8086 	beq.w	800d18a <HAL_TIM_ConfigClockSource+0x1c2>
 800d07e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d082:	d87f      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d084:	2b70      	cmp	r3, #112	; 0x70
 800d086:	d01a      	beq.n	800d0be <HAL_TIM_ConfigClockSource+0xf6>
 800d088:	2b70      	cmp	r3, #112	; 0x70
 800d08a:	d87b      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d08c:	2b60      	cmp	r3, #96	; 0x60
 800d08e:	d050      	beq.n	800d132 <HAL_TIM_ConfigClockSource+0x16a>
 800d090:	2b60      	cmp	r3, #96	; 0x60
 800d092:	d877      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d094:	2b50      	cmp	r3, #80	; 0x50
 800d096:	d03c      	beq.n	800d112 <HAL_TIM_ConfigClockSource+0x14a>
 800d098:	2b50      	cmp	r3, #80	; 0x50
 800d09a:	d873      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d09c:	2b40      	cmp	r3, #64	; 0x40
 800d09e:	d058      	beq.n	800d152 <HAL_TIM_ConfigClockSource+0x18a>
 800d0a0:	2b40      	cmp	r3, #64	; 0x40
 800d0a2:	d86f      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d0a4:	2b30      	cmp	r3, #48	; 0x30
 800d0a6:	d064      	beq.n	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0a8:	2b30      	cmp	r3, #48	; 0x30
 800d0aa:	d86b      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d0ac:	2b20      	cmp	r3, #32
 800d0ae:	d060      	beq.n	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0b0:	2b20      	cmp	r3, #32
 800d0b2:	d867      	bhi.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d05c      	beq.n	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0b8:	2b10      	cmp	r3, #16
 800d0ba:	d05a      	beq.n	800d172 <HAL_TIM_ConfigClockSource+0x1aa>
 800d0bc:	e062      	b.n	800d184 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6818      	ldr	r0, [r3, #0]
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	6899      	ldr	r1, [r3, #8]
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	685a      	ldr	r2, [r3, #4]
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	68db      	ldr	r3, [r3, #12]
 800d0ce:	f000 fc89 	bl	800d9e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	689b      	ldr	r3, [r3, #8]
 800d0d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d0e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	68ba      	ldr	r2, [r7, #8]
 800d0e8:	609a      	str	r2, [r3, #8]
      break;
 800d0ea:	e04f      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6818      	ldr	r0, [r3, #0]
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	6899      	ldr	r1, [r3, #8]
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	685a      	ldr	r2, [r3, #4]
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	f000 fc72 	bl	800d9e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	689a      	ldr	r2, [r3, #8]
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d10e:	609a      	str	r2, [r3, #8]
      break;
 800d110:	e03c      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6818      	ldr	r0, [r3, #0]
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	6859      	ldr	r1, [r3, #4]
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	68db      	ldr	r3, [r3, #12]
 800d11e:	461a      	mov	r2, r3
 800d120:	f000 fbe2 	bl	800d8e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2150      	movs	r1, #80	; 0x50
 800d12a:	4618      	mov	r0, r3
 800d12c:	f000 fc3c 	bl	800d9a8 <TIM_ITRx_SetConfig>
      break;
 800d130:	e02c      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6818      	ldr	r0, [r3, #0]
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	6859      	ldr	r1, [r3, #4]
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	68db      	ldr	r3, [r3, #12]
 800d13e:	461a      	mov	r2, r3
 800d140:	f000 fc01 	bl	800d946 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2160      	movs	r1, #96	; 0x60
 800d14a:	4618      	mov	r0, r3
 800d14c:	f000 fc2c 	bl	800d9a8 <TIM_ITRx_SetConfig>
      break;
 800d150:	e01c      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	6818      	ldr	r0, [r3, #0]
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	6859      	ldr	r1, [r3, #4]
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	68db      	ldr	r3, [r3, #12]
 800d15e:	461a      	mov	r2, r3
 800d160:	f000 fbc2 	bl	800d8e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	2140      	movs	r1, #64	; 0x40
 800d16a:	4618      	mov	r0, r3
 800d16c:	f000 fc1c 	bl	800d9a8 <TIM_ITRx_SetConfig>
      break;
 800d170:	e00c      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681a      	ldr	r2, [r3, #0]
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	4619      	mov	r1, r3
 800d17c:	4610      	mov	r0, r2
 800d17e:	f000 fc13 	bl	800d9a8 <TIM_ITRx_SetConfig>
      break;
 800d182:	e003      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d184:	2301      	movs	r3, #1
 800d186:	73fb      	strb	r3, [r7, #15]
      break;
 800d188:	e000      	b.n	800d18c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d18a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2201      	movs	r2, #1
 800d190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2200      	movs	r2, #0
 800d198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3710      	adds	r7, #16
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop
 800d1a8:	ffceff88 	.word	0xffceff88
 800d1ac:	00100040 	.word	0x00100040
 800d1b0:	00100030 	.word	0x00100030
 800d1b4:	00100020 	.word	0x00100020

0800d1b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1c0:	bf00      	nop
 800d1c2:	370c      	adds	r7, #12
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr

0800d1cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1d4:	bf00      	nop
 800d1d6:	370c      	adds	r7, #12
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b083      	sub	sp, #12
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1e8:	bf00      	nop
 800d1ea:	370c      	adds	r7, #12
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1fc:	bf00      	nop
 800d1fe:	370c      	adds	r7, #12
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr

0800d208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d208:	b480      	push	{r7}
 800d20a:	b085      	sub	sp, #20
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
 800d210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a40      	ldr	r2, [pc, #256]	; (800d31c <TIM_Base_SetConfig+0x114>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d013      	beq.n	800d248 <TIM_Base_SetConfig+0x40>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d226:	d00f      	beq.n	800d248 <TIM_Base_SetConfig+0x40>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	4a3d      	ldr	r2, [pc, #244]	; (800d320 <TIM_Base_SetConfig+0x118>)
 800d22c:	4293      	cmp	r3, r2
 800d22e:	d00b      	beq.n	800d248 <TIM_Base_SetConfig+0x40>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	4a3c      	ldr	r2, [pc, #240]	; (800d324 <TIM_Base_SetConfig+0x11c>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d007      	beq.n	800d248 <TIM_Base_SetConfig+0x40>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	4a3b      	ldr	r2, [pc, #236]	; (800d328 <TIM_Base_SetConfig+0x120>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d003      	beq.n	800d248 <TIM_Base_SetConfig+0x40>
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	4a3a      	ldr	r2, [pc, #232]	; (800d32c <TIM_Base_SetConfig+0x124>)
 800d244:	4293      	cmp	r3, r2
 800d246:	d108      	bne.n	800d25a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d24e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	685b      	ldr	r3, [r3, #4]
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	4313      	orrs	r3, r2
 800d258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2f      	ldr	r2, [pc, #188]	; (800d31c <TIM_Base_SetConfig+0x114>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d01f      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d268:	d01b      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a2c      	ldr	r2, [pc, #176]	; (800d320 <TIM_Base_SetConfig+0x118>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d017      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a2b      	ldr	r2, [pc, #172]	; (800d324 <TIM_Base_SetConfig+0x11c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d013      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a2a      	ldr	r2, [pc, #168]	; (800d328 <TIM_Base_SetConfig+0x120>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d00f      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a29      	ldr	r2, [pc, #164]	; (800d32c <TIM_Base_SetConfig+0x124>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d00b      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	4a28      	ldr	r2, [pc, #160]	; (800d330 <TIM_Base_SetConfig+0x128>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d007      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	4a27      	ldr	r2, [pc, #156]	; (800d334 <TIM_Base_SetConfig+0x12c>)
 800d296:	4293      	cmp	r3, r2
 800d298:	d003      	beq.n	800d2a2 <TIM_Base_SetConfig+0x9a>
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	4a26      	ldr	r2, [pc, #152]	; (800d338 <TIM_Base_SetConfig+0x130>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d108      	bne.n	800d2b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	695b      	ldr	r3, [r3, #20]
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	68fa      	ldr	r2, [r7, #12]
 800d2c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	689a      	ldr	r2, [r3, #8]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	681a      	ldr	r2, [r3, #0]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a10      	ldr	r2, [pc, #64]	; (800d31c <TIM_Base_SetConfig+0x114>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d00f      	beq.n	800d300 <TIM_Base_SetConfig+0xf8>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a12      	ldr	r2, [pc, #72]	; (800d32c <TIM_Base_SetConfig+0x124>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d00b      	beq.n	800d300 <TIM_Base_SetConfig+0xf8>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a11      	ldr	r2, [pc, #68]	; (800d330 <TIM_Base_SetConfig+0x128>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d007      	beq.n	800d300 <TIM_Base_SetConfig+0xf8>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	4a10      	ldr	r2, [pc, #64]	; (800d334 <TIM_Base_SetConfig+0x12c>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d003      	beq.n	800d300 <TIM_Base_SetConfig+0xf8>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	4a0f      	ldr	r2, [pc, #60]	; (800d338 <TIM_Base_SetConfig+0x130>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d103      	bne.n	800d308 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	691a      	ldr	r2, [r3, #16]
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2201      	movs	r2, #1
 800d30c:	615a      	str	r2, [r3, #20]
}
 800d30e:	bf00      	nop
 800d310:	3714      	adds	r7, #20
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr
 800d31a:	bf00      	nop
 800d31c:	40010000 	.word	0x40010000
 800d320:	40000400 	.word	0x40000400
 800d324:	40000800 	.word	0x40000800
 800d328:	40000c00 	.word	0x40000c00
 800d32c:	40010400 	.word	0x40010400
 800d330:	40014000 	.word	0x40014000
 800d334:	40014400 	.word	0x40014400
 800d338:	40014800 	.word	0x40014800

0800d33c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b087      	sub	sp, #28
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	6a1b      	ldr	r3, [r3, #32]
 800d34a:	f023 0201 	bic.w	r2, r3, #1
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	6a1b      	ldr	r3, [r3, #32]
 800d356:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	685b      	ldr	r3, [r3, #4]
 800d35c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	699b      	ldr	r3, [r3, #24]
 800d362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d364:	68fa      	ldr	r2, [r7, #12]
 800d366:	4b37      	ldr	r3, [pc, #220]	; (800d444 <TIM_OC1_SetConfig+0x108>)
 800d368:	4013      	ands	r3, r2
 800d36a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	f023 0303 	bic.w	r3, r3, #3
 800d372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68fa      	ldr	r2, [r7, #12]
 800d37a:	4313      	orrs	r3, r2
 800d37c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	f023 0302 	bic.w	r3, r3, #2
 800d384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	697a      	ldr	r2, [r7, #20]
 800d38c:	4313      	orrs	r3, r2
 800d38e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	4a2d      	ldr	r2, [pc, #180]	; (800d448 <TIM_OC1_SetConfig+0x10c>)
 800d394:	4293      	cmp	r3, r2
 800d396:	d00f      	beq.n	800d3b8 <TIM_OC1_SetConfig+0x7c>
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	4a2c      	ldr	r2, [pc, #176]	; (800d44c <TIM_OC1_SetConfig+0x110>)
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d00b      	beq.n	800d3b8 <TIM_OC1_SetConfig+0x7c>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	4a2b      	ldr	r2, [pc, #172]	; (800d450 <TIM_OC1_SetConfig+0x114>)
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d007      	beq.n	800d3b8 <TIM_OC1_SetConfig+0x7c>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	4a2a      	ldr	r2, [pc, #168]	; (800d454 <TIM_OC1_SetConfig+0x118>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d003      	beq.n	800d3b8 <TIM_OC1_SetConfig+0x7c>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	4a29      	ldr	r2, [pc, #164]	; (800d458 <TIM_OC1_SetConfig+0x11c>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d10c      	bne.n	800d3d2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d3b8:	697b      	ldr	r3, [r7, #20]
 800d3ba:	f023 0308 	bic.w	r3, r3, #8
 800d3be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	697a      	ldr	r2, [r7, #20]
 800d3c6:	4313      	orrs	r3, r2
 800d3c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d3ca:	697b      	ldr	r3, [r7, #20]
 800d3cc:	f023 0304 	bic.w	r3, r3, #4
 800d3d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	4a1c      	ldr	r2, [pc, #112]	; (800d448 <TIM_OC1_SetConfig+0x10c>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d00f      	beq.n	800d3fa <TIM_OC1_SetConfig+0xbe>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	4a1b      	ldr	r2, [pc, #108]	; (800d44c <TIM_OC1_SetConfig+0x110>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d00b      	beq.n	800d3fa <TIM_OC1_SetConfig+0xbe>
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	4a1a      	ldr	r2, [pc, #104]	; (800d450 <TIM_OC1_SetConfig+0x114>)
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	d007      	beq.n	800d3fa <TIM_OC1_SetConfig+0xbe>
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	4a19      	ldr	r2, [pc, #100]	; (800d454 <TIM_OC1_SetConfig+0x118>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d003      	beq.n	800d3fa <TIM_OC1_SetConfig+0xbe>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	4a18      	ldr	r2, [pc, #96]	; (800d458 <TIM_OC1_SetConfig+0x11c>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d111      	bne.n	800d41e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	695b      	ldr	r3, [r3, #20]
 800d40e:	693a      	ldr	r2, [r7, #16]
 800d410:	4313      	orrs	r3, r2
 800d412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	699b      	ldr	r3, [r3, #24]
 800d418:	693a      	ldr	r2, [r7, #16]
 800d41a:	4313      	orrs	r3, r2
 800d41c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	693a      	ldr	r2, [r7, #16]
 800d422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	68fa      	ldr	r2, [r7, #12]
 800d428:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	685a      	ldr	r2, [r3, #4]
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	697a      	ldr	r2, [r7, #20]
 800d436:	621a      	str	r2, [r3, #32]
}
 800d438:	bf00      	nop
 800d43a:	371c      	adds	r7, #28
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr
 800d444:	fffeff8f 	.word	0xfffeff8f
 800d448:	40010000 	.word	0x40010000
 800d44c:	40010400 	.word	0x40010400
 800d450:	40014000 	.word	0x40014000
 800d454:	40014400 	.word	0x40014400
 800d458:	40014800 	.word	0x40014800

0800d45c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d45c:	b480      	push	{r7}
 800d45e:	b087      	sub	sp, #28
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
 800d464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6a1b      	ldr	r3, [r3, #32]
 800d46a:	f023 0210 	bic.w	r2, r3, #16
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6a1b      	ldr	r3, [r3, #32]
 800d476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	685b      	ldr	r3, [r3, #4]
 800d47c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	699b      	ldr	r3, [r3, #24]
 800d482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d484:	68fa      	ldr	r2, [r7, #12]
 800d486:	4b34      	ldr	r3, [pc, #208]	; (800d558 <TIM_OC2_SetConfig+0xfc>)
 800d488:	4013      	ands	r3, r2
 800d48a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	021b      	lsls	r3, r3, #8
 800d49a:	68fa      	ldr	r2, [r7, #12]
 800d49c:	4313      	orrs	r3, r2
 800d49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	f023 0320 	bic.w	r3, r3, #32
 800d4a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	689b      	ldr	r3, [r3, #8]
 800d4ac:	011b      	lsls	r3, r3, #4
 800d4ae:	697a      	ldr	r2, [r7, #20]
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	4a29      	ldr	r2, [pc, #164]	; (800d55c <TIM_OC2_SetConfig+0x100>)
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d003      	beq.n	800d4c4 <TIM_OC2_SetConfig+0x68>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	4a28      	ldr	r2, [pc, #160]	; (800d560 <TIM_OC2_SetConfig+0x104>)
 800d4c0:	4293      	cmp	r3, r2
 800d4c2:	d10d      	bne.n	800d4e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d4c4:	697b      	ldr	r3, [r7, #20]
 800d4c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	68db      	ldr	r3, [r3, #12]
 800d4d0:	011b      	lsls	r3, r3, #4
 800d4d2:	697a      	ldr	r2, [r7, #20]
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	4a1e      	ldr	r2, [pc, #120]	; (800d55c <TIM_OC2_SetConfig+0x100>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d00f      	beq.n	800d508 <TIM_OC2_SetConfig+0xac>
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	4a1d      	ldr	r2, [pc, #116]	; (800d560 <TIM_OC2_SetConfig+0x104>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d00b      	beq.n	800d508 <TIM_OC2_SetConfig+0xac>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	4a1c      	ldr	r2, [pc, #112]	; (800d564 <TIM_OC2_SetConfig+0x108>)
 800d4f4:	4293      	cmp	r3, r2
 800d4f6:	d007      	beq.n	800d508 <TIM_OC2_SetConfig+0xac>
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	4a1b      	ldr	r2, [pc, #108]	; (800d568 <TIM_OC2_SetConfig+0x10c>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d003      	beq.n	800d508 <TIM_OC2_SetConfig+0xac>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	4a1a      	ldr	r2, [pc, #104]	; (800d56c <TIM_OC2_SetConfig+0x110>)
 800d504:	4293      	cmp	r3, r2
 800d506:	d113      	bne.n	800d530 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d50e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d516:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	695b      	ldr	r3, [r3, #20]
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	693a      	ldr	r2, [r7, #16]
 800d520:	4313      	orrs	r3, r2
 800d522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	699b      	ldr	r3, [r3, #24]
 800d528:	009b      	lsls	r3, r3, #2
 800d52a:	693a      	ldr	r2, [r7, #16]
 800d52c:	4313      	orrs	r3, r2
 800d52e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	693a      	ldr	r2, [r7, #16]
 800d534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	68fa      	ldr	r2, [r7, #12]
 800d53a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	685a      	ldr	r2, [r3, #4]
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	697a      	ldr	r2, [r7, #20]
 800d548:	621a      	str	r2, [r3, #32]
}
 800d54a:	bf00      	nop
 800d54c:	371c      	adds	r7, #28
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	feff8fff 	.word	0xfeff8fff
 800d55c:	40010000 	.word	0x40010000
 800d560:	40010400 	.word	0x40010400
 800d564:	40014000 	.word	0x40014000
 800d568:	40014400 	.word	0x40014400
 800d56c:	40014800 	.word	0x40014800

0800d570 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d570:	b480      	push	{r7}
 800d572:	b087      	sub	sp, #28
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6a1b      	ldr	r3, [r3, #32]
 800d57e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6a1b      	ldr	r3, [r3, #32]
 800d58a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	685b      	ldr	r3, [r3, #4]
 800d590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	69db      	ldr	r3, [r3, #28]
 800d596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d598:	68fa      	ldr	r2, [r7, #12]
 800d59a:	4b33      	ldr	r3, [pc, #204]	; (800d668 <TIM_OC3_SetConfig+0xf8>)
 800d59c:	4013      	ands	r3, r2
 800d59e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f023 0303 	bic.w	r3, r3, #3
 800d5a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	68fa      	ldr	r2, [r7, #12]
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d5b2:	697b      	ldr	r3, [r7, #20]
 800d5b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d5b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	021b      	lsls	r3, r3, #8
 800d5c0:	697a      	ldr	r2, [r7, #20]
 800d5c2:	4313      	orrs	r3, r2
 800d5c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	4a28      	ldr	r2, [pc, #160]	; (800d66c <TIM_OC3_SetConfig+0xfc>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d003      	beq.n	800d5d6 <TIM_OC3_SetConfig+0x66>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	4a27      	ldr	r2, [pc, #156]	; (800d670 <TIM_OC3_SetConfig+0x100>)
 800d5d2:	4293      	cmp	r3, r2
 800d5d4:	d10d      	bne.n	800d5f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d5dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	68db      	ldr	r3, [r3, #12]
 800d5e2:	021b      	lsls	r3, r3, #8
 800d5e4:	697a      	ldr	r2, [r7, #20]
 800d5e6:	4313      	orrs	r3, r2
 800d5e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d5f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	4a1d      	ldr	r2, [pc, #116]	; (800d66c <TIM_OC3_SetConfig+0xfc>)
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	d00f      	beq.n	800d61a <TIM_OC3_SetConfig+0xaa>
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	4a1c      	ldr	r2, [pc, #112]	; (800d670 <TIM_OC3_SetConfig+0x100>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d00b      	beq.n	800d61a <TIM_OC3_SetConfig+0xaa>
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a1b      	ldr	r2, [pc, #108]	; (800d674 <TIM_OC3_SetConfig+0x104>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d007      	beq.n	800d61a <TIM_OC3_SetConfig+0xaa>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a1a      	ldr	r2, [pc, #104]	; (800d678 <TIM_OC3_SetConfig+0x108>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d003      	beq.n	800d61a <TIM_OC3_SetConfig+0xaa>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4a19      	ldr	r2, [pc, #100]	; (800d67c <TIM_OC3_SetConfig+0x10c>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d113      	bne.n	800d642 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	695b      	ldr	r3, [r3, #20]
 800d62e:	011b      	lsls	r3, r3, #4
 800d630:	693a      	ldr	r2, [r7, #16]
 800d632:	4313      	orrs	r3, r2
 800d634:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	699b      	ldr	r3, [r3, #24]
 800d63a:	011b      	lsls	r3, r3, #4
 800d63c:	693a      	ldr	r2, [r7, #16]
 800d63e:	4313      	orrs	r3, r2
 800d640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	693a      	ldr	r2, [r7, #16]
 800d646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	68fa      	ldr	r2, [r7, #12]
 800d64c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	685a      	ldr	r2, [r3, #4]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	697a      	ldr	r2, [r7, #20]
 800d65a:	621a      	str	r2, [r3, #32]
}
 800d65c:	bf00      	nop
 800d65e:	371c      	adds	r7, #28
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr
 800d668:	fffeff8f 	.word	0xfffeff8f
 800d66c:	40010000 	.word	0x40010000
 800d670:	40010400 	.word	0x40010400
 800d674:	40014000 	.word	0x40014000
 800d678:	40014400 	.word	0x40014400
 800d67c:	40014800 	.word	0x40014800

0800d680 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d680:	b480      	push	{r7}
 800d682:	b087      	sub	sp, #28
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6a1b      	ldr	r3, [r3, #32]
 800d68e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a1b      	ldr	r3, [r3, #32]
 800d69a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	685b      	ldr	r3, [r3, #4]
 800d6a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	69db      	ldr	r3, [r3, #28]
 800d6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d6a8:	68fa      	ldr	r2, [r7, #12]
 800d6aa:	4b24      	ldr	r3, [pc, #144]	; (800d73c <TIM_OC4_SetConfig+0xbc>)
 800d6ac:	4013      	ands	r3, r2
 800d6ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d6b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	021b      	lsls	r3, r3, #8
 800d6be:	68fa      	ldr	r2, [r7, #12]
 800d6c0:	4313      	orrs	r3, r2
 800d6c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d6c4:	693b      	ldr	r3, [r7, #16]
 800d6c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d6ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	689b      	ldr	r3, [r3, #8]
 800d6d0:	031b      	lsls	r3, r3, #12
 800d6d2:	693a      	ldr	r2, [r7, #16]
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	4a19      	ldr	r2, [pc, #100]	; (800d740 <TIM_OC4_SetConfig+0xc0>)
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d00f      	beq.n	800d700 <TIM_OC4_SetConfig+0x80>
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	4a18      	ldr	r2, [pc, #96]	; (800d744 <TIM_OC4_SetConfig+0xc4>)
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d00b      	beq.n	800d700 <TIM_OC4_SetConfig+0x80>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	4a17      	ldr	r2, [pc, #92]	; (800d748 <TIM_OC4_SetConfig+0xc8>)
 800d6ec:	4293      	cmp	r3, r2
 800d6ee:	d007      	beq.n	800d700 <TIM_OC4_SetConfig+0x80>
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	4a16      	ldr	r2, [pc, #88]	; (800d74c <TIM_OC4_SetConfig+0xcc>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d003      	beq.n	800d700 <TIM_OC4_SetConfig+0x80>
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	4a15      	ldr	r2, [pc, #84]	; (800d750 <TIM_OC4_SetConfig+0xd0>)
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	d109      	bne.n	800d714 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d700:	697b      	ldr	r3, [r7, #20]
 800d702:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d706:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	695b      	ldr	r3, [r3, #20]
 800d70c:	019b      	lsls	r3, r3, #6
 800d70e:	697a      	ldr	r2, [r7, #20]
 800d710:	4313      	orrs	r3, r2
 800d712:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	697a      	ldr	r2, [r7, #20]
 800d718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	68fa      	ldr	r2, [r7, #12]
 800d71e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	685a      	ldr	r2, [r3, #4]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	693a      	ldr	r2, [r7, #16]
 800d72c:	621a      	str	r2, [r3, #32]
}
 800d72e:	bf00      	nop
 800d730:	371c      	adds	r7, #28
 800d732:	46bd      	mov	sp, r7
 800d734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop
 800d73c:	feff8fff 	.word	0xfeff8fff
 800d740:	40010000 	.word	0x40010000
 800d744:	40010400 	.word	0x40010400
 800d748:	40014000 	.word	0x40014000
 800d74c:	40014400 	.word	0x40014400
 800d750:	40014800 	.word	0x40014800

0800d754 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d754:	b480      	push	{r7}
 800d756:	b087      	sub	sp, #28
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6a1b      	ldr	r3, [r3, #32]
 800d762:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6a1b      	ldr	r3, [r3, #32]
 800d76e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d77c:	68fa      	ldr	r2, [r7, #12]
 800d77e:	4b21      	ldr	r3, [pc, #132]	; (800d804 <TIM_OC5_SetConfig+0xb0>)
 800d780:	4013      	ands	r3, r2
 800d782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	4313      	orrs	r3, r2
 800d78c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d78e:	693b      	ldr	r3, [r7, #16]
 800d790:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d794:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	689b      	ldr	r3, [r3, #8]
 800d79a:	041b      	lsls	r3, r3, #16
 800d79c:	693a      	ldr	r2, [r7, #16]
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	4a18      	ldr	r2, [pc, #96]	; (800d808 <TIM_OC5_SetConfig+0xb4>)
 800d7a6:	4293      	cmp	r3, r2
 800d7a8:	d00f      	beq.n	800d7ca <TIM_OC5_SetConfig+0x76>
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	4a17      	ldr	r2, [pc, #92]	; (800d80c <TIM_OC5_SetConfig+0xb8>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	d00b      	beq.n	800d7ca <TIM_OC5_SetConfig+0x76>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	4a16      	ldr	r2, [pc, #88]	; (800d810 <TIM_OC5_SetConfig+0xbc>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d007      	beq.n	800d7ca <TIM_OC5_SetConfig+0x76>
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4a15      	ldr	r2, [pc, #84]	; (800d814 <TIM_OC5_SetConfig+0xc0>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d003      	beq.n	800d7ca <TIM_OC5_SetConfig+0x76>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	4a14      	ldr	r2, [pc, #80]	; (800d818 <TIM_OC5_SetConfig+0xc4>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d109      	bne.n	800d7de <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	695b      	ldr	r3, [r3, #20]
 800d7d6:	021b      	lsls	r3, r3, #8
 800d7d8:	697a      	ldr	r2, [r7, #20]
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	697a      	ldr	r2, [r7, #20]
 800d7e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	68fa      	ldr	r2, [r7, #12]
 800d7e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	685a      	ldr	r2, [r3, #4]
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	693a      	ldr	r2, [r7, #16]
 800d7f6:	621a      	str	r2, [r3, #32]
}
 800d7f8:	bf00      	nop
 800d7fa:	371c      	adds	r7, #28
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d802:	4770      	bx	lr
 800d804:	fffeff8f 	.word	0xfffeff8f
 800d808:	40010000 	.word	0x40010000
 800d80c:	40010400 	.word	0x40010400
 800d810:	40014000 	.word	0x40014000
 800d814:	40014400 	.word	0x40014400
 800d818:	40014800 	.word	0x40014800

0800d81c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d81c:	b480      	push	{r7}
 800d81e:	b087      	sub	sp, #28
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6a1b      	ldr	r3, [r3, #32]
 800d82a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6a1b      	ldr	r3, [r3, #32]
 800d836:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d844:	68fa      	ldr	r2, [r7, #12]
 800d846:	4b22      	ldr	r3, [pc, #136]	; (800d8d0 <TIM_OC6_SetConfig+0xb4>)
 800d848:	4013      	ands	r3, r2
 800d84a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	021b      	lsls	r3, r3, #8
 800d852:	68fa      	ldr	r2, [r7, #12]
 800d854:	4313      	orrs	r3, r2
 800d856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d85e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	689b      	ldr	r3, [r3, #8]
 800d864:	051b      	lsls	r3, r3, #20
 800d866:	693a      	ldr	r2, [r7, #16]
 800d868:	4313      	orrs	r3, r2
 800d86a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	4a19      	ldr	r2, [pc, #100]	; (800d8d4 <TIM_OC6_SetConfig+0xb8>)
 800d870:	4293      	cmp	r3, r2
 800d872:	d00f      	beq.n	800d894 <TIM_OC6_SetConfig+0x78>
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	4a18      	ldr	r2, [pc, #96]	; (800d8d8 <TIM_OC6_SetConfig+0xbc>)
 800d878:	4293      	cmp	r3, r2
 800d87a:	d00b      	beq.n	800d894 <TIM_OC6_SetConfig+0x78>
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	4a17      	ldr	r2, [pc, #92]	; (800d8dc <TIM_OC6_SetConfig+0xc0>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d007      	beq.n	800d894 <TIM_OC6_SetConfig+0x78>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	4a16      	ldr	r2, [pc, #88]	; (800d8e0 <TIM_OC6_SetConfig+0xc4>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d003      	beq.n	800d894 <TIM_OC6_SetConfig+0x78>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	4a15      	ldr	r2, [pc, #84]	; (800d8e4 <TIM_OC6_SetConfig+0xc8>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d109      	bne.n	800d8a8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d894:	697b      	ldr	r3, [r7, #20]
 800d896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d89a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	695b      	ldr	r3, [r3, #20]
 800d8a0:	029b      	lsls	r3, r3, #10
 800d8a2:	697a      	ldr	r2, [r7, #20]
 800d8a4:	4313      	orrs	r3, r2
 800d8a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	697a      	ldr	r2, [r7, #20]
 800d8ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	68fa      	ldr	r2, [r7, #12]
 800d8b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	685a      	ldr	r2, [r3, #4]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	693a      	ldr	r2, [r7, #16]
 800d8c0:	621a      	str	r2, [r3, #32]
}
 800d8c2:	bf00      	nop
 800d8c4:	371c      	adds	r7, #28
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8cc:	4770      	bx	lr
 800d8ce:	bf00      	nop
 800d8d0:	feff8fff 	.word	0xfeff8fff
 800d8d4:	40010000 	.word	0x40010000
 800d8d8:	40010400 	.word	0x40010400
 800d8dc:	40014000 	.word	0x40014000
 800d8e0:	40014400 	.word	0x40014400
 800d8e4:	40014800 	.word	0x40014800

0800d8e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d8e8:	b480      	push	{r7}
 800d8ea:	b087      	sub	sp, #28
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	60f8      	str	r0, [r7, #12]
 800d8f0:	60b9      	str	r1, [r7, #8]
 800d8f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	6a1b      	ldr	r3, [r3, #32]
 800d8f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	6a1b      	ldr	r3, [r3, #32]
 800d8fe:	f023 0201 	bic.w	r2, r3, #1
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	699b      	ldr	r3, [r3, #24]
 800d90a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d90c:	693b      	ldr	r3, [r7, #16]
 800d90e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d912:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	011b      	lsls	r3, r3, #4
 800d918:	693a      	ldr	r2, [r7, #16]
 800d91a:	4313      	orrs	r3, r2
 800d91c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	f023 030a 	bic.w	r3, r3, #10
 800d924:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d926:	697a      	ldr	r2, [r7, #20]
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	693a      	ldr	r2, [r7, #16]
 800d932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	697a      	ldr	r2, [r7, #20]
 800d938:	621a      	str	r2, [r3, #32]
}
 800d93a:	bf00      	nop
 800d93c:	371c      	adds	r7, #28
 800d93e:	46bd      	mov	sp, r7
 800d940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d944:	4770      	bx	lr

0800d946 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d946:	b480      	push	{r7}
 800d948:	b087      	sub	sp, #28
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	60f8      	str	r0, [r7, #12]
 800d94e:	60b9      	str	r1, [r7, #8]
 800d950:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	6a1b      	ldr	r3, [r3, #32]
 800d956:	f023 0210 	bic.w	r2, r3, #16
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	699b      	ldr	r3, [r3, #24]
 800d962:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	6a1b      	ldr	r3, [r3, #32]
 800d968:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d96a:	697b      	ldr	r3, [r7, #20]
 800d96c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d970:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	031b      	lsls	r3, r3, #12
 800d976:	697a      	ldr	r2, [r7, #20]
 800d978:	4313      	orrs	r3, r2
 800d97a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d982:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	011b      	lsls	r3, r3, #4
 800d988:	693a      	ldr	r2, [r7, #16]
 800d98a:	4313      	orrs	r3, r2
 800d98c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	697a      	ldr	r2, [r7, #20]
 800d992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	693a      	ldr	r2, [r7, #16]
 800d998:	621a      	str	r2, [r3, #32]
}
 800d99a:	bf00      	nop
 800d99c:	371c      	adds	r7, #28
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a4:	4770      	bx	lr
	...

0800d9a8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
 800d9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d9b8:	68fa      	ldr	r2, [r7, #12]
 800d9ba:	4b09      	ldr	r3, [pc, #36]	; (800d9e0 <TIM_ITRx_SetConfig+0x38>)
 800d9bc:	4013      	ands	r3, r2
 800d9be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d9c0:	683a      	ldr	r2, [r7, #0]
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	f043 0307 	orr.w	r3, r3, #7
 800d9ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	68fa      	ldr	r2, [r7, #12]
 800d9d0:	609a      	str	r2, [r3, #8]
}
 800d9d2:	bf00      	nop
 800d9d4:	3714      	adds	r7, #20
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr
 800d9de:	bf00      	nop
 800d9e0:	ffcfff8f 	.word	0xffcfff8f

0800d9e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b087      	sub	sp, #28
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	60f8      	str	r0, [r7, #12]
 800d9ec:	60b9      	str	r1, [r7, #8]
 800d9ee:	607a      	str	r2, [r7, #4]
 800d9f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d9fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	021a      	lsls	r2, r3, #8
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	431a      	orrs	r2, r3
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	4313      	orrs	r3, r2
 800da0c:	697a      	ldr	r2, [r7, #20]
 800da0e:	4313      	orrs	r3, r2
 800da10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	697a      	ldr	r2, [r7, #20]
 800da16:	609a      	str	r2, [r3, #8]
}
 800da18:	bf00      	nop
 800da1a:	371c      	adds	r7, #28
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr

0800da24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800da24:	b480      	push	{r7}
 800da26:	b087      	sub	sp, #28
 800da28:	af00      	add	r7, sp, #0
 800da2a:	60f8      	str	r0, [r7, #12]
 800da2c:	60b9      	str	r1, [r7, #8]
 800da2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da30:	68bb      	ldr	r3, [r7, #8]
 800da32:	f003 031f 	and.w	r3, r3, #31
 800da36:	2201      	movs	r2, #1
 800da38:	fa02 f303 	lsl.w	r3, r2, r3
 800da3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	6a1a      	ldr	r2, [r3, #32]
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	43db      	mvns	r3, r3
 800da46:	401a      	ands	r2, r3
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	6a1a      	ldr	r2, [r3, #32]
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	f003 031f 	and.w	r3, r3, #31
 800da56:	6879      	ldr	r1, [r7, #4]
 800da58:	fa01 f303 	lsl.w	r3, r1, r3
 800da5c:	431a      	orrs	r2, r3
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	621a      	str	r2, [r3, #32]
}
 800da62:	bf00      	nop
 800da64:	371c      	adds	r7, #28
 800da66:	46bd      	mov	sp, r7
 800da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6c:	4770      	bx	lr
	...

0800da70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800da70:	b480      	push	{r7}
 800da72:	b085      	sub	sp, #20
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da80:	2b01      	cmp	r3, #1
 800da82:	d101      	bne.n	800da88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800da84:	2302      	movs	r3, #2
 800da86:	e06d      	b.n	800db64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2202      	movs	r2, #2
 800da94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	685b      	ldr	r3, [r3, #4]
 800da9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	689b      	ldr	r3, [r3, #8]
 800daa6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a30      	ldr	r2, [pc, #192]	; (800db70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d004      	beq.n	800dabc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	4a2f      	ldr	r2, [pc, #188]	; (800db74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dab8:	4293      	cmp	r3, r2
 800daba:	d108      	bne.n	800dace <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dac2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	685b      	ldr	r3, [r3, #4]
 800dac8:	68fa      	ldr	r2, [r7, #12]
 800daca:	4313      	orrs	r3, r2
 800dacc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dad4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	68fa      	ldr	r2, [r7, #12]
 800dadc:	4313      	orrs	r3, r2
 800dade:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	68fa      	ldr	r2, [r7, #12]
 800dae6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	4a20      	ldr	r2, [pc, #128]	; (800db70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800daee:	4293      	cmp	r3, r2
 800daf0:	d022      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dafa:	d01d      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4a1d      	ldr	r2, [pc, #116]	; (800db78 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d018      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a1c      	ldr	r2, [pc, #112]	; (800db7c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d013      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4a1a      	ldr	r2, [pc, #104]	; (800db80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800db16:	4293      	cmp	r3, r2
 800db18:	d00e      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	4a15      	ldr	r2, [pc, #84]	; (800db74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800db20:	4293      	cmp	r3, r2
 800db22:	d009      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4a16      	ldr	r2, [pc, #88]	; (800db84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d004      	beq.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4a15      	ldr	r2, [pc, #84]	; (800db88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800db34:	4293      	cmp	r3, r2
 800db36:	d10c      	bne.n	800db52 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	689b      	ldr	r3, [r3, #8]
 800db44:	68ba      	ldr	r2, [r7, #8]
 800db46:	4313      	orrs	r3, r2
 800db48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	68ba      	ldr	r2, [r7, #8]
 800db50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2201      	movs	r2, #1
 800db56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db62:	2300      	movs	r3, #0
}
 800db64:	4618      	mov	r0, r3
 800db66:	3714      	adds	r7, #20
 800db68:	46bd      	mov	sp, r7
 800db6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6e:	4770      	bx	lr
 800db70:	40010000 	.word	0x40010000
 800db74:	40010400 	.word	0x40010400
 800db78:	40000400 	.word	0x40000400
 800db7c:	40000800 	.word	0x40000800
 800db80:	40000c00 	.word	0x40000c00
 800db84:	40001800 	.word	0x40001800
 800db88:	40014000 	.word	0x40014000

0800db8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800db8c:	b480      	push	{r7}
 800db8e:	b085      	sub	sp, #20
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800db96:	2300      	movs	r3, #0
 800db98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dba0:	2b01      	cmp	r3, #1
 800dba2:	d101      	bne.n	800dba8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dba4:	2302      	movs	r3, #2
 800dba6:	e065      	b.n	800dc74 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2201      	movs	r2, #1
 800dbac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	68db      	ldr	r3, [r3, #12]
 800dbba:	4313      	orrs	r3, r2
 800dbbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	689b      	ldr	r3, [r3, #8]
 800dbc8:	4313      	orrs	r3, r2
 800dbca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	4313      	orrs	r3, r2
 800dbe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dbee:	683b      	ldr	r3, [r7, #0]
 800dbf0:	691b      	ldr	r3, [r3, #16]
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	695b      	ldr	r3, [r3, #20]
 800dc00:	4313      	orrs	r3, r2
 800dc02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc0e:	4313      	orrs	r3, r2
 800dc10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	041b      	lsls	r3, r3, #16
 800dc1e:	4313      	orrs	r3, r2
 800dc20:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a16      	ldr	r2, [pc, #88]	; (800dc80 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d004      	beq.n	800dc36 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4a14      	ldr	r2, [pc, #80]	; (800dc84 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d115      	bne.n	800dc62 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc40:	051b      	lsls	r3, r3, #20
 800dc42:	4313      	orrs	r3, r2
 800dc44:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	69db      	ldr	r3, [r3, #28]
 800dc50:	4313      	orrs	r3, r2
 800dc52:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	6a1b      	ldr	r3, [r3, #32]
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	68fa      	ldr	r2, [r7, #12]
 800dc68:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dc72:	2300      	movs	r3, #0
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3714      	adds	r7, #20
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7e:	4770      	bx	lr
 800dc80:	40010000 	.word	0x40010000
 800dc84:	40010400 	.word	0x40010400

0800dc88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b083      	sub	sp, #12
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dc90:	bf00      	nop
 800dc92:	370c      	adds	r7, #12
 800dc94:	46bd      	mov	sp, r7
 800dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9a:	4770      	bx	lr

0800dc9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b083      	sub	sp, #12
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dca4:	bf00      	nop
 800dca6:	370c      	adds	r7, #12
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcae:	4770      	bx	lr

0800dcb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b083      	sub	sp, #12
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dcb8:	bf00      	nop
 800dcba:	370c      	adds	r7, #12
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr

0800dcc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d101      	bne.n	800dcd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	e042      	b.n	800dd5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d106      	bne.n	800dcee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2200      	movs	r2, #0
 800dce4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f7f8 f939 	bl	8005f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2224      	movs	r2, #36	; 0x24
 800dcf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	681a      	ldr	r2, [r3, #0]
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	f022 0201 	bic.w	r2, r2, #1
 800dd04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f000 fdf8 	bl	800e8fc <UART_SetConfig>
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	2b01      	cmp	r3, #1
 800dd10:	d101      	bne.n	800dd16 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800dd12:	2301      	movs	r3, #1
 800dd14:	e022      	b.n	800dd5c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d002      	beq.n	800dd24 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f001 fb54 	bl	800f3cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	685a      	ldr	r2, [r3, #4]
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dd32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	689a      	ldr	r2, [r3, #8]
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dd42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	681a      	ldr	r2, [r3, #0]
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f042 0201 	orr.w	r2, r2, #1
 800dd52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f001 fbdb 	bl	800f510 <UART_CheckIdleState>
 800dd5a:	4603      	mov	r3, r0
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3708      	adds	r7, #8
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b08a      	sub	sp, #40	; 0x28
 800dd68:	af02      	add	r7, sp, #8
 800dd6a:	60f8      	str	r0, [r7, #12]
 800dd6c:	60b9      	str	r1, [r7, #8]
 800dd6e:	603b      	str	r3, [r7, #0]
 800dd70:	4613      	mov	r3, r2
 800dd72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd7a:	2b20      	cmp	r3, #32
 800dd7c:	f040 8083 	bne.w	800de86 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d002      	beq.n	800dd8c <HAL_UART_Transmit+0x28>
 800dd86:	88fb      	ldrh	r3, [r7, #6]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e07b      	b.n	800de88 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d101      	bne.n	800dd9e <HAL_UART_Transmit+0x3a>
 800dd9a:	2302      	movs	r3, #2
 800dd9c:	e074      	b.n	800de88 <HAL_UART_Transmit+0x124>
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	2201      	movs	r2, #1
 800dda2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2221      	movs	r2, #33	; 0x21
 800ddb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ddb6:	f7f8 fc73 	bl	80066a0 <HAL_GetTick>
 800ddba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	88fa      	ldrh	r2, [r7, #6]
 800ddc0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	88fa      	ldrh	r2, [r7, #6]
 800ddc8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	689b      	ldr	r3, [r3, #8]
 800ddd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddd4:	d108      	bne.n	800dde8 <HAL_UART_Transmit+0x84>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	691b      	ldr	r3, [r3, #16]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d104      	bne.n	800dde8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800ddde:	2300      	movs	r3, #0
 800dde0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	61bb      	str	r3, [r7, #24]
 800dde6:	e003      	b.n	800ddf0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ddec:	2300      	movs	r3, #0
 800ddee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800ddf8:	e02c      	b.n	800de54 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	9300      	str	r3, [sp, #0]
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	2200      	movs	r2, #0
 800de02:	2180      	movs	r1, #128	; 0x80
 800de04:	68f8      	ldr	r0, [r7, #12]
 800de06:	f001 fbce 	bl	800f5a6 <UART_WaitOnFlagUntilTimeout>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d001      	beq.n	800de14 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800de10:	2303      	movs	r3, #3
 800de12:	e039      	b.n	800de88 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800de14:	69fb      	ldr	r3, [r7, #28]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10b      	bne.n	800de32 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800de1a:	69bb      	ldr	r3, [r7, #24]
 800de1c:	881b      	ldrh	r3, [r3, #0]
 800de1e:	461a      	mov	r2, r3
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800de28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800de2a:	69bb      	ldr	r3, [r7, #24]
 800de2c:	3302      	adds	r3, #2
 800de2e:	61bb      	str	r3, [r7, #24]
 800de30:	e007      	b.n	800de42 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800de32:	69fb      	ldr	r3, [r7, #28]
 800de34:	781a      	ldrb	r2, [r3, #0]
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800de3c:	69fb      	ldr	r3, [r7, #28]
 800de3e:	3301      	adds	r3, #1
 800de40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800de48:	b29b      	uxth	r3, r3
 800de4a:	3b01      	subs	r3, #1
 800de4c:	b29a      	uxth	r2, r3
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1cc      	bne.n	800ddfa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	9300      	str	r3, [sp, #0]
 800de64:	697b      	ldr	r3, [r7, #20]
 800de66:	2200      	movs	r2, #0
 800de68:	2140      	movs	r1, #64	; 0x40
 800de6a:	68f8      	ldr	r0, [r7, #12]
 800de6c:	f001 fb9b 	bl	800f5a6 <UART_WaitOnFlagUntilTimeout>
 800de70:	4603      	mov	r3, r0
 800de72:	2b00      	cmp	r3, #0
 800de74:	d001      	beq.n	800de7a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800de76:	2303      	movs	r3, #3
 800de78:	e006      	b.n	800de88 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2220      	movs	r2, #32
 800de7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800de82:	2300      	movs	r3, #0
 800de84:	e000      	b.n	800de88 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800de86:	2302      	movs	r3, #2
  }
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3720      	adds	r7, #32
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b08a      	sub	sp, #40	; 0x28
 800de94:	af02      	add	r7, sp, #8
 800de96:	60f8      	str	r0, [r7, #12]
 800de98:	60b9      	str	r1, [r7, #8]
 800de9a:	603b      	str	r3, [r7, #0]
 800de9c:	4613      	mov	r3, r2
 800de9e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dea6:	2b20      	cmp	r3, #32
 800dea8:	f040 80c0 	bne.w	800e02c <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d002      	beq.n	800deb8 <HAL_UART_Receive+0x28>
 800deb2:	88fb      	ldrh	r3, [r7, #6]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d101      	bne.n	800debc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800deb8:	2301      	movs	r3, #1
 800deba:	e0b8      	b.n	800e02e <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d101      	bne.n	800deca <HAL_UART_Receive+0x3a>
 800dec6:	2302      	movs	r3, #2
 800dec8:	e0b1      	b.n	800e02e <HAL_UART_Receive+0x19e>
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	2201      	movs	r2, #1
 800dece:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2200      	movs	r2, #0
 800ded6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	2222      	movs	r2, #34	; 0x22
 800dede:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	2200      	movs	r2, #0
 800dee6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dee8:	f7f8 fbda 	bl	80066a0 <HAL_GetTick>
 800deec:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	88fa      	ldrh	r2, [r7, #6]
 800def2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	88fa      	ldrh	r2, [r7, #6]
 800defa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	689b      	ldr	r3, [r3, #8]
 800df02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df06:	d10e      	bne.n	800df26 <HAL_UART_Receive+0x96>
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	691b      	ldr	r3, [r3, #16]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d105      	bne.n	800df1c <HAL_UART_Receive+0x8c>
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	f240 12ff 	movw	r2, #511	; 0x1ff
 800df16:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df1a:	e02d      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	22ff      	movs	r2, #255	; 0xff
 800df20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df24:	e028      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	689b      	ldr	r3, [r3, #8]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d10d      	bne.n	800df4a <HAL_UART_Receive+0xba>
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	691b      	ldr	r3, [r3, #16]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d104      	bne.n	800df40 <HAL_UART_Receive+0xb0>
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	22ff      	movs	r2, #255	; 0xff
 800df3a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df3e:	e01b      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	227f      	movs	r2, #127	; 0x7f
 800df44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df48:	e016      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	689b      	ldr	r3, [r3, #8]
 800df4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800df52:	d10d      	bne.n	800df70 <HAL_UART_Receive+0xe0>
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	691b      	ldr	r3, [r3, #16]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d104      	bne.n	800df66 <HAL_UART_Receive+0xd6>
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	227f      	movs	r2, #127	; 0x7f
 800df60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df64:	e008      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	223f      	movs	r2, #63	; 0x3f
 800df6a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800df6e:	e003      	b.n	800df78 <HAL_UART_Receive+0xe8>
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	2200      	movs	r2, #0
 800df74:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800df7e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	689b      	ldr	r3, [r3, #8]
 800df84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df88:	d108      	bne.n	800df9c <HAL_UART_Receive+0x10c>
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	691b      	ldr	r3, [r3, #16]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d104      	bne.n	800df9c <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800df92:	2300      	movs	r3, #0
 800df94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800df96:	68bb      	ldr	r3, [r7, #8]
 800df98:	61bb      	str	r3, [r7, #24]
 800df9a:	e003      	b.n	800dfa4 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800df9c:	68bb      	ldr	r3, [r7, #8]
 800df9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800dfac:	e032      	b.n	800e014 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	9300      	str	r3, [sp, #0]
 800dfb2:	697b      	ldr	r3, [r7, #20]
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	2120      	movs	r1, #32
 800dfb8:	68f8      	ldr	r0, [r7, #12]
 800dfba:	f001 faf4 	bl	800f5a6 <UART_WaitOnFlagUntilTimeout>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d001      	beq.n	800dfc8 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800dfc4:	2303      	movs	r3, #3
 800dfc6:	e032      	b.n	800e02e <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800dfc8:	69fb      	ldr	r3, [r7, #28]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d10c      	bne.n	800dfe8 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfd4:	b29a      	uxth	r2, r3
 800dfd6:	8a7b      	ldrh	r3, [r7, #18]
 800dfd8:	4013      	ands	r3, r2
 800dfda:	b29a      	uxth	r2, r3
 800dfdc:	69bb      	ldr	r3, [r7, #24]
 800dfde:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800dfe0:	69bb      	ldr	r3, [r7, #24]
 800dfe2:	3302      	adds	r3, #2
 800dfe4:	61bb      	str	r3, [r7, #24]
 800dfe6:	e00c      	b.n	800e002 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfee:	b2da      	uxtb	r2, r3
 800dff0:	8a7b      	ldrh	r3, [r7, #18]
 800dff2:	b2db      	uxtb	r3, r3
 800dff4:	4013      	ands	r3, r2
 800dff6:	b2da      	uxtb	r2, r3
 800dff8:	69fb      	ldr	r3, [r7, #28]
 800dffa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800dffc:	69fb      	ldr	r3, [r7, #28]
 800dffe:	3301      	adds	r3, #1
 800e000:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e008:	b29b      	uxth	r3, r3
 800e00a:	3b01      	subs	r3, #1
 800e00c:	b29a      	uxth	r2, r3
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d1c6      	bne.n	800dfae <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	2220      	movs	r2, #32
 800e024:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800e028:	2300      	movs	r3, #0
 800e02a:	e000      	b.n	800e02e <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 800e02c:	2302      	movs	r3, #2
  }
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3720      	adds	r7, #32
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}
	...

0800e038 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b08a      	sub	sp, #40	; 0x28
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	60f8      	str	r0, [r7, #12]
 800e040:	60b9      	str	r1, [r7, #8]
 800e042:	4613      	mov	r3, r2
 800e044:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e04c:	2b20      	cmp	r3, #32
 800e04e:	d17a      	bne.n	800e146 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d002      	beq.n	800e05c <HAL_UART_Transmit_DMA+0x24>
 800e056:	88fb      	ldrh	r3, [r7, #6]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d101      	bne.n	800e060 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800e05c:	2301      	movs	r3, #1
 800e05e:	e073      	b.n	800e148 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e066:	2b01      	cmp	r3, #1
 800e068:	d101      	bne.n	800e06e <HAL_UART_Transmit_DMA+0x36>
 800e06a:	2302      	movs	r3, #2
 800e06c:	e06c      	b.n	800e148 <HAL_UART_Transmit_DMA+0x110>
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2201      	movs	r2, #1
 800e072:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	68ba      	ldr	r2, [r7, #8]
 800e07a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	88fa      	ldrh	r2, [r7, #6]
 800e080:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	88fa      	ldrh	r2, [r7, #6]
 800e088:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	2200      	movs	r2, #0
 800e090:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	2221      	movs	r2, #33	; 0x21
 800e098:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d02c      	beq.n	800e0fe <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0a8:	4a29      	ldr	r2, [pc, #164]	; (800e150 <HAL_UART_Transmit_DMA+0x118>)
 800e0aa:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0b0:	4a28      	ldr	r2, [pc, #160]	; (800e154 <HAL_UART_Transmit_DMA+0x11c>)
 800e0b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0b8:	4a27      	ldr	r2, [pc, #156]	; (800e158 <HAL_UART_Transmit_DMA+0x120>)
 800e0ba:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	3328      	adds	r3, #40	; 0x28
 800e0d4:	461a      	mov	r2, r3
 800e0d6:	88fb      	ldrh	r3, [r7, #6]
 800e0d8:	f7f9 f994 	bl	8007404 <HAL_DMA_Start_IT>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d00d      	beq.n	800e0fe <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	2210      	movs	r2, #16
 800e0e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	2220      	movs	r2, #32
 800e0f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	e024      	b.n	800e148 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2240      	movs	r2, #64	; 0x40
 800e104:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	2200      	movs	r2, #0
 800e10a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	3308      	adds	r3, #8
 800e114:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e116:	697b      	ldr	r3, [r7, #20]
 800e118:	e853 3f00 	ldrex	r3, [r3]
 800e11c:	613b      	str	r3, [r7, #16]
   return(result);
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e124:	627b      	str	r3, [r7, #36]	; 0x24
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	3308      	adds	r3, #8
 800e12c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e12e:	623a      	str	r2, [r7, #32]
 800e130:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e132:	69f9      	ldr	r1, [r7, #28]
 800e134:	6a3a      	ldr	r2, [r7, #32]
 800e136:	e841 2300 	strex	r3, r2, [r1]
 800e13a:	61bb      	str	r3, [r7, #24]
   return(result);
 800e13c:	69bb      	ldr	r3, [r7, #24]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1e5      	bne.n	800e10e <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800e142:	2300      	movs	r3, #0
 800e144:	e000      	b.n	800e148 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800e146:	2302      	movs	r3, #2
  }
}
 800e148:	4618      	mov	r0, r3
 800e14a:	3728      	adds	r7, #40	; 0x28
 800e14c:	46bd      	mov	sp, r7
 800e14e:	bd80      	pop	{r7, pc}
 800e150:	0800f9d9 	.word	0x0800f9d9
 800e154:	0800fa6f 	.word	0x0800fa6f
 800e158:	0800fbe5 	.word	0x0800fbe5

0800e15c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b0ba      	sub	sp, #232	; 0xe8
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	69db      	ldr	r3, [r3, #28]
 800e16a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	689b      	ldr	r3, [r3, #8]
 800e17e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e182:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e186:	f640 030f 	movw	r3, #2063	; 0x80f
 800e18a:	4013      	ands	r3, r2
 800e18c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e194:	2b00      	cmp	r3, #0
 800e196:	d11b      	bne.n	800e1d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e19c:	f003 0320 	and.w	r3, r3, #32
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d015      	beq.n	800e1d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1a8:	f003 0320 	and.w	r3, r3, #32
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d105      	bne.n	800e1bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e1b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d009      	beq.n	800e1d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	f000 835a 	beq.w	800e87a <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	4798      	blx	r3
      }
      return;
 800e1ce:	e354      	b.n	800e87a <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e1d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	f000 811f 	beq.w	800e418 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e1da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e1de:	4b8b      	ldr	r3, [pc, #556]	; (800e40c <HAL_UART_IRQHandler+0x2b0>)
 800e1e0:	4013      	ands	r3, r2
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d106      	bne.n	800e1f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e1e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e1ea:	4b89      	ldr	r3, [pc, #548]	; (800e410 <HAL_UART_IRQHandler+0x2b4>)
 800e1ec:	4013      	ands	r3, r2
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	f000 8112 	beq.w	800e418 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e1f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1f8:	f003 0301 	and.w	r3, r3, #1
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d011      	beq.n	800e224 <HAL_UART_IRQHandler+0xc8>
 800e200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d00b      	beq.n	800e224 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	2201      	movs	r2, #1
 800e212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e21a:	f043 0201 	orr.w	r2, r3, #1
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e228:	f003 0302 	and.w	r3, r3, #2
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d011      	beq.n	800e254 <HAL_UART_IRQHandler+0xf8>
 800e230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e234:	f003 0301 	and.w	r3, r3, #1
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d00b      	beq.n	800e254 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	2202      	movs	r2, #2
 800e242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e24a:	f043 0204 	orr.w	r2, r3, #4
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e258:	f003 0304 	and.w	r3, r3, #4
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d011      	beq.n	800e284 <HAL_UART_IRQHandler+0x128>
 800e260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e264:	f003 0301 	and.w	r3, r3, #1
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00b      	beq.n	800e284 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	2204      	movs	r2, #4
 800e272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e27a:	f043 0202 	orr.w	r2, r3, #2
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e288:	f003 0308 	and.w	r3, r3, #8
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d017      	beq.n	800e2c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e294:	f003 0320 	and.w	r3, r3, #32
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d105      	bne.n	800e2a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e29c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e2a0:	4b5a      	ldr	r3, [pc, #360]	; (800e40c <HAL_UART_IRQHandler+0x2b0>)
 800e2a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d00b      	beq.n	800e2c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	2208      	movs	r2, #8
 800e2ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2b6:	f043 0208 	orr.w	r2, r3, #8
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e2c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d012      	beq.n	800e2f2 <HAL_UART_IRQHandler+0x196>
 800e2cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e2d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d00c      	beq.n	800e2f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e2e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2e8:	f043 0220 	orr.w	r2, r3, #32
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	f000 82c0 	beq.w	800e87e <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e302:	f003 0320 	and.w	r3, r3, #32
 800e306:	2b00      	cmp	r3, #0
 800e308:	d013      	beq.n	800e332 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e30a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e30e:	f003 0320 	and.w	r3, r3, #32
 800e312:	2b00      	cmp	r3, #0
 800e314:	d105      	bne.n	800e322 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e31a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d007      	beq.n	800e332 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e326:	2b00      	cmp	r3, #0
 800e328:	d003      	beq.n	800e332 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e32e:	6878      	ldr	r0, [r7, #4]
 800e330:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e338:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	689b      	ldr	r3, [r3, #8]
 800e342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e346:	2b40      	cmp	r3, #64	; 0x40
 800e348:	d005      	beq.n	800e356 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e34a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e34e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e352:	2b00      	cmp	r3, #0
 800e354:	d04f      	beq.n	800e3f6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	f001 fad8 	bl	800f90c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e366:	2b40      	cmp	r3, #64	; 0x40
 800e368:	d141      	bne.n	800e3ee <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	3308      	adds	r3, #8
 800e370:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e374:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e378:	e853 3f00 	ldrex	r3, [r3]
 800e37c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e380:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e384:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e388:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	3308      	adds	r3, #8
 800e392:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e396:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e39a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e39e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e3a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e3a6:	e841 2300 	strex	r3, r2, [r1]
 800e3aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e3ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d1d9      	bne.n	800e36a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d013      	beq.n	800e3e6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3c2:	4a14      	ldr	r2, [pc, #80]	; (800e414 <HAL_UART_IRQHandler+0x2b8>)
 800e3c4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f7f9 fda2 	bl	8007f14 <HAL_DMA_Abort_IT>
 800e3d0:	4603      	mov	r3, r0
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d017      	beq.n	800e406 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e3dc:	687a      	ldr	r2, [r7, #4]
 800e3de:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e3e0:	4610      	mov	r0, r2
 800e3e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e3e4:	e00f      	b.n	800e406 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 fa7e 	bl	800e8e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e3ec:	e00b      	b.n	800e406 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f000 fa7a 	bl	800e8e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e3f4:	e007      	b.n	800e406 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f000 fa76 	bl	800e8e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2200      	movs	r2, #0
 800e400:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e404:	e23b      	b.n	800e87e <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e406:	bf00      	nop
    return;
 800e408:	e239      	b.n	800e87e <HAL_UART_IRQHandler+0x722>
 800e40a:	bf00      	nop
 800e40c:	10000001 	.word	0x10000001
 800e410:	04000120 	.word	0x04000120
 800e414:	0800fc65 	.word	0x0800fc65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	f040 81ce 	bne.w	800e7be <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e426:	f003 0310 	and.w	r3, r3, #16
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	f000 81c7 	beq.w	800e7be <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e434:	f003 0310 	and.w	r3, r3, #16
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f000 81c0 	beq.w	800e7be <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	2210      	movs	r2, #16
 800e444:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	689b      	ldr	r3, [r3, #8]
 800e44c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e450:	2b40      	cmp	r3, #64	; 0x40
 800e452:	f040 813b 	bne.w	800e6cc <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4a8b      	ldr	r2, [pc, #556]	; (800e68c <HAL_UART_IRQHandler+0x530>)
 800e45e:	4293      	cmp	r3, r2
 800e460:	d059      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a89      	ldr	r2, [pc, #548]	; (800e690 <HAL_UART_IRQHandler+0x534>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d053      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	4a87      	ldr	r2, [pc, #540]	; (800e694 <HAL_UART_IRQHandler+0x538>)
 800e476:	4293      	cmp	r3, r2
 800e478:	d04d      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	4a85      	ldr	r2, [pc, #532]	; (800e698 <HAL_UART_IRQHandler+0x53c>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d047      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	4a83      	ldr	r2, [pc, #524]	; (800e69c <HAL_UART_IRQHandler+0x540>)
 800e48e:	4293      	cmp	r3, r2
 800e490:	d041      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	4a81      	ldr	r2, [pc, #516]	; (800e6a0 <HAL_UART_IRQHandler+0x544>)
 800e49a:	4293      	cmp	r3, r2
 800e49c:	d03b      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	4a7f      	ldr	r2, [pc, #508]	; (800e6a4 <HAL_UART_IRQHandler+0x548>)
 800e4a6:	4293      	cmp	r3, r2
 800e4a8:	d035      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	4a7d      	ldr	r2, [pc, #500]	; (800e6a8 <HAL_UART_IRQHandler+0x54c>)
 800e4b2:	4293      	cmp	r3, r2
 800e4b4:	d02f      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	4a7b      	ldr	r2, [pc, #492]	; (800e6ac <HAL_UART_IRQHandler+0x550>)
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d029      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	4a79      	ldr	r2, [pc, #484]	; (800e6b0 <HAL_UART_IRQHandler+0x554>)
 800e4ca:	4293      	cmp	r3, r2
 800e4cc:	d023      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	4a77      	ldr	r2, [pc, #476]	; (800e6b4 <HAL_UART_IRQHandler+0x558>)
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	d01d      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4a75      	ldr	r2, [pc, #468]	; (800e6b8 <HAL_UART_IRQHandler+0x55c>)
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	d017      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	4a73      	ldr	r2, [pc, #460]	; (800e6bc <HAL_UART_IRQHandler+0x560>)
 800e4ee:	4293      	cmp	r3, r2
 800e4f0:	d011      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	4a71      	ldr	r2, [pc, #452]	; (800e6c0 <HAL_UART_IRQHandler+0x564>)
 800e4fa:	4293      	cmp	r3, r2
 800e4fc:	d00b      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	4a6f      	ldr	r2, [pc, #444]	; (800e6c4 <HAL_UART_IRQHandler+0x568>)
 800e506:	4293      	cmp	r3, r2
 800e508:	d005      	beq.n	800e516 <HAL_UART_IRQHandler+0x3ba>
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	4a6d      	ldr	r2, [pc, #436]	; (800e6c8 <HAL_UART_IRQHandler+0x56c>)
 800e512:	4293      	cmp	r3, r2
 800e514:	d105      	bne.n	800e522 <HAL_UART_IRQHandler+0x3c6>
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	685b      	ldr	r3, [r3, #4]
 800e51e:	b29b      	uxth	r3, r3
 800e520:	e004      	b.n	800e52c <HAL_UART_IRQHandler+0x3d0>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	685b      	ldr	r3, [r3, #4]
 800e52a:	b29b      	uxth	r3, r3
 800e52c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e530:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e534:	2b00      	cmp	r3, #0
 800e536:	f000 81a4 	beq.w	800e882 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e540:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e544:	429a      	cmp	r2, r3
 800e546:	f080 819c 	bcs.w	800e882 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e550:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e558:	69db      	ldr	r3, [r3, #28]
 800e55a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e55e:	f000 8086 	beq.w	800e66e <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e56a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e56e:	e853 3f00 	ldrex	r3, [r3]
 800e572:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e576:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e57a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e57e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	461a      	mov	r2, r3
 800e588:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e58c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e590:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e594:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e598:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e59c:	e841 2300 	strex	r3, r2, [r1]
 800e5a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e5a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d1da      	bne.n	800e562 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	3308      	adds	r3, #8
 800e5b2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e5b6:	e853 3f00 	ldrex	r3, [r3]
 800e5ba:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e5bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e5be:	f023 0301 	bic.w	r3, r3, #1
 800e5c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	3308      	adds	r3, #8
 800e5cc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e5d0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e5d4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5d6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e5d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e5dc:	e841 2300 	strex	r3, r2, [r1]
 800e5e0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e5e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d1e1      	bne.n	800e5ac <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	3308      	adds	r3, #8
 800e5ee:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e5f2:	e853 3f00 	ldrex	r3, [r3]
 800e5f6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e5f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e5fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	3308      	adds	r3, #8
 800e608:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e60c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e60e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e610:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e612:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e614:	e841 2300 	strex	r3, r2, [r1]
 800e618:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e61a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d1e3      	bne.n	800e5e8 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	2220      	movs	r2, #32
 800e624:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	2200      	movs	r2, #0
 800e62c:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e634:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e636:	e853 3f00 	ldrex	r3, [r3]
 800e63a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e63c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e63e:	f023 0310 	bic.w	r3, r3, #16
 800e642:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	461a      	mov	r2, r3
 800e64c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e650:	65bb      	str	r3, [r7, #88]	; 0x58
 800e652:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e654:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e656:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e658:	e841 2300 	strex	r3, r2, [r1]
 800e65c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e65e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e660:	2b00      	cmp	r3, #0
 800e662:	d1e4      	bne.n	800e62e <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e668:	4618      	mov	r0, r3
 800e66a:	f7f9 f935 	bl	80078d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	1ad3      	subs	r3, r2, r3
 800e67e:	b29b      	uxth	r3, r3
 800e680:	4619      	mov	r1, r3
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f7f4 fce0 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e688:	e0fb      	b.n	800e882 <HAL_UART_IRQHandler+0x726>
 800e68a:	bf00      	nop
 800e68c:	40020010 	.word	0x40020010
 800e690:	40020028 	.word	0x40020028
 800e694:	40020040 	.word	0x40020040
 800e698:	40020058 	.word	0x40020058
 800e69c:	40020070 	.word	0x40020070
 800e6a0:	40020088 	.word	0x40020088
 800e6a4:	400200a0 	.word	0x400200a0
 800e6a8:	400200b8 	.word	0x400200b8
 800e6ac:	40020410 	.word	0x40020410
 800e6b0:	40020428 	.word	0x40020428
 800e6b4:	40020440 	.word	0x40020440
 800e6b8:	40020458 	.word	0x40020458
 800e6bc:	40020470 	.word	0x40020470
 800e6c0:	40020488 	.word	0x40020488
 800e6c4:	400204a0 	.word	0x400204a0
 800e6c8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e6d8:	b29b      	uxth	r3, r3
 800e6da:	1ad3      	subs	r3, r2, r3
 800e6dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e6e6:	b29b      	uxth	r3, r3
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	f000 80cc 	beq.w	800e886 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800e6ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	f000 80c7 	beq.w	800e886 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e700:	e853 3f00 	ldrex	r3, [r3]
 800e704:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e708:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e70c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	461a      	mov	r2, r3
 800e716:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e71a:	647b      	str	r3, [r7, #68]	; 0x44
 800e71c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e71e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e720:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e722:	e841 2300 	strex	r3, r2, [r1]
 800e726:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d1e4      	bne.n	800e6f8 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	3308      	adds	r3, #8
 800e734:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e738:	e853 3f00 	ldrex	r3, [r3]
 800e73c:	623b      	str	r3, [r7, #32]
   return(result);
 800e73e:	6a3a      	ldr	r2, [r7, #32]
 800e740:	4b54      	ldr	r3, [pc, #336]	; (800e894 <HAL_UART_IRQHandler+0x738>)
 800e742:	4013      	ands	r3, r2
 800e744:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	3308      	adds	r3, #8
 800e74e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e752:	633a      	str	r2, [r7, #48]	; 0x30
 800e754:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e75a:	e841 2300 	strex	r3, r2, [r1]
 800e75e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e762:	2b00      	cmp	r3, #0
 800e764:	d1e3      	bne.n	800e72e <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2220      	movs	r2, #32
 800e76a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	2200      	movs	r2, #0
 800e778:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e780:	693b      	ldr	r3, [r7, #16]
 800e782:	e853 3f00 	ldrex	r3, [r3]
 800e786:	60fb      	str	r3, [r7, #12]
   return(result);
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	f023 0310 	bic.w	r3, r3, #16
 800e78e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	461a      	mov	r2, r3
 800e798:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e79c:	61fb      	str	r3, [r7, #28]
 800e79e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7a0:	69b9      	ldr	r1, [r7, #24]
 800e7a2:	69fa      	ldr	r2, [r7, #28]
 800e7a4:	e841 2300 	strex	r3, r2, [r1]
 800e7a8:	617b      	str	r3, [r7, #20]
   return(result);
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d1e4      	bne.n	800e77a <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e7b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e7b4:	4619      	mov	r1, r3
 800e7b6:	6878      	ldr	r0, [r7, #4]
 800e7b8:	f7f4 fc46 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e7bc:	e063      	b.n	800e886 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e7be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e7c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d00e      	beq.n	800e7e8 <HAL_UART_IRQHandler+0x68c>
 800e7ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e7ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d008      	beq.n	800e7e8 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e7de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f001 fa80 	bl	800fce6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e7e6:	e051      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e7e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e7ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d014      	beq.n	800e81e <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e7f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e7f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d105      	bne.n	800e80c <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d008      	beq.n	800e81e <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e810:	2b00      	cmp	r3, #0
 800e812:	d03a      	beq.n	800e88a <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	4798      	blx	r3
    }
    return;
 800e81c:	e035      	b.n	800e88a <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e81e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e826:	2b00      	cmp	r3, #0
 800e828:	d009      	beq.n	800e83e <HAL_UART_IRQHandler+0x6e2>
 800e82a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e82e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e832:	2b00      	cmp	r3, #0
 800e834:	d003      	beq.n	800e83e <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800e836:	6878      	ldr	r0, [r7, #4]
 800e838:	f001 fa2a 	bl	800fc90 <UART_EndTransmit_IT>
    return;
 800e83c:	e026      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e83e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e842:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e846:	2b00      	cmp	r3, #0
 800e848:	d009      	beq.n	800e85e <HAL_UART_IRQHandler+0x702>
 800e84a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e84e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e852:	2b00      	cmp	r3, #0
 800e854:	d003      	beq.n	800e85e <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f001 fa59 	bl	800fd0e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e85c:	e016      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e85e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e862:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e866:	2b00      	cmp	r3, #0
 800e868:	d010      	beq.n	800e88c <HAL_UART_IRQHandler+0x730>
 800e86a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e86e:	2b00      	cmp	r3, #0
 800e870:	da0c      	bge.n	800e88c <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f001 fa41 	bl	800fcfa <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e878:	e008      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
      return;
 800e87a:	bf00      	nop
 800e87c:	e006      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
    return;
 800e87e:	bf00      	nop
 800e880:	e004      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
      return;
 800e882:	bf00      	nop
 800e884:	e002      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
      return;
 800e886:	bf00      	nop
 800e888:	e000      	b.n	800e88c <HAL_UART_IRQHandler+0x730>
    return;
 800e88a:	bf00      	nop
  }
}
 800e88c:	37e8      	adds	r7, #232	; 0xe8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	effffffe 	.word	0xeffffffe

0800e898 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e898:	b480      	push	{r7}
 800e89a:	b083      	sub	sp, #12
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e8a0:	bf00      	nop
 800e8a2:	370c      	adds	r7, #12
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr

0800e8ac <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e8b4:	bf00      	nop
 800e8b6:	370c      	adds	r7, #12
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr

0800e8c0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e8c0:	b480      	push	{r7}
 800e8c2:	b083      	sub	sp, #12
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800e8c8:	bf00      	nop
 800e8ca:	370c      	adds	r7, #12
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d2:	4770      	bx	lr

0800e8d4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e8d4:	b480      	push	{r7}
 800e8d6:	b083      	sub	sp, #12
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e8dc:	bf00      	nop
 800e8de:	370c      	adds	r7, #12
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e6:	4770      	bx	lr

0800e8e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b083      	sub	sp, #12
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e8f0:	bf00      	nop
 800e8f2:	370c      	adds	r7, #12
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fa:	4770      	bx	lr

0800e8fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e8fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e900:	b092      	sub	sp, #72	; 0x48
 800e902:	af00      	add	r7, sp, #0
 800e904:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e906:	2300      	movs	r3, #0
 800e908:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e90c:	697b      	ldr	r3, [r7, #20]
 800e90e:	689a      	ldr	r2, [r3, #8]
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	431a      	orrs	r2, r3
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	695b      	ldr	r3, [r3, #20]
 800e91a:	431a      	orrs	r2, r3
 800e91c:	697b      	ldr	r3, [r7, #20]
 800e91e:	69db      	ldr	r3, [r3, #28]
 800e920:	4313      	orrs	r3, r2
 800e922:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e924:	697b      	ldr	r3, [r7, #20]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	681a      	ldr	r2, [r3, #0]
 800e92a:	4bbe      	ldr	r3, [pc, #760]	; (800ec24 <UART_SetConfig+0x328>)
 800e92c:	4013      	ands	r3, r2
 800e92e:	697a      	ldr	r2, [r7, #20]
 800e930:	6812      	ldr	r2, [r2, #0]
 800e932:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e934:	430b      	orrs	r3, r1
 800e936:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	685b      	ldr	r3, [r3, #4]
 800e93e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e942:	697b      	ldr	r3, [r7, #20]
 800e944:	68da      	ldr	r2, [r3, #12]
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	430a      	orrs	r2, r1
 800e94c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e94e:	697b      	ldr	r3, [r7, #20]
 800e950:	699b      	ldr	r3, [r3, #24]
 800e952:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	4ab3      	ldr	r2, [pc, #716]	; (800ec28 <UART_SetConfig+0x32c>)
 800e95a:	4293      	cmp	r3, r2
 800e95c:	d004      	beq.n	800e968 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e95e:	697b      	ldr	r3, [r7, #20]
 800e960:	6a1b      	ldr	r3, [r3, #32]
 800e962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e964:	4313      	orrs	r3, r2
 800e966:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e968:	697b      	ldr	r3, [r7, #20]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	689a      	ldr	r2, [r3, #8]
 800e96e:	4baf      	ldr	r3, [pc, #700]	; (800ec2c <UART_SetConfig+0x330>)
 800e970:	4013      	ands	r3, r2
 800e972:	697a      	ldr	r2, [r7, #20]
 800e974:	6812      	ldr	r2, [r2, #0]
 800e976:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e978:	430b      	orrs	r3, r1
 800e97a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e982:	f023 010f 	bic.w	r1, r3, #15
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e98a:	697b      	ldr	r3, [r7, #20]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	430a      	orrs	r2, r1
 800e990:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e992:	697b      	ldr	r3, [r7, #20]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	4aa6      	ldr	r2, [pc, #664]	; (800ec30 <UART_SetConfig+0x334>)
 800e998:	4293      	cmp	r3, r2
 800e99a:	d177      	bne.n	800ea8c <UART_SetConfig+0x190>
 800e99c:	4ba5      	ldr	r3, [pc, #660]	; (800ec34 <UART_SetConfig+0x338>)
 800e99e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e9a4:	2b28      	cmp	r3, #40	; 0x28
 800e9a6:	d86d      	bhi.n	800ea84 <UART_SetConfig+0x188>
 800e9a8:	a201      	add	r2, pc, #4	; (adr r2, 800e9b0 <UART_SetConfig+0xb4>)
 800e9aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9ae:	bf00      	nop
 800e9b0:	0800ea55 	.word	0x0800ea55
 800e9b4:	0800ea85 	.word	0x0800ea85
 800e9b8:	0800ea85 	.word	0x0800ea85
 800e9bc:	0800ea85 	.word	0x0800ea85
 800e9c0:	0800ea85 	.word	0x0800ea85
 800e9c4:	0800ea85 	.word	0x0800ea85
 800e9c8:	0800ea85 	.word	0x0800ea85
 800e9cc:	0800ea85 	.word	0x0800ea85
 800e9d0:	0800ea5d 	.word	0x0800ea5d
 800e9d4:	0800ea85 	.word	0x0800ea85
 800e9d8:	0800ea85 	.word	0x0800ea85
 800e9dc:	0800ea85 	.word	0x0800ea85
 800e9e0:	0800ea85 	.word	0x0800ea85
 800e9e4:	0800ea85 	.word	0x0800ea85
 800e9e8:	0800ea85 	.word	0x0800ea85
 800e9ec:	0800ea85 	.word	0x0800ea85
 800e9f0:	0800ea65 	.word	0x0800ea65
 800e9f4:	0800ea85 	.word	0x0800ea85
 800e9f8:	0800ea85 	.word	0x0800ea85
 800e9fc:	0800ea85 	.word	0x0800ea85
 800ea00:	0800ea85 	.word	0x0800ea85
 800ea04:	0800ea85 	.word	0x0800ea85
 800ea08:	0800ea85 	.word	0x0800ea85
 800ea0c:	0800ea85 	.word	0x0800ea85
 800ea10:	0800ea6d 	.word	0x0800ea6d
 800ea14:	0800ea85 	.word	0x0800ea85
 800ea18:	0800ea85 	.word	0x0800ea85
 800ea1c:	0800ea85 	.word	0x0800ea85
 800ea20:	0800ea85 	.word	0x0800ea85
 800ea24:	0800ea85 	.word	0x0800ea85
 800ea28:	0800ea85 	.word	0x0800ea85
 800ea2c:	0800ea85 	.word	0x0800ea85
 800ea30:	0800ea75 	.word	0x0800ea75
 800ea34:	0800ea85 	.word	0x0800ea85
 800ea38:	0800ea85 	.word	0x0800ea85
 800ea3c:	0800ea85 	.word	0x0800ea85
 800ea40:	0800ea85 	.word	0x0800ea85
 800ea44:	0800ea85 	.word	0x0800ea85
 800ea48:	0800ea85 	.word	0x0800ea85
 800ea4c:	0800ea85 	.word	0x0800ea85
 800ea50:	0800ea7d 	.word	0x0800ea7d
 800ea54:	2301      	movs	r3, #1
 800ea56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea5a:	e222      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea5c:	2304      	movs	r3, #4
 800ea5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea62:	e21e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea64:	2308      	movs	r3, #8
 800ea66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea6a:	e21a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea6c:	2310      	movs	r3, #16
 800ea6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea72:	e216      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea74:	2320      	movs	r3, #32
 800ea76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea7a:	e212      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea7c:	2340      	movs	r3, #64	; 0x40
 800ea7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea82:	e20e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea84:	2380      	movs	r3, #128	; 0x80
 800ea86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea8a:	e20a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4a69      	ldr	r2, [pc, #420]	; (800ec38 <UART_SetConfig+0x33c>)
 800ea92:	4293      	cmp	r3, r2
 800ea94:	d130      	bne.n	800eaf8 <UART_SetConfig+0x1fc>
 800ea96:	4b67      	ldr	r3, [pc, #412]	; (800ec34 <UART_SetConfig+0x338>)
 800ea98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea9a:	f003 0307 	and.w	r3, r3, #7
 800ea9e:	2b05      	cmp	r3, #5
 800eaa0:	d826      	bhi.n	800eaf0 <UART_SetConfig+0x1f4>
 800eaa2:	a201      	add	r2, pc, #4	; (adr r2, 800eaa8 <UART_SetConfig+0x1ac>)
 800eaa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaa8:	0800eac1 	.word	0x0800eac1
 800eaac:	0800eac9 	.word	0x0800eac9
 800eab0:	0800ead1 	.word	0x0800ead1
 800eab4:	0800ead9 	.word	0x0800ead9
 800eab8:	0800eae1 	.word	0x0800eae1
 800eabc:	0800eae9 	.word	0x0800eae9
 800eac0:	2300      	movs	r3, #0
 800eac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eac6:	e1ec      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eac8:	2304      	movs	r3, #4
 800eaca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eace:	e1e8      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ead0:	2308      	movs	r3, #8
 800ead2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ead6:	e1e4      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ead8:	2310      	movs	r3, #16
 800eada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eade:	e1e0      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eae0:	2320      	movs	r3, #32
 800eae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eae6:	e1dc      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eae8:	2340      	movs	r3, #64	; 0x40
 800eaea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eaee:	e1d8      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eaf0:	2380      	movs	r3, #128	; 0x80
 800eaf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eaf6:	e1d4      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eaf8:	697b      	ldr	r3, [r7, #20]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	4a4f      	ldr	r2, [pc, #316]	; (800ec3c <UART_SetConfig+0x340>)
 800eafe:	4293      	cmp	r3, r2
 800eb00:	d130      	bne.n	800eb64 <UART_SetConfig+0x268>
 800eb02:	4b4c      	ldr	r3, [pc, #304]	; (800ec34 <UART_SetConfig+0x338>)
 800eb04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb06:	f003 0307 	and.w	r3, r3, #7
 800eb0a:	2b05      	cmp	r3, #5
 800eb0c:	d826      	bhi.n	800eb5c <UART_SetConfig+0x260>
 800eb0e:	a201      	add	r2, pc, #4	; (adr r2, 800eb14 <UART_SetConfig+0x218>)
 800eb10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb14:	0800eb2d 	.word	0x0800eb2d
 800eb18:	0800eb35 	.word	0x0800eb35
 800eb1c:	0800eb3d 	.word	0x0800eb3d
 800eb20:	0800eb45 	.word	0x0800eb45
 800eb24:	0800eb4d 	.word	0x0800eb4d
 800eb28:	0800eb55 	.word	0x0800eb55
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb32:	e1b6      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb34:	2304      	movs	r3, #4
 800eb36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb3a:	e1b2      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb3c:	2308      	movs	r3, #8
 800eb3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb42:	e1ae      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb44:	2310      	movs	r3, #16
 800eb46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb4a:	e1aa      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb4c:	2320      	movs	r3, #32
 800eb4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb52:	e1a6      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb54:	2340      	movs	r3, #64	; 0x40
 800eb56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb5a:	e1a2      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb5c:	2380      	movs	r3, #128	; 0x80
 800eb5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb62:	e19e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eb64:	697b      	ldr	r3, [r7, #20]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	4a35      	ldr	r2, [pc, #212]	; (800ec40 <UART_SetConfig+0x344>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d130      	bne.n	800ebd0 <UART_SetConfig+0x2d4>
 800eb6e:	4b31      	ldr	r3, [pc, #196]	; (800ec34 <UART_SetConfig+0x338>)
 800eb70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb72:	f003 0307 	and.w	r3, r3, #7
 800eb76:	2b05      	cmp	r3, #5
 800eb78:	d826      	bhi.n	800ebc8 <UART_SetConfig+0x2cc>
 800eb7a:	a201      	add	r2, pc, #4	; (adr r2, 800eb80 <UART_SetConfig+0x284>)
 800eb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb80:	0800eb99 	.word	0x0800eb99
 800eb84:	0800eba1 	.word	0x0800eba1
 800eb88:	0800eba9 	.word	0x0800eba9
 800eb8c:	0800ebb1 	.word	0x0800ebb1
 800eb90:	0800ebb9 	.word	0x0800ebb9
 800eb94:	0800ebc1 	.word	0x0800ebc1
 800eb98:	2300      	movs	r3, #0
 800eb9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb9e:	e180      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eba0:	2304      	movs	r3, #4
 800eba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eba6:	e17c      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eba8:	2308      	movs	r3, #8
 800ebaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebae:	e178      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ebb0:	2310      	movs	r3, #16
 800ebb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebb6:	e174      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ebb8:	2320      	movs	r3, #32
 800ebba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebbe:	e170      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ebc0:	2340      	movs	r3, #64	; 0x40
 800ebc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebc6:	e16c      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ebc8:	2380      	movs	r3, #128	; 0x80
 800ebca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebce:	e168      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	4a1b      	ldr	r2, [pc, #108]	; (800ec44 <UART_SetConfig+0x348>)
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	d142      	bne.n	800ec60 <UART_SetConfig+0x364>
 800ebda:	4b16      	ldr	r3, [pc, #88]	; (800ec34 <UART_SetConfig+0x338>)
 800ebdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebde:	f003 0307 	and.w	r3, r3, #7
 800ebe2:	2b05      	cmp	r3, #5
 800ebe4:	d838      	bhi.n	800ec58 <UART_SetConfig+0x35c>
 800ebe6:	a201      	add	r2, pc, #4	; (adr r2, 800ebec <UART_SetConfig+0x2f0>)
 800ebe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebec:	0800ec05 	.word	0x0800ec05
 800ebf0:	0800ec0d 	.word	0x0800ec0d
 800ebf4:	0800ec15 	.word	0x0800ec15
 800ebf8:	0800ec1d 	.word	0x0800ec1d
 800ebfc:	0800ec49 	.word	0x0800ec49
 800ec00:	0800ec51 	.word	0x0800ec51
 800ec04:	2300      	movs	r3, #0
 800ec06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec0a:	e14a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec0c:	2304      	movs	r3, #4
 800ec0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec12:	e146      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec14:	2308      	movs	r3, #8
 800ec16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec1a:	e142      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec1c:	2310      	movs	r3, #16
 800ec1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec22:	e13e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec24:	cfff69f3 	.word	0xcfff69f3
 800ec28:	58000c00 	.word	0x58000c00
 800ec2c:	11fff4ff 	.word	0x11fff4ff
 800ec30:	40011000 	.word	0x40011000
 800ec34:	58024400 	.word	0x58024400
 800ec38:	40004400 	.word	0x40004400
 800ec3c:	40004800 	.word	0x40004800
 800ec40:	40004c00 	.word	0x40004c00
 800ec44:	40005000 	.word	0x40005000
 800ec48:	2320      	movs	r3, #32
 800ec4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec4e:	e128      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec50:	2340      	movs	r3, #64	; 0x40
 800ec52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec56:	e124      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec58:	2380      	movs	r3, #128	; 0x80
 800ec5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec5e:	e120      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ec60:	697b      	ldr	r3, [r7, #20]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4acb      	ldr	r2, [pc, #812]	; (800ef94 <UART_SetConfig+0x698>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d176      	bne.n	800ed58 <UART_SetConfig+0x45c>
 800ec6a:	4bcb      	ldr	r3, [pc, #812]	; (800ef98 <UART_SetConfig+0x69c>)
 800ec6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ec72:	2b28      	cmp	r3, #40	; 0x28
 800ec74:	d86c      	bhi.n	800ed50 <UART_SetConfig+0x454>
 800ec76:	a201      	add	r2, pc, #4	; (adr r2, 800ec7c <UART_SetConfig+0x380>)
 800ec78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec7c:	0800ed21 	.word	0x0800ed21
 800ec80:	0800ed51 	.word	0x0800ed51
 800ec84:	0800ed51 	.word	0x0800ed51
 800ec88:	0800ed51 	.word	0x0800ed51
 800ec8c:	0800ed51 	.word	0x0800ed51
 800ec90:	0800ed51 	.word	0x0800ed51
 800ec94:	0800ed51 	.word	0x0800ed51
 800ec98:	0800ed51 	.word	0x0800ed51
 800ec9c:	0800ed29 	.word	0x0800ed29
 800eca0:	0800ed51 	.word	0x0800ed51
 800eca4:	0800ed51 	.word	0x0800ed51
 800eca8:	0800ed51 	.word	0x0800ed51
 800ecac:	0800ed51 	.word	0x0800ed51
 800ecb0:	0800ed51 	.word	0x0800ed51
 800ecb4:	0800ed51 	.word	0x0800ed51
 800ecb8:	0800ed51 	.word	0x0800ed51
 800ecbc:	0800ed31 	.word	0x0800ed31
 800ecc0:	0800ed51 	.word	0x0800ed51
 800ecc4:	0800ed51 	.word	0x0800ed51
 800ecc8:	0800ed51 	.word	0x0800ed51
 800eccc:	0800ed51 	.word	0x0800ed51
 800ecd0:	0800ed51 	.word	0x0800ed51
 800ecd4:	0800ed51 	.word	0x0800ed51
 800ecd8:	0800ed51 	.word	0x0800ed51
 800ecdc:	0800ed39 	.word	0x0800ed39
 800ece0:	0800ed51 	.word	0x0800ed51
 800ece4:	0800ed51 	.word	0x0800ed51
 800ece8:	0800ed51 	.word	0x0800ed51
 800ecec:	0800ed51 	.word	0x0800ed51
 800ecf0:	0800ed51 	.word	0x0800ed51
 800ecf4:	0800ed51 	.word	0x0800ed51
 800ecf8:	0800ed51 	.word	0x0800ed51
 800ecfc:	0800ed41 	.word	0x0800ed41
 800ed00:	0800ed51 	.word	0x0800ed51
 800ed04:	0800ed51 	.word	0x0800ed51
 800ed08:	0800ed51 	.word	0x0800ed51
 800ed0c:	0800ed51 	.word	0x0800ed51
 800ed10:	0800ed51 	.word	0x0800ed51
 800ed14:	0800ed51 	.word	0x0800ed51
 800ed18:	0800ed51 	.word	0x0800ed51
 800ed1c:	0800ed49 	.word	0x0800ed49
 800ed20:	2301      	movs	r3, #1
 800ed22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed26:	e0bc      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed28:	2304      	movs	r3, #4
 800ed2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed2e:	e0b8      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed30:	2308      	movs	r3, #8
 800ed32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed36:	e0b4      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed38:	2310      	movs	r3, #16
 800ed3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed3e:	e0b0      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed40:	2320      	movs	r3, #32
 800ed42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed46:	e0ac      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed48:	2340      	movs	r3, #64	; 0x40
 800ed4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed4e:	e0a8      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed50:	2380      	movs	r3, #128	; 0x80
 800ed52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed56:	e0a4      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	4a8f      	ldr	r2, [pc, #572]	; (800ef9c <UART_SetConfig+0x6a0>)
 800ed5e:	4293      	cmp	r3, r2
 800ed60:	d130      	bne.n	800edc4 <UART_SetConfig+0x4c8>
 800ed62:	4b8d      	ldr	r3, [pc, #564]	; (800ef98 <UART_SetConfig+0x69c>)
 800ed64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed66:	f003 0307 	and.w	r3, r3, #7
 800ed6a:	2b05      	cmp	r3, #5
 800ed6c:	d826      	bhi.n	800edbc <UART_SetConfig+0x4c0>
 800ed6e:	a201      	add	r2, pc, #4	; (adr r2, 800ed74 <UART_SetConfig+0x478>)
 800ed70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed74:	0800ed8d 	.word	0x0800ed8d
 800ed78:	0800ed95 	.word	0x0800ed95
 800ed7c:	0800ed9d 	.word	0x0800ed9d
 800ed80:	0800eda5 	.word	0x0800eda5
 800ed84:	0800edad 	.word	0x0800edad
 800ed88:	0800edb5 	.word	0x0800edb5
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed92:	e086      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed94:	2304      	movs	r3, #4
 800ed96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed9a:	e082      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ed9c:	2308      	movs	r3, #8
 800ed9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eda2:	e07e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800eda4:	2310      	movs	r3, #16
 800eda6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800edaa:	e07a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800edac:	2320      	movs	r3, #32
 800edae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800edb2:	e076      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800edb4:	2340      	movs	r3, #64	; 0x40
 800edb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800edba:	e072      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800edbc:	2380      	movs	r3, #128	; 0x80
 800edbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800edc2:	e06e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	4a75      	ldr	r2, [pc, #468]	; (800efa0 <UART_SetConfig+0x6a4>)
 800edca:	4293      	cmp	r3, r2
 800edcc:	d130      	bne.n	800ee30 <UART_SetConfig+0x534>
 800edce:	4b72      	ldr	r3, [pc, #456]	; (800ef98 <UART_SetConfig+0x69c>)
 800edd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800edd2:	f003 0307 	and.w	r3, r3, #7
 800edd6:	2b05      	cmp	r3, #5
 800edd8:	d826      	bhi.n	800ee28 <UART_SetConfig+0x52c>
 800edda:	a201      	add	r2, pc, #4	; (adr r2, 800ede0 <UART_SetConfig+0x4e4>)
 800eddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ede0:	0800edf9 	.word	0x0800edf9
 800ede4:	0800ee01 	.word	0x0800ee01
 800ede8:	0800ee09 	.word	0x0800ee09
 800edec:	0800ee11 	.word	0x0800ee11
 800edf0:	0800ee19 	.word	0x0800ee19
 800edf4:	0800ee21 	.word	0x0800ee21
 800edf8:	2300      	movs	r3, #0
 800edfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800edfe:	e050      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee00:	2304      	movs	r3, #4
 800ee02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee06:	e04c      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee08:	2308      	movs	r3, #8
 800ee0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee0e:	e048      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee10:	2310      	movs	r3, #16
 800ee12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee16:	e044      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee18:	2320      	movs	r3, #32
 800ee1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee1e:	e040      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee20:	2340      	movs	r3, #64	; 0x40
 800ee22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee26:	e03c      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee28:	2380      	movs	r3, #128	; 0x80
 800ee2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee2e:	e038      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	4a5b      	ldr	r2, [pc, #364]	; (800efa4 <UART_SetConfig+0x6a8>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	d130      	bne.n	800ee9c <UART_SetConfig+0x5a0>
 800ee3a:	4b57      	ldr	r3, [pc, #348]	; (800ef98 <UART_SetConfig+0x69c>)
 800ee3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee3e:	f003 0307 	and.w	r3, r3, #7
 800ee42:	2b05      	cmp	r3, #5
 800ee44:	d826      	bhi.n	800ee94 <UART_SetConfig+0x598>
 800ee46:	a201      	add	r2, pc, #4	; (adr r2, 800ee4c <UART_SetConfig+0x550>)
 800ee48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee4c:	0800ee65 	.word	0x0800ee65
 800ee50:	0800ee6d 	.word	0x0800ee6d
 800ee54:	0800ee75 	.word	0x0800ee75
 800ee58:	0800ee7d 	.word	0x0800ee7d
 800ee5c:	0800ee85 	.word	0x0800ee85
 800ee60:	0800ee8d 	.word	0x0800ee8d
 800ee64:	2302      	movs	r3, #2
 800ee66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee6a:	e01a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee6c:	2304      	movs	r3, #4
 800ee6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee72:	e016      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee74:	2308      	movs	r3, #8
 800ee76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee7a:	e012      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee7c:	2310      	movs	r3, #16
 800ee7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee82:	e00e      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee84:	2320      	movs	r3, #32
 800ee86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee8a:	e00a      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee8c:	2340      	movs	r3, #64	; 0x40
 800ee8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee92:	e006      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee94:	2380      	movs	r3, #128	; 0x80
 800ee96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee9a:	e002      	b.n	800eea2 <UART_SetConfig+0x5a6>
 800ee9c:	2380      	movs	r3, #128	; 0x80
 800ee9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a3f      	ldr	r2, [pc, #252]	; (800efa4 <UART_SetConfig+0x6a8>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	f040 80f8 	bne.w	800f09e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eeae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800eeb2:	2b20      	cmp	r3, #32
 800eeb4:	dc46      	bgt.n	800ef44 <UART_SetConfig+0x648>
 800eeb6:	2b02      	cmp	r3, #2
 800eeb8:	f2c0 8082 	blt.w	800efc0 <UART_SetConfig+0x6c4>
 800eebc:	3b02      	subs	r3, #2
 800eebe:	2b1e      	cmp	r3, #30
 800eec0:	d87e      	bhi.n	800efc0 <UART_SetConfig+0x6c4>
 800eec2:	a201      	add	r2, pc, #4	; (adr r2, 800eec8 <UART_SetConfig+0x5cc>)
 800eec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eec8:	0800ef4b 	.word	0x0800ef4b
 800eecc:	0800efc1 	.word	0x0800efc1
 800eed0:	0800ef53 	.word	0x0800ef53
 800eed4:	0800efc1 	.word	0x0800efc1
 800eed8:	0800efc1 	.word	0x0800efc1
 800eedc:	0800efc1 	.word	0x0800efc1
 800eee0:	0800ef63 	.word	0x0800ef63
 800eee4:	0800efc1 	.word	0x0800efc1
 800eee8:	0800efc1 	.word	0x0800efc1
 800eeec:	0800efc1 	.word	0x0800efc1
 800eef0:	0800efc1 	.word	0x0800efc1
 800eef4:	0800efc1 	.word	0x0800efc1
 800eef8:	0800efc1 	.word	0x0800efc1
 800eefc:	0800efc1 	.word	0x0800efc1
 800ef00:	0800ef73 	.word	0x0800ef73
 800ef04:	0800efc1 	.word	0x0800efc1
 800ef08:	0800efc1 	.word	0x0800efc1
 800ef0c:	0800efc1 	.word	0x0800efc1
 800ef10:	0800efc1 	.word	0x0800efc1
 800ef14:	0800efc1 	.word	0x0800efc1
 800ef18:	0800efc1 	.word	0x0800efc1
 800ef1c:	0800efc1 	.word	0x0800efc1
 800ef20:	0800efc1 	.word	0x0800efc1
 800ef24:	0800efc1 	.word	0x0800efc1
 800ef28:	0800efc1 	.word	0x0800efc1
 800ef2c:	0800efc1 	.word	0x0800efc1
 800ef30:	0800efc1 	.word	0x0800efc1
 800ef34:	0800efc1 	.word	0x0800efc1
 800ef38:	0800efc1 	.word	0x0800efc1
 800ef3c:	0800efc1 	.word	0x0800efc1
 800ef40:	0800efb3 	.word	0x0800efb3
 800ef44:	2b40      	cmp	r3, #64	; 0x40
 800ef46:	d037      	beq.n	800efb8 <UART_SetConfig+0x6bc>
 800ef48:	e03a      	b.n	800efc0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ef4a:	f7fc fe59 	bl	800bc00 <HAL_RCCEx_GetD3PCLK1Freq>
 800ef4e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ef50:	e03c      	b.n	800efcc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ef52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fc fe68 	bl	800bc2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ef5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef60:	e034      	b.n	800efcc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ef62:	f107 0318 	add.w	r3, r7, #24
 800ef66:	4618      	mov	r0, r3
 800ef68:	f7fc ffb4 	bl	800bed4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef70:	e02c      	b.n	800efcc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ef72:	4b09      	ldr	r3, [pc, #36]	; (800ef98 <UART_SetConfig+0x69c>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f003 0320 	and.w	r3, r3, #32
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d016      	beq.n	800efac <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ef7e:	4b06      	ldr	r3, [pc, #24]	; (800ef98 <UART_SetConfig+0x69c>)
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	08db      	lsrs	r3, r3, #3
 800ef84:	f003 0303 	and.w	r3, r3, #3
 800ef88:	4a07      	ldr	r2, [pc, #28]	; (800efa8 <UART_SetConfig+0x6ac>)
 800ef8a:	fa22 f303 	lsr.w	r3, r2, r3
 800ef8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ef90:	e01c      	b.n	800efcc <UART_SetConfig+0x6d0>
 800ef92:	bf00      	nop
 800ef94:	40011400 	.word	0x40011400
 800ef98:	58024400 	.word	0x58024400
 800ef9c:	40007800 	.word	0x40007800
 800efa0:	40007c00 	.word	0x40007c00
 800efa4:	58000c00 	.word	0x58000c00
 800efa8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800efac:	4b9d      	ldr	r3, [pc, #628]	; (800f224 <UART_SetConfig+0x928>)
 800efae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800efb0:	e00c      	b.n	800efcc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800efb2:	4b9d      	ldr	r3, [pc, #628]	; (800f228 <UART_SetConfig+0x92c>)
 800efb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800efb6:	e009      	b.n	800efcc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800efb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800efbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800efbe:	e005      	b.n	800efcc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800efc0:	2300      	movs	r3, #0
 800efc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800efc4:	2301      	movs	r3, #1
 800efc6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800efca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800efcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800efce:	2b00      	cmp	r3, #0
 800efd0:	f000 81de 	beq.w	800f390 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efd8:	4a94      	ldr	r2, [pc, #592]	; (800f22c <UART_SetConfig+0x930>)
 800efda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800efde:	461a      	mov	r2, r3
 800efe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800efe2:	fbb3 f3f2 	udiv	r3, r3, r2
 800efe6:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800efe8:	697b      	ldr	r3, [r7, #20]
 800efea:	685a      	ldr	r2, [r3, #4]
 800efec:	4613      	mov	r3, r2
 800efee:	005b      	lsls	r3, r3, #1
 800eff0:	4413      	add	r3, r2
 800eff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eff4:	429a      	cmp	r2, r3
 800eff6:	d305      	bcc.n	800f004 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eff8:	697b      	ldr	r3, [r7, #20]
 800effa:	685b      	ldr	r3, [r3, #4]
 800effc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800effe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f000:	429a      	cmp	r2, r3
 800f002:	d903      	bls.n	800f00c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f004:	2301      	movs	r3, #1
 800f006:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f00a:	e1c1      	b.n	800f390 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f00c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f00e:	2200      	movs	r2, #0
 800f010:	60bb      	str	r3, [r7, #8]
 800f012:	60fa      	str	r2, [r7, #12]
 800f014:	697b      	ldr	r3, [r7, #20]
 800f016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f018:	4a84      	ldr	r2, [pc, #528]	; (800f22c <UART_SetConfig+0x930>)
 800f01a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f01e:	b29b      	uxth	r3, r3
 800f020:	2200      	movs	r2, #0
 800f022:	603b      	str	r3, [r7, #0]
 800f024:	607a      	str	r2, [r7, #4]
 800f026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f02a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f02e:	f7f1 f9af 	bl	8000390 <__aeabi_uldivmod>
 800f032:	4602      	mov	r2, r0
 800f034:	460b      	mov	r3, r1
 800f036:	4610      	mov	r0, r2
 800f038:	4619      	mov	r1, r3
 800f03a:	f04f 0200 	mov.w	r2, #0
 800f03e:	f04f 0300 	mov.w	r3, #0
 800f042:	020b      	lsls	r3, r1, #8
 800f044:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f048:	0202      	lsls	r2, r0, #8
 800f04a:	6979      	ldr	r1, [r7, #20]
 800f04c:	6849      	ldr	r1, [r1, #4]
 800f04e:	0849      	lsrs	r1, r1, #1
 800f050:	2000      	movs	r0, #0
 800f052:	460c      	mov	r4, r1
 800f054:	4605      	mov	r5, r0
 800f056:	eb12 0804 	adds.w	r8, r2, r4
 800f05a:	eb43 0905 	adc.w	r9, r3, r5
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	2200      	movs	r2, #0
 800f064:	469a      	mov	sl, r3
 800f066:	4693      	mov	fp, r2
 800f068:	4652      	mov	r2, sl
 800f06a:	465b      	mov	r3, fp
 800f06c:	4640      	mov	r0, r8
 800f06e:	4649      	mov	r1, r9
 800f070:	f7f1 f98e 	bl	8000390 <__aeabi_uldivmod>
 800f074:	4602      	mov	r2, r0
 800f076:	460b      	mov	r3, r1
 800f078:	4613      	mov	r3, r2
 800f07a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f07e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f082:	d308      	bcc.n	800f096 <UART_SetConfig+0x79a>
 800f084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f086:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f08a:	d204      	bcs.n	800f096 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f08c:	697b      	ldr	r3, [r7, #20]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f092:	60da      	str	r2, [r3, #12]
 800f094:	e17c      	b.n	800f390 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f096:	2301      	movs	r3, #1
 800f098:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f09c:	e178      	b.n	800f390 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f09e:	697b      	ldr	r3, [r7, #20]
 800f0a0:	69db      	ldr	r3, [r3, #28]
 800f0a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f0a6:	f040 80c5 	bne.w	800f234 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f0aa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f0ae:	2b20      	cmp	r3, #32
 800f0b0:	dc48      	bgt.n	800f144 <UART_SetConfig+0x848>
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	db7b      	blt.n	800f1ae <UART_SetConfig+0x8b2>
 800f0b6:	2b20      	cmp	r3, #32
 800f0b8:	d879      	bhi.n	800f1ae <UART_SetConfig+0x8b2>
 800f0ba:	a201      	add	r2, pc, #4	; (adr r2, 800f0c0 <UART_SetConfig+0x7c4>)
 800f0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0c0:	0800f14b 	.word	0x0800f14b
 800f0c4:	0800f153 	.word	0x0800f153
 800f0c8:	0800f1af 	.word	0x0800f1af
 800f0cc:	0800f1af 	.word	0x0800f1af
 800f0d0:	0800f15b 	.word	0x0800f15b
 800f0d4:	0800f1af 	.word	0x0800f1af
 800f0d8:	0800f1af 	.word	0x0800f1af
 800f0dc:	0800f1af 	.word	0x0800f1af
 800f0e0:	0800f16b 	.word	0x0800f16b
 800f0e4:	0800f1af 	.word	0x0800f1af
 800f0e8:	0800f1af 	.word	0x0800f1af
 800f0ec:	0800f1af 	.word	0x0800f1af
 800f0f0:	0800f1af 	.word	0x0800f1af
 800f0f4:	0800f1af 	.word	0x0800f1af
 800f0f8:	0800f1af 	.word	0x0800f1af
 800f0fc:	0800f1af 	.word	0x0800f1af
 800f100:	0800f17b 	.word	0x0800f17b
 800f104:	0800f1af 	.word	0x0800f1af
 800f108:	0800f1af 	.word	0x0800f1af
 800f10c:	0800f1af 	.word	0x0800f1af
 800f110:	0800f1af 	.word	0x0800f1af
 800f114:	0800f1af 	.word	0x0800f1af
 800f118:	0800f1af 	.word	0x0800f1af
 800f11c:	0800f1af 	.word	0x0800f1af
 800f120:	0800f1af 	.word	0x0800f1af
 800f124:	0800f1af 	.word	0x0800f1af
 800f128:	0800f1af 	.word	0x0800f1af
 800f12c:	0800f1af 	.word	0x0800f1af
 800f130:	0800f1af 	.word	0x0800f1af
 800f134:	0800f1af 	.word	0x0800f1af
 800f138:	0800f1af 	.word	0x0800f1af
 800f13c:	0800f1af 	.word	0x0800f1af
 800f140:	0800f1a1 	.word	0x0800f1a1
 800f144:	2b40      	cmp	r3, #64	; 0x40
 800f146:	d02e      	beq.n	800f1a6 <UART_SetConfig+0x8aa>
 800f148:	e031      	b.n	800f1ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f14a:	f7fb fde7 	bl	800ad1c <HAL_RCC_GetPCLK1Freq>
 800f14e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f150:	e033      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f152:	f7fb fdf9 	bl	800ad48 <HAL_RCC_GetPCLK2Freq>
 800f156:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f158:	e02f      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f15a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f15e:	4618      	mov	r0, r3
 800f160:	f7fc fd64 	bl	800bc2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f166:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f168:	e027      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f16a:	f107 0318 	add.w	r3, r7, #24
 800f16e:	4618      	mov	r0, r3
 800f170:	f7fc feb0 	bl	800bed4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f174:	69fb      	ldr	r3, [r7, #28]
 800f176:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f178:	e01f      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f17a:	4b2d      	ldr	r3, [pc, #180]	; (800f230 <UART_SetConfig+0x934>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	f003 0320 	and.w	r3, r3, #32
 800f182:	2b00      	cmp	r3, #0
 800f184:	d009      	beq.n	800f19a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f186:	4b2a      	ldr	r3, [pc, #168]	; (800f230 <UART_SetConfig+0x934>)
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	08db      	lsrs	r3, r3, #3
 800f18c:	f003 0303 	and.w	r3, r3, #3
 800f190:	4a24      	ldr	r2, [pc, #144]	; (800f224 <UART_SetConfig+0x928>)
 800f192:	fa22 f303 	lsr.w	r3, r2, r3
 800f196:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f198:	e00f      	b.n	800f1ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f19a:	4b22      	ldr	r3, [pc, #136]	; (800f224 <UART_SetConfig+0x928>)
 800f19c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f19e:	e00c      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f1a0:	4b21      	ldr	r3, [pc, #132]	; (800f228 <UART_SetConfig+0x92c>)
 800f1a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f1a4:	e009      	b.n	800f1ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f1a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f1aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f1ac:	e005      	b.n	800f1ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f1b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f1ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f000 80e7 	beq.w	800f390 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1c6:	4a19      	ldr	r2, [pc, #100]	; (800f22c <UART_SetConfig+0x930>)
 800f1c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f1cc:	461a      	mov	r2, r3
 800f1ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f1d4:	005a      	lsls	r2, r3, #1
 800f1d6:	697b      	ldr	r3, [r7, #20]
 800f1d8:	685b      	ldr	r3, [r3, #4]
 800f1da:	085b      	lsrs	r3, r3, #1
 800f1dc:	441a      	add	r2, r3
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	685b      	ldr	r3, [r3, #4]
 800f1e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1e6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1ea:	2b0f      	cmp	r3, #15
 800f1ec:	d916      	bls.n	800f21c <UART_SetConfig+0x920>
 800f1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f1f4:	d212      	bcs.n	800f21c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f8:	b29b      	uxth	r3, r3
 800f1fa:	f023 030f 	bic.w	r3, r3, #15
 800f1fe:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f202:	085b      	lsrs	r3, r3, #1
 800f204:	b29b      	uxth	r3, r3
 800f206:	f003 0307 	and.w	r3, r3, #7
 800f20a:	b29a      	uxth	r2, r3
 800f20c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f20e:	4313      	orrs	r3, r2
 800f210:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f218:	60da      	str	r2, [r3, #12]
 800f21a:	e0b9      	b.n	800f390 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f21c:	2301      	movs	r3, #1
 800f21e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f222:	e0b5      	b.n	800f390 <UART_SetConfig+0xa94>
 800f224:	03d09000 	.word	0x03d09000
 800f228:	003d0900 	.word	0x003d0900
 800f22c:	080140bc 	.word	0x080140bc
 800f230:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f234:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f238:	2b20      	cmp	r3, #32
 800f23a:	dc49      	bgt.n	800f2d0 <UART_SetConfig+0x9d4>
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	db7c      	blt.n	800f33a <UART_SetConfig+0xa3e>
 800f240:	2b20      	cmp	r3, #32
 800f242:	d87a      	bhi.n	800f33a <UART_SetConfig+0xa3e>
 800f244:	a201      	add	r2, pc, #4	; (adr r2, 800f24c <UART_SetConfig+0x950>)
 800f246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f24a:	bf00      	nop
 800f24c:	0800f2d7 	.word	0x0800f2d7
 800f250:	0800f2df 	.word	0x0800f2df
 800f254:	0800f33b 	.word	0x0800f33b
 800f258:	0800f33b 	.word	0x0800f33b
 800f25c:	0800f2e7 	.word	0x0800f2e7
 800f260:	0800f33b 	.word	0x0800f33b
 800f264:	0800f33b 	.word	0x0800f33b
 800f268:	0800f33b 	.word	0x0800f33b
 800f26c:	0800f2f7 	.word	0x0800f2f7
 800f270:	0800f33b 	.word	0x0800f33b
 800f274:	0800f33b 	.word	0x0800f33b
 800f278:	0800f33b 	.word	0x0800f33b
 800f27c:	0800f33b 	.word	0x0800f33b
 800f280:	0800f33b 	.word	0x0800f33b
 800f284:	0800f33b 	.word	0x0800f33b
 800f288:	0800f33b 	.word	0x0800f33b
 800f28c:	0800f307 	.word	0x0800f307
 800f290:	0800f33b 	.word	0x0800f33b
 800f294:	0800f33b 	.word	0x0800f33b
 800f298:	0800f33b 	.word	0x0800f33b
 800f29c:	0800f33b 	.word	0x0800f33b
 800f2a0:	0800f33b 	.word	0x0800f33b
 800f2a4:	0800f33b 	.word	0x0800f33b
 800f2a8:	0800f33b 	.word	0x0800f33b
 800f2ac:	0800f33b 	.word	0x0800f33b
 800f2b0:	0800f33b 	.word	0x0800f33b
 800f2b4:	0800f33b 	.word	0x0800f33b
 800f2b8:	0800f33b 	.word	0x0800f33b
 800f2bc:	0800f33b 	.word	0x0800f33b
 800f2c0:	0800f33b 	.word	0x0800f33b
 800f2c4:	0800f33b 	.word	0x0800f33b
 800f2c8:	0800f33b 	.word	0x0800f33b
 800f2cc:	0800f32d 	.word	0x0800f32d
 800f2d0:	2b40      	cmp	r3, #64	; 0x40
 800f2d2:	d02e      	beq.n	800f332 <UART_SetConfig+0xa36>
 800f2d4:	e031      	b.n	800f33a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f2d6:	f7fb fd21 	bl	800ad1c <HAL_RCC_GetPCLK1Freq>
 800f2da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f2dc:	e033      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f2de:	f7fb fd33 	bl	800ad48 <HAL_RCC_GetPCLK2Freq>
 800f2e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f2e4:	e02f      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f2e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	f7fc fc9e 	bl	800bc2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f2f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2f4:	e027      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f2f6:	f107 0318 	add.w	r3, r7, #24
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7fc fdea 	bl	800bed4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f300:	69fb      	ldr	r3, [r7, #28]
 800f302:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f304:	e01f      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f306:	4b2d      	ldr	r3, [pc, #180]	; (800f3bc <UART_SetConfig+0xac0>)
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	f003 0320 	and.w	r3, r3, #32
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d009      	beq.n	800f326 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f312:	4b2a      	ldr	r3, [pc, #168]	; (800f3bc <UART_SetConfig+0xac0>)
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	08db      	lsrs	r3, r3, #3
 800f318:	f003 0303 	and.w	r3, r3, #3
 800f31c:	4a28      	ldr	r2, [pc, #160]	; (800f3c0 <UART_SetConfig+0xac4>)
 800f31e:	fa22 f303 	lsr.w	r3, r2, r3
 800f322:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f324:	e00f      	b.n	800f346 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f326:	4b26      	ldr	r3, [pc, #152]	; (800f3c0 <UART_SetConfig+0xac4>)
 800f328:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f32a:	e00c      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f32c:	4b25      	ldr	r3, [pc, #148]	; (800f3c4 <UART_SetConfig+0xac8>)
 800f32e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f330:	e009      	b.n	800f346 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f336:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f338:	e005      	b.n	800f346 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f33a:	2300      	movs	r3, #0
 800f33c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f33e:	2301      	movs	r3, #1
 800f340:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f344:	bf00      	nop
    }

    if (pclk != 0U)
 800f346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d021      	beq.n	800f390 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f34c:	697b      	ldr	r3, [r7, #20]
 800f34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f350:	4a1d      	ldr	r2, [pc, #116]	; (800f3c8 <UART_SetConfig+0xacc>)
 800f352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f356:	461a      	mov	r2, r3
 800f358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f35a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f35e:	697b      	ldr	r3, [r7, #20]
 800f360:	685b      	ldr	r3, [r3, #4]
 800f362:	085b      	lsrs	r3, r3, #1
 800f364:	441a      	add	r2, r3
 800f366:	697b      	ldr	r3, [r7, #20]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f36e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f372:	2b0f      	cmp	r3, #15
 800f374:	d909      	bls.n	800f38a <UART_SetConfig+0xa8e>
 800f376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f37c:	d205      	bcs.n	800f38a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f37e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f380:	b29a      	uxth	r2, r3
 800f382:	697b      	ldr	r3, [r7, #20]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	60da      	str	r2, [r3, #12]
 800f388:	e002      	b.n	800f390 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f38a:	2301      	movs	r3, #1
 800f38c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f390:	697b      	ldr	r3, [r7, #20]
 800f392:	2201      	movs	r2, #1
 800f394:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f398:	697b      	ldr	r3, [r7, #20]
 800f39a:	2201      	movs	r2, #1
 800f39c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f3a0:	697b      	ldr	r3, [r7, #20]
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f3ac:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3748      	adds	r7, #72	; 0x48
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f3ba:	bf00      	nop
 800f3bc:	58024400 	.word	0x58024400
 800f3c0:	03d09000 	.word	0x03d09000
 800f3c4:	003d0900 	.word	0x003d0900
 800f3c8:	080140bc 	.word	0x080140bc

0800f3cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f3cc:	b480      	push	{r7}
 800f3ce:	b083      	sub	sp, #12
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3d8:	f003 0301 	and.w	r3, r3, #1
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d00a      	beq.n	800f3f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	685b      	ldr	r3, [r3, #4]
 800f3e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	430a      	orrs	r2, r1
 800f3f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3fa:	f003 0302 	and.w	r3, r3, #2
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d00a      	beq.n	800f418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	685b      	ldr	r3, [r3, #4]
 800f408:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	430a      	orrs	r2, r1
 800f416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f41c:	f003 0304 	and.w	r3, r3, #4
 800f420:	2b00      	cmp	r3, #0
 800f422:	d00a      	beq.n	800f43a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	685b      	ldr	r3, [r3, #4]
 800f42a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	430a      	orrs	r2, r1
 800f438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f43e:	f003 0308 	and.w	r3, r3, #8
 800f442:	2b00      	cmp	r3, #0
 800f444:	d00a      	beq.n	800f45c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	430a      	orrs	r2, r1
 800f45a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f460:	f003 0310 	and.w	r3, r3, #16
 800f464:	2b00      	cmp	r3, #0
 800f466:	d00a      	beq.n	800f47e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	689b      	ldr	r3, [r3, #8]
 800f46e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	430a      	orrs	r2, r1
 800f47c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f482:	f003 0320 	and.w	r3, r3, #32
 800f486:	2b00      	cmp	r3, #0
 800f488:	d00a      	beq.n	800f4a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	689b      	ldr	r3, [r3, #8]
 800f490:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	430a      	orrs	r2, r1
 800f49e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d01a      	beq.n	800f4e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	685b      	ldr	r3, [r3, #4]
 800f4b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	430a      	orrs	r2, r1
 800f4c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f4ca:	d10a      	bne.n	800f4e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	685b      	ldr	r3, [r3, #4]
 800f4d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	430a      	orrs	r2, r1
 800f4e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d00a      	beq.n	800f504 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	685b      	ldr	r3, [r3, #4]
 800f4f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	430a      	orrs	r2, r1
 800f502:	605a      	str	r2, [r3, #4]
  }
}
 800f504:	bf00      	nop
 800f506:	370c      	adds	r7, #12
 800f508:	46bd      	mov	sp, r7
 800f50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50e:	4770      	bx	lr

0800f510 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b086      	sub	sp, #24
 800f514:	af02      	add	r7, sp, #8
 800f516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	2200      	movs	r2, #0
 800f51c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f520:	f7f7 f8be 	bl	80066a0 <HAL_GetTick>
 800f524:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f003 0308 	and.w	r3, r3, #8
 800f530:	2b08      	cmp	r3, #8
 800f532:	d10e      	bne.n	800f552 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f534:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f538:	9300      	str	r3, [sp, #0]
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	2200      	movs	r2, #0
 800f53e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f542:	6878      	ldr	r0, [r7, #4]
 800f544:	f000 f82f 	bl	800f5a6 <UART_WaitOnFlagUntilTimeout>
 800f548:	4603      	mov	r3, r0
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d001      	beq.n	800f552 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f54e:	2303      	movs	r3, #3
 800f550:	e025      	b.n	800f59e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	f003 0304 	and.w	r3, r3, #4
 800f55c:	2b04      	cmp	r3, #4
 800f55e:	d10e      	bne.n	800f57e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f560:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f564:	9300      	str	r3, [sp, #0]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	2200      	movs	r2, #0
 800f56a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 f819 	bl	800f5a6 <UART_WaitOnFlagUntilTimeout>
 800f574:	4603      	mov	r3, r0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d001      	beq.n	800f57e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f57a:	2303      	movs	r3, #3
 800f57c:	e00f      	b.n	800f59e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2220      	movs	r2, #32
 800f582:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	2220      	movs	r2, #32
 800f58a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f59c:	2300      	movs	r3, #0
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3710      	adds	r7, #16
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}

0800f5a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f5a6:	b580      	push	{r7, lr}
 800f5a8:	b09c      	sub	sp, #112	; 0x70
 800f5aa:	af00      	add	r7, sp, #0
 800f5ac:	60f8      	str	r0, [r7, #12]
 800f5ae:	60b9      	str	r1, [r7, #8]
 800f5b0:	603b      	str	r3, [r7, #0]
 800f5b2:	4613      	mov	r3, r2
 800f5b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5b6:	e0a9      	b.n	800f70c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f5b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f5ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5be:	f000 80a5 	beq.w	800f70c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f5c2:	f7f7 f86d 	bl	80066a0 <HAL_GetTick>
 800f5c6:	4602      	mov	r2, r0
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	1ad3      	subs	r3, r2, r3
 800f5cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f5ce:	429a      	cmp	r2, r3
 800f5d0:	d302      	bcc.n	800f5d8 <UART_WaitOnFlagUntilTimeout+0x32>
 800f5d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d140      	bne.n	800f65a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5e0:	e853 3f00 	ldrex	r3, [r3]
 800f5e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f5e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f5ec:	667b      	str	r3, [r7, #100]	; 0x64
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	461a      	mov	r2, r3
 800f5f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f5f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f5f8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f5fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f5fe:	e841 2300 	strex	r3, r2, [r1]
 800f602:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1e6      	bne.n	800f5d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	3308      	adds	r3, #8
 800f610:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f614:	e853 3f00 	ldrex	r3, [r3]
 800f618:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f61c:	f023 0301 	bic.w	r3, r3, #1
 800f620:	663b      	str	r3, [r7, #96]	; 0x60
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	3308      	adds	r3, #8
 800f628:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f62a:	64ba      	str	r2, [r7, #72]	; 0x48
 800f62c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f62e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f630:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f632:	e841 2300 	strex	r3, r2, [r1]
 800f636:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f638:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d1e5      	bne.n	800f60a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2220      	movs	r2, #32
 800f642:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	2220      	movs	r2, #32
 800f64a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	2200      	movs	r2, #0
 800f652:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f656:	2303      	movs	r3, #3
 800f658:	e069      	b.n	800f72e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	f003 0304 	and.w	r3, r3, #4
 800f664:	2b00      	cmp	r3, #0
 800f666:	d051      	beq.n	800f70c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	69db      	ldr	r3, [r3, #28]
 800f66e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f676:	d149      	bne.n	800f70c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f680:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f68a:	e853 3f00 	ldrex	r3, [r3]
 800f68e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f692:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f696:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	461a      	mov	r2, r3
 800f69e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f6a0:	637b      	str	r3, [r7, #52]	; 0x34
 800f6a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f6a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f6a8:	e841 2300 	strex	r3, r2, [r1]
 800f6ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d1e6      	bne.n	800f682 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	3308      	adds	r3, #8
 800f6ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6bc:	697b      	ldr	r3, [r7, #20]
 800f6be:	e853 3f00 	ldrex	r3, [r3]
 800f6c2:	613b      	str	r3, [r7, #16]
   return(result);
 800f6c4:	693b      	ldr	r3, [r7, #16]
 800f6c6:	f023 0301 	bic.w	r3, r3, #1
 800f6ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	3308      	adds	r3, #8
 800f6d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f6d4:	623a      	str	r2, [r7, #32]
 800f6d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d8:	69f9      	ldr	r1, [r7, #28]
 800f6da:	6a3a      	ldr	r2, [r7, #32]
 800f6dc:	e841 2300 	strex	r3, r2, [r1]
 800f6e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f6e2:	69bb      	ldr	r3, [r7, #24]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d1e5      	bne.n	800f6b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	2220      	movs	r2, #32
 800f6ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	2220      	movs	r2, #32
 800f6f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	2220      	movs	r2, #32
 800f6fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	2200      	movs	r2, #0
 800f704:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f708:	2303      	movs	r3, #3
 800f70a:	e010      	b.n	800f72e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	69da      	ldr	r2, [r3, #28]
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	4013      	ands	r3, r2
 800f716:	68ba      	ldr	r2, [r7, #8]
 800f718:	429a      	cmp	r2, r3
 800f71a:	bf0c      	ite	eq
 800f71c:	2301      	moveq	r3, #1
 800f71e:	2300      	movne	r3, #0
 800f720:	b2db      	uxtb	r3, r3
 800f722:	461a      	mov	r2, r3
 800f724:	79fb      	ldrb	r3, [r7, #7]
 800f726:	429a      	cmp	r2, r3
 800f728:	f43f af46 	beq.w	800f5b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f72c:	2300      	movs	r3, #0
}
 800f72e:	4618      	mov	r0, r3
 800f730:	3770      	adds	r7, #112	; 0x70
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
	...

0800f738 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b096      	sub	sp, #88	; 0x58
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	60f8      	str	r0, [r7, #12]
 800f740:	60b9      	str	r1, [r7, #8]
 800f742:	4613      	mov	r3, r2
 800f744:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	68ba      	ldr	r2, [r7, #8]
 800f74a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	88fa      	ldrh	r2, [r7, #6]
 800f750:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	2200      	movs	r2, #0
 800f758:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	2222      	movs	r2, #34	; 0x22
 800f760:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d02c      	beq.n	800f7c6 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f770:	4a42      	ldr	r2, [pc, #264]	; (800f87c <UART_Start_Receive_DMA+0x144>)
 800f772:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f778:	4a41      	ldr	r2, [pc, #260]	; (800f880 <UART_Start_Receive_DMA+0x148>)
 800f77a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f780:	4a40      	ldr	r2, [pc, #256]	; (800f884 <UART_Start_Receive_DMA+0x14c>)
 800f782:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f788:	2200      	movs	r2, #0
 800f78a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	3324      	adds	r3, #36	; 0x24
 800f796:	4619      	mov	r1, r3
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f79c:	461a      	mov	r2, r3
 800f79e:	88fb      	ldrh	r3, [r7, #6]
 800f7a0:	f7f7 fe30 	bl	8007404 <HAL_DMA_Start_IT>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d00d      	beq.n	800f7c6 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2210      	movs	r2, #16
 800f7ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	2220      	movs	r2, #32
 800f7be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800f7c2:	2301      	movs	r3, #1
 800f7c4:	e055      	b.n	800f872 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	691b      	ldr	r3, [r3, #16]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d018      	beq.n	800f808 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7de:	e853 3f00 	ldrex	r3, [r3]
 800f7e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f7e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f7ea:	657b      	str	r3, [r7, #84]	; 0x54
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	461a      	mov	r2, r3
 800f7f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f7f4:	64bb      	str	r3, [r7, #72]	; 0x48
 800f7f6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7f8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f7fc:	e841 2300 	strex	r3, r2, [r1]
 800f800:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f804:	2b00      	cmp	r3, #0
 800f806:	d1e6      	bne.n	800f7d6 <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	3308      	adds	r3, #8
 800f80e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f812:	e853 3f00 	ldrex	r3, [r3]
 800f816:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f81a:	f043 0301 	orr.w	r3, r3, #1
 800f81e:	653b      	str	r3, [r7, #80]	; 0x50
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	3308      	adds	r3, #8
 800f826:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f828:	637a      	str	r2, [r7, #52]	; 0x34
 800f82a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f82c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f82e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f830:	e841 2300 	strex	r3, r2, [r1]
 800f834:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d1e5      	bne.n	800f808 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	3308      	adds	r3, #8
 800f842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f844:	697b      	ldr	r3, [r7, #20]
 800f846:	e853 3f00 	ldrex	r3, [r3]
 800f84a:	613b      	str	r3, [r7, #16]
   return(result);
 800f84c:	693b      	ldr	r3, [r7, #16]
 800f84e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f852:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	3308      	adds	r3, #8
 800f85a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f85c:	623a      	str	r2, [r7, #32]
 800f85e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f860:	69f9      	ldr	r1, [r7, #28]
 800f862:	6a3a      	ldr	r2, [r7, #32]
 800f864:	e841 2300 	strex	r3, r2, [r1]
 800f868:	61bb      	str	r3, [r7, #24]
   return(result);
 800f86a:	69bb      	ldr	r3, [r7, #24]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d1e5      	bne.n	800f83c <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800f870:	2300      	movs	r3, #0
}
 800f872:	4618      	mov	r0, r3
 800f874:	3758      	adds	r7, #88	; 0x58
 800f876:	46bd      	mov	sp, r7
 800f878:	bd80      	pop	{r7, pc}
 800f87a:	bf00      	nop
 800f87c:	0800fa8b 	.word	0x0800fa8b
 800f880:	0800fbad 	.word	0x0800fbad
 800f884:	0800fbe5 	.word	0x0800fbe5

0800f888 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f888:	b480      	push	{r7}
 800f88a:	b08f      	sub	sp, #60	; 0x3c
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f896:	6a3b      	ldr	r3, [r7, #32]
 800f898:	e853 3f00 	ldrex	r3, [r3]
 800f89c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f89e:	69fb      	ldr	r3, [r7, #28]
 800f8a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800f8a4:	637b      	str	r3, [r7, #52]	; 0x34
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	461a      	mov	r2, r3
 800f8ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f8b0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f8b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f8b6:	e841 2300 	strex	r3, r2, [r1]
 800f8ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d1e6      	bne.n	800f890 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	3308      	adds	r3, #8
 800f8c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	e853 3f00 	ldrex	r3, [r3]
 800f8d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f8d8:	633b      	str	r3, [r7, #48]	; 0x30
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	3308      	adds	r3, #8
 800f8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f8e2:	61ba      	str	r2, [r7, #24]
 800f8e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8e6:	6979      	ldr	r1, [r7, #20]
 800f8e8:	69ba      	ldr	r2, [r7, #24]
 800f8ea:	e841 2300 	strex	r3, r2, [r1]
 800f8ee:	613b      	str	r3, [r7, #16]
   return(result);
 800f8f0:	693b      	ldr	r3, [r7, #16]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d1e5      	bne.n	800f8c2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	2220      	movs	r2, #32
 800f8fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800f8fe:	bf00      	nop
 800f900:	373c      	adds	r7, #60	; 0x3c
 800f902:	46bd      	mov	sp, r7
 800f904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f908:	4770      	bx	lr
	...

0800f90c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f90c:	b480      	push	{r7}
 800f90e:	b095      	sub	sp, #84	; 0x54
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f91a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f91c:	e853 3f00 	ldrex	r3, [r3]
 800f920:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f924:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f928:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	461a      	mov	r2, r3
 800f930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f932:	643b      	str	r3, [r7, #64]	; 0x40
 800f934:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f936:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f938:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f93a:	e841 2300 	strex	r3, r2, [r1]
 800f93e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f942:	2b00      	cmp	r3, #0
 800f944:	d1e6      	bne.n	800f914 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	3308      	adds	r3, #8
 800f94c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f94e:	6a3b      	ldr	r3, [r7, #32]
 800f950:	e853 3f00 	ldrex	r3, [r3]
 800f954:	61fb      	str	r3, [r7, #28]
   return(result);
 800f956:	69fa      	ldr	r2, [r7, #28]
 800f958:	4b1e      	ldr	r3, [pc, #120]	; (800f9d4 <UART_EndRxTransfer+0xc8>)
 800f95a:	4013      	ands	r3, r2
 800f95c:	64bb      	str	r3, [r7, #72]	; 0x48
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	3308      	adds	r3, #8
 800f964:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f966:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f968:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f96a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f96c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f96e:	e841 2300 	strex	r3, r2, [r1]
 800f972:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f976:	2b00      	cmp	r3, #0
 800f978:	d1e5      	bne.n	800f946 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f97e:	2b01      	cmp	r3, #1
 800f980:	d118      	bne.n	800f9b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	e853 3f00 	ldrex	r3, [r3]
 800f98e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f990:	68bb      	ldr	r3, [r7, #8]
 800f992:	f023 0310 	bic.w	r3, r3, #16
 800f996:	647b      	str	r3, [r7, #68]	; 0x44
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	461a      	mov	r2, r3
 800f99e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9a0:	61bb      	str	r3, [r7, #24]
 800f9a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a4:	6979      	ldr	r1, [r7, #20]
 800f9a6:	69ba      	ldr	r2, [r7, #24]
 800f9a8:	e841 2300 	strex	r3, r2, [r1]
 800f9ac:	613b      	str	r3, [r7, #16]
   return(result);
 800f9ae:	693b      	ldr	r3, [r7, #16]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d1e6      	bne.n	800f982 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2220      	movs	r2, #32
 800f9b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2200      	movs	r2, #0
 800f9c0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f9c8:	bf00      	nop
 800f9ca:	3754      	adds	r7, #84	; 0x54
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d2:	4770      	bx	lr
 800f9d4:	effffffe 	.word	0xeffffffe

0800f9d8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b090      	sub	sp, #64	; 0x40
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9e4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	69db      	ldr	r3, [r3, #28]
 800f9ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f9ee:	d037      	beq.n	800fa60 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800f9f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f9f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	3308      	adds	r3, #8
 800f9fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa02:	e853 3f00 	ldrex	r3, [r3]
 800fa06:	623b      	str	r3, [r7, #32]
   return(result);
 800fa08:	6a3b      	ldr	r3, [r7, #32]
 800fa0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa0e:	63bb      	str	r3, [r7, #56]	; 0x38
 800fa10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	3308      	adds	r3, #8
 800fa16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa18:	633a      	str	r2, [r7, #48]	; 0x30
 800fa1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fa1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fa20:	e841 2300 	strex	r3, r2, [r1]
 800fa24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fa26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d1e5      	bne.n	800f9f8 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fa2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa32:	693b      	ldr	r3, [r7, #16]
 800fa34:	e853 3f00 	ldrex	r3, [r3]
 800fa38:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa40:	637b      	str	r3, [r7, #52]	; 0x34
 800fa42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	461a      	mov	r2, r3
 800fa48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa4a:	61fb      	str	r3, [r7, #28]
 800fa4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa4e:	69b9      	ldr	r1, [r7, #24]
 800fa50:	69fa      	ldr	r2, [r7, #28]
 800fa52:	e841 2300 	strex	r3, r2, [r1]
 800fa56:	617b      	str	r3, [r7, #20]
   return(result);
 800fa58:	697b      	ldr	r3, [r7, #20]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d1e6      	bne.n	800fa2c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fa5e:	e002      	b.n	800fa66 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800fa60:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800fa62:	f7fe ff19 	bl	800e898 <HAL_UART_TxCpltCallback>
}
 800fa66:	bf00      	nop
 800fa68:	3740      	adds	r7, #64	; 0x40
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}

0800fa6e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fa6e:	b580      	push	{r7, lr}
 800fa70:	b084      	sub	sp, #16
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa7a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fa7c:	68f8      	ldr	r0, [r7, #12]
 800fa7e:	f7fe ff15 	bl	800e8ac <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fa82:	bf00      	nop
 800fa84:	3710      	adds	r7, #16
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}

0800fa8a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fa8a:	b580      	push	{r7, lr}
 800fa8c:	b09c      	sub	sp, #112	; 0x70
 800fa8e:	af00      	add	r7, sp, #0
 800fa90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa96:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	69db      	ldr	r3, [r3, #28]
 800fa9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800faa0:	d071      	beq.n	800fb86 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800faa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800faa4:	2200      	movs	r2, #0
 800faa6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800faaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fab2:	e853 3f00 	ldrex	r3, [r3]
 800fab6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800fab8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800faba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fabe:	66bb      	str	r3, [r7, #104]	; 0x68
 800fac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	461a      	mov	r2, r3
 800fac6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fac8:	65bb      	str	r3, [r7, #88]	; 0x58
 800faca:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800facc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800face:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fad0:	e841 2300 	strex	r3, r2, [r1]
 800fad4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fad6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d1e6      	bne.n	800faaa <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fadc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	3308      	adds	r3, #8
 800fae2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fae6:	e853 3f00 	ldrex	r3, [r3]
 800faea:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800faec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faee:	f023 0301 	bic.w	r3, r3, #1
 800faf2:	667b      	str	r3, [r7, #100]	; 0x64
 800faf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	3308      	adds	r3, #8
 800fafa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fafc:	647a      	str	r2, [r7, #68]	; 0x44
 800fafe:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb00:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fb02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb04:	e841 2300 	strex	r3, r2, [r1]
 800fb08:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fb0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d1e5      	bne.n	800fadc <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	3308      	adds	r3, #8
 800fb16:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb1a:	e853 3f00 	ldrex	r3, [r3]
 800fb1e:	623b      	str	r3, [r7, #32]
   return(result);
 800fb20:	6a3b      	ldr	r3, [r7, #32]
 800fb22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb26:	663b      	str	r3, [r7, #96]	; 0x60
 800fb28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	3308      	adds	r3, #8
 800fb2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fb30:	633a      	str	r2, [r7, #48]	; 0x30
 800fb32:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fb36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fb38:	e841 2300 	strex	r3, r2, [r1]
 800fb3c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fb3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d1e5      	bne.n	800fb10 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fb44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb46:	2220      	movs	r2, #32
 800fb48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb50:	2b01      	cmp	r3, #1
 800fb52:	d118      	bne.n	800fb86 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb5a:	693b      	ldr	r3, [r7, #16]
 800fb5c:	e853 3f00 	ldrex	r3, [r3]
 800fb60:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	f023 0310 	bic.w	r3, r3, #16
 800fb68:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fb6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	461a      	mov	r2, r3
 800fb70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb72:	61fb      	str	r3, [r7, #28]
 800fb74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb76:	69b9      	ldr	r1, [r7, #24]
 800fb78:	69fa      	ldr	r2, [r7, #28]
 800fb7a:	e841 2300 	strex	r3, r2, [r1]
 800fb7e:	617b      	str	r3, [r7, #20]
   return(result);
 800fb80:	697b      	ldr	r3, [r7, #20]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d1e6      	bne.n	800fb54 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d107      	bne.n	800fb9e <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fb94:	4619      	mov	r1, r3
 800fb96:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fb98:	f7f3 fa56 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fb9c:	e002      	b.n	800fba4 <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 800fb9e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fba0:	f7fe fe8e 	bl	800e8c0 <HAL_UART_RxCpltCallback>
}
 800fba4:	bf00      	nop
 800fba6:	3770      	adds	r7, #112	; 0x70
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	bd80      	pop	{r7, pc}

0800fbac <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b084      	sub	sp, #16
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbb8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fbbe:	2b01      	cmp	r3, #1
 800fbc0:	d109      	bne.n	800fbd6 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fbc8:	085b      	lsrs	r3, r3, #1
 800fbca:	b29b      	uxth	r3, r3
 800fbcc:	4619      	mov	r1, r3
 800fbce:	68f8      	ldr	r0, [r7, #12]
 800fbd0:	f7f3 fa3a 	bl	8003048 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fbd4:	e002      	b.n	800fbdc <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800fbd6:	68f8      	ldr	r0, [r7, #12]
 800fbd8:	f7fe fe7c 	bl	800e8d4 <HAL_UART_RxHalfCpltCallback>
}
 800fbdc:	bf00      	nop
 800fbde:	3710      	adds	r7, #16
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b086      	sub	sp, #24
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbf0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fbf2:	697b      	ldr	r3, [r7, #20]
 800fbf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fbf8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc00:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fc02:	697b      	ldr	r3, [r7, #20]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	689b      	ldr	r3, [r3, #8]
 800fc08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc0c:	2b80      	cmp	r3, #128	; 0x80
 800fc0e:	d109      	bne.n	800fc24 <UART_DMAError+0x40>
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	2b21      	cmp	r3, #33	; 0x21
 800fc14:	d106      	bne.n	800fc24 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	2200      	movs	r2, #0
 800fc1a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800fc1e:	6978      	ldr	r0, [r7, #20]
 800fc20:	f7ff fe32 	bl	800f888 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	689b      	ldr	r3, [r3, #8]
 800fc2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc2e:	2b40      	cmp	r3, #64	; 0x40
 800fc30:	d109      	bne.n	800fc46 <UART_DMAError+0x62>
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	2b22      	cmp	r3, #34	; 0x22
 800fc36:	d106      	bne.n	800fc46 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800fc40:	6978      	ldr	r0, [r7, #20]
 800fc42:	f7ff fe63 	bl	800f90c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc4c:	f043 0210 	orr.w	r2, r3, #16
 800fc50:	697b      	ldr	r3, [r7, #20]
 800fc52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc56:	6978      	ldr	r0, [r7, #20]
 800fc58:	f7fe fe46 	bl	800e8e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc5c:	bf00      	nop
 800fc5e:	3718      	adds	r7, #24
 800fc60:	46bd      	mov	sp, r7
 800fc62:	bd80      	pop	{r7, pc}

0800fc64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b084      	sub	sp, #16
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	2200      	movs	r2, #0
 800fc76:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc82:	68f8      	ldr	r0, [r7, #12]
 800fc84:	f7fe fe30 	bl	800e8e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc88:	bf00      	nop
 800fc8a:	3710      	adds	r7, #16
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}

0800fc90 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b088      	sub	sp, #32
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	e853 3f00 	ldrex	r3, [r3]
 800fca4:	60bb      	str	r3, [r7, #8]
   return(result);
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fcac:	61fb      	str	r3, [r7, #28]
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	461a      	mov	r2, r3
 800fcb4:	69fb      	ldr	r3, [r7, #28]
 800fcb6:	61bb      	str	r3, [r7, #24]
 800fcb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcba:	6979      	ldr	r1, [r7, #20]
 800fcbc:	69ba      	ldr	r2, [r7, #24]
 800fcbe:	e841 2300 	strex	r3, r2, [r1]
 800fcc2:	613b      	str	r3, [r7, #16]
   return(result);
 800fcc4:	693b      	ldr	r3, [r7, #16]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d1e6      	bne.n	800fc98 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2220      	movs	r2, #32
 800fcce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fcd8:	6878      	ldr	r0, [r7, #4]
 800fcda:	f7fe fddd 	bl	800e898 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fcde:	bf00      	nop
 800fce0:	3720      	adds	r7, #32
 800fce2:	46bd      	mov	sp, r7
 800fce4:	bd80      	pop	{r7, pc}

0800fce6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fce6:	b480      	push	{r7}
 800fce8:	b083      	sub	sp, #12
 800fcea:	af00      	add	r7, sp, #0
 800fcec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fcee:	bf00      	nop
 800fcf0:	370c      	adds	r7, #12
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf8:	4770      	bx	lr

0800fcfa <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fcfa:	b480      	push	{r7}
 800fcfc:	b083      	sub	sp, #12
 800fcfe:	af00      	add	r7, sp, #0
 800fd00:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fd02:	bf00      	nop
 800fd04:	370c      	adds	r7, #12
 800fd06:	46bd      	mov	sp, r7
 800fd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0c:	4770      	bx	lr

0800fd0e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fd0e:	b480      	push	{r7}
 800fd10:	b083      	sub	sp, #12
 800fd12:	af00      	add	r7, sp, #0
 800fd14:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fd16:	bf00      	nop
 800fd18:	370c      	adds	r7, #12
 800fd1a:	46bd      	mov	sp, r7
 800fd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd20:	4770      	bx	lr

0800fd22 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800fd22:	b580      	push	{r7, lr}
 800fd24:	b084      	sub	sp, #16
 800fd26:	af00      	add	r7, sp, #0
 800fd28:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d101      	bne.n	800fd38 <HAL_UARTEx_EnableFifoMode+0x16>
 800fd34:	2302      	movs	r3, #2
 800fd36:	e02b      	b.n	800fd90 <HAL_UARTEx_EnableFifoMode+0x6e>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	2201      	movs	r2, #1
 800fd3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	2224      	movs	r2, #36	; 0x24
 800fd44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	681a      	ldr	r2, [r3, #0]
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	f022 0201 	bic.w	r2, r2, #1
 800fd5e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fd66:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800fd6e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	68fa      	ldr	r2, [r7, #12]
 800fd76:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	f000 f91f 	bl	800ffbc <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2220      	movs	r2, #32
 800fd82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	2200      	movs	r2, #0
 800fd8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fd8e:	2300      	movs	r3, #0
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3710      	adds	r7, #16
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd80      	pop	{r7, pc}

0800fd98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fd98:	b480      	push	{r7}
 800fd9a:	b085      	sub	sp, #20
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fda6:	2b01      	cmp	r3, #1
 800fda8:	d101      	bne.n	800fdae <HAL_UARTEx_DisableFifoMode+0x16>
 800fdaa:	2302      	movs	r3, #2
 800fdac:	e027      	b.n	800fdfe <HAL_UARTEx_DisableFifoMode+0x66>
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2201      	movs	r2, #1
 800fdb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2224      	movs	r2, #36	; 0x24
 800fdba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	681a      	ldr	r2, [r3, #0]
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	f022 0201 	bic.w	r2, r2, #1
 800fdd4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800fddc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	2200      	movs	r2, #0
 800fde2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	68fa      	ldr	r2, [r7, #12]
 800fdea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2220      	movs	r2, #32
 800fdf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fdfc:	2300      	movs	r3, #0
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3714      	adds	r7, #20
 800fe02:	46bd      	mov	sp, r7
 800fe04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe08:	4770      	bx	lr

0800fe0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe0a:	b580      	push	{r7, lr}
 800fe0c:	b084      	sub	sp, #16
 800fe0e:	af00      	add	r7, sp, #0
 800fe10:	6078      	str	r0, [r7, #4]
 800fe12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe1a:	2b01      	cmp	r3, #1
 800fe1c:	d101      	bne.n	800fe22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fe1e:	2302      	movs	r3, #2
 800fe20:	e02d      	b.n	800fe7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2201      	movs	r2, #1
 800fe26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	2224      	movs	r2, #36	; 0x24
 800fe2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	681a      	ldr	r2, [r3, #0]
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f022 0201 	bic.w	r2, r2, #1
 800fe48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	689b      	ldr	r3, [r3, #8]
 800fe50:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	683a      	ldr	r2, [r7, #0]
 800fe5a:	430a      	orrs	r2, r1
 800fe5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe5e:	6878      	ldr	r0, [r7, #4]
 800fe60:	f000 f8ac 	bl	800ffbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	68fa      	ldr	r2, [r7, #12]
 800fe6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	2220      	movs	r2, #32
 800fe70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	2200      	movs	r2, #0
 800fe78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fe7c:	2300      	movs	r3, #0
}
 800fe7e:	4618      	mov	r0, r3
 800fe80:	3710      	adds	r7, #16
 800fe82:	46bd      	mov	sp, r7
 800fe84:	bd80      	pop	{r7, pc}

0800fe86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe86:	b580      	push	{r7, lr}
 800fe88:	b084      	sub	sp, #16
 800fe8a:	af00      	add	r7, sp, #0
 800fe8c:	6078      	str	r0, [r7, #4]
 800fe8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe96:	2b01      	cmp	r3, #1
 800fe98:	d101      	bne.n	800fe9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fe9a:	2302      	movs	r3, #2
 800fe9c:	e02d      	b.n	800fefa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2201      	movs	r2, #1
 800fea2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2224      	movs	r2, #36	; 0x24
 800feaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	681a      	ldr	r2, [r3, #0]
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	f022 0201 	bic.w	r2, r2, #1
 800fec4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	689b      	ldr	r3, [r3, #8]
 800fecc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	683a      	ldr	r2, [r7, #0]
 800fed6:	430a      	orrs	r2, r1
 800fed8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	f000 f86e 	bl	800ffbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	68fa      	ldr	r2, [r7, #12]
 800fee6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2220      	movs	r2, #32
 800feec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2200      	movs	r2, #0
 800fef4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fef8:	2300      	movs	r3, #0
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3710      	adds	r7, #16
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}

0800ff02 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff02:	b580      	push	{r7, lr}
 800ff04:	b08c      	sub	sp, #48	; 0x30
 800ff06:	af00      	add	r7, sp, #0
 800ff08:	60f8      	str	r0, [r7, #12]
 800ff0a:	60b9      	str	r1, [r7, #8]
 800ff0c:	4613      	mov	r3, r2
 800ff0e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ff16:	2b20      	cmp	r3, #32
 800ff18:	d14a      	bne.n	800ffb0 <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff1a:	68bb      	ldr	r3, [r7, #8]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d002      	beq.n	800ff26 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800ff20:	88fb      	ldrh	r3, [r7, #6]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d101      	bne.n	800ff2a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800ff26:	2301      	movs	r3, #1
 800ff28:	e043      	b.n	800ffb2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
    }

    __HAL_LOCK(huart);
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ff30:	2b01      	cmp	r3, #1
 800ff32:	d101      	bne.n	800ff38 <HAL_UARTEx_ReceiveToIdle_DMA+0x36>
 800ff34:	2302      	movs	r3, #2
 800ff36:	e03c      	b.n	800ffb2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	2201      	movs	r2, #1
 800ff3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	2201      	movs	r2, #1
 800ff44:	66da      	str	r2, [r3, #108]	; 0x6c

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ff46:	88fb      	ldrh	r3, [r7, #6]
 800ff48:	461a      	mov	r2, r3
 800ff4a:	68b9      	ldr	r1, [r7, #8]
 800ff4c:	68f8      	ldr	r0, [r7, #12]
 800ff4e:	f7ff fbf3 	bl	800f738 <UART_Start_Receive_DMA>
 800ff52:	4603      	mov	r3, r0
 800ff54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ff58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d124      	bne.n	800ffaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff64:	2b01      	cmp	r3, #1
 800ff66:	d11d      	bne.n	800ffa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	2210      	movs	r2, #16
 800ff6e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff76:	69bb      	ldr	r3, [r7, #24]
 800ff78:	e853 3f00 	ldrex	r3, [r3]
 800ff7c:	617b      	str	r3, [r7, #20]
   return(result);
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	f043 0310 	orr.w	r3, r3, #16
 800ff84:	62bb      	str	r3, [r7, #40]	; 0x28
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	461a      	mov	r2, r3
 800ff8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff8e:	627b      	str	r3, [r7, #36]	; 0x24
 800ff90:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff92:	6a39      	ldr	r1, [r7, #32]
 800ff94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff96:	e841 2300 	strex	r3, r2, [r1]
 800ff9a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff9c:	69fb      	ldr	r3, [r7, #28]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d1e6      	bne.n	800ff70 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800ffa2:	e002      	b.n	800ffaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800ffaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ffae:	e000      	b.n	800ffb2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800ffb0:	2302      	movs	r3, #2
  }
}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	3730      	adds	r7, #48	; 0x30
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}
	...

0800ffbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b085      	sub	sp, #20
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d108      	bne.n	800ffde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	2201      	movs	r2, #1
 800ffd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2201      	movs	r2, #1
 800ffd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ffdc:	e031      	b.n	8010042 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ffde:	2310      	movs	r3, #16
 800ffe0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ffe2:	2310      	movs	r3, #16
 800ffe4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	689b      	ldr	r3, [r3, #8]
 800ffec:	0e5b      	lsrs	r3, r3, #25
 800ffee:	b2db      	uxtb	r3, r3
 800fff0:	f003 0307 	and.w	r3, r3, #7
 800fff4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	689b      	ldr	r3, [r3, #8]
 800fffc:	0f5b      	lsrs	r3, r3, #29
 800fffe:	b2db      	uxtb	r3, r3
 8010000:	f003 0307 	and.w	r3, r3, #7
 8010004:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010006:	7bbb      	ldrb	r3, [r7, #14]
 8010008:	7b3a      	ldrb	r2, [r7, #12]
 801000a:	4911      	ldr	r1, [pc, #68]	; (8010050 <UARTEx_SetNbDataToProcess+0x94>)
 801000c:	5c8a      	ldrb	r2, [r1, r2]
 801000e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010012:	7b3a      	ldrb	r2, [r7, #12]
 8010014:	490f      	ldr	r1, [pc, #60]	; (8010054 <UARTEx_SetNbDataToProcess+0x98>)
 8010016:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010018:	fb93 f3f2 	sdiv	r3, r3, r2
 801001c:	b29a      	uxth	r2, r3
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010024:	7bfb      	ldrb	r3, [r7, #15]
 8010026:	7b7a      	ldrb	r2, [r7, #13]
 8010028:	4909      	ldr	r1, [pc, #36]	; (8010050 <UARTEx_SetNbDataToProcess+0x94>)
 801002a:	5c8a      	ldrb	r2, [r1, r2]
 801002c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010030:	7b7a      	ldrb	r2, [r7, #13]
 8010032:	4908      	ldr	r1, [pc, #32]	; (8010054 <UARTEx_SetNbDataToProcess+0x98>)
 8010034:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010036:	fb93 f3f2 	sdiv	r3, r3, r2
 801003a:	b29a      	uxth	r2, r3
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8010042:	bf00      	nop
 8010044:	3714      	adds	r7, #20
 8010046:	46bd      	mov	sp, r7
 8010048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004c:	4770      	bx	lr
 801004e:	bf00      	nop
 8010050:	080140d4 	.word	0x080140d4
 8010054:	080140dc 	.word	0x080140dc

08010058 <checkint>:
 8010058:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801005c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8010060:	429a      	cmp	r2, r3
 8010062:	b570      	push	{r4, r5, r6, lr}
 8010064:	dd2a      	ble.n	80100bc <checkint+0x64>
 8010066:	f240 4333 	movw	r3, #1075	; 0x433
 801006a:	429a      	cmp	r2, r3
 801006c:	dc24      	bgt.n	80100b8 <checkint+0x60>
 801006e:	1a9b      	subs	r3, r3, r2
 8010070:	f1a3 0620 	sub.w	r6, r3, #32
 8010074:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010078:	fa02 f403 	lsl.w	r4, r2, r3
 801007c:	fa02 f606 	lsl.w	r6, r2, r6
 8010080:	f1c3 0520 	rsb	r5, r3, #32
 8010084:	fa22 f505 	lsr.w	r5, r2, r5
 8010088:	4334      	orrs	r4, r6
 801008a:	432c      	orrs	r4, r5
 801008c:	409a      	lsls	r2, r3
 801008e:	ea20 0202 	bic.w	r2, r0, r2
 8010092:	ea21 0404 	bic.w	r4, r1, r4
 8010096:	4322      	orrs	r2, r4
 8010098:	f1a3 0420 	sub.w	r4, r3, #32
 801009c:	f1c3 0220 	rsb	r2, r3, #32
 80100a0:	d10c      	bne.n	80100bc <checkint+0x64>
 80100a2:	40d8      	lsrs	r0, r3
 80100a4:	fa01 f302 	lsl.w	r3, r1, r2
 80100a8:	4318      	orrs	r0, r3
 80100aa:	40e1      	lsrs	r1, r4
 80100ac:	4308      	orrs	r0, r1
 80100ae:	f000 0001 	and.w	r0, r0, #1
 80100b2:	f1d0 0002 	rsbs	r0, r0, #2
 80100b6:	bd70      	pop	{r4, r5, r6, pc}
 80100b8:	2002      	movs	r0, #2
 80100ba:	e7fc      	b.n	80100b6 <checkint+0x5e>
 80100bc:	2000      	movs	r0, #0
 80100be:	e7fa      	b.n	80100b6 <checkint+0x5e>

080100c0 <pow>:
 80100c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100c4:	ee10 4a90 	vmov	r4, s1
 80100c8:	ed2d 8b0a 	vpush	{d8-d12}
 80100cc:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 80100d0:	ee11 7a90 	vmov	r7, s3
 80100d4:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 80100d8:	f240 73fd 	movw	r3, #2045	; 0x7fd
 80100dc:	429a      	cmp	r2, r3
 80100de:	ee10 6a10 	vmov	r6, s0
 80100e2:	ee11 0a10 	vmov	r0, s2
 80100e6:	b086      	sub	sp, #24
 80100e8:	46d4      	mov	ip, sl
 80100ea:	ea4f 5517 	mov.w	r5, r7, lsr #20
 80100ee:	d806      	bhi.n	80100fe <pow+0x3e>
 80100f0:	f3c5 030a 	ubfx	r3, r5, #0, #11
 80100f4:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 80100f8:	2b7f      	cmp	r3, #127	; 0x7f
 80100fa:	f240 8156 	bls.w	80103aa <pow+0x2ea>
 80100fe:	1802      	adds	r2, r0, r0
 8010100:	eb47 0107 	adc.w	r1, r7, r7
 8010104:	f06f 0e01 	mvn.w	lr, #1
 8010108:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
 801010c:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
 8010110:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 8010114:	45ce      	cmp	lr, r9
 8010116:	eb73 0808 	sbcs.w	r8, r3, r8
 801011a:	d23f      	bcs.n	801019c <pow+0xdc>
 801011c:	ea52 0301 	orrs.w	r3, r2, r1
 8010120:	f04f 0300 	mov.w	r3, #0
 8010124:	d10c      	bne.n	8010140 <pow+0x80>
 8010126:	19b6      	adds	r6, r6, r6
 8010128:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 801012c:	4164      	adcs	r4, r4
 801012e:	42b3      	cmp	r3, r6
 8010130:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010134:	41a3      	sbcs	r3, r4
 8010136:	f0c0 808c 	bcc.w	8010252 <pow+0x192>
 801013a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801013e:	e028      	b.n	8010192 <pow+0xd2>
 8010140:	4da3      	ldr	r5, [pc, #652]	; (80103d0 <pow+0x310>)
 8010142:	42ac      	cmp	r4, r5
 8010144:	bf08      	it	eq
 8010146:	429e      	cmpeq	r6, r3
 8010148:	d107      	bne.n	801015a <pow+0x9a>
 801014a:	1800      	adds	r0, r0, r0
 801014c:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 8010150:	417f      	adcs	r7, r7
 8010152:	4283      	cmp	r3, r0
 8010154:	4b9f      	ldr	r3, [pc, #636]	; (80103d4 <pow+0x314>)
 8010156:	41bb      	sbcs	r3, r7
 8010158:	e7ed      	b.n	8010136 <pow+0x76>
 801015a:	19b6      	adds	r6, r6, r6
 801015c:	489e      	ldr	r0, [pc, #632]	; (80103d8 <pow+0x318>)
 801015e:	4164      	adcs	r4, r4
 8010160:	42b3      	cmp	r3, r6
 8010162:	eb70 0504 	sbcs.w	r5, r0, r4
 8010166:	d374      	bcc.n	8010252 <pow+0x192>
 8010168:	4281      	cmp	r1, r0
 801016a:	bf08      	it	eq
 801016c:	429a      	cmpeq	r2, r3
 801016e:	d170      	bne.n	8010252 <pow+0x192>
 8010170:	4a9a      	ldr	r2, [pc, #616]	; (80103dc <pow+0x31c>)
 8010172:	4294      	cmp	r4, r2
 8010174:	bf08      	it	eq
 8010176:	429e      	cmpeq	r6, r3
 8010178:	d0df      	beq.n	801013a <pow+0x7a>
 801017a:	4294      	cmp	r4, r2
 801017c:	ea6f 0707 	mvn.w	r7, r7
 8010180:	bf34      	ite	cc
 8010182:	2400      	movcc	r4, #0
 8010184:	2401      	movcs	r4, #1
 8010186:	0fff      	lsrs	r7, r7, #31
 8010188:	42bc      	cmp	r4, r7
 801018a:	f040 81d9 	bne.w	8010540 <pow+0x480>
 801018e:	ee21 0b01 	vmul.f64	d0, d1, d1
 8010192:	b006      	add	sp, #24
 8010194:	ecbd 8b0a 	vpop	{d8-d12}
 8010198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801019c:	eb16 0806 	adds.w	r8, r6, r6
 80101a0:	eb44 0904 	adc.w	r9, r4, r4
 80101a4:	f118 31ff 	adds.w	r1, r8, #4294967295	; 0xffffffff
 80101a8:	f169 0200 	sbc.w	r2, r9, #0
 80101ac:	458e      	cmp	lr, r1
 80101ae:	4193      	sbcs	r3, r2
 80101b0:	d223      	bcs.n	80101fa <pow+0x13a>
 80101b2:	ee20 0b00 	vmul.f64	d0, d0, d0
 80101b6:	2c00      	cmp	r4, #0
 80101b8:	da12      	bge.n	80101e0 <pow+0x120>
 80101ba:	4639      	mov	r1, r7
 80101bc:	f7ff ff4c 	bl	8010058 <checkint>
 80101c0:	2801      	cmp	r0, #1
 80101c2:	d10d      	bne.n	80101e0 <pow+0x120>
 80101c4:	eeb1 0b40 	vneg.f64	d0, d0
 80101c8:	ea58 0309 	orrs.w	r3, r8, r9
 80101cc:	d10a      	bne.n	80101e4 <pow+0x124>
 80101ce:	2f00      	cmp	r7, #0
 80101d0:	dadf      	bge.n	8010192 <pow+0xd2>
 80101d2:	b006      	add	sp, #24
 80101d4:	ecbd 8b0a 	vpop	{d8-d12}
 80101d8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101dc:	f000 bfec 	b.w	80111b8 <__math_divzero>
 80101e0:	2000      	movs	r0, #0
 80101e2:	e7f1      	b.n	80101c8 <pow+0x108>
 80101e4:	2f00      	cmp	r7, #0
 80101e6:	dad4      	bge.n	8010192 <pow+0xd2>
 80101e8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80101ec:	ee86 7b00 	vdiv.f64	d7, d6, d0
 80101f0:	ed8d 7b00 	vstr	d7, [sp]
 80101f4:	ed9d 0b00 	vldr	d0, [sp]
 80101f8:	e7cb      	b.n	8010192 <pow+0xd2>
 80101fa:	2c00      	cmp	r4, #0
 80101fc:	da2c      	bge.n	8010258 <pow+0x198>
 80101fe:	4639      	mov	r1, r7
 8010200:	f7ff ff2a 	bl	8010058 <checkint>
 8010204:	b930      	cbnz	r0, 8010214 <pow+0x154>
 8010206:	b006      	add	sp, #24
 8010208:	ecbd 8b0a 	vpop	{d8-d12}
 801020c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010210:	f000 bfea 	b.w	80111e8 <__math_invalid>
 8010214:	2801      	cmp	r0, #1
 8010216:	bf14      	ite	ne
 8010218:	2000      	movne	r0, #0
 801021a:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 801021e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8010222:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 8010226:	f3c5 020a 	ubfx	r2, r5, #0, #11
 801022a:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 801022e:	2b7f      	cmp	r3, #127	; 0x7f
 8010230:	d92d      	bls.n	801028e <pow+0x1ce>
 8010232:	4b67      	ldr	r3, [pc, #412]	; (80103d0 <pow+0x310>)
 8010234:	2000      	movs	r0, #0
 8010236:	429c      	cmp	r4, r3
 8010238:	bf08      	it	eq
 801023a:	4286      	cmpeq	r6, r0
 801023c:	f43f af7d 	beq.w	801013a <pow+0x7a>
 8010240:	f240 31bd 	movw	r1, #957	; 0x3bd
 8010244:	428a      	cmp	r2, r1
 8010246:	d80c      	bhi.n	8010262 <pow+0x1a2>
 8010248:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801024c:	42b0      	cmp	r0, r6
 801024e:	41a3      	sbcs	r3, r4
 8010250:	d204      	bcs.n	801025c <pow+0x19c>
 8010252:	ee31 0b00 	vadd.f64	d0, d1, d0
 8010256:	e79c      	b.n	8010192 <pow+0xd2>
 8010258:	2000      	movs	r0, #0
 801025a:	e7e4      	b.n	8010226 <pow+0x166>
 801025c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8010260:	e797      	b.n	8010192 <pow+0xd2>
 8010262:	2e01      	cmp	r6, #1
 8010264:	eb74 0303 	sbcs.w	r3, r4, r3
 8010268:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801026c:	bf34      	ite	cc
 801026e:	2301      	movcc	r3, #1
 8010270:	2300      	movcs	r3, #0
 8010272:	4295      	cmp	r5, r2
 8010274:	bf8c      	ite	hi
 8010276:	2500      	movhi	r5, #0
 8010278:	2501      	movls	r5, #1
 801027a:	42ab      	cmp	r3, r5
 801027c:	f000 809d 	beq.w	80103ba <pow+0x2fa>
 8010280:	b006      	add	sp, #24
 8010282:	ecbd 8b0a 	vpop	{d8-d12}
 8010286:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801028a:	f000 bf8d 	b.w	80111a8 <__math_oflow>
 801028e:	f1bc 0f00 	cmp.w	ip, #0
 8010292:	d10b      	bne.n	80102ac <pow+0x1ec>
 8010294:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 80103c8 <pow+0x308>
 8010298:	ee20 7b07 	vmul.f64	d7, d0, d7
 801029c:	ec53 2b17 	vmov	r2, r3, d7
 80102a0:	ee17 6a10 	vmov	r6, s14
 80102a4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80102a8:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 80102ac:	4b4c      	ldr	r3, [pc, #304]	; (80103e0 <pow+0x320>)
 80102ae:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 80102b2:	4423      	add	r3, r4
 80102b4:	f3c3 3246 	ubfx	r2, r3, #13, #7
 80102b8:	1519      	asrs	r1, r3, #20
 80102ba:	0d1b      	lsrs	r3, r3, #20
 80102bc:	051b      	lsls	r3, r3, #20
 80102be:	eba4 0903 	sub.w	r9, r4, r3
 80102c2:	4b48      	ldr	r3, [pc, #288]	; (80103e4 <pow+0x324>)
 80102c4:	ee04 1a10 	vmov	s8, r1
 80102c8:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 80102cc:	f1b6 0800 	subs.w	r8, r6, #0
 80102d0:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 80102d4:	ec49 8b15 	vmov	d5, r8, r9
 80102d8:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 80102dc:	eea5 6b07 	vfma.f64	d6, d5, d7
 80102e0:	ed93 7b00 	vldr	d7, [r3]
 80102e4:	ed93 5b02 	vldr	d5, [r3, #8]
 80102e8:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 80102ec:	eea4 2b07 	vfma.f64	d2, d4, d7
 80102f0:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 80102f4:	ee36 ab02 	vadd.f64	d10, d6, d2
 80102f8:	ee32 2b4a 	vsub.f64	d2, d2, d10
 80102fc:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010300:	ed93 5b04 	vldr	d5, [r3, #16]
 8010304:	ee32 2b06 	vadd.f64	d2, d2, d6
 8010308:	ee37 7b02 	vadd.f64	d7, d7, d2
 801030c:	ee26 5b05 	vmul.f64	d5, d6, d5
 8010310:	ed93 4b08 	vldr	d4, [r3, #32]
 8010314:	ee26 0b05 	vmul.f64	d0, d6, d5
 8010318:	eeb0 9b40 	vmov.f64	d9, d0
 801031c:	ee95 9b06 	vfnms.f64	d9, d5, d6
 8010320:	ed93 5b06 	vldr	d5, [r3, #24]
 8010324:	ee3a 8b00 	vadd.f64	d8, d10, d0
 8010328:	ee26 bb00 	vmul.f64	d11, d6, d0
 801032c:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 8010330:	eea6 5b04 	vfma.f64	d5, d6, d4
 8010334:	ee3a ab48 	vsub.f64	d10, d10, d8
 8010338:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 801033c:	ee37 9b09 	vadd.f64	d9, d7, d9
 8010340:	ee3a ab00 	vadd.f64	d10, d10, d0
 8010344:	eea6 4b03 	vfma.f64	d4, d6, d3
 8010348:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 801034c:	ee39 ab0a 	vadd.f64	d10, d9, d10
 8010350:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8010354:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8010358:	eea0 4b03 	vfma.f64	d4, d0, d3
 801035c:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010360:	eeab ab05 	vfma.f64	d10, d11, d5
 8010364:	ee38 6b0a 	vadd.f64	d6, d8, d10
 8010368:	ee21 7b06 	vmul.f64	d7, d1, d6
 801036c:	ee17 3a90 	vmov	r3, s15
 8010370:	eeb0 5b47 	vmov.f64	d5, d7
 8010374:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8010378:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 801037c:	18b2      	adds	r2, r6, r2
 801037e:	2a3e      	cmp	r2, #62	; 0x3e
 8010380:	ee91 5b06 	vfnms.f64	d5, d1, d6
 8010384:	ee38 8b46 	vsub.f64	d8, d8, d6
 8010388:	ee38 ab0a 	vadd.f64	d10, d8, d10
 801038c:	eea1 5b0a 	vfma.f64	d5, d1, d10
 8010390:	d92b      	bls.n	80103ea <pow+0x32a>
 8010392:	2a00      	cmp	r2, #0
 8010394:	da0b      	bge.n	80103ae <pow+0x2ee>
 8010396:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801039a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801039e:	2800      	cmp	r0, #0
 80103a0:	f43f aef7 	beq.w	8010192 <pow+0xd2>
 80103a4:	eeb1 0b40 	vneg.f64	d0, d0
 80103a8:	e6f3      	b.n	8010192 <pow+0xd2>
 80103aa:	2000      	movs	r0, #0
 80103ac:	e77e      	b.n	80102ac <pow+0x1ec>
 80103ae:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 80103b2:	d919      	bls.n	80103e8 <pow+0x328>
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	f6bf af63 	bge.w	8010280 <pow+0x1c0>
 80103ba:	b006      	add	sp, #24
 80103bc:	ecbd 8b0a 	vpop	{d8-d12}
 80103c0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103c4:	f000 bee8 	b.w	8011198 <__math_uflow>
 80103c8:	00000000 	.word	0x00000000
 80103cc:	43300000 	.word	0x43300000
 80103d0:	3ff00000 	.word	0x3ff00000
 80103d4:	fff00000 	.word	0xfff00000
 80103d8:	ffe00000 	.word	0xffe00000
 80103dc:	7fe00000 	.word	0x7fe00000
 80103e0:	c0196aab 	.word	0xc0196aab
 80103e4:	080140e8 	.word	0x080140e8
 80103e8:	2600      	movs	r6, #0
 80103ea:	495d      	ldr	r1, [pc, #372]	; (8010560 <pow+0x4a0>)
 80103ec:	ed91 4b02 	vldr	d4, [r1, #8]
 80103f0:	ed91 3b00 	vldr	d3, [r1]
 80103f4:	eeb0 6b44 	vmov.f64	d6, d4
 80103f8:	eea7 6b03 	vfma.f64	d6, d7, d3
 80103fc:	ee16 5a10 	vmov	r5, s12
 8010400:	ee36 6b44 	vsub.f64	d6, d6, d4
 8010404:	ed91 4b04 	vldr	d4, [r1, #16]
 8010408:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 801040c:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010410:	eeb0 0b47 	vmov.f64	d0, d7
 8010414:	ed91 7b06 	vldr	d7, [r1, #24]
 8010418:	18dc      	adds	r4, r3, r3
 801041a:	f104 030f 	add.w	r3, r4, #15
 801041e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8010422:	eea6 0b07 	vfma.f64	d0, d6, d7
 8010426:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 801042a:	ee35 0b00 	vadd.f64	d0, d5, d0
 801042e:	ee20 6b00 	vmul.f64	d6, d0, d0
 8010432:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 8010436:	ed91 5b08 	vldr	d5, [r1, #32]
 801043a:	ee30 7b07 	vadd.f64	d7, d0, d7
 801043e:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8010442:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010446:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 801044a:	eea6 7b05 	vfma.f64	d7, d6, d5
 801044e:	ee26 6b06 	vmul.f64	d6, d6, d6
 8010452:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8010456:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 801045a:	f8d2 e004 	ldr.w	lr, [r2, #4]
 801045e:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010462:	1940      	adds	r0, r0, r5
 8010464:	2700      	movs	r7, #0
 8010466:	eb17 020c 	adds.w	r2, r7, ip
 801046a:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 801046e:	eea6 7b05 	vfma.f64	d7, d6, d5
 8010472:	2e00      	cmp	r6, #0
 8010474:	d15f      	bne.n	8010536 <pow+0x476>
 8010476:	42bd      	cmp	r5, r7
 8010478:	db13      	blt.n	80104a2 <pow+0x3e2>
 801047a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 801047e:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8010482:	4610      	mov	r0, r2
 8010484:	ec41 0b10 	vmov	d0, r0, r1
 8010488:	eea7 0b00 	vfma.f64	d0, d7, d0
 801048c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010548 <pow+0x488>
 8010490:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010494:	b006      	add	sp, #24
 8010496:	ecbd 8b0a 	vpop	{d8-d12}
 801049a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801049e:	f000 bebb 	b.w	8011218 <__math_check_oflow>
 80104a2:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80104a6:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 80104aa:	4610      	mov	r0, r2
 80104ac:	ec41 0b15 	vmov	d5, r0, r1
 80104b0:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80104b4:	ee27 6b05 	vmul.f64	d6, d7, d5
 80104b8:	ee35 7b06 	vadd.f64	d7, d5, d6
 80104bc:	eeb0 3bc7 	vabs.f64	d3, d7
 80104c0:	eeb4 3bc4 	vcmpe.f64	d3, d4
 80104c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104c8:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8010550 <pow+0x490>
 80104cc:	d52a      	bpl.n	8010524 <pow+0x464>
 80104ce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80104d2:	ee35 5b47 	vsub.f64	d5, d5, d7
 80104d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104da:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 80104de:	ee35 6b06 	vadd.f64	d6, d5, d6
 80104e2:	bf48      	it	mi
 80104e4:	eeb0 4b43 	vmovmi.f64	d4, d3
 80104e8:	ee37 3b04 	vadd.f64	d3, d7, d4
 80104ec:	ee34 5b43 	vsub.f64	d5, d4, d3
 80104f0:	ee35 7b07 	vadd.f64	d7, d5, d7
 80104f4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80104f8:	ee37 7b03 	vadd.f64	d7, d7, d3
 80104fc:	ee37 7b44 	vsub.f64	d7, d7, d4
 8010500:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010508:	d104      	bne.n	8010514 <pow+0x454>
 801050a:	4632      	mov	r2, r6
 801050c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010510:	ec43 2b17 	vmov	d7, r2, r3
 8010514:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010518:	ed9d 6b02 	vldr	d6, [sp, #8]
 801051c:	ee26 6b00 	vmul.f64	d6, d6, d0
 8010520:	ed8d 6b04 	vstr	d6, [sp, #16]
 8010524:	ee27 0b00 	vmul.f64	d0, d7, d0
 8010528:	b006      	add	sp, #24
 801052a:	ecbd 8b0a 	vpop	{d8-d12}
 801052e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010532:	f000 be68 	b.w	8011206 <__math_check_uflow>
 8010536:	ec43 2b10 	vmov	d0, r2, r3
 801053a:	eea7 0b00 	vfma.f64	d0, d7, d0
 801053e:	e628      	b.n	8010192 <pow+0xd2>
 8010540:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010558 <pow+0x498>
 8010544:	e625      	b.n	8010192 <pow+0xd2>
 8010546:	bf00      	nop
 8010548:	00000000 	.word	0x00000000
 801054c:	7f000000 	.word	0x7f000000
 8010550:	00000000 	.word	0x00000000
 8010554:	00100000 	.word	0x00100000
	...
 8010560:	080152d0 	.word	0x080152d0
 8010564:	00000000 	.word	0x00000000

08010568 <cos>:
 8010568:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801056a:	eeb0 7b40 	vmov.f64	d7, d0
 801056e:	ee17 3a90 	vmov	r3, s15
 8010572:	4a21      	ldr	r2, [pc, #132]	; (80105f8 <cos+0x90>)
 8010574:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010578:	4293      	cmp	r3, r2
 801057a:	dc06      	bgt.n	801058a <cos+0x22>
 801057c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 80105f0 <cos+0x88>
 8010580:	b005      	add	sp, #20
 8010582:	f85d eb04 	ldr.w	lr, [sp], #4
 8010586:	f000 ba8f 	b.w	8010aa8 <__kernel_cos>
 801058a:	4a1c      	ldr	r2, [pc, #112]	; (80105fc <cos+0x94>)
 801058c:	4293      	cmp	r3, r2
 801058e:	dd04      	ble.n	801059a <cos+0x32>
 8010590:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010594:	b005      	add	sp, #20
 8010596:	f85d fb04 	ldr.w	pc, [sp], #4
 801059a:	4668      	mov	r0, sp
 801059c:	f000 f89c 	bl	80106d8 <__ieee754_rem_pio2>
 80105a0:	f000 0003 	and.w	r0, r0, #3
 80105a4:	2801      	cmp	r0, #1
 80105a6:	d009      	beq.n	80105bc <cos+0x54>
 80105a8:	2802      	cmp	r0, #2
 80105aa:	d010      	beq.n	80105ce <cos+0x66>
 80105ac:	b9b0      	cbnz	r0, 80105dc <cos+0x74>
 80105ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80105b2:	ed9d 0b00 	vldr	d0, [sp]
 80105b6:	f000 fa77 	bl	8010aa8 <__kernel_cos>
 80105ba:	e7eb      	b.n	8010594 <cos+0x2c>
 80105bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80105c0:	ed9d 0b00 	vldr	d0, [sp]
 80105c4:	f000 fd74 	bl	80110b0 <__kernel_sin>
 80105c8:	eeb1 0b40 	vneg.f64	d0, d0
 80105cc:	e7e2      	b.n	8010594 <cos+0x2c>
 80105ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80105d2:	ed9d 0b00 	vldr	d0, [sp]
 80105d6:	f000 fa67 	bl	8010aa8 <__kernel_cos>
 80105da:	e7f5      	b.n	80105c8 <cos+0x60>
 80105dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80105e0:	ed9d 0b00 	vldr	d0, [sp]
 80105e4:	2001      	movs	r0, #1
 80105e6:	f000 fd63 	bl	80110b0 <__kernel_sin>
 80105ea:	e7d3      	b.n	8010594 <cos+0x2c>
 80105ec:	f3af 8000 	nop.w
	...
 80105f8:	3fe921fb 	.word	0x3fe921fb
 80105fc:	7fefffff 	.word	0x7fefffff

08010600 <sin>:
 8010600:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010602:	eeb0 7b40 	vmov.f64	d7, d0
 8010606:	ee17 3a90 	vmov	r3, s15
 801060a:	4a21      	ldr	r2, [pc, #132]	; (8010690 <sin+0x90>)
 801060c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010610:	4293      	cmp	r3, r2
 8010612:	dc07      	bgt.n	8010624 <sin+0x24>
 8010614:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8010688 <sin+0x88>
 8010618:	2000      	movs	r0, #0
 801061a:	b005      	add	sp, #20
 801061c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010620:	f000 bd46 	b.w	80110b0 <__kernel_sin>
 8010624:	4a1b      	ldr	r2, [pc, #108]	; (8010694 <sin+0x94>)
 8010626:	4293      	cmp	r3, r2
 8010628:	dd04      	ble.n	8010634 <sin+0x34>
 801062a:	ee30 0b40 	vsub.f64	d0, d0, d0
 801062e:	b005      	add	sp, #20
 8010630:	f85d fb04 	ldr.w	pc, [sp], #4
 8010634:	4668      	mov	r0, sp
 8010636:	f000 f84f 	bl	80106d8 <__ieee754_rem_pio2>
 801063a:	f000 0003 	and.w	r0, r0, #3
 801063e:	2801      	cmp	r0, #1
 8010640:	d00a      	beq.n	8010658 <sin+0x58>
 8010642:	2802      	cmp	r0, #2
 8010644:	d00f      	beq.n	8010666 <sin+0x66>
 8010646:	b9c0      	cbnz	r0, 801067a <sin+0x7a>
 8010648:	ed9d 1b02 	vldr	d1, [sp, #8]
 801064c:	ed9d 0b00 	vldr	d0, [sp]
 8010650:	2001      	movs	r0, #1
 8010652:	f000 fd2d 	bl	80110b0 <__kernel_sin>
 8010656:	e7ea      	b.n	801062e <sin+0x2e>
 8010658:	ed9d 1b02 	vldr	d1, [sp, #8]
 801065c:	ed9d 0b00 	vldr	d0, [sp]
 8010660:	f000 fa22 	bl	8010aa8 <__kernel_cos>
 8010664:	e7e3      	b.n	801062e <sin+0x2e>
 8010666:	ed9d 1b02 	vldr	d1, [sp, #8]
 801066a:	ed9d 0b00 	vldr	d0, [sp]
 801066e:	2001      	movs	r0, #1
 8010670:	f000 fd1e 	bl	80110b0 <__kernel_sin>
 8010674:	eeb1 0b40 	vneg.f64	d0, d0
 8010678:	e7d9      	b.n	801062e <sin+0x2e>
 801067a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801067e:	ed9d 0b00 	vldr	d0, [sp]
 8010682:	f000 fa11 	bl	8010aa8 <__kernel_cos>
 8010686:	e7f5      	b.n	8010674 <sin+0x74>
	...
 8010690:	3fe921fb 	.word	0x3fe921fb
 8010694:	7fefffff 	.word	0x7fefffff

08010698 <atan2f>:
 8010698:	f000 b962 	b.w	8010960 <__ieee754_atan2f>

0801069c <sqrtf>:
 801069c:	b508      	push	{r3, lr}
 801069e:	ed2d 8b02 	vpush	{d8}
 80106a2:	eeb0 8a40 	vmov.f32	s16, s0
 80106a6:	f000 f9f9 	bl	8010a9c <__ieee754_sqrtf>
 80106aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80106ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106b2:	d60c      	bvs.n	80106ce <sqrtf+0x32>
 80106b4:	eddf 8a07 	vldr	s17, [pc, #28]	; 80106d4 <sqrtf+0x38>
 80106b8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80106bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c0:	d505      	bpl.n	80106ce <sqrtf+0x32>
 80106c2:	f000 ffa3 	bl	801160c <__errno>
 80106c6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80106ca:	2321      	movs	r3, #33	; 0x21
 80106cc:	6003      	str	r3, [r0, #0]
 80106ce:	ecbd 8b02 	vpop	{d8}
 80106d2:	bd08      	pop	{r3, pc}
 80106d4:	00000000 	.word	0x00000000

080106d8 <__ieee754_rem_pio2>:
 80106d8:	b570      	push	{r4, r5, r6, lr}
 80106da:	eeb0 7b40 	vmov.f64	d7, d0
 80106de:	ee17 5a90 	vmov	r5, s15
 80106e2:	4b99      	ldr	r3, [pc, #612]	; (8010948 <__ieee754_rem_pio2+0x270>)
 80106e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80106e8:	429e      	cmp	r6, r3
 80106ea:	b088      	sub	sp, #32
 80106ec:	4604      	mov	r4, r0
 80106ee:	dc07      	bgt.n	8010700 <__ieee754_rem_pio2+0x28>
 80106f0:	2200      	movs	r2, #0
 80106f2:	2300      	movs	r3, #0
 80106f4:	ed84 0b00 	vstr	d0, [r4]
 80106f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80106fc:	2000      	movs	r0, #0
 80106fe:	e01b      	b.n	8010738 <__ieee754_rem_pio2+0x60>
 8010700:	4b92      	ldr	r3, [pc, #584]	; (801094c <__ieee754_rem_pio2+0x274>)
 8010702:	429e      	cmp	r6, r3
 8010704:	dc3b      	bgt.n	801077e <__ieee754_rem_pio2+0xa6>
 8010706:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 801070a:	2d00      	cmp	r5, #0
 801070c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8010908 <__ieee754_rem_pio2+0x230>
 8010710:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8010714:	dd19      	ble.n	801074a <__ieee754_rem_pio2+0x72>
 8010716:	ee30 7b46 	vsub.f64	d7, d0, d6
 801071a:	429e      	cmp	r6, r3
 801071c:	d00e      	beq.n	801073c <__ieee754_rem_pio2+0x64>
 801071e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8010910 <__ieee754_rem_pio2+0x238>
 8010722:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010726:	ee37 7b45 	vsub.f64	d7, d7, d5
 801072a:	ed84 5b00 	vstr	d5, [r4]
 801072e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010732:	ed84 7b02 	vstr	d7, [r4, #8]
 8010736:	2001      	movs	r0, #1
 8010738:	b008      	add	sp, #32
 801073a:	bd70      	pop	{r4, r5, r6, pc}
 801073c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8010918 <__ieee754_rem_pio2+0x240>
 8010740:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010744:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8010920 <__ieee754_rem_pio2+0x248>
 8010748:	e7eb      	b.n	8010722 <__ieee754_rem_pio2+0x4a>
 801074a:	429e      	cmp	r6, r3
 801074c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010750:	d00e      	beq.n	8010770 <__ieee754_rem_pio2+0x98>
 8010752:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8010910 <__ieee754_rem_pio2+0x238>
 8010756:	ee37 5b06 	vadd.f64	d5, d7, d6
 801075a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801075e:	ed84 5b00 	vstr	d5, [r4]
 8010762:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801076a:	ed84 7b02 	vstr	d7, [r4, #8]
 801076e:	e7e3      	b.n	8010738 <__ieee754_rem_pio2+0x60>
 8010770:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8010918 <__ieee754_rem_pio2+0x240>
 8010774:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010778:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8010920 <__ieee754_rem_pio2+0x248>
 801077c:	e7eb      	b.n	8010756 <__ieee754_rem_pio2+0x7e>
 801077e:	4b74      	ldr	r3, [pc, #464]	; (8010950 <__ieee754_rem_pio2+0x278>)
 8010780:	429e      	cmp	r6, r3
 8010782:	dc70      	bgt.n	8010866 <__ieee754_rem_pio2+0x18e>
 8010784:	f000 fd5c 	bl	8011240 <fabs>
 8010788:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801078c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8010928 <__ieee754_rem_pio2+0x250>
 8010790:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010794:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010798:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801079c:	ee17 0a90 	vmov	r0, s15
 80107a0:	eeb1 4b45 	vneg.f64	d4, d5
 80107a4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8010908 <__ieee754_rem_pio2+0x230>
 80107a8:	eea5 0b47 	vfms.f64	d0, d5, d7
 80107ac:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8010910 <__ieee754_rem_pio2+0x238>
 80107b0:	281f      	cmp	r0, #31
 80107b2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80107b6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80107ba:	dc08      	bgt.n	80107ce <__ieee754_rem_pio2+0xf6>
 80107bc:	4b65      	ldr	r3, [pc, #404]	; (8010954 <__ieee754_rem_pio2+0x27c>)
 80107be:	1e42      	subs	r2, r0, #1
 80107c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107c4:	42b3      	cmp	r3, r6
 80107c6:	d002      	beq.n	80107ce <__ieee754_rem_pio2+0xf6>
 80107c8:	ed84 6b00 	vstr	d6, [r4]
 80107cc:	e026      	b.n	801081c <__ieee754_rem_pio2+0x144>
 80107ce:	ee16 3a90 	vmov	r3, s13
 80107d2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80107d6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80107da:	2b10      	cmp	r3, #16
 80107dc:	ea4f 5226 	mov.w	r2, r6, asr #20
 80107e0:	ddf2      	ble.n	80107c8 <__ieee754_rem_pio2+0xf0>
 80107e2:	eeb0 6b40 	vmov.f64	d6, d0
 80107e6:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8010918 <__ieee754_rem_pio2+0x240>
 80107ea:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8010920 <__ieee754_rem_pio2+0x248>
 80107ee:	eea4 6b07 	vfma.f64	d6, d4, d7
 80107f2:	ee30 0b46 	vsub.f64	d0, d0, d6
 80107f6:	eea4 0b07 	vfma.f64	d0, d4, d7
 80107fa:	eeb0 7b40 	vmov.f64	d7, d0
 80107fe:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8010802:	ee36 3b47 	vsub.f64	d3, d6, d7
 8010806:	ee13 3a90 	vmov	r3, s7
 801080a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801080e:	1ad3      	subs	r3, r2, r3
 8010810:	2b31      	cmp	r3, #49	; 0x31
 8010812:	dc17      	bgt.n	8010844 <__ieee754_rem_pio2+0x16c>
 8010814:	eeb0 0b46 	vmov.f64	d0, d6
 8010818:	ed84 3b00 	vstr	d3, [r4]
 801081c:	ed94 6b00 	vldr	d6, [r4]
 8010820:	2d00      	cmp	r5, #0
 8010822:	ee30 0b46 	vsub.f64	d0, d0, d6
 8010826:	ee30 0b47 	vsub.f64	d0, d0, d7
 801082a:	ed84 0b02 	vstr	d0, [r4, #8]
 801082e:	da83      	bge.n	8010738 <__ieee754_rem_pio2+0x60>
 8010830:	eeb1 6b46 	vneg.f64	d6, d6
 8010834:	eeb1 0b40 	vneg.f64	d0, d0
 8010838:	ed84 6b00 	vstr	d6, [r4]
 801083c:	ed84 0b02 	vstr	d0, [r4, #8]
 8010840:	4240      	negs	r0, r0
 8010842:	e779      	b.n	8010738 <__ieee754_rem_pio2+0x60>
 8010844:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8010930 <__ieee754_rem_pio2+0x258>
 8010848:	eeb0 0b46 	vmov.f64	d0, d6
 801084c:	eea4 0b03 	vfma.f64	d0, d4, d3
 8010850:	ee36 7b40 	vsub.f64	d7, d6, d0
 8010854:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8010938 <__ieee754_rem_pio2+0x260>
 8010858:	eea4 7b03 	vfma.f64	d7, d4, d3
 801085c:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010860:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010864:	e7b0      	b.n	80107c8 <__ieee754_rem_pio2+0xf0>
 8010866:	4b3c      	ldr	r3, [pc, #240]	; (8010958 <__ieee754_rem_pio2+0x280>)
 8010868:	429e      	cmp	r6, r3
 801086a:	dd06      	ble.n	801087a <__ieee754_rem_pio2+0x1a2>
 801086c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8010870:	ed80 7b02 	vstr	d7, [r0, #8]
 8010874:	ed80 7b00 	vstr	d7, [r0]
 8010878:	e740      	b.n	80106fc <__ieee754_rem_pio2+0x24>
 801087a:	1532      	asrs	r2, r6, #20
 801087c:	ee10 0a10 	vmov	r0, s0
 8010880:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8010884:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8010888:	ec41 0b17 	vmov	d7, r0, r1
 801088c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8010890:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8010940 <__ieee754_rem_pio2+0x268>
 8010894:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8010898:	ee37 7b46 	vsub.f64	d7, d7, d6
 801089c:	ed8d 6b02 	vstr	d6, [sp, #8]
 80108a0:	ee27 7b05 	vmul.f64	d7, d7, d5
 80108a4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80108a8:	a902      	add	r1, sp, #8
 80108aa:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80108ae:	ee37 7b46 	vsub.f64	d7, d7, d6
 80108b2:	ed8d 6b04 	vstr	d6, [sp, #16]
 80108b6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80108ba:	ed8d 7b06 	vstr	d7, [sp, #24]
 80108be:	2603      	movs	r6, #3
 80108c0:	4608      	mov	r0, r1
 80108c2:	ed91 7b04 	vldr	d7, [r1, #16]
 80108c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80108ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ce:	4633      	mov	r3, r6
 80108d0:	f1a1 0108 	sub.w	r1, r1, #8
 80108d4:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 80108d8:	d0f3      	beq.n	80108c2 <__ieee754_rem_pio2+0x1ea>
 80108da:	4920      	ldr	r1, [pc, #128]	; (801095c <__ieee754_rem_pio2+0x284>)
 80108dc:	9101      	str	r1, [sp, #4]
 80108de:	2102      	movs	r1, #2
 80108e0:	9100      	str	r1, [sp, #0]
 80108e2:	4621      	mov	r1, r4
 80108e4:	f000 f94c 	bl	8010b80 <__kernel_rem_pio2>
 80108e8:	2d00      	cmp	r5, #0
 80108ea:	f6bf af25 	bge.w	8010738 <__ieee754_rem_pio2+0x60>
 80108ee:	ed94 7b00 	vldr	d7, [r4]
 80108f2:	eeb1 7b47 	vneg.f64	d7, d7
 80108f6:	ed84 7b00 	vstr	d7, [r4]
 80108fa:	ed94 7b02 	vldr	d7, [r4, #8]
 80108fe:	eeb1 7b47 	vneg.f64	d7, d7
 8010902:	ed84 7b02 	vstr	d7, [r4, #8]
 8010906:	e79b      	b.n	8010840 <__ieee754_rem_pio2+0x168>
 8010908:	54400000 	.word	0x54400000
 801090c:	3ff921fb 	.word	0x3ff921fb
 8010910:	1a626331 	.word	0x1a626331
 8010914:	3dd0b461 	.word	0x3dd0b461
 8010918:	1a600000 	.word	0x1a600000
 801091c:	3dd0b461 	.word	0x3dd0b461
 8010920:	2e037073 	.word	0x2e037073
 8010924:	3ba3198a 	.word	0x3ba3198a
 8010928:	6dc9c883 	.word	0x6dc9c883
 801092c:	3fe45f30 	.word	0x3fe45f30
 8010930:	2e000000 	.word	0x2e000000
 8010934:	3ba3198a 	.word	0x3ba3198a
 8010938:	252049c1 	.word	0x252049c1
 801093c:	397b839a 	.word	0x397b839a
 8010940:	00000000 	.word	0x00000000
 8010944:	41700000 	.word	0x41700000
 8010948:	3fe921fb 	.word	0x3fe921fb
 801094c:	4002d97b 	.word	0x4002d97b
 8010950:	413921fb 	.word	0x413921fb
 8010954:	08015130 	.word	0x08015130
 8010958:	7fefffff 	.word	0x7fefffff
 801095c:	080151b0 	.word	0x080151b0

08010960 <__ieee754_atan2f>:
 8010960:	ee10 2a90 	vmov	r2, s1
 8010964:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8010968:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801096c:	b510      	push	{r4, lr}
 801096e:	eef0 7a40 	vmov.f32	s15, s0
 8010972:	dc06      	bgt.n	8010982 <__ieee754_atan2f+0x22>
 8010974:	ee10 0a10 	vmov	r0, s0
 8010978:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801097c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010980:	dd04      	ble.n	801098c <__ieee754_atan2f+0x2c>
 8010982:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010986:	eeb0 0a67 	vmov.f32	s0, s15
 801098a:	bd10      	pop	{r4, pc}
 801098c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8010990:	d103      	bne.n	801099a <__ieee754_atan2f+0x3a>
 8010992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010996:	f000 bd5d 	b.w	8011454 <atanf>
 801099a:	1794      	asrs	r4, r2, #30
 801099c:	f004 0402 	and.w	r4, r4, #2
 80109a0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80109a4:	b93b      	cbnz	r3, 80109b6 <__ieee754_atan2f+0x56>
 80109a6:	2c02      	cmp	r4, #2
 80109a8:	d05c      	beq.n	8010a64 <__ieee754_atan2f+0x104>
 80109aa:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010a78 <__ieee754_atan2f+0x118>
 80109ae:	2c03      	cmp	r4, #3
 80109b0:	fe47 7a00 	vseleq.f32	s15, s14, s0
 80109b4:	e7e7      	b.n	8010986 <__ieee754_atan2f+0x26>
 80109b6:	b939      	cbnz	r1, 80109c8 <__ieee754_atan2f+0x68>
 80109b8:	eddf 7a30 	vldr	s15, [pc, #192]	; 8010a7c <__ieee754_atan2f+0x11c>
 80109bc:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8010a80 <__ieee754_atan2f+0x120>
 80109c0:	2800      	cmp	r0, #0
 80109c2:	fe67 7a80 	vselge.f32	s15, s15, s0
 80109c6:	e7de      	b.n	8010986 <__ieee754_atan2f+0x26>
 80109c8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80109cc:	d110      	bne.n	80109f0 <__ieee754_atan2f+0x90>
 80109ce:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80109d2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80109d6:	d107      	bne.n	80109e8 <__ieee754_atan2f+0x88>
 80109d8:	2c02      	cmp	r4, #2
 80109da:	d846      	bhi.n	8010a6a <__ieee754_atan2f+0x10a>
 80109dc:	4b29      	ldr	r3, [pc, #164]	; (8010a84 <__ieee754_atan2f+0x124>)
 80109de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80109e2:	edd4 7a00 	vldr	s15, [r4]
 80109e6:	e7ce      	b.n	8010986 <__ieee754_atan2f+0x26>
 80109e8:	2c02      	cmp	r4, #2
 80109ea:	d841      	bhi.n	8010a70 <__ieee754_atan2f+0x110>
 80109ec:	4b26      	ldr	r3, [pc, #152]	; (8010a88 <__ieee754_atan2f+0x128>)
 80109ee:	e7f6      	b.n	80109de <__ieee754_atan2f+0x7e>
 80109f0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80109f4:	d0e0      	beq.n	80109b8 <__ieee754_atan2f+0x58>
 80109f6:	1a5b      	subs	r3, r3, r1
 80109f8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80109fc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010a00:	da1a      	bge.n	8010a38 <__ieee754_atan2f+0xd8>
 8010a02:	2a00      	cmp	r2, #0
 8010a04:	da01      	bge.n	8010a0a <__ieee754_atan2f+0xaa>
 8010a06:	313c      	adds	r1, #60	; 0x3c
 8010a08:	db19      	blt.n	8010a3e <__ieee754_atan2f+0xde>
 8010a0a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010a0e:	f000 fdf5 	bl	80115fc <fabsf>
 8010a12:	f000 fd1f 	bl	8011454 <atanf>
 8010a16:	eef0 7a40 	vmov.f32	s15, s0
 8010a1a:	2c01      	cmp	r4, #1
 8010a1c:	d012      	beq.n	8010a44 <__ieee754_atan2f+0xe4>
 8010a1e:	2c02      	cmp	r4, #2
 8010a20:	d017      	beq.n	8010a52 <__ieee754_atan2f+0xf2>
 8010a22:	2c00      	cmp	r4, #0
 8010a24:	d0af      	beq.n	8010986 <__ieee754_atan2f+0x26>
 8010a26:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8010a8c <__ieee754_atan2f+0x12c>
 8010a2a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010a2e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8010a90 <__ieee754_atan2f+0x130>
 8010a32:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010a36:	e7a6      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a38:	eddf 7a10 	vldr	s15, [pc, #64]	; 8010a7c <__ieee754_atan2f+0x11c>
 8010a3c:	e7ed      	b.n	8010a1a <__ieee754_atan2f+0xba>
 8010a3e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8010a94 <__ieee754_atan2f+0x134>
 8010a42:	e7ea      	b.n	8010a1a <__ieee754_atan2f+0xba>
 8010a44:	ee17 3a90 	vmov	r3, s15
 8010a48:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010a4c:	ee07 3a90 	vmov	s15, r3
 8010a50:	e799      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a52:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8010a8c <__ieee754_atan2f+0x12c>
 8010a56:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010a5a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8010a90 <__ieee754_atan2f+0x130>
 8010a5e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010a62:	e790      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a64:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8010a90 <__ieee754_atan2f+0x130>
 8010a68:	e78d      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a6a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8010a98 <__ieee754_atan2f+0x138>
 8010a6e:	e78a      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a70:	eddf 7a08 	vldr	s15, [pc, #32]	; 8010a94 <__ieee754_atan2f+0x134>
 8010a74:	e787      	b.n	8010986 <__ieee754_atan2f+0x26>
 8010a76:	bf00      	nop
 8010a78:	c0490fdb 	.word	0xc0490fdb
 8010a7c:	3fc90fdb 	.word	0x3fc90fdb
 8010a80:	bfc90fdb 	.word	0xbfc90fdb
 8010a84:	080152b8 	.word	0x080152b8
 8010a88:	080152c4 	.word	0x080152c4
 8010a8c:	33bbbd2e 	.word	0x33bbbd2e
 8010a90:	40490fdb 	.word	0x40490fdb
 8010a94:	00000000 	.word	0x00000000
 8010a98:	3f490fdb 	.word	0x3f490fdb

08010a9c <__ieee754_sqrtf>:
 8010a9c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010aa0:	4770      	bx	lr
 8010aa2:	0000      	movs	r0, r0
 8010aa4:	0000      	movs	r0, r0
	...

08010aa8 <__kernel_cos>:
 8010aa8:	ee10 1a90 	vmov	r1, s1
 8010aac:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010ab0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010ab4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8010ab8:	da05      	bge.n	8010ac6 <__kernel_cos+0x1e>
 8010aba:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8010abe:	ee17 3a90 	vmov	r3, s15
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d03d      	beq.n	8010b42 <__kernel_cos+0x9a>
 8010ac6:	ee20 3b00 	vmul.f64	d3, d0, d0
 8010aca:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010b48 <__kernel_cos+0xa0>
 8010ace:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010b50 <__kernel_cos+0xa8>
 8010ad2:	eea3 6b07 	vfma.f64	d6, d3, d7
 8010ad6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010b58 <__kernel_cos+0xb0>
 8010ada:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010ade:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010b60 <__kernel_cos+0xb8>
 8010ae2:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010ae6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010b68 <__kernel_cos+0xc0>
 8010aea:	4b23      	ldr	r3, [pc, #140]	; (8010b78 <__kernel_cos+0xd0>)
 8010aec:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010af0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8010b70 <__kernel_cos+0xc8>
 8010af4:	4299      	cmp	r1, r3
 8010af6:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010afa:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010afe:	ee26 5b03 	vmul.f64	d5, d6, d3
 8010b02:	ee23 7b07 	vmul.f64	d7, d3, d7
 8010b06:	ee21 6b40 	vnmul.f64	d6, d1, d0
 8010b0a:	eea3 6b05 	vfma.f64	d6, d3, d5
 8010b0e:	dc04      	bgt.n	8010b1a <__kernel_cos+0x72>
 8010b10:	ee37 6b46 	vsub.f64	d6, d7, d6
 8010b14:	ee34 0b46 	vsub.f64	d0, d4, d6
 8010b18:	4770      	bx	lr
 8010b1a:	4b18      	ldr	r3, [pc, #96]	; (8010b7c <__kernel_cos+0xd4>)
 8010b1c:	4299      	cmp	r1, r3
 8010b1e:	dc0d      	bgt.n	8010b3c <__kernel_cos+0x94>
 8010b20:	2200      	movs	r2, #0
 8010b22:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8010b26:	ec43 2b15 	vmov	d5, r2, r3
 8010b2a:	ee34 0b45 	vsub.f64	d0, d4, d5
 8010b2e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010b32:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010b36:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010b3a:	4770      	bx	lr
 8010b3c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8010b40:	e7f3      	b.n	8010b2a <__kernel_cos+0x82>
 8010b42:	eeb0 0b44 	vmov.f64	d0, d4
 8010b46:	4770      	bx	lr
 8010b48:	be8838d4 	.word	0xbe8838d4
 8010b4c:	bda8fae9 	.word	0xbda8fae9
 8010b50:	bdb4b1c4 	.word	0xbdb4b1c4
 8010b54:	3e21ee9e 	.word	0x3e21ee9e
 8010b58:	809c52ad 	.word	0x809c52ad
 8010b5c:	be927e4f 	.word	0xbe927e4f
 8010b60:	19cb1590 	.word	0x19cb1590
 8010b64:	3efa01a0 	.word	0x3efa01a0
 8010b68:	16c15177 	.word	0x16c15177
 8010b6c:	bf56c16c 	.word	0xbf56c16c
 8010b70:	5555554c 	.word	0x5555554c
 8010b74:	3fa55555 	.word	0x3fa55555
 8010b78:	3fd33332 	.word	0x3fd33332
 8010b7c:	3fe90000 	.word	0x3fe90000

08010b80 <__kernel_rem_pio2>:
 8010b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b84:	ed2d 8b06 	vpush	{d8-d10}
 8010b88:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8010b8c:	460f      	mov	r7, r1
 8010b8e:	9002      	str	r0, [sp, #8]
 8010b90:	49c5      	ldr	r1, [pc, #788]	; (8010ea8 <__kernel_rem_pio2+0x328>)
 8010b92:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8010b94:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8010b98:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8010b9c:	9301      	str	r3, [sp, #4]
 8010b9e:	f112 0f14 	cmn.w	r2, #20
 8010ba2:	bfa8      	it	ge
 8010ba4:	2018      	movge	r0, #24
 8010ba6:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8010baa:	bfb8      	it	lt
 8010bac:	2000      	movlt	r0, #0
 8010bae:	f06f 0417 	mvn.w	r4, #23
 8010bb2:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8010e90 <__kernel_rem_pio2+0x310>
 8010bb6:	bfa4      	itt	ge
 8010bb8:	f1a2 0a03 	subge.w	sl, r2, #3
 8010bbc:	fb9a f0f0 	sdivge	r0, sl, r0
 8010bc0:	fb00 4404 	mla	r4, r0, r4, r4
 8010bc4:	1a46      	subs	r6, r0, r1
 8010bc6:	4414      	add	r4, r2
 8010bc8:	eb09 0c01 	add.w	ip, r9, r1
 8010bcc:	ad1a      	add	r5, sp, #104	; 0x68
 8010bce:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	4562      	cmp	r2, ip
 8010bd6:	dd10      	ble.n	8010bfa <__kernel_rem_pio2+0x7a>
 8010bd8:	9a01      	ldr	r2, [sp, #4]
 8010bda:	ab1a      	add	r3, sp, #104	; 0x68
 8010bdc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010be0:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8010be4:	f04f 0c00 	mov.w	ip, #0
 8010be8:	45cc      	cmp	ip, r9
 8010bea:	dc26      	bgt.n	8010c3a <__kernel_rem_pio2+0xba>
 8010bec:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8010e90 <__kernel_rem_pio2+0x310>
 8010bf0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010bf4:	4616      	mov	r6, r2
 8010bf6:	2500      	movs	r5, #0
 8010bf8:	e015      	b.n	8010c26 <__kernel_rem_pio2+0xa6>
 8010bfa:	42d6      	cmn	r6, r2
 8010bfc:	d409      	bmi.n	8010c12 <__kernel_rem_pio2+0x92>
 8010bfe:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8010c02:	ee07 3a90 	vmov	s15, r3
 8010c06:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010c0a:	eca5 7b02 	vstmia	r5!, {d7}
 8010c0e:	3201      	adds	r2, #1
 8010c10:	e7e0      	b.n	8010bd4 <__kernel_rem_pio2+0x54>
 8010c12:	eeb0 7b46 	vmov.f64	d7, d6
 8010c16:	e7f8      	b.n	8010c0a <__kernel_rem_pio2+0x8a>
 8010c18:	ecb8 5b02 	vldmia	r8!, {d5}
 8010c1c:	ed96 6b00 	vldr	d6, [r6]
 8010c20:	3501      	adds	r5, #1
 8010c22:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010c26:	428d      	cmp	r5, r1
 8010c28:	f1a6 0608 	sub.w	r6, r6, #8
 8010c2c:	ddf4      	ble.n	8010c18 <__kernel_rem_pio2+0x98>
 8010c2e:	ecaa 7b02 	vstmia	sl!, {d7}
 8010c32:	f10c 0c01 	add.w	ip, ip, #1
 8010c36:	3208      	adds	r2, #8
 8010c38:	e7d6      	b.n	8010be8 <__kernel_rem_pio2+0x68>
 8010c3a:	ab06      	add	r3, sp, #24
 8010c3c:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8010e98 <__kernel_rem_pio2+0x318>
 8010c40:	ed9f ab97 	vldr	d10, [pc, #604]	; 8010ea0 <__kernel_rem_pio2+0x320>
 8010c44:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8010c48:	9303      	str	r3, [sp, #12]
 8010c4a:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 8010c4e:	464d      	mov	r5, r9
 8010c50:	00eb      	lsls	r3, r5, #3
 8010c52:	9304      	str	r3, [sp, #16]
 8010c54:	ab92      	add	r3, sp, #584	; 0x248
 8010c56:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8010c5a:	f10d 0b18 	add.w	fp, sp, #24
 8010c5e:	ab6a      	add	r3, sp, #424	; 0x1a8
 8010c60:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8010c64:	465e      	mov	r6, fp
 8010c66:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8010c6a:	4628      	mov	r0, r5
 8010c6c:	2800      	cmp	r0, #0
 8010c6e:	f1a2 0208 	sub.w	r2, r2, #8
 8010c72:	dc4c      	bgt.n	8010d0e <__kernel_rem_pio2+0x18e>
 8010c74:	4620      	mov	r0, r4
 8010c76:	9105      	str	r1, [sp, #20]
 8010c78:	f000 fb62 	bl	8011340 <scalbn>
 8010c7c:	eeb0 8b40 	vmov.f64	d8, d0
 8010c80:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8010c84:	ee28 0b00 	vmul.f64	d0, d8, d0
 8010c88:	f000 fae6 	bl	8011258 <floor>
 8010c8c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8010c90:	eea0 8b47 	vfms.f64	d8, d0, d7
 8010c94:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8010c98:	2c00      	cmp	r4, #0
 8010c9a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8010c9e:	ee17 8a90 	vmov	r8, s15
 8010ca2:	ee38 8b40 	vsub.f64	d8, d8, d0
 8010ca6:	9905      	ldr	r1, [sp, #20]
 8010ca8:	dd43      	ble.n	8010d32 <__kernel_rem_pio2+0x1b2>
 8010caa:	1e68      	subs	r0, r5, #1
 8010cac:	ab06      	add	r3, sp, #24
 8010cae:	f1c4 0c18 	rsb	ip, r4, #24
 8010cb2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8010cb6:	fa46 f20c 	asr.w	r2, r6, ip
 8010cba:	4490      	add	r8, r2
 8010cbc:	fa02 f20c 	lsl.w	r2, r2, ip
 8010cc0:	1ab6      	subs	r6, r6, r2
 8010cc2:	f1c4 0217 	rsb	r2, r4, #23
 8010cc6:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8010cca:	4116      	asrs	r6, r2
 8010ccc:	2e00      	cmp	r6, #0
 8010cce:	dd3f      	ble.n	8010d50 <__kernel_rem_pio2+0x1d0>
 8010cd0:	f04f 0c00 	mov.w	ip, #0
 8010cd4:	f108 0801 	add.w	r8, r8, #1
 8010cd8:	4660      	mov	r0, ip
 8010cda:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8010cde:	4565      	cmp	r5, ip
 8010ce0:	dc6e      	bgt.n	8010dc0 <__kernel_rem_pio2+0x240>
 8010ce2:	2c00      	cmp	r4, #0
 8010ce4:	dd04      	ble.n	8010cf0 <__kernel_rem_pio2+0x170>
 8010ce6:	2c01      	cmp	r4, #1
 8010ce8:	d07f      	beq.n	8010dea <__kernel_rem_pio2+0x26a>
 8010cea:	2c02      	cmp	r4, #2
 8010cec:	f000 8087 	beq.w	8010dfe <__kernel_rem_pio2+0x27e>
 8010cf0:	2e02      	cmp	r6, #2
 8010cf2:	d12d      	bne.n	8010d50 <__kernel_rem_pio2+0x1d0>
 8010cf4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010cf8:	ee30 8b48 	vsub.f64	d8, d0, d8
 8010cfc:	b340      	cbz	r0, 8010d50 <__kernel_rem_pio2+0x1d0>
 8010cfe:	4620      	mov	r0, r4
 8010d00:	9105      	str	r1, [sp, #20]
 8010d02:	f000 fb1d 	bl	8011340 <scalbn>
 8010d06:	9905      	ldr	r1, [sp, #20]
 8010d08:	ee38 8b40 	vsub.f64	d8, d8, d0
 8010d0c:	e020      	b.n	8010d50 <__kernel_rem_pio2+0x1d0>
 8010d0e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8010d12:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8010d16:	3801      	subs	r0, #1
 8010d18:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8010d1c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8010d20:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010d24:	eca6 0a01 	vstmia	r6!, {s0}
 8010d28:	ed92 0b00 	vldr	d0, [r2]
 8010d2c:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010d30:	e79c      	b.n	8010c6c <__kernel_rem_pio2+0xec>
 8010d32:	d105      	bne.n	8010d40 <__kernel_rem_pio2+0x1c0>
 8010d34:	1e6a      	subs	r2, r5, #1
 8010d36:	ab06      	add	r3, sp, #24
 8010d38:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8010d3c:	15f6      	asrs	r6, r6, #23
 8010d3e:	e7c5      	b.n	8010ccc <__kernel_rem_pio2+0x14c>
 8010d40:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010d44:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d4c:	da36      	bge.n	8010dbc <__kernel_rem_pio2+0x23c>
 8010d4e:	2600      	movs	r6, #0
 8010d50:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d58:	f040 80aa 	bne.w	8010eb0 <__kernel_rem_pio2+0x330>
 8010d5c:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8010d60:	4658      	mov	r0, fp
 8010d62:	2200      	movs	r2, #0
 8010d64:	4548      	cmp	r0, r9
 8010d66:	da52      	bge.n	8010e0e <__kernel_rem_pio2+0x28e>
 8010d68:	2a00      	cmp	r2, #0
 8010d6a:	f000 8081 	beq.w	8010e70 <__kernel_rem_pio2+0x2f0>
 8010d6e:	ab06      	add	r3, sp, #24
 8010d70:	3c18      	subs	r4, #24
 8010d72:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	f000 8087 	beq.w	8010e8a <__kernel_rem_pio2+0x30a>
 8010d7c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010d80:	4620      	mov	r0, r4
 8010d82:	f000 fadd 	bl	8011340 <scalbn>
 8010d86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010d8a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8010e98 <__kernel_rem_pio2+0x318>
 8010d8e:	a96a      	add	r1, sp, #424	; 0x1a8
 8010d90:	f103 0208 	add.w	r2, r3, #8
 8010d94:	1888      	adds	r0, r1, r2
 8010d96:	4659      	mov	r1, fp
 8010d98:	2900      	cmp	r1, #0
 8010d9a:	f280 80b7 	bge.w	8010f0c <__kernel_rem_pio2+0x38c>
 8010d9e:	4659      	mov	r1, fp
 8010da0:	2900      	cmp	r1, #0
 8010da2:	f2c0 80d5 	blt.w	8010f50 <__kernel_rem_pio2+0x3d0>
 8010da6:	a86a      	add	r0, sp, #424	; 0x1a8
 8010da8:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8010dac:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8010e90 <__kernel_rem_pio2+0x310>
 8010db0:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8010eac <__kernel_rem_pio2+0x32c>
 8010db4:	2400      	movs	r4, #0
 8010db6:	ebab 0001 	sub.w	r0, fp, r1
 8010dba:	e0be      	b.n	8010f3a <__kernel_rem_pio2+0x3ba>
 8010dbc:	2602      	movs	r6, #2
 8010dbe:	e787      	b.n	8010cd0 <__kernel_rem_pio2+0x150>
 8010dc0:	f8db 2000 	ldr.w	r2, [fp]
 8010dc4:	b958      	cbnz	r0, 8010dde <__kernel_rem_pio2+0x25e>
 8010dc6:	b122      	cbz	r2, 8010dd2 <__kernel_rem_pio2+0x252>
 8010dc8:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8010dcc:	f8cb 2000 	str.w	r2, [fp]
 8010dd0:	2201      	movs	r2, #1
 8010dd2:	f10c 0c01 	add.w	ip, ip, #1
 8010dd6:	f10b 0b04 	add.w	fp, fp, #4
 8010dda:	4610      	mov	r0, r2
 8010ddc:	e77f      	b.n	8010cde <__kernel_rem_pio2+0x15e>
 8010dde:	ebae 0202 	sub.w	r2, lr, r2
 8010de2:	f8cb 2000 	str.w	r2, [fp]
 8010de6:	4602      	mov	r2, r0
 8010de8:	e7f3      	b.n	8010dd2 <__kernel_rem_pio2+0x252>
 8010dea:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 8010dee:	ab06      	add	r3, sp, #24
 8010df0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8010df4:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8010df8:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8010dfc:	e778      	b.n	8010cf0 <__kernel_rem_pio2+0x170>
 8010dfe:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 8010e02:	ab06      	add	r3, sp, #24
 8010e04:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8010e08:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8010e0c:	e7f4      	b.n	8010df8 <__kernel_rem_pio2+0x278>
 8010e0e:	ab06      	add	r3, sp, #24
 8010e10:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8010e14:	3801      	subs	r0, #1
 8010e16:	431a      	orrs	r2, r3
 8010e18:	e7a4      	b.n	8010d64 <__kernel_rem_pio2+0x1e4>
 8010e1a:	f10c 0c01 	add.w	ip, ip, #1
 8010e1e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8010e22:	2800      	cmp	r0, #0
 8010e24:	d0f9      	beq.n	8010e1a <__kernel_rem_pio2+0x29a>
 8010e26:	9b04      	ldr	r3, [sp, #16]
 8010e28:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8010e2c:	eb0d 0203 	add.w	r2, sp, r3
 8010e30:	9b01      	ldr	r3, [sp, #4]
 8010e32:	18e8      	adds	r0, r5, r3
 8010e34:	ab1a      	add	r3, sp, #104	; 0x68
 8010e36:	1c6e      	adds	r6, r5, #1
 8010e38:	3a98      	subs	r2, #152	; 0x98
 8010e3a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8010e3e:	4465      	add	r5, ip
 8010e40:	42b5      	cmp	r5, r6
 8010e42:	f6ff af05 	blt.w	8010c50 <__kernel_rem_pio2+0xd0>
 8010e46:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8010e4a:	f8dd e008 	ldr.w	lr, [sp, #8]
 8010e4e:	ee07 3a90 	vmov	s15, r3
 8010e52:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010e56:	f04f 0c00 	mov.w	ip, #0
 8010e5a:	eca0 7b02 	vstmia	r0!, {d7}
 8010e5e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8010e90 <__kernel_rem_pio2+0x310>
 8010e62:	4680      	mov	r8, r0
 8010e64:	458c      	cmp	ip, r1
 8010e66:	dd07      	ble.n	8010e78 <__kernel_rem_pio2+0x2f8>
 8010e68:	eca2 7b02 	vstmia	r2!, {d7}
 8010e6c:	3601      	adds	r6, #1
 8010e6e:	e7e7      	b.n	8010e40 <__kernel_rem_pio2+0x2c0>
 8010e70:	9a03      	ldr	r2, [sp, #12]
 8010e72:	f04f 0c01 	mov.w	ip, #1
 8010e76:	e7d2      	b.n	8010e1e <__kernel_rem_pio2+0x29e>
 8010e78:	ecbe 5b02 	vldmia	lr!, {d5}
 8010e7c:	ed38 6b02 	vldmdb	r8!, {d6}
 8010e80:	f10c 0c01 	add.w	ip, ip, #1
 8010e84:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010e88:	e7ec      	b.n	8010e64 <__kernel_rem_pio2+0x2e4>
 8010e8a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010e8e:	e76e      	b.n	8010d6e <__kernel_rem_pio2+0x1ee>
	...
 8010e9c:	3e700000 	.word	0x3e700000
 8010ea0:	00000000 	.word	0x00000000
 8010ea4:	41700000 	.word	0x41700000
 8010ea8:	08015b80 	.word	0x08015b80
 8010eac:	08015b40 	.word	0x08015b40
 8010eb0:	4260      	negs	r0, r4
 8010eb2:	eeb0 0b48 	vmov.f64	d0, d8
 8010eb6:	f000 fa43 	bl	8011340 <scalbn>
 8010eba:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8011098 <__kernel_rem_pio2+0x518>
 8010ebe:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8010ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ec6:	db18      	blt.n	8010efa <__kernel_rem_pio2+0x37a>
 8010ec8:	ed9f 7b75 	vldr	d7, [pc, #468]	; 80110a0 <__kernel_rem_pio2+0x520>
 8010ecc:	ee20 7b07 	vmul.f64	d7, d0, d7
 8010ed0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8010ed4:	aa06      	add	r2, sp, #24
 8010ed6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8010eda:	eea5 0b46 	vfms.f64	d0, d5, d6
 8010ede:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010ee2:	f105 0b01 	add.w	fp, r5, #1
 8010ee6:	ee10 3a10 	vmov	r3, s0
 8010eea:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8010eee:	ee17 3a10 	vmov	r3, s14
 8010ef2:	3418      	adds	r4, #24
 8010ef4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8010ef8:	e740      	b.n	8010d7c <__kernel_rem_pio2+0x1fc>
 8010efa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010efe:	aa06      	add	r2, sp, #24
 8010f00:	ee10 3a10 	vmov	r3, s0
 8010f04:	46ab      	mov	fp, r5
 8010f06:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8010f0a:	e737      	b.n	8010d7c <__kernel_rem_pio2+0x1fc>
 8010f0c:	ac06      	add	r4, sp, #24
 8010f0e:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8010f12:	9401      	str	r4, [sp, #4]
 8010f14:	ee07 4a90 	vmov	s15, r4
 8010f18:	3901      	subs	r1, #1
 8010f1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010f1e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8010f22:	ee20 0b06 	vmul.f64	d0, d0, d6
 8010f26:	ed20 7b02 	vstmdb	r0!, {d7}
 8010f2a:	e735      	b.n	8010d98 <__kernel_rem_pio2+0x218>
 8010f2c:	ecbc 5b02 	vldmia	ip!, {d5}
 8010f30:	ecb5 6b02 	vldmia	r5!, {d6}
 8010f34:	3401      	adds	r4, #1
 8010f36:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010f3a:	454c      	cmp	r4, r9
 8010f3c:	dc01      	bgt.n	8010f42 <__kernel_rem_pio2+0x3c2>
 8010f3e:	4284      	cmp	r4, r0
 8010f40:	ddf4      	ble.n	8010f2c <__kernel_rem_pio2+0x3ac>
 8010f42:	ac42      	add	r4, sp, #264	; 0x108
 8010f44:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8010f48:	ed80 7b00 	vstr	d7, [r0]
 8010f4c:	3901      	subs	r1, #1
 8010f4e:	e727      	b.n	8010da0 <__kernel_rem_pio2+0x220>
 8010f50:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8010f52:	2902      	cmp	r1, #2
 8010f54:	dc0a      	bgt.n	8010f6c <__kernel_rem_pio2+0x3ec>
 8010f56:	2900      	cmp	r1, #0
 8010f58:	dc2c      	bgt.n	8010fb4 <__kernel_rem_pio2+0x434>
 8010f5a:	d045      	beq.n	8010fe8 <__kernel_rem_pio2+0x468>
 8010f5c:	f008 0007 	and.w	r0, r8, #7
 8010f60:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8010f64:	ecbd 8b06 	vpop	{d8-d10}
 8010f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f6c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8010f6e:	2a03      	cmp	r2, #3
 8010f70:	d1f4      	bne.n	8010f5c <__kernel_rem_pio2+0x3dc>
 8010f72:	aa42      	add	r2, sp, #264	; 0x108
 8010f74:	4413      	add	r3, r2
 8010f76:	461a      	mov	r2, r3
 8010f78:	4619      	mov	r1, r3
 8010f7a:	4658      	mov	r0, fp
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	f1a1 0108 	sub.w	r1, r1, #8
 8010f82:	dc54      	bgt.n	801102e <__kernel_rem_pio2+0x4ae>
 8010f84:	4659      	mov	r1, fp
 8010f86:	2901      	cmp	r1, #1
 8010f88:	f1a2 0208 	sub.w	r2, r2, #8
 8010f8c:	dc5f      	bgt.n	801104e <__kernel_rem_pio2+0x4ce>
 8010f8e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 80110a8 <__kernel_rem_pio2+0x528>
 8010f92:	3308      	adds	r3, #8
 8010f94:	f1bb 0f01 	cmp.w	fp, #1
 8010f98:	dc69      	bgt.n	801106e <__kernel_rem_pio2+0x4ee>
 8010f9a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8010f9e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8010fa2:	2e00      	cmp	r6, #0
 8010fa4:	d16a      	bne.n	801107c <__kernel_rem_pio2+0x4fc>
 8010fa6:	ed87 5b00 	vstr	d5, [r7]
 8010faa:	ed87 6b02 	vstr	d6, [r7, #8]
 8010fae:	ed87 7b04 	vstr	d7, [r7, #16]
 8010fb2:	e7d3      	b.n	8010f5c <__kernel_rem_pio2+0x3dc>
 8010fb4:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80110a8 <__kernel_rem_pio2+0x528>
 8010fb8:	ab42      	add	r3, sp, #264	; 0x108
 8010fba:	441a      	add	r2, r3
 8010fbc:	465b      	mov	r3, fp
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	da26      	bge.n	8011010 <__kernel_rem_pio2+0x490>
 8010fc2:	b35e      	cbz	r6, 801101c <__kernel_rem_pio2+0x49c>
 8010fc4:	eeb1 7b46 	vneg.f64	d7, d6
 8010fc8:	ed87 7b00 	vstr	d7, [r7]
 8010fcc:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8010fd0:	aa44      	add	r2, sp, #272	; 0x110
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010fd8:	459b      	cmp	fp, r3
 8010fda:	da22      	bge.n	8011022 <__kernel_rem_pio2+0x4a2>
 8010fdc:	b10e      	cbz	r6, 8010fe2 <__kernel_rem_pio2+0x462>
 8010fde:	eeb1 7b47 	vneg.f64	d7, d7
 8010fe2:	ed87 7b02 	vstr	d7, [r7, #8]
 8010fe6:	e7b9      	b.n	8010f5c <__kernel_rem_pio2+0x3dc>
 8010fe8:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80110a8 <__kernel_rem_pio2+0x528>
 8010fec:	ab42      	add	r3, sp, #264	; 0x108
 8010fee:	441a      	add	r2, r3
 8010ff0:	f1bb 0f00 	cmp.w	fp, #0
 8010ff4:	da05      	bge.n	8011002 <__kernel_rem_pio2+0x482>
 8010ff6:	b10e      	cbz	r6, 8010ffc <__kernel_rem_pio2+0x47c>
 8010ff8:	eeb1 7b47 	vneg.f64	d7, d7
 8010ffc:	ed87 7b00 	vstr	d7, [r7]
 8011000:	e7ac      	b.n	8010f5c <__kernel_rem_pio2+0x3dc>
 8011002:	ed32 6b02 	vldmdb	r2!, {d6}
 8011006:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801100a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801100e:	e7ef      	b.n	8010ff0 <__kernel_rem_pio2+0x470>
 8011010:	ed32 7b02 	vldmdb	r2!, {d7}
 8011014:	3b01      	subs	r3, #1
 8011016:	ee36 6b07 	vadd.f64	d6, d6, d7
 801101a:	e7d0      	b.n	8010fbe <__kernel_rem_pio2+0x43e>
 801101c:	eeb0 7b46 	vmov.f64	d7, d6
 8011020:	e7d2      	b.n	8010fc8 <__kernel_rem_pio2+0x448>
 8011022:	ecb2 6b02 	vldmia	r2!, {d6}
 8011026:	3301      	adds	r3, #1
 8011028:	ee37 7b06 	vadd.f64	d7, d7, d6
 801102c:	e7d4      	b.n	8010fd8 <__kernel_rem_pio2+0x458>
 801102e:	ed91 7b00 	vldr	d7, [r1]
 8011032:	ed91 5b02 	vldr	d5, [r1, #8]
 8011036:	3801      	subs	r0, #1
 8011038:	ee37 6b05 	vadd.f64	d6, d7, d5
 801103c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011040:	ed81 6b00 	vstr	d6, [r1]
 8011044:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011048:	ed81 7b02 	vstr	d7, [r1, #8]
 801104c:	e796      	b.n	8010f7c <__kernel_rem_pio2+0x3fc>
 801104e:	ed92 7b00 	vldr	d7, [r2]
 8011052:	ed92 5b02 	vldr	d5, [r2, #8]
 8011056:	3901      	subs	r1, #1
 8011058:	ee37 6b05 	vadd.f64	d6, d7, d5
 801105c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011060:	ed82 6b00 	vstr	d6, [r2]
 8011064:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011068:	ed82 7b02 	vstr	d7, [r2, #8]
 801106c:	e78b      	b.n	8010f86 <__kernel_rem_pio2+0x406>
 801106e:	ed33 6b02 	vldmdb	r3!, {d6}
 8011072:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8011076:	ee37 7b06 	vadd.f64	d7, d7, d6
 801107a:	e78b      	b.n	8010f94 <__kernel_rem_pio2+0x414>
 801107c:	eeb1 5b45 	vneg.f64	d5, d5
 8011080:	eeb1 6b46 	vneg.f64	d6, d6
 8011084:	ed87 5b00 	vstr	d5, [r7]
 8011088:	eeb1 7b47 	vneg.f64	d7, d7
 801108c:	ed87 6b02 	vstr	d6, [r7, #8]
 8011090:	e78d      	b.n	8010fae <__kernel_rem_pio2+0x42e>
 8011092:	bf00      	nop
 8011094:	f3af 8000 	nop.w
 8011098:	00000000 	.word	0x00000000
 801109c:	41700000 	.word	0x41700000
 80110a0:	00000000 	.word	0x00000000
 80110a4:	3e700000 	.word	0x3e700000
	...

080110b0 <__kernel_sin>:
 80110b0:	ee10 3a90 	vmov	r3, s1
 80110b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80110b8:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80110bc:	da04      	bge.n	80110c8 <__kernel_sin+0x18>
 80110be:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80110c2:	ee17 3a90 	vmov	r3, s15
 80110c6:	b35b      	cbz	r3, 8011120 <__kernel_sin+0x70>
 80110c8:	ee20 6b00 	vmul.f64	d6, d0, d0
 80110cc:	ee20 5b06 	vmul.f64	d5, d0, d6
 80110d0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011128 <__kernel_sin+0x78>
 80110d4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011130 <__kernel_sin+0x80>
 80110d8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80110dc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011138 <__kernel_sin+0x88>
 80110e0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80110e4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011140 <__kernel_sin+0x90>
 80110e8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80110ec:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011148 <__kernel_sin+0x98>
 80110f0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80110f4:	b930      	cbnz	r0, 8011104 <__kernel_sin+0x54>
 80110f6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011150 <__kernel_sin+0xa0>
 80110fa:	eea6 4b07 	vfma.f64	d4, d6, d7
 80110fe:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011102:	4770      	bx	lr
 8011104:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8011108:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 801110c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8011110:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8011114:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8011158 <__kernel_sin+0xa8>
 8011118:	eea5 1b07 	vfma.f64	d1, d5, d7
 801111c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8011120:	4770      	bx	lr
 8011122:	bf00      	nop
 8011124:	f3af 8000 	nop.w
 8011128:	5acfd57c 	.word	0x5acfd57c
 801112c:	3de5d93a 	.word	0x3de5d93a
 8011130:	8a2b9ceb 	.word	0x8a2b9ceb
 8011134:	be5ae5e6 	.word	0xbe5ae5e6
 8011138:	57b1fe7d 	.word	0x57b1fe7d
 801113c:	3ec71de3 	.word	0x3ec71de3
 8011140:	19c161d5 	.word	0x19c161d5
 8011144:	bf2a01a0 	.word	0xbf2a01a0
 8011148:	1110f8a6 	.word	0x1110f8a6
 801114c:	3f811111 	.word	0x3f811111
 8011150:	55555549 	.word	0x55555549
 8011154:	bfc55555 	.word	0xbfc55555
 8011158:	55555549 	.word	0x55555549
 801115c:	3fc55555 	.word	0x3fc55555

08011160 <with_errno>:
 8011160:	b513      	push	{r0, r1, r4, lr}
 8011162:	4604      	mov	r4, r0
 8011164:	ed8d 0b00 	vstr	d0, [sp]
 8011168:	f000 fa50 	bl	801160c <__errno>
 801116c:	ed9d 0b00 	vldr	d0, [sp]
 8011170:	6004      	str	r4, [r0, #0]
 8011172:	b002      	add	sp, #8
 8011174:	bd10      	pop	{r4, pc}

08011176 <xflow>:
 8011176:	b082      	sub	sp, #8
 8011178:	b158      	cbz	r0, 8011192 <xflow+0x1c>
 801117a:	eeb1 7b40 	vneg.f64	d7, d0
 801117e:	ed8d 7b00 	vstr	d7, [sp]
 8011182:	ed9d 7b00 	vldr	d7, [sp]
 8011186:	2022      	movs	r0, #34	; 0x22
 8011188:	ee20 0b07 	vmul.f64	d0, d0, d7
 801118c:	b002      	add	sp, #8
 801118e:	f7ff bfe7 	b.w	8011160 <with_errno>
 8011192:	eeb0 7b40 	vmov.f64	d7, d0
 8011196:	e7f2      	b.n	801117e <xflow+0x8>

08011198 <__math_uflow>:
 8011198:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80111a0 <__math_uflow+0x8>
 801119c:	f7ff bfeb 	b.w	8011176 <xflow>
 80111a0:	00000000 	.word	0x00000000
 80111a4:	10000000 	.word	0x10000000

080111a8 <__math_oflow>:
 80111a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80111b0 <__math_oflow+0x8>
 80111ac:	f7ff bfe3 	b.w	8011176 <xflow>
 80111b0:	00000000 	.word	0x00000000
 80111b4:	70000000 	.word	0x70000000

080111b8 <__math_divzero>:
 80111b8:	b082      	sub	sp, #8
 80111ba:	2800      	cmp	r0, #0
 80111bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80111c0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 80111c4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 80111c8:	ed8d 7b00 	vstr	d7, [sp]
 80111cc:	ed9d 0b00 	vldr	d0, [sp]
 80111d0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 80111e0 <__math_divzero+0x28>
 80111d4:	2022      	movs	r0, #34	; 0x22
 80111d6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80111da:	b002      	add	sp, #8
 80111dc:	f7ff bfc0 	b.w	8011160 <with_errno>
	...

080111e8 <__math_invalid>:
 80111e8:	eeb0 7b40 	vmov.f64	d7, d0
 80111ec:	eeb4 7b47 	vcmp.f64	d7, d7
 80111f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111f4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80111f8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80111fc:	d602      	bvs.n	8011204 <__math_invalid+0x1c>
 80111fe:	2021      	movs	r0, #33	; 0x21
 8011200:	f7ff bfae 	b.w	8011160 <with_errno>
 8011204:	4770      	bx	lr

08011206 <__math_check_uflow>:
 8011206:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801120a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801120e:	d102      	bne.n	8011216 <__math_check_uflow+0x10>
 8011210:	2022      	movs	r0, #34	; 0x22
 8011212:	f7ff bfa5 	b.w	8011160 <with_errno>
 8011216:	4770      	bx	lr

08011218 <__math_check_oflow>:
 8011218:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8011238 <__math_check_oflow+0x20>
 801121c:	eeb0 7bc0 	vabs.f64	d7, d0
 8011220:	eeb4 7b46 	vcmp.f64	d7, d6
 8011224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011228:	dd02      	ble.n	8011230 <__math_check_oflow+0x18>
 801122a:	2022      	movs	r0, #34	; 0x22
 801122c:	f7ff bf98 	b.w	8011160 <with_errno>
 8011230:	4770      	bx	lr
 8011232:	bf00      	nop
 8011234:	f3af 8000 	nop.w
 8011238:	ffffffff 	.word	0xffffffff
 801123c:	7fefffff 	.word	0x7fefffff

08011240 <fabs>:
 8011240:	ec51 0b10 	vmov	r0, r1, d0
 8011244:	ee10 2a10 	vmov	r2, s0
 8011248:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801124c:	ec43 2b10 	vmov	d0, r2, r3
 8011250:	4770      	bx	lr
 8011252:	0000      	movs	r0, r0
 8011254:	0000      	movs	r0, r0
	...

08011258 <floor>:
 8011258:	ee10 1a90 	vmov	r1, s1
 801125c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011260:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8011264:	2b13      	cmp	r3, #19
 8011266:	b530      	push	{r4, r5, lr}
 8011268:	ee10 0a10 	vmov	r0, s0
 801126c:	ee10 5a10 	vmov	r5, s0
 8011270:	dc31      	bgt.n	80112d6 <floor+0x7e>
 8011272:	2b00      	cmp	r3, #0
 8011274:	da15      	bge.n	80112a2 <floor+0x4a>
 8011276:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011330 <floor+0xd8>
 801127a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801127e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011286:	dd07      	ble.n	8011298 <floor+0x40>
 8011288:	2900      	cmp	r1, #0
 801128a:	da4e      	bge.n	801132a <floor+0xd2>
 801128c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011290:	4318      	orrs	r0, r3
 8011292:	d001      	beq.n	8011298 <floor+0x40>
 8011294:	4928      	ldr	r1, [pc, #160]	; (8011338 <floor+0xe0>)
 8011296:	2000      	movs	r0, #0
 8011298:	460b      	mov	r3, r1
 801129a:	4602      	mov	r2, r0
 801129c:	ec43 2b10 	vmov	d0, r2, r3
 80112a0:	e020      	b.n	80112e4 <floor+0x8c>
 80112a2:	4a26      	ldr	r2, [pc, #152]	; (801133c <floor+0xe4>)
 80112a4:	411a      	asrs	r2, r3
 80112a6:	ea01 0402 	and.w	r4, r1, r2
 80112aa:	4304      	orrs	r4, r0
 80112ac:	d01a      	beq.n	80112e4 <floor+0x8c>
 80112ae:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011330 <floor+0xd8>
 80112b2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80112b6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80112ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112be:	ddeb      	ble.n	8011298 <floor+0x40>
 80112c0:	2900      	cmp	r1, #0
 80112c2:	bfbe      	ittt	lt
 80112c4:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80112c8:	fa40 f303 	asrlt.w	r3, r0, r3
 80112cc:	18c9      	addlt	r1, r1, r3
 80112ce:	ea21 0102 	bic.w	r1, r1, r2
 80112d2:	2000      	movs	r0, #0
 80112d4:	e7e0      	b.n	8011298 <floor+0x40>
 80112d6:	2b33      	cmp	r3, #51	; 0x33
 80112d8:	dd05      	ble.n	80112e6 <floor+0x8e>
 80112da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80112de:	d101      	bne.n	80112e4 <floor+0x8c>
 80112e0:	ee30 0b00 	vadd.f64	d0, d0, d0
 80112e4:	bd30      	pop	{r4, r5, pc}
 80112e6:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80112ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80112ee:	40e2      	lsrs	r2, r4
 80112f0:	4202      	tst	r2, r0
 80112f2:	d0f7      	beq.n	80112e4 <floor+0x8c>
 80112f4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011330 <floor+0xd8>
 80112f8:	ee30 0b07 	vadd.f64	d0, d0, d7
 80112fc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011304:	ddc8      	ble.n	8011298 <floor+0x40>
 8011306:	2900      	cmp	r1, #0
 8011308:	da02      	bge.n	8011310 <floor+0xb8>
 801130a:	2b14      	cmp	r3, #20
 801130c:	d103      	bne.n	8011316 <floor+0xbe>
 801130e:	3101      	adds	r1, #1
 8011310:	ea20 0002 	bic.w	r0, r0, r2
 8011314:	e7c0      	b.n	8011298 <floor+0x40>
 8011316:	2401      	movs	r4, #1
 8011318:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801131c:	fa04 f303 	lsl.w	r3, r4, r3
 8011320:	4418      	add	r0, r3
 8011322:	42a8      	cmp	r0, r5
 8011324:	bf38      	it	cc
 8011326:	1909      	addcc	r1, r1, r4
 8011328:	e7f2      	b.n	8011310 <floor+0xb8>
 801132a:	2000      	movs	r0, #0
 801132c:	4601      	mov	r1, r0
 801132e:	e7b3      	b.n	8011298 <floor+0x40>
 8011330:	8800759c 	.word	0x8800759c
 8011334:	7e37e43c 	.word	0x7e37e43c
 8011338:	bff00000 	.word	0xbff00000
 801133c:	000fffff 	.word	0x000fffff

08011340 <scalbn>:
 8011340:	ee10 1a90 	vmov	r1, s1
 8011344:	b510      	push	{r4, lr}
 8011346:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801134a:	b98c      	cbnz	r4, 8011370 <scalbn+0x30>
 801134c:	ee10 3a10 	vmov	r3, s0
 8011350:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011354:	430b      	orrs	r3, r1
 8011356:	d011      	beq.n	801137c <scalbn+0x3c>
 8011358:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8011420 <scalbn+0xe0>
 801135c:	4b3c      	ldr	r3, [pc, #240]	; (8011450 <scalbn+0x110>)
 801135e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011362:	4298      	cmp	r0, r3
 8011364:	da0b      	bge.n	801137e <scalbn+0x3e>
 8011366:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8011428 <scalbn+0xe8>
 801136a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801136e:	e005      	b.n	801137c <scalbn+0x3c>
 8011370:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8011374:	429c      	cmp	r4, r3
 8011376:	d107      	bne.n	8011388 <scalbn+0x48>
 8011378:	ee30 0b00 	vadd.f64	d0, d0, d0
 801137c:	bd10      	pop	{r4, pc}
 801137e:	ee10 1a90 	vmov	r1, s1
 8011382:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8011386:	3c36      	subs	r4, #54	; 0x36
 8011388:	4404      	add	r4, r0
 801138a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 801138e:	429c      	cmp	r4, r3
 8011390:	dd0d      	ble.n	80113ae <scalbn+0x6e>
 8011392:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8011430 <scalbn+0xf0>
 8011396:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8011438 <scalbn+0xf8>
 801139a:	eeb0 6b47 	vmov.f64	d6, d7
 801139e:	ee10 3a90 	vmov	r3, s1
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	fe27 7b05 	vselge.f64	d7, d7, d5
 80113a8:	ee27 0b06 	vmul.f64	d0, d7, d6
 80113ac:	e7e6      	b.n	801137c <scalbn+0x3c>
 80113ae:	2c00      	cmp	r4, #0
 80113b0:	dd0a      	ble.n	80113c8 <scalbn+0x88>
 80113b2:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80113b6:	ec53 2b10 	vmov	r2, r3, d0
 80113ba:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80113be:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 80113c2:	ec43 2b10 	vmov	d0, r2, r3
 80113c6:	e7d9      	b.n	801137c <scalbn+0x3c>
 80113c8:	f114 0f35 	cmn.w	r4, #53	; 0x35
 80113cc:	da19      	bge.n	8011402 <scalbn+0xc2>
 80113ce:	f24c 3350 	movw	r3, #50000	; 0xc350
 80113d2:	4298      	cmp	r0, r3
 80113d4:	ee10 3a90 	vmov	r3, s1
 80113d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80113dc:	dd09      	ble.n	80113f2 <scalbn+0xb2>
 80113de:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8011430 <scalbn+0xf0>
 80113e2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8011438 <scalbn+0xf8>
 80113e6:	eeb0 7b40 	vmov.f64	d7, d0
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	fe00 0b06 	vseleq.f64	d0, d0, d6
 80113f0:	e7bb      	b.n	801136a <scalbn+0x2a>
 80113f2:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8011428 <scalbn+0xe8>
 80113f6:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8011440 <scalbn+0x100>
 80113fa:	eeb0 7b40 	vmov.f64	d7, d0
 80113fe:	2b00      	cmp	r3, #0
 8011400:	e7f4      	b.n	80113ec <scalbn+0xac>
 8011402:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8011406:	ec53 2b10 	vmov	r2, r3, d0
 801140a:	3436      	adds	r4, #54	; 0x36
 801140c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8011410:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8011414:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8011448 <scalbn+0x108>
 8011418:	ec43 2b10 	vmov	d0, r2, r3
 801141c:	e7a5      	b.n	801136a <scalbn+0x2a>
 801141e:	bf00      	nop
 8011420:	00000000 	.word	0x00000000
 8011424:	43500000 	.word	0x43500000
 8011428:	c2f8f359 	.word	0xc2f8f359
 801142c:	01a56e1f 	.word	0x01a56e1f
 8011430:	8800759c 	.word	0x8800759c
 8011434:	7e37e43c 	.word	0x7e37e43c
 8011438:	8800759c 	.word	0x8800759c
 801143c:	fe37e43c 	.word	0xfe37e43c
 8011440:	c2f8f359 	.word	0xc2f8f359
 8011444:	81a56e1f 	.word	0x81a56e1f
 8011448:	00000000 	.word	0x00000000
 801144c:	3c900000 	.word	0x3c900000
 8011450:	ffff3cb0 	.word	0xffff3cb0

08011454 <atanf>:
 8011454:	b538      	push	{r3, r4, r5, lr}
 8011456:	ee10 5a10 	vmov	r5, s0
 801145a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 801145e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8011462:	eef0 7a40 	vmov.f32	s15, s0
 8011466:	db0f      	blt.n	8011488 <atanf+0x34>
 8011468:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801146c:	dd04      	ble.n	8011478 <atanf+0x24>
 801146e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8011472:	eeb0 0a67 	vmov.f32	s0, s15
 8011476:	bd38      	pop	{r3, r4, r5, pc}
 8011478:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80115b0 <atanf+0x15c>
 801147c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80115b4 <atanf+0x160>
 8011480:	2d00      	cmp	r5, #0
 8011482:	fe77 7a80 	vselgt.f32	s15, s15, s0
 8011486:	e7f4      	b.n	8011472 <atanf+0x1e>
 8011488:	4b4b      	ldr	r3, [pc, #300]	; (80115b8 <atanf+0x164>)
 801148a:	429c      	cmp	r4, r3
 801148c:	dc10      	bgt.n	80114b0 <atanf+0x5c>
 801148e:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8011492:	da0a      	bge.n	80114aa <atanf+0x56>
 8011494:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80115bc <atanf+0x168>
 8011498:	ee30 7a07 	vadd.f32	s14, s0, s14
 801149c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114a0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80114a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114a8:	dce3      	bgt.n	8011472 <atanf+0x1e>
 80114aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80114ae:	e013      	b.n	80114d8 <atanf+0x84>
 80114b0:	f000 f8a4 	bl	80115fc <fabsf>
 80114b4:	4b42      	ldr	r3, [pc, #264]	; (80115c0 <atanf+0x16c>)
 80114b6:	429c      	cmp	r4, r3
 80114b8:	dc4f      	bgt.n	801155a <atanf+0x106>
 80114ba:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80114be:	429c      	cmp	r4, r3
 80114c0:	dc41      	bgt.n	8011546 <atanf+0xf2>
 80114c2:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80114c6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80114ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 80114ce:	2300      	movs	r3, #0
 80114d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80114d4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80114d8:	1c5a      	adds	r2, r3, #1
 80114da:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80114de:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80115c4 <atanf+0x170>
 80114e2:	eddf 5a39 	vldr	s11, [pc, #228]	; 80115c8 <atanf+0x174>
 80114e6:	ed9f 5a39 	vldr	s10, [pc, #228]	; 80115cc <atanf+0x178>
 80114ea:	ee66 6a06 	vmul.f32	s13, s12, s12
 80114ee:	eee6 5a87 	vfma.f32	s11, s13, s14
 80114f2:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80115d0 <atanf+0x17c>
 80114f6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80114fa:	eddf 5a36 	vldr	s11, [pc, #216]	; 80115d4 <atanf+0x180>
 80114fe:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011502:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80115d8 <atanf+0x184>
 8011506:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801150a:	eddf 5a34 	vldr	s11, [pc, #208]	; 80115dc <atanf+0x188>
 801150e:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011512:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80115e0 <atanf+0x18c>
 8011516:	eea6 5a87 	vfma.f32	s10, s13, s14
 801151a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80115e4 <atanf+0x190>
 801151e:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011522:	ed9f 5a31 	vldr	s10, [pc, #196]	; 80115e8 <atanf+0x194>
 8011526:	eea7 5a26 	vfma.f32	s10, s14, s13
 801152a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80115ec <atanf+0x198>
 801152e:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011532:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011536:	eea5 7a86 	vfma.f32	s14, s11, s12
 801153a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801153e:	d121      	bne.n	8011584 <atanf+0x130>
 8011540:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011544:	e795      	b.n	8011472 <atanf+0x1e>
 8011546:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801154a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801154e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011552:	2301      	movs	r3, #1
 8011554:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011558:	e7be      	b.n	80114d8 <atanf+0x84>
 801155a:	4b25      	ldr	r3, [pc, #148]	; (80115f0 <atanf+0x19c>)
 801155c:	429c      	cmp	r4, r3
 801155e:	dc0b      	bgt.n	8011578 <atanf+0x124>
 8011560:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8011564:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011568:	eea0 7a27 	vfma.f32	s14, s0, s15
 801156c:	2302      	movs	r3, #2
 801156e:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011576:	e7af      	b.n	80114d8 <atanf+0x84>
 8011578:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801157c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011580:	2303      	movs	r3, #3
 8011582:	e7a9      	b.n	80114d8 <atanf+0x84>
 8011584:	4a1b      	ldr	r2, [pc, #108]	; (80115f4 <atanf+0x1a0>)
 8011586:	491c      	ldr	r1, [pc, #112]	; (80115f8 <atanf+0x1a4>)
 8011588:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801158c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011590:	ed93 0a00 	vldr	s0, [r3]
 8011594:	ee37 7a40 	vsub.f32	s14, s14, s0
 8011598:	ed92 0a00 	vldr	s0, [r2]
 801159c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80115a0:	2d00      	cmp	r5, #0
 80115a2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80115a6:	bfb8      	it	lt
 80115a8:	eef1 7a67 	vneglt.f32	s15, s15
 80115ac:	e761      	b.n	8011472 <atanf+0x1e>
 80115ae:	bf00      	nop
 80115b0:	3fc90fdb 	.word	0x3fc90fdb
 80115b4:	bfc90fdb 	.word	0xbfc90fdb
 80115b8:	3edfffff 	.word	0x3edfffff
 80115bc:	7149f2ca 	.word	0x7149f2ca
 80115c0:	3f97ffff 	.word	0x3f97ffff
 80115c4:	3c8569d7 	.word	0x3c8569d7
 80115c8:	3d4bda59 	.word	0x3d4bda59
 80115cc:	bd6ef16b 	.word	0xbd6ef16b
 80115d0:	3d886b35 	.word	0x3d886b35
 80115d4:	3dba2e6e 	.word	0x3dba2e6e
 80115d8:	3e124925 	.word	0x3e124925
 80115dc:	3eaaaaab 	.word	0x3eaaaaab
 80115e0:	bd15a221 	.word	0xbd15a221
 80115e4:	bd9d8795 	.word	0xbd9d8795
 80115e8:	bde38e38 	.word	0xbde38e38
 80115ec:	be4ccccd 	.word	0xbe4ccccd
 80115f0:	401bffff 	.word	0x401bffff
 80115f4:	08015b90 	.word	0x08015b90
 80115f8:	08015ba0 	.word	0x08015ba0

080115fc <fabsf>:
 80115fc:	ee10 3a10 	vmov	r3, s0
 8011600:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011604:	ee00 3a10 	vmov	s0, r3
 8011608:	4770      	bx	lr
	...

0801160c <__errno>:
 801160c:	4b01      	ldr	r3, [pc, #4]	; (8011614 <__errno+0x8>)
 801160e:	6818      	ldr	r0, [r3, #0]
 8011610:	4770      	bx	lr
 8011612:	bf00      	nop
 8011614:	24000238 	.word	0x24000238

08011618 <__libc_init_array>:
 8011618:	b570      	push	{r4, r5, r6, lr}
 801161a:	4d0d      	ldr	r5, [pc, #52]	; (8011650 <__libc_init_array+0x38>)
 801161c:	4c0d      	ldr	r4, [pc, #52]	; (8011654 <__libc_init_array+0x3c>)
 801161e:	1b64      	subs	r4, r4, r5
 8011620:	10a4      	asrs	r4, r4, #2
 8011622:	2600      	movs	r6, #0
 8011624:	42a6      	cmp	r6, r4
 8011626:	d109      	bne.n	801163c <__libc_init_array+0x24>
 8011628:	4d0b      	ldr	r5, [pc, #44]	; (8011658 <__libc_init_array+0x40>)
 801162a:	4c0c      	ldr	r4, [pc, #48]	; (801165c <__libc_init_array+0x44>)
 801162c:	f002 fd02 	bl	8014034 <_init>
 8011630:	1b64      	subs	r4, r4, r5
 8011632:	10a4      	asrs	r4, r4, #2
 8011634:	2600      	movs	r6, #0
 8011636:	42a6      	cmp	r6, r4
 8011638:	d105      	bne.n	8011646 <__libc_init_array+0x2e>
 801163a:	bd70      	pop	{r4, r5, r6, pc}
 801163c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011640:	4798      	blx	r3
 8011642:	3601      	adds	r6, #1
 8011644:	e7ee      	b.n	8011624 <__libc_init_array+0xc>
 8011646:	f855 3b04 	ldr.w	r3, [r5], #4
 801164a:	4798      	blx	r3
 801164c:	3601      	adds	r6, #1
 801164e:	e7f2      	b.n	8011636 <__libc_init_array+0x1e>
 8011650:	08015f94 	.word	0x08015f94
 8011654:	08015f94 	.word	0x08015f94
 8011658:	08015f94 	.word	0x08015f94
 801165c:	08015f9c 	.word	0x08015f9c

08011660 <memset>:
 8011660:	4402      	add	r2, r0
 8011662:	4603      	mov	r3, r0
 8011664:	4293      	cmp	r3, r2
 8011666:	d100      	bne.n	801166a <memset+0xa>
 8011668:	4770      	bx	lr
 801166a:	f803 1b01 	strb.w	r1, [r3], #1
 801166e:	e7f9      	b.n	8011664 <memset+0x4>

08011670 <__cvt>:
 8011670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011672:	ed2d 8b02 	vpush	{d8}
 8011676:	eeb0 8b40 	vmov.f64	d8, d0
 801167a:	b085      	sub	sp, #20
 801167c:	4617      	mov	r7, r2
 801167e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011680:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011682:	ee18 2a90 	vmov	r2, s17
 8011686:	f025 0520 	bic.w	r5, r5, #32
 801168a:	2a00      	cmp	r2, #0
 801168c:	bfb6      	itet	lt
 801168e:	222d      	movlt	r2, #45	; 0x2d
 8011690:	2200      	movge	r2, #0
 8011692:	eeb1 8b40 	vneglt.f64	d8, d0
 8011696:	2d46      	cmp	r5, #70	; 0x46
 8011698:	460c      	mov	r4, r1
 801169a:	701a      	strb	r2, [r3, #0]
 801169c:	d004      	beq.n	80116a8 <__cvt+0x38>
 801169e:	2d45      	cmp	r5, #69	; 0x45
 80116a0:	d100      	bne.n	80116a4 <__cvt+0x34>
 80116a2:	3401      	adds	r4, #1
 80116a4:	2102      	movs	r1, #2
 80116a6:	e000      	b.n	80116aa <__cvt+0x3a>
 80116a8:	2103      	movs	r1, #3
 80116aa:	ab03      	add	r3, sp, #12
 80116ac:	9301      	str	r3, [sp, #4]
 80116ae:	ab02      	add	r3, sp, #8
 80116b0:	9300      	str	r3, [sp, #0]
 80116b2:	4622      	mov	r2, r4
 80116b4:	4633      	mov	r3, r6
 80116b6:	eeb0 0b48 	vmov.f64	d0, d8
 80116ba:	f000 fddd 	bl	8012278 <_dtoa_r>
 80116be:	2d47      	cmp	r5, #71	; 0x47
 80116c0:	d101      	bne.n	80116c6 <__cvt+0x56>
 80116c2:	07fb      	lsls	r3, r7, #31
 80116c4:	d51a      	bpl.n	80116fc <__cvt+0x8c>
 80116c6:	2d46      	cmp	r5, #70	; 0x46
 80116c8:	eb00 0204 	add.w	r2, r0, r4
 80116cc:	d10c      	bne.n	80116e8 <__cvt+0x78>
 80116ce:	7803      	ldrb	r3, [r0, #0]
 80116d0:	2b30      	cmp	r3, #48	; 0x30
 80116d2:	d107      	bne.n	80116e4 <__cvt+0x74>
 80116d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80116d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116dc:	bf1c      	itt	ne
 80116de:	f1c4 0401 	rsbne	r4, r4, #1
 80116e2:	6034      	strne	r4, [r6, #0]
 80116e4:	6833      	ldr	r3, [r6, #0]
 80116e6:	441a      	add	r2, r3
 80116e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80116ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116f0:	bf08      	it	eq
 80116f2:	9203      	streq	r2, [sp, #12]
 80116f4:	2130      	movs	r1, #48	; 0x30
 80116f6:	9b03      	ldr	r3, [sp, #12]
 80116f8:	4293      	cmp	r3, r2
 80116fa:	d307      	bcc.n	801170c <__cvt+0x9c>
 80116fc:	9b03      	ldr	r3, [sp, #12]
 80116fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011700:	1a1b      	subs	r3, r3, r0
 8011702:	6013      	str	r3, [r2, #0]
 8011704:	b005      	add	sp, #20
 8011706:	ecbd 8b02 	vpop	{d8}
 801170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801170c:	1c5c      	adds	r4, r3, #1
 801170e:	9403      	str	r4, [sp, #12]
 8011710:	7019      	strb	r1, [r3, #0]
 8011712:	e7f0      	b.n	80116f6 <__cvt+0x86>

08011714 <__exponent>:
 8011714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011716:	4603      	mov	r3, r0
 8011718:	2900      	cmp	r1, #0
 801171a:	bfb8      	it	lt
 801171c:	4249      	neglt	r1, r1
 801171e:	f803 2b02 	strb.w	r2, [r3], #2
 8011722:	bfb4      	ite	lt
 8011724:	222d      	movlt	r2, #45	; 0x2d
 8011726:	222b      	movge	r2, #43	; 0x2b
 8011728:	2909      	cmp	r1, #9
 801172a:	7042      	strb	r2, [r0, #1]
 801172c:	dd2a      	ble.n	8011784 <__exponent+0x70>
 801172e:	f10d 0407 	add.w	r4, sp, #7
 8011732:	46a4      	mov	ip, r4
 8011734:	270a      	movs	r7, #10
 8011736:	46a6      	mov	lr, r4
 8011738:	460a      	mov	r2, r1
 801173a:	fb91 f6f7 	sdiv	r6, r1, r7
 801173e:	fb07 1516 	mls	r5, r7, r6, r1
 8011742:	3530      	adds	r5, #48	; 0x30
 8011744:	2a63      	cmp	r2, #99	; 0x63
 8011746:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801174a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801174e:	4631      	mov	r1, r6
 8011750:	dcf1      	bgt.n	8011736 <__exponent+0x22>
 8011752:	3130      	adds	r1, #48	; 0x30
 8011754:	f1ae 0502 	sub.w	r5, lr, #2
 8011758:	f804 1c01 	strb.w	r1, [r4, #-1]
 801175c:	1c44      	adds	r4, r0, #1
 801175e:	4629      	mov	r1, r5
 8011760:	4561      	cmp	r1, ip
 8011762:	d30a      	bcc.n	801177a <__exponent+0x66>
 8011764:	f10d 0209 	add.w	r2, sp, #9
 8011768:	eba2 020e 	sub.w	r2, r2, lr
 801176c:	4565      	cmp	r5, ip
 801176e:	bf88      	it	hi
 8011770:	2200      	movhi	r2, #0
 8011772:	4413      	add	r3, r2
 8011774:	1a18      	subs	r0, r3, r0
 8011776:	b003      	add	sp, #12
 8011778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801177a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801177e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011782:	e7ed      	b.n	8011760 <__exponent+0x4c>
 8011784:	2330      	movs	r3, #48	; 0x30
 8011786:	3130      	adds	r1, #48	; 0x30
 8011788:	7083      	strb	r3, [r0, #2]
 801178a:	70c1      	strb	r1, [r0, #3]
 801178c:	1d03      	adds	r3, r0, #4
 801178e:	e7f1      	b.n	8011774 <__exponent+0x60>

08011790 <_printf_float>:
 8011790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011794:	b08b      	sub	sp, #44	; 0x2c
 8011796:	460c      	mov	r4, r1
 8011798:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801179c:	4616      	mov	r6, r2
 801179e:	461f      	mov	r7, r3
 80117a0:	4605      	mov	r5, r0
 80117a2:	f001 fc8f 	bl	80130c4 <_localeconv_r>
 80117a6:	f8d0 b000 	ldr.w	fp, [r0]
 80117aa:	4658      	mov	r0, fp
 80117ac:	f7ee fd98 	bl	80002e0 <strlen>
 80117b0:	2300      	movs	r3, #0
 80117b2:	9308      	str	r3, [sp, #32]
 80117b4:	f8d8 3000 	ldr.w	r3, [r8]
 80117b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80117bc:	6822      	ldr	r2, [r4, #0]
 80117be:	3307      	adds	r3, #7
 80117c0:	f023 0307 	bic.w	r3, r3, #7
 80117c4:	f103 0108 	add.w	r1, r3, #8
 80117c8:	f8c8 1000 	str.w	r1, [r8]
 80117cc:	4682      	mov	sl, r0
 80117ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80117d2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80117d6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011a38 <_printf_float+0x2a8>
 80117da:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80117de:	eeb0 6bc0 	vabs.f64	d6, d0
 80117e2:	eeb4 6b47 	vcmp.f64	d6, d7
 80117e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ea:	dd24      	ble.n	8011836 <_printf_float+0xa6>
 80117ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80117f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f4:	d502      	bpl.n	80117fc <_printf_float+0x6c>
 80117f6:	232d      	movs	r3, #45	; 0x2d
 80117f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80117fc:	4b90      	ldr	r3, [pc, #576]	; (8011a40 <_printf_float+0x2b0>)
 80117fe:	4891      	ldr	r0, [pc, #580]	; (8011a44 <_printf_float+0x2b4>)
 8011800:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011804:	bf94      	ite	ls
 8011806:	4698      	movls	r8, r3
 8011808:	4680      	movhi	r8, r0
 801180a:	2303      	movs	r3, #3
 801180c:	6123      	str	r3, [r4, #16]
 801180e:	f022 0204 	bic.w	r2, r2, #4
 8011812:	2300      	movs	r3, #0
 8011814:	6022      	str	r2, [r4, #0]
 8011816:	9304      	str	r3, [sp, #16]
 8011818:	9700      	str	r7, [sp, #0]
 801181a:	4633      	mov	r3, r6
 801181c:	aa09      	add	r2, sp, #36	; 0x24
 801181e:	4621      	mov	r1, r4
 8011820:	4628      	mov	r0, r5
 8011822:	f000 f9d3 	bl	8011bcc <_printf_common>
 8011826:	3001      	adds	r0, #1
 8011828:	f040 808a 	bne.w	8011940 <_printf_float+0x1b0>
 801182c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011830:	b00b      	add	sp, #44	; 0x2c
 8011832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011836:	eeb4 0b40 	vcmp.f64	d0, d0
 801183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801183e:	d709      	bvc.n	8011854 <_printf_float+0xc4>
 8011840:	ee10 3a90 	vmov	r3, s1
 8011844:	2b00      	cmp	r3, #0
 8011846:	bfbc      	itt	lt
 8011848:	232d      	movlt	r3, #45	; 0x2d
 801184a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801184e:	487e      	ldr	r0, [pc, #504]	; (8011a48 <_printf_float+0x2b8>)
 8011850:	4b7e      	ldr	r3, [pc, #504]	; (8011a4c <_printf_float+0x2bc>)
 8011852:	e7d5      	b.n	8011800 <_printf_float+0x70>
 8011854:	6863      	ldr	r3, [r4, #4]
 8011856:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801185a:	9104      	str	r1, [sp, #16]
 801185c:	1c59      	adds	r1, r3, #1
 801185e:	d13c      	bne.n	80118da <_printf_float+0x14a>
 8011860:	2306      	movs	r3, #6
 8011862:	6063      	str	r3, [r4, #4]
 8011864:	2300      	movs	r3, #0
 8011866:	9303      	str	r3, [sp, #12]
 8011868:	ab08      	add	r3, sp, #32
 801186a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801186e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011872:	ab07      	add	r3, sp, #28
 8011874:	6861      	ldr	r1, [r4, #4]
 8011876:	9300      	str	r3, [sp, #0]
 8011878:	6022      	str	r2, [r4, #0]
 801187a:	f10d 031b 	add.w	r3, sp, #27
 801187e:	4628      	mov	r0, r5
 8011880:	f7ff fef6 	bl	8011670 <__cvt>
 8011884:	9b04      	ldr	r3, [sp, #16]
 8011886:	9907      	ldr	r1, [sp, #28]
 8011888:	2b47      	cmp	r3, #71	; 0x47
 801188a:	4680      	mov	r8, r0
 801188c:	d108      	bne.n	80118a0 <_printf_float+0x110>
 801188e:	1cc8      	adds	r0, r1, #3
 8011890:	db02      	blt.n	8011898 <_printf_float+0x108>
 8011892:	6863      	ldr	r3, [r4, #4]
 8011894:	4299      	cmp	r1, r3
 8011896:	dd41      	ble.n	801191c <_printf_float+0x18c>
 8011898:	f1a9 0902 	sub.w	r9, r9, #2
 801189c:	fa5f f989 	uxtb.w	r9, r9
 80118a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80118a4:	d820      	bhi.n	80118e8 <_printf_float+0x158>
 80118a6:	3901      	subs	r1, #1
 80118a8:	464a      	mov	r2, r9
 80118aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80118ae:	9107      	str	r1, [sp, #28]
 80118b0:	f7ff ff30 	bl	8011714 <__exponent>
 80118b4:	9a08      	ldr	r2, [sp, #32]
 80118b6:	9004      	str	r0, [sp, #16]
 80118b8:	1813      	adds	r3, r2, r0
 80118ba:	2a01      	cmp	r2, #1
 80118bc:	6123      	str	r3, [r4, #16]
 80118be:	dc02      	bgt.n	80118c6 <_printf_float+0x136>
 80118c0:	6822      	ldr	r2, [r4, #0]
 80118c2:	07d2      	lsls	r2, r2, #31
 80118c4:	d501      	bpl.n	80118ca <_printf_float+0x13a>
 80118c6:	3301      	adds	r3, #1
 80118c8:	6123      	str	r3, [r4, #16]
 80118ca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d0a2      	beq.n	8011818 <_printf_float+0x88>
 80118d2:	232d      	movs	r3, #45	; 0x2d
 80118d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118d8:	e79e      	b.n	8011818 <_printf_float+0x88>
 80118da:	9904      	ldr	r1, [sp, #16]
 80118dc:	2947      	cmp	r1, #71	; 0x47
 80118de:	d1c1      	bne.n	8011864 <_printf_float+0xd4>
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d1bf      	bne.n	8011864 <_printf_float+0xd4>
 80118e4:	2301      	movs	r3, #1
 80118e6:	e7bc      	b.n	8011862 <_printf_float+0xd2>
 80118e8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80118ec:	d118      	bne.n	8011920 <_printf_float+0x190>
 80118ee:	2900      	cmp	r1, #0
 80118f0:	6863      	ldr	r3, [r4, #4]
 80118f2:	dd0b      	ble.n	801190c <_printf_float+0x17c>
 80118f4:	6121      	str	r1, [r4, #16]
 80118f6:	b913      	cbnz	r3, 80118fe <_printf_float+0x16e>
 80118f8:	6822      	ldr	r2, [r4, #0]
 80118fa:	07d0      	lsls	r0, r2, #31
 80118fc:	d502      	bpl.n	8011904 <_printf_float+0x174>
 80118fe:	3301      	adds	r3, #1
 8011900:	440b      	add	r3, r1
 8011902:	6123      	str	r3, [r4, #16]
 8011904:	2300      	movs	r3, #0
 8011906:	65a1      	str	r1, [r4, #88]	; 0x58
 8011908:	9304      	str	r3, [sp, #16]
 801190a:	e7de      	b.n	80118ca <_printf_float+0x13a>
 801190c:	b913      	cbnz	r3, 8011914 <_printf_float+0x184>
 801190e:	6822      	ldr	r2, [r4, #0]
 8011910:	07d2      	lsls	r2, r2, #31
 8011912:	d501      	bpl.n	8011918 <_printf_float+0x188>
 8011914:	3302      	adds	r3, #2
 8011916:	e7f4      	b.n	8011902 <_printf_float+0x172>
 8011918:	2301      	movs	r3, #1
 801191a:	e7f2      	b.n	8011902 <_printf_float+0x172>
 801191c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011920:	9b08      	ldr	r3, [sp, #32]
 8011922:	4299      	cmp	r1, r3
 8011924:	db05      	blt.n	8011932 <_printf_float+0x1a2>
 8011926:	6823      	ldr	r3, [r4, #0]
 8011928:	6121      	str	r1, [r4, #16]
 801192a:	07d8      	lsls	r0, r3, #31
 801192c:	d5ea      	bpl.n	8011904 <_printf_float+0x174>
 801192e:	1c4b      	adds	r3, r1, #1
 8011930:	e7e7      	b.n	8011902 <_printf_float+0x172>
 8011932:	2900      	cmp	r1, #0
 8011934:	bfd4      	ite	le
 8011936:	f1c1 0202 	rsble	r2, r1, #2
 801193a:	2201      	movgt	r2, #1
 801193c:	4413      	add	r3, r2
 801193e:	e7e0      	b.n	8011902 <_printf_float+0x172>
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	055a      	lsls	r2, r3, #21
 8011944:	d407      	bmi.n	8011956 <_printf_float+0x1c6>
 8011946:	6923      	ldr	r3, [r4, #16]
 8011948:	4642      	mov	r2, r8
 801194a:	4631      	mov	r1, r6
 801194c:	4628      	mov	r0, r5
 801194e:	47b8      	blx	r7
 8011950:	3001      	adds	r0, #1
 8011952:	d12a      	bne.n	80119aa <_printf_float+0x21a>
 8011954:	e76a      	b.n	801182c <_printf_float+0x9c>
 8011956:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801195a:	f240 80e2 	bls.w	8011b22 <_printf_float+0x392>
 801195e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011962:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801196a:	d133      	bne.n	80119d4 <_printf_float+0x244>
 801196c:	4a38      	ldr	r2, [pc, #224]	; (8011a50 <_printf_float+0x2c0>)
 801196e:	2301      	movs	r3, #1
 8011970:	4631      	mov	r1, r6
 8011972:	4628      	mov	r0, r5
 8011974:	47b8      	blx	r7
 8011976:	3001      	adds	r0, #1
 8011978:	f43f af58 	beq.w	801182c <_printf_float+0x9c>
 801197c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011980:	429a      	cmp	r2, r3
 8011982:	db02      	blt.n	801198a <_printf_float+0x1fa>
 8011984:	6823      	ldr	r3, [r4, #0]
 8011986:	07d8      	lsls	r0, r3, #31
 8011988:	d50f      	bpl.n	80119aa <_printf_float+0x21a>
 801198a:	4653      	mov	r3, sl
 801198c:	465a      	mov	r2, fp
 801198e:	4631      	mov	r1, r6
 8011990:	4628      	mov	r0, r5
 8011992:	47b8      	blx	r7
 8011994:	3001      	adds	r0, #1
 8011996:	f43f af49 	beq.w	801182c <_printf_float+0x9c>
 801199a:	f04f 0800 	mov.w	r8, #0
 801199e:	f104 091a 	add.w	r9, r4, #26
 80119a2:	9b08      	ldr	r3, [sp, #32]
 80119a4:	3b01      	subs	r3, #1
 80119a6:	4543      	cmp	r3, r8
 80119a8:	dc09      	bgt.n	80119be <_printf_float+0x22e>
 80119aa:	6823      	ldr	r3, [r4, #0]
 80119ac:	079b      	lsls	r3, r3, #30
 80119ae:	f100 8108 	bmi.w	8011bc2 <_printf_float+0x432>
 80119b2:	68e0      	ldr	r0, [r4, #12]
 80119b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119b6:	4298      	cmp	r0, r3
 80119b8:	bfb8      	it	lt
 80119ba:	4618      	movlt	r0, r3
 80119bc:	e738      	b.n	8011830 <_printf_float+0xa0>
 80119be:	2301      	movs	r3, #1
 80119c0:	464a      	mov	r2, r9
 80119c2:	4631      	mov	r1, r6
 80119c4:	4628      	mov	r0, r5
 80119c6:	47b8      	blx	r7
 80119c8:	3001      	adds	r0, #1
 80119ca:	f43f af2f 	beq.w	801182c <_printf_float+0x9c>
 80119ce:	f108 0801 	add.w	r8, r8, #1
 80119d2:	e7e6      	b.n	80119a2 <_printf_float+0x212>
 80119d4:	9b07      	ldr	r3, [sp, #28]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	dc3c      	bgt.n	8011a54 <_printf_float+0x2c4>
 80119da:	4a1d      	ldr	r2, [pc, #116]	; (8011a50 <_printf_float+0x2c0>)
 80119dc:	2301      	movs	r3, #1
 80119de:	4631      	mov	r1, r6
 80119e0:	4628      	mov	r0, r5
 80119e2:	47b8      	blx	r7
 80119e4:	3001      	adds	r0, #1
 80119e6:	f43f af21 	beq.w	801182c <_printf_float+0x9c>
 80119ea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80119ee:	4313      	orrs	r3, r2
 80119f0:	d102      	bne.n	80119f8 <_printf_float+0x268>
 80119f2:	6823      	ldr	r3, [r4, #0]
 80119f4:	07d9      	lsls	r1, r3, #31
 80119f6:	d5d8      	bpl.n	80119aa <_printf_float+0x21a>
 80119f8:	4653      	mov	r3, sl
 80119fa:	465a      	mov	r2, fp
 80119fc:	4631      	mov	r1, r6
 80119fe:	4628      	mov	r0, r5
 8011a00:	47b8      	blx	r7
 8011a02:	3001      	adds	r0, #1
 8011a04:	f43f af12 	beq.w	801182c <_printf_float+0x9c>
 8011a08:	f04f 0900 	mov.w	r9, #0
 8011a0c:	f104 0a1a 	add.w	sl, r4, #26
 8011a10:	9b07      	ldr	r3, [sp, #28]
 8011a12:	425b      	negs	r3, r3
 8011a14:	454b      	cmp	r3, r9
 8011a16:	dc01      	bgt.n	8011a1c <_printf_float+0x28c>
 8011a18:	9b08      	ldr	r3, [sp, #32]
 8011a1a:	e795      	b.n	8011948 <_printf_float+0x1b8>
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	4652      	mov	r2, sl
 8011a20:	4631      	mov	r1, r6
 8011a22:	4628      	mov	r0, r5
 8011a24:	47b8      	blx	r7
 8011a26:	3001      	adds	r0, #1
 8011a28:	f43f af00 	beq.w	801182c <_printf_float+0x9c>
 8011a2c:	f109 0901 	add.w	r9, r9, #1
 8011a30:	e7ee      	b.n	8011a10 <_printf_float+0x280>
 8011a32:	bf00      	nop
 8011a34:	f3af 8000 	nop.w
 8011a38:	ffffffff 	.word	0xffffffff
 8011a3c:	7fefffff 	.word	0x7fefffff
 8011a40:	08015bb4 	.word	0x08015bb4
 8011a44:	08015bb8 	.word	0x08015bb8
 8011a48:	08015bc0 	.word	0x08015bc0
 8011a4c:	08015bbc 	.word	0x08015bbc
 8011a50:	08015bc4 	.word	0x08015bc4
 8011a54:	9a08      	ldr	r2, [sp, #32]
 8011a56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011a58:	429a      	cmp	r2, r3
 8011a5a:	bfa8      	it	ge
 8011a5c:	461a      	movge	r2, r3
 8011a5e:	2a00      	cmp	r2, #0
 8011a60:	4691      	mov	r9, r2
 8011a62:	dc38      	bgt.n	8011ad6 <_printf_float+0x346>
 8011a64:	2300      	movs	r3, #0
 8011a66:	9305      	str	r3, [sp, #20]
 8011a68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011a6c:	f104 021a 	add.w	r2, r4, #26
 8011a70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011a72:	9905      	ldr	r1, [sp, #20]
 8011a74:	9304      	str	r3, [sp, #16]
 8011a76:	eba3 0309 	sub.w	r3, r3, r9
 8011a7a:	428b      	cmp	r3, r1
 8011a7c:	dc33      	bgt.n	8011ae6 <_printf_float+0x356>
 8011a7e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011a82:	429a      	cmp	r2, r3
 8011a84:	db3c      	blt.n	8011b00 <_printf_float+0x370>
 8011a86:	6823      	ldr	r3, [r4, #0]
 8011a88:	07da      	lsls	r2, r3, #31
 8011a8a:	d439      	bmi.n	8011b00 <_printf_float+0x370>
 8011a8c:	9b08      	ldr	r3, [sp, #32]
 8011a8e:	9a04      	ldr	r2, [sp, #16]
 8011a90:	9907      	ldr	r1, [sp, #28]
 8011a92:	1a9a      	subs	r2, r3, r2
 8011a94:	eba3 0901 	sub.w	r9, r3, r1
 8011a98:	4591      	cmp	r9, r2
 8011a9a:	bfa8      	it	ge
 8011a9c:	4691      	movge	r9, r2
 8011a9e:	f1b9 0f00 	cmp.w	r9, #0
 8011aa2:	dc35      	bgt.n	8011b10 <_printf_float+0x380>
 8011aa4:	f04f 0800 	mov.w	r8, #0
 8011aa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011aac:	f104 0a1a 	add.w	sl, r4, #26
 8011ab0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011ab4:	1a9b      	subs	r3, r3, r2
 8011ab6:	eba3 0309 	sub.w	r3, r3, r9
 8011aba:	4543      	cmp	r3, r8
 8011abc:	f77f af75 	ble.w	80119aa <_printf_float+0x21a>
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	4652      	mov	r2, sl
 8011ac4:	4631      	mov	r1, r6
 8011ac6:	4628      	mov	r0, r5
 8011ac8:	47b8      	blx	r7
 8011aca:	3001      	adds	r0, #1
 8011acc:	f43f aeae 	beq.w	801182c <_printf_float+0x9c>
 8011ad0:	f108 0801 	add.w	r8, r8, #1
 8011ad4:	e7ec      	b.n	8011ab0 <_printf_float+0x320>
 8011ad6:	4613      	mov	r3, r2
 8011ad8:	4631      	mov	r1, r6
 8011ada:	4642      	mov	r2, r8
 8011adc:	4628      	mov	r0, r5
 8011ade:	47b8      	blx	r7
 8011ae0:	3001      	adds	r0, #1
 8011ae2:	d1bf      	bne.n	8011a64 <_printf_float+0x2d4>
 8011ae4:	e6a2      	b.n	801182c <_printf_float+0x9c>
 8011ae6:	2301      	movs	r3, #1
 8011ae8:	4631      	mov	r1, r6
 8011aea:	4628      	mov	r0, r5
 8011aec:	9204      	str	r2, [sp, #16]
 8011aee:	47b8      	blx	r7
 8011af0:	3001      	adds	r0, #1
 8011af2:	f43f ae9b 	beq.w	801182c <_printf_float+0x9c>
 8011af6:	9b05      	ldr	r3, [sp, #20]
 8011af8:	9a04      	ldr	r2, [sp, #16]
 8011afa:	3301      	adds	r3, #1
 8011afc:	9305      	str	r3, [sp, #20]
 8011afe:	e7b7      	b.n	8011a70 <_printf_float+0x2e0>
 8011b00:	4653      	mov	r3, sl
 8011b02:	465a      	mov	r2, fp
 8011b04:	4631      	mov	r1, r6
 8011b06:	4628      	mov	r0, r5
 8011b08:	47b8      	blx	r7
 8011b0a:	3001      	adds	r0, #1
 8011b0c:	d1be      	bne.n	8011a8c <_printf_float+0x2fc>
 8011b0e:	e68d      	b.n	801182c <_printf_float+0x9c>
 8011b10:	9a04      	ldr	r2, [sp, #16]
 8011b12:	464b      	mov	r3, r9
 8011b14:	4442      	add	r2, r8
 8011b16:	4631      	mov	r1, r6
 8011b18:	4628      	mov	r0, r5
 8011b1a:	47b8      	blx	r7
 8011b1c:	3001      	adds	r0, #1
 8011b1e:	d1c1      	bne.n	8011aa4 <_printf_float+0x314>
 8011b20:	e684      	b.n	801182c <_printf_float+0x9c>
 8011b22:	9a08      	ldr	r2, [sp, #32]
 8011b24:	2a01      	cmp	r2, #1
 8011b26:	dc01      	bgt.n	8011b2c <_printf_float+0x39c>
 8011b28:	07db      	lsls	r3, r3, #31
 8011b2a:	d537      	bpl.n	8011b9c <_printf_float+0x40c>
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	4642      	mov	r2, r8
 8011b30:	4631      	mov	r1, r6
 8011b32:	4628      	mov	r0, r5
 8011b34:	47b8      	blx	r7
 8011b36:	3001      	adds	r0, #1
 8011b38:	f43f ae78 	beq.w	801182c <_printf_float+0x9c>
 8011b3c:	4653      	mov	r3, sl
 8011b3e:	465a      	mov	r2, fp
 8011b40:	4631      	mov	r1, r6
 8011b42:	4628      	mov	r0, r5
 8011b44:	47b8      	blx	r7
 8011b46:	3001      	adds	r0, #1
 8011b48:	f43f ae70 	beq.w	801182c <_printf_float+0x9c>
 8011b4c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011b50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b58:	d01b      	beq.n	8011b92 <_printf_float+0x402>
 8011b5a:	9b08      	ldr	r3, [sp, #32]
 8011b5c:	f108 0201 	add.w	r2, r8, #1
 8011b60:	3b01      	subs	r3, #1
 8011b62:	4631      	mov	r1, r6
 8011b64:	4628      	mov	r0, r5
 8011b66:	47b8      	blx	r7
 8011b68:	3001      	adds	r0, #1
 8011b6a:	d10e      	bne.n	8011b8a <_printf_float+0x3fa>
 8011b6c:	e65e      	b.n	801182c <_printf_float+0x9c>
 8011b6e:	2301      	movs	r3, #1
 8011b70:	464a      	mov	r2, r9
 8011b72:	4631      	mov	r1, r6
 8011b74:	4628      	mov	r0, r5
 8011b76:	47b8      	blx	r7
 8011b78:	3001      	adds	r0, #1
 8011b7a:	f43f ae57 	beq.w	801182c <_printf_float+0x9c>
 8011b7e:	f108 0801 	add.w	r8, r8, #1
 8011b82:	9b08      	ldr	r3, [sp, #32]
 8011b84:	3b01      	subs	r3, #1
 8011b86:	4543      	cmp	r3, r8
 8011b88:	dcf1      	bgt.n	8011b6e <_printf_float+0x3de>
 8011b8a:	9b04      	ldr	r3, [sp, #16]
 8011b8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011b90:	e6db      	b.n	801194a <_printf_float+0x1ba>
 8011b92:	f04f 0800 	mov.w	r8, #0
 8011b96:	f104 091a 	add.w	r9, r4, #26
 8011b9a:	e7f2      	b.n	8011b82 <_printf_float+0x3f2>
 8011b9c:	2301      	movs	r3, #1
 8011b9e:	4642      	mov	r2, r8
 8011ba0:	e7df      	b.n	8011b62 <_printf_float+0x3d2>
 8011ba2:	2301      	movs	r3, #1
 8011ba4:	464a      	mov	r2, r9
 8011ba6:	4631      	mov	r1, r6
 8011ba8:	4628      	mov	r0, r5
 8011baa:	47b8      	blx	r7
 8011bac:	3001      	adds	r0, #1
 8011bae:	f43f ae3d 	beq.w	801182c <_printf_float+0x9c>
 8011bb2:	f108 0801 	add.w	r8, r8, #1
 8011bb6:	68e3      	ldr	r3, [r4, #12]
 8011bb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011bba:	1a5b      	subs	r3, r3, r1
 8011bbc:	4543      	cmp	r3, r8
 8011bbe:	dcf0      	bgt.n	8011ba2 <_printf_float+0x412>
 8011bc0:	e6f7      	b.n	80119b2 <_printf_float+0x222>
 8011bc2:	f04f 0800 	mov.w	r8, #0
 8011bc6:	f104 0919 	add.w	r9, r4, #25
 8011bca:	e7f4      	b.n	8011bb6 <_printf_float+0x426>

08011bcc <_printf_common>:
 8011bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bd0:	4616      	mov	r6, r2
 8011bd2:	4699      	mov	r9, r3
 8011bd4:	688a      	ldr	r2, [r1, #8]
 8011bd6:	690b      	ldr	r3, [r1, #16]
 8011bd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	bfb8      	it	lt
 8011be0:	4613      	movlt	r3, r2
 8011be2:	6033      	str	r3, [r6, #0]
 8011be4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011be8:	4607      	mov	r7, r0
 8011bea:	460c      	mov	r4, r1
 8011bec:	b10a      	cbz	r2, 8011bf2 <_printf_common+0x26>
 8011bee:	3301      	adds	r3, #1
 8011bf0:	6033      	str	r3, [r6, #0]
 8011bf2:	6823      	ldr	r3, [r4, #0]
 8011bf4:	0699      	lsls	r1, r3, #26
 8011bf6:	bf42      	ittt	mi
 8011bf8:	6833      	ldrmi	r3, [r6, #0]
 8011bfa:	3302      	addmi	r3, #2
 8011bfc:	6033      	strmi	r3, [r6, #0]
 8011bfe:	6825      	ldr	r5, [r4, #0]
 8011c00:	f015 0506 	ands.w	r5, r5, #6
 8011c04:	d106      	bne.n	8011c14 <_printf_common+0x48>
 8011c06:	f104 0a19 	add.w	sl, r4, #25
 8011c0a:	68e3      	ldr	r3, [r4, #12]
 8011c0c:	6832      	ldr	r2, [r6, #0]
 8011c0e:	1a9b      	subs	r3, r3, r2
 8011c10:	42ab      	cmp	r3, r5
 8011c12:	dc26      	bgt.n	8011c62 <_printf_common+0x96>
 8011c14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011c18:	1e13      	subs	r3, r2, #0
 8011c1a:	6822      	ldr	r2, [r4, #0]
 8011c1c:	bf18      	it	ne
 8011c1e:	2301      	movne	r3, #1
 8011c20:	0692      	lsls	r2, r2, #26
 8011c22:	d42b      	bmi.n	8011c7c <_printf_common+0xb0>
 8011c24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011c28:	4649      	mov	r1, r9
 8011c2a:	4638      	mov	r0, r7
 8011c2c:	47c0      	blx	r8
 8011c2e:	3001      	adds	r0, #1
 8011c30:	d01e      	beq.n	8011c70 <_printf_common+0xa4>
 8011c32:	6823      	ldr	r3, [r4, #0]
 8011c34:	68e5      	ldr	r5, [r4, #12]
 8011c36:	6832      	ldr	r2, [r6, #0]
 8011c38:	f003 0306 	and.w	r3, r3, #6
 8011c3c:	2b04      	cmp	r3, #4
 8011c3e:	bf08      	it	eq
 8011c40:	1aad      	subeq	r5, r5, r2
 8011c42:	68a3      	ldr	r3, [r4, #8]
 8011c44:	6922      	ldr	r2, [r4, #16]
 8011c46:	bf0c      	ite	eq
 8011c48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011c4c:	2500      	movne	r5, #0
 8011c4e:	4293      	cmp	r3, r2
 8011c50:	bfc4      	itt	gt
 8011c52:	1a9b      	subgt	r3, r3, r2
 8011c54:	18ed      	addgt	r5, r5, r3
 8011c56:	2600      	movs	r6, #0
 8011c58:	341a      	adds	r4, #26
 8011c5a:	42b5      	cmp	r5, r6
 8011c5c:	d11a      	bne.n	8011c94 <_printf_common+0xc8>
 8011c5e:	2000      	movs	r0, #0
 8011c60:	e008      	b.n	8011c74 <_printf_common+0xa8>
 8011c62:	2301      	movs	r3, #1
 8011c64:	4652      	mov	r2, sl
 8011c66:	4649      	mov	r1, r9
 8011c68:	4638      	mov	r0, r7
 8011c6a:	47c0      	blx	r8
 8011c6c:	3001      	adds	r0, #1
 8011c6e:	d103      	bne.n	8011c78 <_printf_common+0xac>
 8011c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c78:	3501      	adds	r5, #1
 8011c7a:	e7c6      	b.n	8011c0a <_printf_common+0x3e>
 8011c7c:	18e1      	adds	r1, r4, r3
 8011c7e:	1c5a      	adds	r2, r3, #1
 8011c80:	2030      	movs	r0, #48	; 0x30
 8011c82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011c86:	4422      	add	r2, r4
 8011c88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011c8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011c90:	3302      	adds	r3, #2
 8011c92:	e7c7      	b.n	8011c24 <_printf_common+0x58>
 8011c94:	2301      	movs	r3, #1
 8011c96:	4622      	mov	r2, r4
 8011c98:	4649      	mov	r1, r9
 8011c9a:	4638      	mov	r0, r7
 8011c9c:	47c0      	blx	r8
 8011c9e:	3001      	adds	r0, #1
 8011ca0:	d0e6      	beq.n	8011c70 <_printf_common+0xa4>
 8011ca2:	3601      	adds	r6, #1
 8011ca4:	e7d9      	b.n	8011c5a <_printf_common+0x8e>
	...

08011ca8 <_printf_i>:
 8011ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011cac:	7e0f      	ldrb	r7, [r1, #24]
 8011cae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011cb0:	2f78      	cmp	r7, #120	; 0x78
 8011cb2:	4691      	mov	r9, r2
 8011cb4:	4680      	mov	r8, r0
 8011cb6:	460c      	mov	r4, r1
 8011cb8:	469a      	mov	sl, r3
 8011cba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011cbe:	d807      	bhi.n	8011cd0 <_printf_i+0x28>
 8011cc0:	2f62      	cmp	r7, #98	; 0x62
 8011cc2:	d80a      	bhi.n	8011cda <_printf_i+0x32>
 8011cc4:	2f00      	cmp	r7, #0
 8011cc6:	f000 80d8 	beq.w	8011e7a <_printf_i+0x1d2>
 8011cca:	2f58      	cmp	r7, #88	; 0x58
 8011ccc:	f000 80a3 	beq.w	8011e16 <_printf_i+0x16e>
 8011cd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011cd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011cd8:	e03a      	b.n	8011d50 <_printf_i+0xa8>
 8011cda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011cde:	2b15      	cmp	r3, #21
 8011ce0:	d8f6      	bhi.n	8011cd0 <_printf_i+0x28>
 8011ce2:	a101      	add	r1, pc, #4	; (adr r1, 8011ce8 <_printf_i+0x40>)
 8011ce4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011ce8:	08011d41 	.word	0x08011d41
 8011cec:	08011d55 	.word	0x08011d55
 8011cf0:	08011cd1 	.word	0x08011cd1
 8011cf4:	08011cd1 	.word	0x08011cd1
 8011cf8:	08011cd1 	.word	0x08011cd1
 8011cfc:	08011cd1 	.word	0x08011cd1
 8011d00:	08011d55 	.word	0x08011d55
 8011d04:	08011cd1 	.word	0x08011cd1
 8011d08:	08011cd1 	.word	0x08011cd1
 8011d0c:	08011cd1 	.word	0x08011cd1
 8011d10:	08011cd1 	.word	0x08011cd1
 8011d14:	08011e61 	.word	0x08011e61
 8011d18:	08011d85 	.word	0x08011d85
 8011d1c:	08011e43 	.word	0x08011e43
 8011d20:	08011cd1 	.word	0x08011cd1
 8011d24:	08011cd1 	.word	0x08011cd1
 8011d28:	08011e83 	.word	0x08011e83
 8011d2c:	08011cd1 	.word	0x08011cd1
 8011d30:	08011d85 	.word	0x08011d85
 8011d34:	08011cd1 	.word	0x08011cd1
 8011d38:	08011cd1 	.word	0x08011cd1
 8011d3c:	08011e4b 	.word	0x08011e4b
 8011d40:	682b      	ldr	r3, [r5, #0]
 8011d42:	1d1a      	adds	r2, r3, #4
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	602a      	str	r2, [r5, #0]
 8011d48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011d50:	2301      	movs	r3, #1
 8011d52:	e0a3      	b.n	8011e9c <_printf_i+0x1f4>
 8011d54:	6820      	ldr	r0, [r4, #0]
 8011d56:	6829      	ldr	r1, [r5, #0]
 8011d58:	0606      	lsls	r6, r0, #24
 8011d5a:	f101 0304 	add.w	r3, r1, #4
 8011d5e:	d50a      	bpl.n	8011d76 <_printf_i+0xce>
 8011d60:	680e      	ldr	r6, [r1, #0]
 8011d62:	602b      	str	r3, [r5, #0]
 8011d64:	2e00      	cmp	r6, #0
 8011d66:	da03      	bge.n	8011d70 <_printf_i+0xc8>
 8011d68:	232d      	movs	r3, #45	; 0x2d
 8011d6a:	4276      	negs	r6, r6
 8011d6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d70:	485e      	ldr	r0, [pc, #376]	; (8011eec <_printf_i+0x244>)
 8011d72:	230a      	movs	r3, #10
 8011d74:	e019      	b.n	8011daa <_printf_i+0x102>
 8011d76:	680e      	ldr	r6, [r1, #0]
 8011d78:	602b      	str	r3, [r5, #0]
 8011d7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011d7e:	bf18      	it	ne
 8011d80:	b236      	sxthne	r6, r6
 8011d82:	e7ef      	b.n	8011d64 <_printf_i+0xbc>
 8011d84:	682b      	ldr	r3, [r5, #0]
 8011d86:	6820      	ldr	r0, [r4, #0]
 8011d88:	1d19      	adds	r1, r3, #4
 8011d8a:	6029      	str	r1, [r5, #0]
 8011d8c:	0601      	lsls	r1, r0, #24
 8011d8e:	d501      	bpl.n	8011d94 <_printf_i+0xec>
 8011d90:	681e      	ldr	r6, [r3, #0]
 8011d92:	e002      	b.n	8011d9a <_printf_i+0xf2>
 8011d94:	0646      	lsls	r6, r0, #25
 8011d96:	d5fb      	bpl.n	8011d90 <_printf_i+0xe8>
 8011d98:	881e      	ldrh	r6, [r3, #0]
 8011d9a:	4854      	ldr	r0, [pc, #336]	; (8011eec <_printf_i+0x244>)
 8011d9c:	2f6f      	cmp	r7, #111	; 0x6f
 8011d9e:	bf0c      	ite	eq
 8011da0:	2308      	moveq	r3, #8
 8011da2:	230a      	movne	r3, #10
 8011da4:	2100      	movs	r1, #0
 8011da6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011daa:	6865      	ldr	r5, [r4, #4]
 8011dac:	60a5      	str	r5, [r4, #8]
 8011dae:	2d00      	cmp	r5, #0
 8011db0:	bfa2      	ittt	ge
 8011db2:	6821      	ldrge	r1, [r4, #0]
 8011db4:	f021 0104 	bicge.w	r1, r1, #4
 8011db8:	6021      	strge	r1, [r4, #0]
 8011dba:	b90e      	cbnz	r6, 8011dc0 <_printf_i+0x118>
 8011dbc:	2d00      	cmp	r5, #0
 8011dbe:	d04d      	beq.n	8011e5c <_printf_i+0x1b4>
 8011dc0:	4615      	mov	r5, r2
 8011dc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8011dc6:	fb03 6711 	mls	r7, r3, r1, r6
 8011dca:	5dc7      	ldrb	r7, [r0, r7]
 8011dcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011dd0:	4637      	mov	r7, r6
 8011dd2:	42bb      	cmp	r3, r7
 8011dd4:	460e      	mov	r6, r1
 8011dd6:	d9f4      	bls.n	8011dc2 <_printf_i+0x11a>
 8011dd8:	2b08      	cmp	r3, #8
 8011dda:	d10b      	bne.n	8011df4 <_printf_i+0x14c>
 8011ddc:	6823      	ldr	r3, [r4, #0]
 8011dde:	07de      	lsls	r6, r3, #31
 8011de0:	d508      	bpl.n	8011df4 <_printf_i+0x14c>
 8011de2:	6923      	ldr	r3, [r4, #16]
 8011de4:	6861      	ldr	r1, [r4, #4]
 8011de6:	4299      	cmp	r1, r3
 8011de8:	bfde      	ittt	le
 8011dea:	2330      	movle	r3, #48	; 0x30
 8011dec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011df0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011df4:	1b52      	subs	r2, r2, r5
 8011df6:	6122      	str	r2, [r4, #16]
 8011df8:	f8cd a000 	str.w	sl, [sp]
 8011dfc:	464b      	mov	r3, r9
 8011dfe:	aa03      	add	r2, sp, #12
 8011e00:	4621      	mov	r1, r4
 8011e02:	4640      	mov	r0, r8
 8011e04:	f7ff fee2 	bl	8011bcc <_printf_common>
 8011e08:	3001      	adds	r0, #1
 8011e0a:	d14c      	bne.n	8011ea6 <_printf_i+0x1fe>
 8011e0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011e10:	b004      	add	sp, #16
 8011e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e16:	4835      	ldr	r0, [pc, #212]	; (8011eec <_printf_i+0x244>)
 8011e18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011e1c:	6829      	ldr	r1, [r5, #0]
 8011e1e:	6823      	ldr	r3, [r4, #0]
 8011e20:	f851 6b04 	ldr.w	r6, [r1], #4
 8011e24:	6029      	str	r1, [r5, #0]
 8011e26:	061d      	lsls	r5, r3, #24
 8011e28:	d514      	bpl.n	8011e54 <_printf_i+0x1ac>
 8011e2a:	07df      	lsls	r7, r3, #31
 8011e2c:	bf44      	itt	mi
 8011e2e:	f043 0320 	orrmi.w	r3, r3, #32
 8011e32:	6023      	strmi	r3, [r4, #0]
 8011e34:	b91e      	cbnz	r6, 8011e3e <_printf_i+0x196>
 8011e36:	6823      	ldr	r3, [r4, #0]
 8011e38:	f023 0320 	bic.w	r3, r3, #32
 8011e3c:	6023      	str	r3, [r4, #0]
 8011e3e:	2310      	movs	r3, #16
 8011e40:	e7b0      	b.n	8011da4 <_printf_i+0xfc>
 8011e42:	6823      	ldr	r3, [r4, #0]
 8011e44:	f043 0320 	orr.w	r3, r3, #32
 8011e48:	6023      	str	r3, [r4, #0]
 8011e4a:	2378      	movs	r3, #120	; 0x78
 8011e4c:	4828      	ldr	r0, [pc, #160]	; (8011ef0 <_printf_i+0x248>)
 8011e4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011e52:	e7e3      	b.n	8011e1c <_printf_i+0x174>
 8011e54:	0659      	lsls	r1, r3, #25
 8011e56:	bf48      	it	mi
 8011e58:	b2b6      	uxthmi	r6, r6
 8011e5a:	e7e6      	b.n	8011e2a <_printf_i+0x182>
 8011e5c:	4615      	mov	r5, r2
 8011e5e:	e7bb      	b.n	8011dd8 <_printf_i+0x130>
 8011e60:	682b      	ldr	r3, [r5, #0]
 8011e62:	6826      	ldr	r6, [r4, #0]
 8011e64:	6961      	ldr	r1, [r4, #20]
 8011e66:	1d18      	adds	r0, r3, #4
 8011e68:	6028      	str	r0, [r5, #0]
 8011e6a:	0635      	lsls	r5, r6, #24
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	d501      	bpl.n	8011e74 <_printf_i+0x1cc>
 8011e70:	6019      	str	r1, [r3, #0]
 8011e72:	e002      	b.n	8011e7a <_printf_i+0x1d2>
 8011e74:	0670      	lsls	r0, r6, #25
 8011e76:	d5fb      	bpl.n	8011e70 <_printf_i+0x1c8>
 8011e78:	8019      	strh	r1, [r3, #0]
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	6123      	str	r3, [r4, #16]
 8011e7e:	4615      	mov	r5, r2
 8011e80:	e7ba      	b.n	8011df8 <_printf_i+0x150>
 8011e82:	682b      	ldr	r3, [r5, #0]
 8011e84:	1d1a      	adds	r2, r3, #4
 8011e86:	602a      	str	r2, [r5, #0]
 8011e88:	681d      	ldr	r5, [r3, #0]
 8011e8a:	6862      	ldr	r2, [r4, #4]
 8011e8c:	2100      	movs	r1, #0
 8011e8e:	4628      	mov	r0, r5
 8011e90:	f7ee fa2e 	bl	80002f0 <memchr>
 8011e94:	b108      	cbz	r0, 8011e9a <_printf_i+0x1f2>
 8011e96:	1b40      	subs	r0, r0, r5
 8011e98:	6060      	str	r0, [r4, #4]
 8011e9a:	6863      	ldr	r3, [r4, #4]
 8011e9c:	6123      	str	r3, [r4, #16]
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ea4:	e7a8      	b.n	8011df8 <_printf_i+0x150>
 8011ea6:	6923      	ldr	r3, [r4, #16]
 8011ea8:	462a      	mov	r2, r5
 8011eaa:	4649      	mov	r1, r9
 8011eac:	4640      	mov	r0, r8
 8011eae:	47d0      	blx	sl
 8011eb0:	3001      	adds	r0, #1
 8011eb2:	d0ab      	beq.n	8011e0c <_printf_i+0x164>
 8011eb4:	6823      	ldr	r3, [r4, #0]
 8011eb6:	079b      	lsls	r3, r3, #30
 8011eb8:	d413      	bmi.n	8011ee2 <_printf_i+0x23a>
 8011eba:	68e0      	ldr	r0, [r4, #12]
 8011ebc:	9b03      	ldr	r3, [sp, #12]
 8011ebe:	4298      	cmp	r0, r3
 8011ec0:	bfb8      	it	lt
 8011ec2:	4618      	movlt	r0, r3
 8011ec4:	e7a4      	b.n	8011e10 <_printf_i+0x168>
 8011ec6:	2301      	movs	r3, #1
 8011ec8:	4632      	mov	r2, r6
 8011eca:	4649      	mov	r1, r9
 8011ecc:	4640      	mov	r0, r8
 8011ece:	47d0      	blx	sl
 8011ed0:	3001      	adds	r0, #1
 8011ed2:	d09b      	beq.n	8011e0c <_printf_i+0x164>
 8011ed4:	3501      	adds	r5, #1
 8011ed6:	68e3      	ldr	r3, [r4, #12]
 8011ed8:	9903      	ldr	r1, [sp, #12]
 8011eda:	1a5b      	subs	r3, r3, r1
 8011edc:	42ab      	cmp	r3, r5
 8011ede:	dcf2      	bgt.n	8011ec6 <_printf_i+0x21e>
 8011ee0:	e7eb      	b.n	8011eba <_printf_i+0x212>
 8011ee2:	2500      	movs	r5, #0
 8011ee4:	f104 0619 	add.w	r6, r4, #25
 8011ee8:	e7f5      	b.n	8011ed6 <_printf_i+0x22e>
 8011eea:	bf00      	nop
 8011eec:	08015bc6 	.word	0x08015bc6
 8011ef0:	08015bd7 	.word	0x08015bd7

08011ef4 <_puts_r>:
 8011ef4:	b570      	push	{r4, r5, r6, lr}
 8011ef6:	460e      	mov	r6, r1
 8011ef8:	4605      	mov	r5, r0
 8011efa:	b118      	cbz	r0, 8011f04 <_puts_r+0x10>
 8011efc:	6983      	ldr	r3, [r0, #24]
 8011efe:	b90b      	cbnz	r3, 8011f04 <_puts_r+0x10>
 8011f00:	f001 f842 	bl	8012f88 <__sinit>
 8011f04:	69ab      	ldr	r3, [r5, #24]
 8011f06:	68ac      	ldr	r4, [r5, #8]
 8011f08:	b913      	cbnz	r3, 8011f10 <_puts_r+0x1c>
 8011f0a:	4628      	mov	r0, r5
 8011f0c:	f001 f83c 	bl	8012f88 <__sinit>
 8011f10:	4b2c      	ldr	r3, [pc, #176]	; (8011fc4 <_puts_r+0xd0>)
 8011f12:	429c      	cmp	r4, r3
 8011f14:	d120      	bne.n	8011f58 <_puts_r+0x64>
 8011f16:	686c      	ldr	r4, [r5, #4]
 8011f18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011f1a:	07db      	lsls	r3, r3, #31
 8011f1c:	d405      	bmi.n	8011f2a <_puts_r+0x36>
 8011f1e:	89a3      	ldrh	r3, [r4, #12]
 8011f20:	0598      	lsls	r0, r3, #22
 8011f22:	d402      	bmi.n	8011f2a <_puts_r+0x36>
 8011f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011f26:	f001 f8d2 	bl	80130ce <__retarget_lock_acquire_recursive>
 8011f2a:	89a3      	ldrh	r3, [r4, #12]
 8011f2c:	0719      	lsls	r1, r3, #28
 8011f2e:	d51d      	bpl.n	8011f6c <_puts_r+0x78>
 8011f30:	6923      	ldr	r3, [r4, #16]
 8011f32:	b1db      	cbz	r3, 8011f6c <_puts_r+0x78>
 8011f34:	3e01      	subs	r6, #1
 8011f36:	68a3      	ldr	r3, [r4, #8]
 8011f38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011f3c:	3b01      	subs	r3, #1
 8011f3e:	60a3      	str	r3, [r4, #8]
 8011f40:	bb39      	cbnz	r1, 8011f92 <_puts_r+0x9e>
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	da38      	bge.n	8011fb8 <_puts_r+0xc4>
 8011f46:	4622      	mov	r2, r4
 8011f48:	210a      	movs	r1, #10
 8011f4a:	4628      	mov	r0, r5
 8011f4c:	f000 f848 	bl	8011fe0 <__swbuf_r>
 8011f50:	3001      	adds	r0, #1
 8011f52:	d011      	beq.n	8011f78 <_puts_r+0x84>
 8011f54:	250a      	movs	r5, #10
 8011f56:	e011      	b.n	8011f7c <_puts_r+0x88>
 8011f58:	4b1b      	ldr	r3, [pc, #108]	; (8011fc8 <_puts_r+0xd4>)
 8011f5a:	429c      	cmp	r4, r3
 8011f5c:	d101      	bne.n	8011f62 <_puts_r+0x6e>
 8011f5e:	68ac      	ldr	r4, [r5, #8]
 8011f60:	e7da      	b.n	8011f18 <_puts_r+0x24>
 8011f62:	4b1a      	ldr	r3, [pc, #104]	; (8011fcc <_puts_r+0xd8>)
 8011f64:	429c      	cmp	r4, r3
 8011f66:	bf08      	it	eq
 8011f68:	68ec      	ldreq	r4, [r5, #12]
 8011f6a:	e7d5      	b.n	8011f18 <_puts_r+0x24>
 8011f6c:	4621      	mov	r1, r4
 8011f6e:	4628      	mov	r0, r5
 8011f70:	f000 f888 	bl	8012084 <__swsetup_r>
 8011f74:	2800      	cmp	r0, #0
 8011f76:	d0dd      	beq.n	8011f34 <_puts_r+0x40>
 8011f78:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8011f7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011f7e:	07da      	lsls	r2, r3, #31
 8011f80:	d405      	bmi.n	8011f8e <_puts_r+0x9a>
 8011f82:	89a3      	ldrh	r3, [r4, #12]
 8011f84:	059b      	lsls	r3, r3, #22
 8011f86:	d402      	bmi.n	8011f8e <_puts_r+0x9a>
 8011f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011f8a:	f001 f8a1 	bl	80130d0 <__retarget_lock_release_recursive>
 8011f8e:	4628      	mov	r0, r5
 8011f90:	bd70      	pop	{r4, r5, r6, pc}
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	da04      	bge.n	8011fa0 <_puts_r+0xac>
 8011f96:	69a2      	ldr	r2, [r4, #24]
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	dc06      	bgt.n	8011faa <_puts_r+0xb6>
 8011f9c:	290a      	cmp	r1, #10
 8011f9e:	d004      	beq.n	8011faa <_puts_r+0xb6>
 8011fa0:	6823      	ldr	r3, [r4, #0]
 8011fa2:	1c5a      	adds	r2, r3, #1
 8011fa4:	6022      	str	r2, [r4, #0]
 8011fa6:	7019      	strb	r1, [r3, #0]
 8011fa8:	e7c5      	b.n	8011f36 <_puts_r+0x42>
 8011faa:	4622      	mov	r2, r4
 8011fac:	4628      	mov	r0, r5
 8011fae:	f000 f817 	bl	8011fe0 <__swbuf_r>
 8011fb2:	3001      	adds	r0, #1
 8011fb4:	d1bf      	bne.n	8011f36 <_puts_r+0x42>
 8011fb6:	e7df      	b.n	8011f78 <_puts_r+0x84>
 8011fb8:	6823      	ldr	r3, [r4, #0]
 8011fba:	250a      	movs	r5, #10
 8011fbc:	1c5a      	adds	r2, r3, #1
 8011fbe:	6022      	str	r2, [r4, #0]
 8011fc0:	701d      	strb	r5, [r3, #0]
 8011fc2:	e7db      	b.n	8011f7c <_puts_r+0x88>
 8011fc4:	08015c98 	.word	0x08015c98
 8011fc8:	08015cb8 	.word	0x08015cb8
 8011fcc:	08015c78 	.word	0x08015c78

08011fd0 <puts>:
 8011fd0:	4b02      	ldr	r3, [pc, #8]	; (8011fdc <puts+0xc>)
 8011fd2:	4601      	mov	r1, r0
 8011fd4:	6818      	ldr	r0, [r3, #0]
 8011fd6:	f7ff bf8d 	b.w	8011ef4 <_puts_r>
 8011fda:	bf00      	nop
 8011fdc:	24000238 	.word	0x24000238

08011fe0 <__swbuf_r>:
 8011fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fe2:	460e      	mov	r6, r1
 8011fe4:	4614      	mov	r4, r2
 8011fe6:	4605      	mov	r5, r0
 8011fe8:	b118      	cbz	r0, 8011ff2 <__swbuf_r+0x12>
 8011fea:	6983      	ldr	r3, [r0, #24]
 8011fec:	b90b      	cbnz	r3, 8011ff2 <__swbuf_r+0x12>
 8011fee:	f000 ffcb 	bl	8012f88 <__sinit>
 8011ff2:	4b21      	ldr	r3, [pc, #132]	; (8012078 <__swbuf_r+0x98>)
 8011ff4:	429c      	cmp	r4, r3
 8011ff6:	d12b      	bne.n	8012050 <__swbuf_r+0x70>
 8011ff8:	686c      	ldr	r4, [r5, #4]
 8011ffa:	69a3      	ldr	r3, [r4, #24]
 8011ffc:	60a3      	str	r3, [r4, #8]
 8011ffe:	89a3      	ldrh	r3, [r4, #12]
 8012000:	071a      	lsls	r2, r3, #28
 8012002:	d52f      	bpl.n	8012064 <__swbuf_r+0x84>
 8012004:	6923      	ldr	r3, [r4, #16]
 8012006:	b36b      	cbz	r3, 8012064 <__swbuf_r+0x84>
 8012008:	6923      	ldr	r3, [r4, #16]
 801200a:	6820      	ldr	r0, [r4, #0]
 801200c:	1ac0      	subs	r0, r0, r3
 801200e:	6963      	ldr	r3, [r4, #20]
 8012010:	b2f6      	uxtb	r6, r6
 8012012:	4283      	cmp	r3, r0
 8012014:	4637      	mov	r7, r6
 8012016:	dc04      	bgt.n	8012022 <__swbuf_r+0x42>
 8012018:	4621      	mov	r1, r4
 801201a:	4628      	mov	r0, r5
 801201c:	f000 ff20 	bl	8012e60 <_fflush_r>
 8012020:	bb30      	cbnz	r0, 8012070 <__swbuf_r+0x90>
 8012022:	68a3      	ldr	r3, [r4, #8]
 8012024:	3b01      	subs	r3, #1
 8012026:	60a3      	str	r3, [r4, #8]
 8012028:	6823      	ldr	r3, [r4, #0]
 801202a:	1c5a      	adds	r2, r3, #1
 801202c:	6022      	str	r2, [r4, #0]
 801202e:	701e      	strb	r6, [r3, #0]
 8012030:	6963      	ldr	r3, [r4, #20]
 8012032:	3001      	adds	r0, #1
 8012034:	4283      	cmp	r3, r0
 8012036:	d004      	beq.n	8012042 <__swbuf_r+0x62>
 8012038:	89a3      	ldrh	r3, [r4, #12]
 801203a:	07db      	lsls	r3, r3, #31
 801203c:	d506      	bpl.n	801204c <__swbuf_r+0x6c>
 801203e:	2e0a      	cmp	r6, #10
 8012040:	d104      	bne.n	801204c <__swbuf_r+0x6c>
 8012042:	4621      	mov	r1, r4
 8012044:	4628      	mov	r0, r5
 8012046:	f000 ff0b 	bl	8012e60 <_fflush_r>
 801204a:	b988      	cbnz	r0, 8012070 <__swbuf_r+0x90>
 801204c:	4638      	mov	r0, r7
 801204e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012050:	4b0a      	ldr	r3, [pc, #40]	; (801207c <__swbuf_r+0x9c>)
 8012052:	429c      	cmp	r4, r3
 8012054:	d101      	bne.n	801205a <__swbuf_r+0x7a>
 8012056:	68ac      	ldr	r4, [r5, #8]
 8012058:	e7cf      	b.n	8011ffa <__swbuf_r+0x1a>
 801205a:	4b09      	ldr	r3, [pc, #36]	; (8012080 <__swbuf_r+0xa0>)
 801205c:	429c      	cmp	r4, r3
 801205e:	bf08      	it	eq
 8012060:	68ec      	ldreq	r4, [r5, #12]
 8012062:	e7ca      	b.n	8011ffa <__swbuf_r+0x1a>
 8012064:	4621      	mov	r1, r4
 8012066:	4628      	mov	r0, r5
 8012068:	f000 f80c 	bl	8012084 <__swsetup_r>
 801206c:	2800      	cmp	r0, #0
 801206e:	d0cb      	beq.n	8012008 <__swbuf_r+0x28>
 8012070:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012074:	e7ea      	b.n	801204c <__swbuf_r+0x6c>
 8012076:	bf00      	nop
 8012078:	08015c98 	.word	0x08015c98
 801207c:	08015cb8 	.word	0x08015cb8
 8012080:	08015c78 	.word	0x08015c78

08012084 <__swsetup_r>:
 8012084:	4b32      	ldr	r3, [pc, #200]	; (8012150 <__swsetup_r+0xcc>)
 8012086:	b570      	push	{r4, r5, r6, lr}
 8012088:	681d      	ldr	r5, [r3, #0]
 801208a:	4606      	mov	r6, r0
 801208c:	460c      	mov	r4, r1
 801208e:	b125      	cbz	r5, 801209a <__swsetup_r+0x16>
 8012090:	69ab      	ldr	r3, [r5, #24]
 8012092:	b913      	cbnz	r3, 801209a <__swsetup_r+0x16>
 8012094:	4628      	mov	r0, r5
 8012096:	f000 ff77 	bl	8012f88 <__sinit>
 801209a:	4b2e      	ldr	r3, [pc, #184]	; (8012154 <__swsetup_r+0xd0>)
 801209c:	429c      	cmp	r4, r3
 801209e:	d10f      	bne.n	80120c0 <__swsetup_r+0x3c>
 80120a0:	686c      	ldr	r4, [r5, #4]
 80120a2:	89a3      	ldrh	r3, [r4, #12]
 80120a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80120a8:	0719      	lsls	r1, r3, #28
 80120aa:	d42c      	bmi.n	8012106 <__swsetup_r+0x82>
 80120ac:	06dd      	lsls	r5, r3, #27
 80120ae:	d411      	bmi.n	80120d4 <__swsetup_r+0x50>
 80120b0:	2309      	movs	r3, #9
 80120b2:	6033      	str	r3, [r6, #0]
 80120b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80120b8:	81a3      	strh	r3, [r4, #12]
 80120ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80120be:	e03e      	b.n	801213e <__swsetup_r+0xba>
 80120c0:	4b25      	ldr	r3, [pc, #148]	; (8012158 <__swsetup_r+0xd4>)
 80120c2:	429c      	cmp	r4, r3
 80120c4:	d101      	bne.n	80120ca <__swsetup_r+0x46>
 80120c6:	68ac      	ldr	r4, [r5, #8]
 80120c8:	e7eb      	b.n	80120a2 <__swsetup_r+0x1e>
 80120ca:	4b24      	ldr	r3, [pc, #144]	; (801215c <__swsetup_r+0xd8>)
 80120cc:	429c      	cmp	r4, r3
 80120ce:	bf08      	it	eq
 80120d0:	68ec      	ldreq	r4, [r5, #12]
 80120d2:	e7e6      	b.n	80120a2 <__swsetup_r+0x1e>
 80120d4:	0758      	lsls	r0, r3, #29
 80120d6:	d512      	bpl.n	80120fe <__swsetup_r+0x7a>
 80120d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120da:	b141      	cbz	r1, 80120ee <__swsetup_r+0x6a>
 80120dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80120e0:	4299      	cmp	r1, r3
 80120e2:	d002      	beq.n	80120ea <__swsetup_r+0x66>
 80120e4:	4630      	mov	r0, r6
 80120e6:	f001 fc09 	bl	80138fc <_free_r>
 80120ea:	2300      	movs	r3, #0
 80120ec:	6363      	str	r3, [r4, #52]	; 0x34
 80120ee:	89a3      	ldrh	r3, [r4, #12]
 80120f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80120f4:	81a3      	strh	r3, [r4, #12]
 80120f6:	2300      	movs	r3, #0
 80120f8:	6063      	str	r3, [r4, #4]
 80120fa:	6923      	ldr	r3, [r4, #16]
 80120fc:	6023      	str	r3, [r4, #0]
 80120fe:	89a3      	ldrh	r3, [r4, #12]
 8012100:	f043 0308 	orr.w	r3, r3, #8
 8012104:	81a3      	strh	r3, [r4, #12]
 8012106:	6923      	ldr	r3, [r4, #16]
 8012108:	b94b      	cbnz	r3, 801211e <__swsetup_r+0x9a>
 801210a:	89a3      	ldrh	r3, [r4, #12]
 801210c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012114:	d003      	beq.n	801211e <__swsetup_r+0x9a>
 8012116:	4621      	mov	r1, r4
 8012118:	4630      	mov	r0, r6
 801211a:	f000 ffff 	bl	801311c <__smakebuf_r>
 801211e:	89a0      	ldrh	r0, [r4, #12]
 8012120:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012124:	f010 0301 	ands.w	r3, r0, #1
 8012128:	d00a      	beq.n	8012140 <__swsetup_r+0xbc>
 801212a:	2300      	movs	r3, #0
 801212c:	60a3      	str	r3, [r4, #8]
 801212e:	6963      	ldr	r3, [r4, #20]
 8012130:	425b      	negs	r3, r3
 8012132:	61a3      	str	r3, [r4, #24]
 8012134:	6923      	ldr	r3, [r4, #16]
 8012136:	b943      	cbnz	r3, 801214a <__swsetup_r+0xc6>
 8012138:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801213c:	d1ba      	bne.n	80120b4 <__swsetup_r+0x30>
 801213e:	bd70      	pop	{r4, r5, r6, pc}
 8012140:	0781      	lsls	r1, r0, #30
 8012142:	bf58      	it	pl
 8012144:	6963      	ldrpl	r3, [r4, #20]
 8012146:	60a3      	str	r3, [r4, #8]
 8012148:	e7f4      	b.n	8012134 <__swsetup_r+0xb0>
 801214a:	2000      	movs	r0, #0
 801214c:	e7f7      	b.n	801213e <__swsetup_r+0xba>
 801214e:	bf00      	nop
 8012150:	24000238 	.word	0x24000238
 8012154:	08015c98 	.word	0x08015c98
 8012158:	08015cb8 	.word	0x08015cb8
 801215c:	08015c78 	.word	0x08015c78

08012160 <quorem>:
 8012160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012164:	6903      	ldr	r3, [r0, #16]
 8012166:	690c      	ldr	r4, [r1, #16]
 8012168:	42a3      	cmp	r3, r4
 801216a:	4607      	mov	r7, r0
 801216c:	f2c0 8081 	blt.w	8012272 <quorem+0x112>
 8012170:	3c01      	subs	r4, #1
 8012172:	f101 0814 	add.w	r8, r1, #20
 8012176:	f100 0514 	add.w	r5, r0, #20
 801217a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801217e:	9301      	str	r3, [sp, #4]
 8012180:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012184:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012188:	3301      	adds	r3, #1
 801218a:	429a      	cmp	r2, r3
 801218c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012190:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012194:	fbb2 f6f3 	udiv	r6, r2, r3
 8012198:	d331      	bcc.n	80121fe <quorem+0x9e>
 801219a:	f04f 0e00 	mov.w	lr, #0
 801219e:	4640      	mov	r0, r8
 80121a0:	46ac      	mov	ip, r5
 80121a2:	46f2      	mov	sl, lr
 80121a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80121a8:	b293      	uxth	r3, r2
 80121aa:	fb06 e303 	mla	r3, r6, r3, lr
 80121ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80121b2:	b29b      	uxth	r3, r3
 80121b4:	ebaa 0303 	sub.w	r3, sl, r3
 80121b8:	f8dc a000 	ldr.w	sl, [ip]
 80121bc:	0c12      	lsrs	r2, r2, #16
 80121be:	fa13 f38a 	uxtah	r3, r3, sl
 80121c2:	fb06 e202 	mla	r2, r6, r2, lr
 80121c6:	9300      	str	r3, [sp, #0]
 80121c8:	9b00      	ldr	r3, [sp, #0]
 80121ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80121ce:	b292      	uxth	r2, r2
 80121d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80121d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80121d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80121dc:	4581      	cmp	r9, r0
 80121de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80121e2:	f84c 3b04 	str.w	r3, [ip], #4
 80121e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80121ea:	d2db      	bcs.n	80121a4 <quorem+0x44>
 80121ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80121f0:	b92b      	cbnz	r3, 80121fe <quorem+0x9e>
 80121f2:	9b01      	ldr	r3, [sp, #4]
 80121f4:	3b04      	subs	r3, #4
 80121f6:	429d      	cmp	r5, r3
 80121f8:	461a      	mov	r2, r3
 80121fa:	d32e      	bcc.n	801225a <quorem+0xfa>
 80121fc:	613c      	str	r4, [r7, #16]
 80121fe:	4638      	mov	r0, r7
 8012200:	f001 fa64 	bl	80136cc <__mcmp>
 8012204:	2800      	cmp	r0, #0
 8012206:	db24      	blt.n	8012252 <quorem+0xf2>
 8012208:	3601      	adds	r6, #1
 801220a:	4628      	mov	r0, r5
 801220c:	f04f 0c00 	mov.w	ip, #0
 8012210:	f858 2b04 	ldr.w	r2, [r8], #4
 8012214:	f8d0 e000 	ldr.w	lr, [r0]
 8012218:	b293      	uxth	r3, r2
 801221a:	ebac 0303 	sub.w	r3, ip, r3
 801221e:	0c12      	lsrs	r2, r2, #16
 8012220:	fa13 f38e 	uxtah	r3, r3, lr
 8012224:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012228:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801222c:	b29b      	uxth	r3, r3
 801222e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012232:	45c1      	cmp	r9, r8
 8012234:	f840 3b04 	str.w	r3, [r0], #4
 8012238:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801223c:	d2e8      	bcs.n	8012210 <quorem+0xb0>
 801223e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012242:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012246:	b922      	cbnz	r2, 8012252 <quorem+0xf2>
 8012248:	3b04      	subs	r3, #4
 801224a:	429d      	cmp	r5, r3
 801224c:	461a      	mov	r2, r3
 801224e:	d30a      	bcc.n	8012266 <quorem+0x106>
 8012250:	613c      	str	r4, [r7, #16]
 8012252:	4630      	mov	r0, r6
 8012254:	b003      	add	sp, #12
 8012256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801225a:	6812      	ldr	r2, [r2, #0]
 801225c:	3b04      	subs	r3, #4
 801225e:	2a00      	cmp	r2, #0
 8012260:	d1cc      	bne.n	80121fc <quorem+0x9c>
 8012262:	3c01      	subs	r4, #1
 8012264:	e7c7      	b.n	80121f6 <quorem+0x96>
 8012266:	6812      	ldr	r2, [r2, #0]
 8012268:	3b04      	subs	r3, #4
 801226a:	2a00      	cmp	r2, #0
 801226c:	d1f0      	bne.n	8012250 <quorem+0xf0>
 801226e:	3c01      	subs	r4, #1
 8012270:	e7eb      	b.n	801224a <quorem+0xea>
 8012272:	2000      	movs	r0, #0
 8012274:	e7ee      	b.n	8012254 <quorem+0xf4>
	...

08012278 <_dtoa_r>:
 8012278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801227c:	ed2d 8b02 	vpush	{d8}
 8012280:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012282:	b091      	sub	sp, #68	; 0x44
 8012284:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012288:	ec59 8b10 	vmov	r8, r9, d0
 801228c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801228e:	9106      	str	r1, [sp, #24]
 8012290:	4606      	mov	r6, r0
 8012292:	9208      	str	r2, [sp, #32]
 8012294:	930c      	str	r3, [sp, #48]	; 0x30
 8012296:	b975      	cbnz	r5, 80122b6 <_dtoa_r+0x3e>
 8012298:	2010      	movs	r0, #16
 801229a:	f000 ff7f 	bl	801319c <malloc>
 801229e:	4602      	mov	r2, r0
 80122a0:	6270      	str	r0, [r6, #36]	; 0x24
 80122a2:	b920      	cbnz	r0, 80122ae <_dtoa_r+0x36>
 80122a4:	4baa      	ldr	r3, [pc, #680]	; (8012550 <_dtoa_r+0x2d8>)
 80122a6:	21ea      	movs	r1, #234	; 0xea
 80122a8:	48aa      	ldr	r0, [pc, #680]	; (8012554 <_dtoa_r+0x2dc>)
 80122aa:	f001 fc6d 	bl	8013b88 <__assert_func>
 80122ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80122b2:	6005      	str	r5, [r0, #0]
 80122b4:	60c5      	str	r5, [r0, #12]
 80122b6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80122b8:	6819      	ldr	r1, [r3, #0]
 80122ba:	b151      	cbz	r1, 80122d2 <_dtoa_r+0x5a>
 80122bc:	685a      	ldr	r2, [r3, #4]
 80122be:	604a      	str	r2, [r1, #4]
 80122c0:	2301      	movs	r3, #1
 80122c2:	4093      	lsls	r3, r2
 80122c4:	608b      	str	r3, [r1, #8]
 80122c6:	4630      	mov	r0, r6
 80122c8:	f000 ffbe 	bl	8013248 <_Bfree>
 80122cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80122ce:	2200      	movs	r2, #0
 80122d0:	601a      	str	r2, [r3, #0]
 80122d2:	f1b9 0300 	subs.w	r3, r9, #0
 80122d6:	bfbb      	ittet	lt
 80122d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80122dc:	9303      	strlt	r3, [sp, #12]
 80122de:	2300      	movge	r3, #0
 80122e0:	2201      	movlt	r2, #1
 80122e2:	bfac      	ite	ge
 80122e4:	6023      	strge	r3, [r4, #0]
 80122e6:	6022      	strlt	r2, [r4, #0]
 80122e8:	4b9b      	ldr	r3, [pc, #620]	; (8012558 <_dtoa_r+0x2e0>)
 80122ea:	9c03      	ldr	r4, [sp, #12]
 80122ec:	43a3      	bics	r3, r4
 80122ee:	d11c      	bne.n	801232a <_dtoa_r+0xb2>
 80122f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80122f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80122f6:	6013      	str	r3, [r2, #0]
 80122f8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80122fc:	ea53 0308 	orrs.w	r3, r3, r8
 8012300:	f000 84fd 	beq.w	8012cfe <_dtoa_r+0xa86>
 8012304:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012306:	b963      	cbnz	r3, 8012322 <_dtoa_r+0xaa>
 8012308:	4b94      	ldr	r3, [pc, #592]	; (801255c <_dtoa_r+0x2e4>)
 801230a:	e01f      	b.n	801234c <_dtoa_r+0xd4>
 801230c:	4b94      	ldr	r3, [pc, #592]	; (8012560 <_dtoa_r+0x2e8>)
 801230e:	9301      	str	r3, [sp, #4]
 8012310:	3308      	adds	r3, #8
 8012312:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012314:	6013      	str	r3, [r2, #0]
 8012316:	9801      	ldr	r0, [sp, #4]
 8012318:	b011      	add	sp, #68	; 0x44
 801231a:	ecbd 8b02 	vpop	{d8}
 801231e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012322:	4b8e      	ldr	r3, [pc, #568]	; (801255c <_dtoa_r+0x2e4>)
 8012324:	9301      	str	r3, [sp, #4]
 8012326:	3303      	adds	r3, #3
 8012328:	e7f3      	b.n	8012312 <_dtoa_r+0x9a>
 801232a:	ed9d 8b02 	vldr	d8, [sp, #8]
 801232e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012336:	d10b      	bne.n	8012350 <_dtoa_r+0xd8>
 8012338:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801233a:	2301      	movs	r3, #1
 801233c:	6013      	str	r3, [r2, #0]
 801233e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012340:	2b00      	cmp	r3, #0
 8012342:	f000 84d9 	beq.w	8012cf8 <_dtoa_r+0xa80>
 8012346:	4887      	ldr	r0, [pc, #540]	; (8012564 <_dtoa_r+0x2ec>)
 8012348:	6018      	str	r0, [r3, #0]
 801234a:	1e43      	subs	r3, r0, #1
 801234c:	9301      	str	r3, [sp, #4]
 801234e:	e7e2      	b.n	8012316 <_dtoa_r+0x9e>
 8012350:	a90f      	add	r1, sp, #60	; 0x3c
 8012352:	aa0e      	add	r2, sp, #56	; 0x38
 8012354:	4630      	mov	r0, r6
 8012356:	eeb0 0b48 	vmov.f64	d0, d8
 801235a:	f001 fa5d 	bl	8013818 <__d2b>
 801235e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8012362:	4605      	mov	r5, r0
 8012364:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012366:	2900      	cmp	r1, #0
 8012368:	d046      	beq.n	80123f8 <_dtoa_r+0x180>
 801236a:	ee18 4a90 	vmov	r4, s17
 801236e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012372:	ec53 2b18 	vmov	r2, r3, d8
 8012376:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801237a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801237e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012382:	2400      	movs	r4, #0
 8012384:	ec43 2b16 	vmov	d6, r2, r3
 8012388:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801238c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012538 <_dtoa_r+0x2c0>
 8012390:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012394:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8012540 <_dtoa_r+0x2c8>
 8012398:	eea7 6b05 	vfma.f64	d6, d7, d5
 801239c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012548 <_dtoa_r+0x2d0>
 80123a0:	ee07 1a90 	vmov	s15, r1
 80123a4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80123a8:	eeb0 7b46 	vmov.f64	d7, d6
 80123ac:	eea4 7b05 	vfma.f64	d7, d4, d5
 80123b0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80123b4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80123b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123bc:	ee16 ba90 	vmov	fp, s13
 80123c0:	940a      	str	r4, [sp, #40]	; 0x28
 80123c2:	d508      	bpl.n	80123d6 <_dtoa_r+0x15e>
 80123c4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80123c8:	eeb4 6b47 	vcmp.f64	d6, d7
 80123cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123d0:	bf18      	it	ne
 80123d2:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 80123d6:	f1bb 0f16 	cmp.w	fp, #22
 80123da:	d82f      	bhi.n	801243c <_dtoa_r+0x1c4>
 80123dc:	4b62      	ldr	r3, [pc, #392]	; (8012568 <_dtoa_r+0x2f0>)
 80123de:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80123e2:	ed93 7b00 	vldr	d7, [r3]
 80123e6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80123ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123ee:	d501      	bpl.n	80123f4 <_dtoa_r+0x17c>
 80123f0:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80123f4:	2300      	movs	r3, #0
 80123f6:	e022      	b.n	801243e <_dtoa_r+0x1c6>
 80123f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80123fa:	4401      	add	r1, r0
 80123fc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012400:	2b20      	cmp	r3, #32
 8012402:	bfc1      	itttt	gt
 8012404:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012408:	fa04 f303 	lslgt.w	r3, r4, r3
 801240c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012410:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012414:	bfd6      	itet	le
 8012416:	f1c3 0320 	rsble	r3, r3, #32
 801241a:	ea43 0808 	orrgt.w	r8, r3, r8
 801241e:	fa08 f803 	lslle.w	r8, r8, r3
 8012422:	ee07 8a90 	vmov	s15, r8
 8012426:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801242a:	3901      	subs	r1, #1
 801242c:	ee17 4a90 	vmov	r4, s15
 8012430:	ec53 2b17 	vmov	r2, r3, d7
 8012434:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8012438:	2401      	movs	r4, #1
 801243a:	e7a3      	b.n	8012384 <_dtoa_r+0x10c>
 801243c:	2301      	movs	r3, #1
 801243e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012440:	1a43      	subs	r3, r0, r1
 8012442:	1e5a      	subs	r2, r3, #1
 8012444:	bf45      	ittet	mi
 8012446:	f1c3 0301 	rsbmi	r3, r3, #1
 801244a:	9304      	strmi	r3, [sp, #16]
 801244c:	2300      	movpl	r3, #0
 801244e:	2300      	movmi	r3, #0
 8012450:	9205      	str	r2, [sp, #20]
 8012452:	bf54      	ite	pl
 8012454:	9304      	strpl	r3, [sp, #16]
 8012456:	9305      	strmi	r3, [sp, #20]
 8012458:	f1bb 0f00 	cmp.w	fp, #0
 801245c:	db18      	blt.n	8012490 <_dtoa_r+0x218>
 801245e:	9b05      	ldr	r3, [sp, #20]
 8012460:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8012464:	445b      	add	r3, fp
 8012466:	9305      	str	r3, [sp, #20]
 8012468:	2300      	movs	r3, #0
 801246a:	9a06      	ldr	r2, [sp, #24]
 801246c:	2a09      	cmp	r2, #9
 801246e:	d849      	bhi.n	8012504 <_dtoa_r+0x28c>
 8012470:	2a05      	cmp	r2, #5
 8012472:	bfc4      	itt	gt
 8012474:	3a04      	subgt	r2, #4
 8012476:	9206      	strgt	r2, [sp, #24]
 8012478:	9a06      	ldr	r2, [sp, #24]
 801247a:	f1a2 0202 	sub.w	r2, r2, #2
 801247e:	bfcc      	ite	gt
 8012480:	2400      	movgt	r4, #0
 8012482:	2401      	movle	r4, #1
 8012484:	2a03      	cmp	r2, #3
 8012486:	d848      	bhi.n	801251a <_dtoa_r+0x2a2>
 8012488:	e8df f002 	tbb	[pc, r2]
 801248c:	3a2c2e0b 	.word	0x3a2c2e0b
 8012490:	9b04      	ldr	r3, [sp, #16]
 8012492:	2200      	movs	r2, #0
 8012494:	eba3 030b 	sub.w	r3, r3, fp
 8012498:	9304      	str	r3, [sp, #16]
 801249a:	9209      	str	r2, [sp, #36]	; 0x24
 801249c:	f1cb 0300 	rsb	r3, fp, #0
 80124a0:	e7e3      	b.n	801246a <_dtoa_r+0x1f2>
 80124a2:	2200      	movs	r2, #0
 80124a4:	9207      	str	r2, [sp, #28]
 80124a6:	9a08      	ldr	r2, [sp, #32]
 80124a8:	2a00      	cmp	r2, #0
 80124aa:	dc39      	bgt.n	8012520 <_dtoa_r+0x2a8>
 80124ac:	f04f 0a01 	mov.w	sl, #1
 80124b0:	46d1      	mov	r9, sl
 80124b2:	4652      	mov	r2, sl
 80124b4:	f8cd a020 	str.w	sl, [sp, #32]
 80124b8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80124ba:	2100      	movs	r1, #0
 80124bc:	6079      	str	r1, [r7, #4]
 80124be:	2004      	movs	r0, #4
 80124c0:	f100 0c14 	add.w	ip, r0, #20
 80124c4:	4594      	cmp	ip, r2
 80124c6:	6879      	ldr	r1, [r7, #4]
 80124c8:	d92f      	bls.n	801252a <_dtoa_r+0x2b2>
 80124ca:	4630      	mov	r0, r6
 80124cc:	930d      	str	r3, [sp, #52]	; 0x34
 80124ce:	f000 fe7b 	bl	80131c8 <_Balloc>
 80124d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80124d4:	9001      	str	r0, [sp, #4]
 80124d6:	4602      	mov	r2, r0
 80124d8:	2800      	cmp	r0, #0
 80124da:	d149      	bne.n	8012570 <_dtoa_r+0x2f8>
 80124dc:	4b23      	ldr	r3, [pc, #140]	; (801256c <_dtoa_r+0x2f4>)
 80124de:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80124e2:	e6e1      	b.n	80122a8 <_dtoa_r+0x30>
 80124e4:	2201      	movs	r2, #1
 80124e6:	e7dd      	b.n	80124a4 <_dtoa_r+0x22c>
 80124e8:	2200      	movs	r2, #0
 80124ea:	9207      	str	r2, [sp, #28]
 80124ec:	9a08      	ldr	r2, [sp, #32]
 80124ee:	eb0b 0a02 	add.w	sl, fp, r2
 80124f2:	f10a 0901 	add.w	r9, sl, #1
 80124f6:	464a      	mov	r2, r9
 80124f8:	2a01      	cmp	r2, #1
 80124fa:	bfb8      	it	lt
 80124fc:	2201      	movlt	r2, #1
 80124fe:	e7db      	b.n	80124b8 <_dtoa_r+0x240>
 8012500:	2201      	movs	r2, #1
 8012502:	e7f2      	b.n	80124ea <_dtoa_r+0x272>
 8012504:	2401      	movs	r4, #1
 8012506:	2200      	movs	r2, #0
 8012508:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801250c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012510:	2100      	movs	r1, #0
 8012512:	46d1      	mov	r9, sl
 8012514:	2212      	movs	r2, #18
 8012516:	9108      	str	r1, [sp, #32]
 8012518:	e7ce      	b.n	80124b8 <_dtoa_r+0x240>
 801251a:	2201      	movs	r2, #1
 801251c:	9207      	str	r2, [sp, #28]
 801251e:	e7f5      	b.n	801250c <_dtoa_r+0x294>
 8012520:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012524:	46d1      	mov	r9, sl
 8012526:	4652      	mov	r2, sl
 8012528:	e7c6      	b.n	80124b8 <_dtoa_r+0x240>
 801252a:	3101      	adds	r1, #1
 801252c:	6079      	str	r1, [r7, #4]
 801252e:	0040      	lsls	r0, r0, #1
 8012530:	e7c6      	b.n	80124c0 <_dtoa_r+0x248>
 8012532:	bf00      	nop
 8012534:	f3af 8000 	nop.w
 8012538:	636f4361 	.word	0x636f4361
 801253c:	3fd287a7 	.word	0x3fd287a7
 8012540:	8b60c8b3 	.word	0x8b60c8b3
 8012544:	3fc68a28 	.word	0x3fc68a28
 8012548:	509f79fb 	.word	0x509f79fb
 801254c:	3fd34413 	.word	0x3fd34413
 8012550:	08015bf5 	.word	0x08015bf5
 8012554:	08015c0c 	.word	0x08015c0c
 8012558:	7ff00000 	.word	0x7ff00000
 801255c:	08015bf1 	.word	0x08015bf1
 8012560:	08015be8 	.word	0x08015be8
 8012564:	08015bc5 	.word	0x08015bc5
 8012568:	08015d60 	.word	0x08015d60
 801256c:	08015c67 	.word	0x08015c67
 8012570:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8012572:	9901      	ldr	r1, [sp, #4]
 8012574:	6011      	str	r1, [r2, #0]
 8012576:	f1b9 0f0e 	cmp.w	r9, #14
 801257a:	d86c      	bhi.n	8012656 <_dtoa_r+0x3de>
 801257c:	2c00      	cmp	r4, #0
 801257e:	d06a      	beq.n	8012656 <_dtoa_r+0x3de>
 8012580:	f1bb 0f00 	cmp.w	fp, #0
 8012584:	f340 80a0 	ble.w	80126c8 <_dtoa_r+0x450>
 8012588:	49c1      	ldr	r1, [pc, #772]	; (8012890 <_dtoa_r+0x618>)
 801258a:	f00b 020f 	and.w	r2, fp, #15
 801258e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012592:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012596:	ed92 7b00 	vldr	d7, [r2]
 801259a:	ea4f 112b 	mov.w	r1, fp, asr #4
 801259e:	f000 8087 	beq.w	80126b0 <_dtoa_r+0x438>
 80125a2:	4abc      	ldr	r2, [pc, #752]	; (8012894 <_dtoa_r+0x61c>)
 80125a4:	ed92 6b08 	vldr	d6, [r2, #32]
 80125a8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80125ac:	ed8d 6b02 	vstr	d6, [sp, #8]
 80125b0:	f001 010f 	and.w	r1, r1, #15
 80125b4:	2203      	movs	r2, #3
 80125b6:	48b7      	ldr	r0, [pc, #732]	; (8012894 <_dtoa_r+0x61c>)
 80125b8:	2900      	cmp	r1, #0
 80125ba:	d17b      	bne.n	80126b4 <_dtoa_r+0x43c>
 80125bc:	ed9d 6b02 	vldr	d6, [sp, #8]
 80125c0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80125c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80125c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80125ca:	2900      	cmp	r1, #0
 80125cc:	f000 80a2 	beq.w	8012714 <_dtoa_r+0x49c>
 80125d0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80125d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80125d8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80125dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125e0:	f140 8098 	bpl.w	8012714 <_dtoa_r+0x49c>
 80125e4:	f1b9 0f00 	cmp.w	r9, #0
 80125e8:	f000 8094 	beq.w	8012714 <_dtoa_r+0x49c>
 80125ec:	f1ba 0f00 	cmp.w	sl, #0
 80125f0:	dd2f      	ble.n	8012652 <_dtoa_r+0x3da>
 80125f2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80125f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80125fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80125fe:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8012602:	3201      	adds	r2, #1
 8012604:	4650      	mov	r0, sl
 8012606:	ed9d 6b02 	vldr	d6, [sp, #8]
 801260a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801260e:	ee07 2a90 	vmov	s15, r2
 8012612:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012616:	eea7 5b06 	vfma.f64	d5, d7, d6
 801261a:	ee15 4a90 	vmov	r4, s11
 801261e:	ec52 1b15 	vmov	r1, r2, d5
 8012622:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012626:	2800      	cmp	r0, #0
 8012628:	d177      	bne.n	801271a <_dtoa_r+0x4a2>
 801262a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801262e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012632:	ec42 1b17 	vmov	d7, r1, r2
 8012636:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801263a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801263e:	f300 8263 	bgt.w	8012b08 <_dtoa_r+0x890>
 8012642:	eeb1 7b47 	vneg.f64	d7, d7
 8012646:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801264a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801264e:	f100 8258 	bmi.w	8012b02 <_dtoa_r+0x88a>
 8012652:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012656:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012658:	2a00      	cmp	r2, #0
 801265a:	f2c0 811d 	blt.w	8012898 <_dtoa_r+0x620>
 801265e:	f1bb 0f0e 	cmp.w	fp, #14
 8012662:	f300 8119 	bgt.w	8012898 <_dtoa_r+0x620>
 8012666:	4b8a      	ldr	r3, [pc, #552]	; (8012890 <_dtoa_r+0x618>)
 8012668:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801266c:	ed93 6b00 	vldr	d6, [r3]
 8012670:	9b08      	ldr	r3, [sp, #32]
 8012672:	2b00      	cmp	r3, #0
 8012674:	f280 80b7 	bge.w	80127e6 <_dtoa_r+0x56e>
 8012678:	f1b9 0f00 	cmp.w	r9, #0
 801267c:	f300 80b3 	bgt.w	80127e6 <_dtoa_r+0x56e>
 8012680:	f040 823f 	bne.w	8012b02 <_dtoa_r+0x88a>
 8012684:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012688:	ee26 6b07 	vmul.f64	d6, d6, d7
 801268c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012690:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012698:	464c      	mov	r4, r9
 801269a:	464f      	mov	r7, r9
 801269c:	f280 8215 	bge.w	8012aca <_dtoa_r+0x852>
 80126a0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80126a4:	2331      	movs	r3, #49	; 0x31
 80126a6:	f808 3b01 	strb.w	r3, [r8], #1
 80126aa:	f10b 0b01 	add.w	fp, fp, #1
 80126ae:	e211      	b.n	8012ad4 <_dtoa_r+0x85c>
 80126b0:	2202      	movs	r2, #2
 80126b2:	e780      	b.n	80125b6 <_dtoa_r+0x33e>
 80126b4:	07cc      	lsls	r4, r1, #31
 80126b6:	d504      	bpl.n	80126c2 <_dtoa_r+0x44a>
 80126b8:	ed90 6b00 	vldr	d6, [r0]
 80126bc:	3201      	adds	r2, #1
 80126be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80126c2:	1049      	asrs	r1, r1, #1
 80126c4:	3008      	adds	r0, #8
 80126c6:	e777      	b.n	80125b8 <_dtoa_r+0x340>
 80126c8:	d022      	beq.n	8012710 <_dtoa_r+0x498>
 80126ca:	f1cb 0100 	rsb	r1, fp, #0
 80126ce:	4a70      	ldr	r2, [pc, #448]	; (8012890 <_dtoa_r+0x618>)
 80126d0:	f001 000f 	and.w	r0, r1, #15
 80126d4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80126d8:	ed92 7b00 	vldr	d7, [r2]
 80126dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80126e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80126e4:	486b      	ldr	r0, [pc, #428]	; (8012894 <_dtoa_r+0x61c>)
 80126e6:	1109      	asrs	r1, r1, #4
 80126e8:	2400      	movs	r4, #0
 80126ea:	2202      	movs	r2, #2
 80126ec:	b929      	cbnz	r1, 80126fa <_dtoa_r+0x482>
 80126ee:	2c00      	cmp	r4, #0
 80126f0:	f43f af6a 	beq.w	80125c8 <_dtoa_r+0x350>
 80126f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80126f8:	e766      	b.n	80125c8 <_dtoa_r+0x350>
 80126fa:	07cf      	lsls	r7, r1, #31
 80126fc:	d505      	bpl.n	801270a <_dtoa_r+0x492>
 80126fe:	ed90 6b00 	vldr	d6, [r0]
 8012702:	3201      	adds	r2, #1
 8012704:	2401      	movs	r4, #1
 8012706:	ee27 7b06 	vmul.f64	d7, d7, d6
 801270a:	1049      	asrs	r1, r1, #1
 801270c:	3008      	adds	r0, #8
 801270e:	e7ed      	b.n	80126ec <_dtoa_r+0x474>
 8012710:	2202      	movs	r2, #2
 8012712:	e759      	b.n	80125c8 <_dtoa_r+0x350>
 8012714:	465f      	mov	r7, fp
 8012716:	4648      	mov	r0, r9
 8012718:	e775      	b.n	8012606 <_dtoa_r+0x38e>
 801271a:	ec42 1b17 	vmov	d7, r1, r2
 801271e:	4a5c      	ldr	r2, [pc, #368]	; (8012890 <_dtoa_r+0x618>)
 8012720:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012724:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012728:	9a01      	ldr	r2, [sp, #4]
 801272a:	1814      	adds	r4, r2, r0
 801272c:	9a07      	ldr	r2, [sp, #28]
 801272e:	b352      	cbz	r2, 8012786 <_dtoa_r+0x50e>
 8012730:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8012734:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012738:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801273c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012740:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012744:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012748:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801274c:	ee14 2a90 	vmov	r2, s9
 8012750:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012754:	3230      	adds	r2, #48	; 0x30
 8012756:	ee36 6b45 	vsub.f64	d6, d6, d5
 801275a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801275e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012762:	f808 2b01 	strb.w	r2, [r8], #1
 8012766:	d439      	bmi.n	80127dc <_dtoa_r+0x564>
 8012768:	ee32 5b46 	vsub.f64	d5, d2, d6
 801276c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012774:	d472      	bmi.n	801285c <_dtoa_r+0x5e4>
 8012776:	45a0      	cmp	r8, r4
 8012778:	f43f af6b 	beq.w	8012652 <_dtoa_r+0x3da>
 801277c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012780:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012784:	e7e0      	b.n	8012748 <_dtoa_r+0x4d0>
 8012786:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801278a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801278e:	4621      	mov	r1, r4
 8012790:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012794:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012798:	ee14 2a90 	vmov	r2, s9
 801279c:	3230      	adds	r2, #48	; 0x30
 801279e:	f808 2b01 	strb.w	r2, [r8], #1
 80127a2:	45a0      	cmp	r8, r4
 80127a4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80127a8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80127ac:	d118      	bne.n	80127e0 <_dtoa_r+0x568>
 80127ae:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80127b2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80127b6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80127ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127be:	dc4d      	bgt.n	801285c <_dtoa_r+0x5e4>
 80127c0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80127c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80127c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127cc:	f57f af41 	bpl.w	8012652 <_dtoa_r+0x3da>
 80127d0:	4688      	mov	r8, r1
 80127d2:	3901      	subs	r1, #1
 80127d4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80127d8:	2b30      	cmp	r3, #48	; 0x30
 80127da:	d0f9      	beq.n	80127d0 <_dtoa_r+0x558>
 80127dc:	46bb      	mov	fp, r7
 80127de:	e02a      	b.n	8012836 <_dtoa_r+0x5be>
 80127e0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80127e4:	e7d6      	b.n	8012794 <_dtoa_r+0x51c>
 80127e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80127ea:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80127ee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80127f2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80127f6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80127fa:	ee15 3a10 	vmov	r3, s10
 80127fe:	3330      	adds	r3, #48	; 0x30
 8012800:	f808 3b01 	strb.w	r3, [r8], #1
 8012804:	9b01      	ldr	r3, [sp, #4]
 8012806:	eba8 0303 	sub.w	r3, r8, r3
 801280a:	4599      	cmp	r9, r3
 801280c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012810:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012814:	d133      	bne.n	801287e <_dtoa_r+0x606>
 8012816:	ee37 7b07 	vadd.f64	d7, d7, d7
 801281a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801281e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012822:	dc1a      	bgt.n	801285a <_dtoa_r+0x5e2>
 8012824:	eeb4 7b46 	vcmp.f64	d7, d6
 8012828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801282c:	d103      	bne.n	8012836 <_dtoa_r+0x5be>
 801282e:	ee15 3a10 	vmov	r3, s10
 8012832:	07d9      	lsls	r1, r3, #31
 8012834:	d411      	bmi.n	801285a <_dtoa_r+0x5e2>
 8012836:	4629      	mov	r1, r5
 8012838:	4630      	mov	r0, r6
 801283a:	f000 fd05 	bl	8013248 <_Bfree>
 801283e:	2300      	movs	r3, #0
 8012840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012842:	f888 3000 	strb.w	r3, [r8]
 8012846:	f10b 0301 	add.w	r3, fp, #1
 801284a:	6013      	str	r3, [r2, #0]
 801284c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801284e:	2b00      	cmp	r3, #0
 8012850:	f43f ad61 	beq.w	8012316 <_dtoa_r+0x9e>
 8012854:	f8c3 8000 	str.w	r8, [r3]
 8012858:	e55d      	b.n	8012316 <_dtoa_r+0x9e>
 801285a:	465f      	mov	r7, fp
 801285c:	4643      	mov	r3, r8
 801285e:	4698      	mov	r8, r3
 8012860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012864:	2a39      	cmp	r2, #57	; 0x39
 8012866:	d106      	bne.n	8012876 <_dtoa_r+0x5fe>
 8012868:	9a01      	ldr	r2, [sp, #4]
 801286a:	429a      	cmp	r2, r3
 801286c:	d1f7      	bne.n	801285e <_dtoa_r+0x5e6>
 801286e:	9901      	ldr	r1, [sp, #4]
 8012870:	2230      	movs	r2, #48	; 0x30
 8012872:	3701      	adds	r7, #1
 8012874:	700a      	strb	r2, [r1, #0]
 8012876:	781a      	ldrb	r2, [r3, #0]
 8012878:	3201      	adds	r2, #1
 801287a:	701a      	strb	r2, [r3, #0]
 801287c:	e7ae      	b.n	80127dc <_dtoa_r+0x564>
 801287e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012882:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801288a:	d1b2      	bne.n	80127f2 <_dtoa_r+0x57a>
 801288c:	e7d3      	b.n	8012836 <_dtoa_r+0x5be>
 801288e:	bf00      	nop
 8012890:	08015d60 	.word	0x08015d60
 8012894:	08015d38 	.word	0x08015d38
 8012898:	9907      	ldr	r1, [sp, #28]
 801289a:	2900      	cmp	r1, #0
 801289c:	f000 80d0 	beq.w	8012a40 <_dtoa_r+0x7c8>
 80128a0:	9906      	ldr	r1, [sp, #24]
 80128a2:	2901      	cmp	r1, #1
 80128a4:	f300 80b4 	bgt.w	8012a10 <_dtoa_r+0x798>
 80128a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80128aa:	2900      	cmp	r1, #0
 80128ac:	f000 80ac 	beq.w	8012a08 <_dtoa_r+0x790>
 80128b0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80128b4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80128b8:	461c      	mov	r4, r3
 80128ba:	930a      	str	r3, [sp, #40]	; 0x28
 80128bc:	9b04      	ldr	r3, [sp, #16]
 80128be:	4413      	add	r3, r2
 80128c0:	9304      	str	r3, [sp, #16]
 80128c2:	9b05      	ldr	r3, [sp, #20]
 80128c4:	2101      	movs	r1, #1
 80128c6:	4413      	add	r3, r2
 80128c8:	4630      	mov	r0, r6
 80128ca:	9305      	str	r3, [sp, #20]
 80128cc:	f000 fd74 	bl	80133b8 <__i2b>
 80128d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128d2:	4607      	mov	r7, r0
 80128d4:	f1b8 0f00 	cmp.w	r8, #0
 80128d8:	dd0d      	ble.n	80128f6 <_dtoa_r+0x67e>
 80128da:	9a05      	ldr	r2, [sp, #20]
 80128dc:	2a00      	cmp	r2, #0
 80128de:	dd0a      	ble.n	80128f6 <_dtoa_r+0x67e>
 80128e0:	4542      	cmp	r2, r8
 80128e2:	9904      	ldr	r1, [sp, #16]
 80128e4:	bfa8      	it	ge
 80128e6:	4642      	movge	r2, r8
 80128e8:	1a89      	subs	r1, r1, r2
 80128ea:	9104      	str	r1, [sp, #16]
 80128ec:	9905      	ldr	r1, [sp, #20]
 80128ee:	eba8 0802 	sub.w	r8, r8, r2
 80128f2:	1a8a      	subs	r2, r1, r2
 80128f4:	9205      	str	r2, [sp, #20]
 80128f6:	b303      	cbz	r3, 801293a <_dtoa_r+0x6c2>
 80128f8:	9a07      	ldr	r2, [sp, #28]
 80128fa:	2a00      	cmp	r2, #0
 80128fc:	f000 80a5 	beq.w	8012a4a <_dtoa_r+0x7d2>
 8012900:	2c00      	cmp	r4, #0
 8012902:	dd13      	ble.n	801292c <_dtoa_r+0x6b4>
 8012904:	4639      	mov	r1, r7
 8012906:	4622      	mov	r2, r4
 8012908:	4630      	mov	r0, r6
 801290a:	930d      	str	r3, [sp, #52]	; 0x34
 801290c:	f000 fe14 	bl	8013538 <__pow5mult>
 8012910:	462a      	mov	r2, r5
 8012912:	4601      	mov	r1, r0
 8012914:	4607      	mov	r7, r0
 8012916:	4630      	mov	r0, r6
 8012918:	f000 fd64 	bl	80133e4 <__multiply>
 801291c:	4629      	mov	r1, r5
 801291e:	900a      	str	r0, [sp, #40]	; 0x28
 8012920:	4630      	mov	r0, r6
 8012922:	f000 fc91 	bl	8013248 <_Bfree>
 8012926:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012928:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801292a:	4615      	mov	r5, r2
 801292c:	1b1a      	subs	r2, r3, r4
 801292e:	d004      	beq.n	801293a <_dtoa_r+0x6c2>
 8012930:	4629      	mov	r1, r5
 8012932:	4630      	mov	r0, r6
 8012934:	f000 fe00 	bl	8013538 <__pow5mult>
 8012938:	4605      	mov	r5, r0
 801293a:	2101      	movs	r1, #1
 801293c:	4630      	mov	r0, r6
 801293e:	f000 fd3b 	bl	80133b8 <__i2b>
 8012942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012944:	2b00      	cmp	r3, #0
 8012946:	4604      	mov	r4, r0
 8012948:	f340 8081 	ble.w	8012a4e <_dtoa_r+0x7d6>
 801294c:	461a      	mov	r2, r3
 801294e:	4601      	mov	r1, r0
 8012950:	4630      	mov	r0, r6
 8012952:	f000 fdf1 	bl	8013538 <__pow5mult>
 8012956:	9b06      	ldr	r3, [sp, #24]
 8012958:	2b01      	cmp	r3, #1
 801295a:	4604      	mov	r4, r0
 801295c:	dd7a      	ble.n	8012a54 <_dtoa_r+0x7dc>
 801295e:	2300      	movs	r3, #0
 8012960:	930a      	str	r3, [sp, #40]	; 0x28
 8012962:	6922      	ldr	r2, [r4, #16]
 8012964:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012968:	6910      	ldr	r0, [r2, #16]
 801296a:	f000 fcd5 	bl	8013318 <__hi0bits>
 801296e:	f1c0 0020 	rsb	r0, r0, #32
 8012972:	9b05      	ldr	r3, [sp, #20]
 8012974:	4418      	add	r0, r3
 8012976:	f010 001f 	ands.w	r0, r0, #31
 801297a:	f000 808c 	beq.w	8012a96 <_dtoa_r+0x81e>
 801297e:	f1c0 0220 	rsb	r2, r0, #32
 8012982:	2a04      	cmp	r2, #4
 8012984:	f340 8085 	ble.w	8012a92 <_dtoa_r+0x81a>
 8012988:	f1c0 001c 	rsb	r0, r0, #28
 801298c:	9b04      	ldr	r3, [sp, #16]
 801298e:	4403      	add	r3, r0
 8012990:	9304      	str	r3, [sp, #16]
 8012992:	9b05      	ldr	r3, [sp, #20]
 8012994:	4403      	add	r3, r0
 8012996:	4480      	add	r8, r0
 8012998:	9305      	str	r3, [sp, #20]
 801299a:	9b04      	ldr	r3, [sp, #16]
 801299c:	2b00      	cmp	r3, #0
 801299e:	dd05      	ble.n	80129ac <_dtoa_r+0x734>
 80129a0:	4629      	mov	r1, r5
 80129a2:	461a      	mov	r2, r3
 80129a4:	4630      	mov	r0, r6
 80129a6:	f000 fe21 	bl	80135ec <__lshift>
 80129aa:	4605      	mov	r5, r0
 80129ac:	9b05      	ldr	r3, [sp, #20]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	dd05      	ble.n	80129be <_dtoa_r+0x746>
 80129b2:	4621      	mov	r1, r4
 80129b4:	461a      	mov	r2, r3
 80129b6:	4630      	mov	r0, r6
 80129b8:	f000 fe18 	bl	80135ec <__lshift>
 80129bc:	4604      	mov	r4, r0
 80129be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d06a      	beq.n	8012a9a <_dtoa_r+0x822>
 80129c4:	4621      	mov	r1, r4
 80129c6:	4628      	mov	r0, r5
 80129c8:	f000 fe80 	bl	80136cc <__mcmp>
 80129cc:	2800      	cmp	r0, #0
 80129ce:	da64      	bge.n	8012a9a <_dtoa_r+0x822>
 80129d0:	2300      	movs	r3, #0
 80129d2:	4629      	mov	r1, r5
 80129d4:	220a      	movs	r2, #10
 80129d6:	4630      	mov	r0, r6
 80129d8:	f000 fc58 	bl	801328c <__multadd>
 80129dc:	9b07      	ldr	r3, [sp, #28]
 80129de:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80129e2:	4605      	mov	r5, r0
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	f000 8191 	beq.w	8012d0c <_dtoa_r+0xa94>
 80129ea:	4639      	mov	r1, r7
 80129ec:	2300      	movs	r3, #0
 80129ee:	220a      	movs	r2, #10
 80129f0:	4630      	mov	r0, r6
 80129f2:	f000 fc4b 	bl	801328c <__multadd>
 80129f6:	f1ba 0f00 	cmp.w	sl, #0
 80129fa:	4607      	mov	r7, r0
 80129fc:	f300 808d 	bgt.w	8012b1a <_dtoa_r+0x8a2>
 8012a00:	9b06      	ldr	r3, [sp, #24]
 8012a02:	2b02      	cmp	r3, #2
 8012a04:	dc50      	bgt.n	8012aa8 <_dtoa_r+0x830>
 8012a06:	e088      	b.n	8012b1a <_dtoa_r+0x8a2>
 8012a08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a0a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012a0e:	e751      	b.n	80128b4 <_dtoa_r+0x63c>
 8012a10:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8012a14:	42a3      	cmp	r3, r4
 8012a16:	bfbf      	itttt	lt
 8012a18:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8012a1a:	1ae3      	sublt	r3, r4, r3
 8012a1c:	18d2      	addlt	r2, r2, r3
 8012a1e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8012a20:	bfb6      	itet	lt
 8012a22:	4623      	movlt	r3, r4
 8012a24:	1b1c      	subge	r4, r3, r4
 8012a26:	2400      	movlt	r4, #0
 8012a28:	f1b9 0f00 	cmp.w	r9, #0
 8012a2c:	bfb5      	itete	lt
 8012a2e:	9a04      	ldrlt	r2, [sp, #16]
 8012a30:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8012a34:	eba2 0809 	sublt.w	r8, r2, r9
 8012a38:	464a      	movge	r2, r9
 8012a3a:	bfb8      	it	lt
 8012a3c:	2200      	movlt	r2, #0
 8012a3e:	e73c      	b.n	80128ba <_dtoa_r+0x642>
 8012a40:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012a44:	9f07      	ldr	r7, [sp, #28]
 8012a46:	461c      	mov	r4, r3
 8012a48:	e744      	b.n	80128d4 <_dtoa_r+0x65c>
 8012a4a:	461a      	mov	r2, r3
 8012a4c:	e770      	b.n	8012930 <_dtoa_r+0x6b8>
 8012a4e:	9b06      	ldr	r3, [sp, #24]
 8012a50:	2b01      	cmp	r3, #1
 8012a52:	dc18      	bgt.n	8012a86 <_dtoa_r+0x80e>
 8012a54:	9b02      	ldr	r3, [sp, #8]
 8012a56:	b9b3      	cbnz	r3, 8012a86 <_dtoa_r+0x80e>
 8012a58:	9b03      	ldr	r3, [sp, #12]
 8012a5a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012a5e:	b9a2      	cbnz	r2, 8012a8a <_dtoa_r+0x812>
 8012a60:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012a64:	0d12      	lsrs	r2, r2, #20
 8012a66:	0512      	lsls	r2, r2, #20
 8012a68:	b18a      	cbz	r2, 8012a8e <_dtoa_r+0x816>
 8012a6a:	9b04      	ldr	r3, [sp, #16]
 8012a6c:	3301      	adds	r3, #1
 8012a6e:	9304      	str	r3, [sp, #16]
 8012a70:	9b05      	ldr	r3, [sp, #20]
 8012a72:	3301      	adds	r3, #1
 8012a74:	9305      	str	r3, [sp, #20]
 8012a76:	2301      	movs	r3, #1
 8012a78:	930a      	str	r3, [sp, #40]	; 0x28
 8012a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	f47f af70 	bne.w	8012962 <_dtoa_r+0x6ea>
 8012a82:	2001      	movs	r0, #1
 8012a84:	e775      	b.n	8012972 <_dtoa_r+0x6fa>
 8012a86:	2300      	movs	r3, #0
 8012a88:	e7f6      	b.n	8012a78 <_dtoa_r+0x800>
 8012a8a:	9b02      	ldr	r3, [sp, #8]
 8012a8c:	e7f4      	b.n	8012a78 <_dtoa_r+0x800>
 8012a8e:	920a      	str	r2, [sp, #40]	; 0x28
 8012a90:	e7f3      	b.n	8012a7a <_dtoa_r+0x802>
 8012a92:	d082      	beq.n	801299a <_dtoa_r+0x722>
 8012a94:	4610      	mov	r0, r2
 8012a96:	301c      	adds	r0, #28
 8012a98:	e778      	b.n	801298c <_dtoa_r+0x714>
 8012a9a:	f1b9 0f00 	cmp.w	r9, #0
 8012a9e:	dc37      	bgt.n	8012b10 <_dtoa_r+0x898>
 8012aa0:	9b06      	ldr	r3, [sp, #24]
 8012aa2:	2b02      	cmp	r3, #2
 8012aa4:	dd34      	ble.n	8012b10 <_dtoa_r+0x898>
 8012aa6:	46ca      	mov	sl, r9
 8012aa8:	f1ba 0f00 	cmp.w	sl, #0
 8012aac:	d10d      	bne.n	8012aca <_dtoa_r+0x852>
 8012aae:	4621      	mov	r1, r4
 8012ab0:	4653      	mov	r3, sl
 8012ab2:	2205      	movs	r2, #5
 8012ab4:	4630      	mov	r0, r6
 8012ab6:	f000 fbe9 	bl	801328c <__multadd>
 8012aba:	4601      	mov	r1, r0
 8012abc:	4604      	mov	r4, r0
 8012abe:	4628      	mov	r0, r5
 8012ac0:	f000 fe04 	bl	80136cc <__mcmp>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	f73f adeb 	bgt.w	80126a0 <_dtoa_r+0x428>
 8012aca:	9b08      	ldr	r3, [sp, #32]
 8012acc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012ad0:	ea6f 0b03 	mvn.w	fp, r3
 8012ad4:	f04f 0900 	mov.w	r9, #0
 8012ad8:	4621      	mov	r1, r4
 8012ada:	4630      	mov	r0, r6
 8012adc:	f000 fbb4 	bl	8013248 <_Bfree>
 8012ae0:	2f00      	cmp	r7, #0
 8012ae2:	f43f aea8 	beq.w	8012836 <_dtoa_r+0x5be>
 8012ae6:	f1b9 0f00 	cmp.w	r9, #0
 8012aea:	d005      	beq.n	8012af8 <_dtoa_r+0x880>
 8012aec:	45b9      	cmp	r9, r7
 8012aee:	d003      	beq.n	8012af8 <_dtoa_r+0x880>
 8012af0:	4649      	mov	r1, r9
 8012af2:	4630      	mov	r0, r6
 8012af4:	f000 fba8 	bl	8013248 <_Bfree>
 8012af8:	4639      	mov	r1, r7
 8012afa:	4630      	mov	r0, r6
 8012afc:	f000 fba4 	bl	8013248 <_Bfree>
 8012b00:	e699      	b.n	8012836 <_dtoa_r+0x5be>
 8012b02:	2400      	movs	r4, #0
 8012b04:	4627      	mov	r7, r4
 8012b06:	e7e0      	b.n	8012aca <_dtoa_r+0x852>
 8012b08:	46bb      	mov	fp, r7
 8012b0a:	4604      	mov	r4, r0
 8012b0c:	4607      	mov	r7, r0
 8012b0e:	e5c7      	b.n	80126a0 <_dtoa_r+0x428>
 8012b10:	9b07      	ldr	r3, [sp, #28]
 8012b12:	46ca      	mov	sl, r9
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	f000 8100 	beq.w	8012d1a <_dtoa_r+0xaa2>
 8012b1a:	f1b8 0f00 	cmp.w	r8, #0
 8012b1e:	dd05      	ble.n	8012b2c <_dtoa_r+0x8b4>
 8012b20:	4639      	mov	r1, r7
 8012b22:	4642      	mov	r2, r8
 8012b24:	4630      	mov	r0, r6
 8012b26:	f000 fd61 	bl	80135ec <__lshift>
 8012b2a:	4607      	mov	r7, r0
 8012b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d05d      	beq.n	8012bee <_dtoa_r+0x976>
 8012b32:	6879      	ldr	r1, [r7, #4]
 8012b34:	4630      	mov	r0, r6
 8012b36:	f000 fb47 	bl	80131c8 <_Balloc>
 8012b3a:	4680      	mov	r8, r0
 8012b3c:	b928      	cbnz	r0, 8012b4a <_dtoa_r+0x8d2>
 8012b3e:	4b82      	ldr	r3, [pc, #520]	; (8012d48 <_dtoa_r+0xad0>)
 8012b40:	4602      	mov	r2, r0
 8012b42:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012b46:	f7ff bbaf 	b.w	80122a8 <_dtoa_r+0x30>
 8012b4a:	693a      	ldr	r2, [r7, #16]
 8012b4c:	3202      	adds	r2, #2
 8012b4e:	0092      	lsls	r2, r2, #2
 8012b50:	f107 010c 	add.w	r1, r7, #12
 8012b54:	300c      	adds	r0, #12
 8012b56:	f000 fb29 	bl	80131ac <memcpy>
 8012b5a:	2201      	movs	r2, #1
 8012b5c:	4641      	mov	r1, r8
 8012b5e:	4630      	mov	r0, r6
 8012b60:	f000 fd44 	bl	80135ec <__lshift>
 8012b64:	9b01      	ldr	r3, [sp, #4]
 8012b66:	3301      	adds	r3, #1
 8012b68:	9304      	str	r3, [sp, #16]
 8012b6a:	9b01      	ldr	r3, [sp, #4]
 8012b6c:	4453      	add	r3, sl
 8012b6e:	9308      	str	r3, [sp, #32]
 8012b70:	9b02      	ldr	r3, [sp, #8]
 8012b72:	f003 0301 	and.w	r3, r3, #1
 8012b76:	46b9      	mov	r9, r7
 8012b78:	9307      	str	r3, [sp, #28]
 8012b7a:	4607      	mov	r7, r0
 8012b7c:	9b04      	ldr	r3, [sp, #16]
 8012b7e:	4621      	mov	r1, r4
 8012b80:	3b01      	subs	r3, #1
 8012b82:	4628      	mov	r0, r5
 8012b84:	9302      	str	r3, [sp, #8]
 8012b86:	f7ff faeb 	bl	8012160 <quorem>
 8012b8a:	4603      	mov	r3, r0
 8012b8c:	3330      	adds	r3, #48	; 0x30
 8012b8e:	9005      	str	r0, [sp, #20]
 8012b90:	4649      	mov	r1, r9
 8012b92:	4628      	mov	r0, r5
 8012b94:	9309      	str	r3, [sp, #36]	; 0x24
 8012b96:	f000 fd99 	bl	80136cc <__mcmp>
 8012b9a:	463a      	mov	r2, r7
 8012b9c:	4682      	mov	sl, r0
 8012b9e:	4621      	mov	r1, r4
 8012ba0:	4630      	mov	r0, r6
 8012ba2:	f000 fdaf 	bl	8013704 <__mdiff>
 8012ba6:	68c2      	ldr	r2, [r0, #12]
 8012ba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012baa:	4680      	mov	r8, r0
 8012bac:	bb0a      	cbnz	r2, 8012bf2 <_dtoa_r+0x97a>
 8012bae:	4601      	mov	r1, r0
 8012bb0:	4628      	mov	r0, r5
 8012bb2:	f000 fd8b 	bl	80136cc <__mcmp>
 8012bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bb8:	4602      	mov	r2, r0
 8012bba:	4641      	mov	r1, r8
 8012bbc:	4630      	mov	r0, r6
 8012bbe:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8012bc2:	f000 fb41 	bl	8013248 <_Bfree>
 8012bc6:	9b06      	ldr	r3, [sp, #24]
 8012bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012bca:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012bce:	ea43 0102 	orr.w	r1, r3, r2
 8012bd2:	9b07      	ldr	r3, [sp, #28]
 8012bd4:	430b      	orrs	r3, r1
 8012bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bd8:	d10d      	bne.n	8012bf6 <_dtoa_r+0x97e>
 8012bda:	2b39      	cmp	r3, #57	; 0x39
 8012bdc:	d029      	beq.n	8012c32 <_dtoa_r+0x9ba>
 8012bde:	f1ba 0f00 	cmp.w	sl, #0
 8012be2:	dd01      	ble.n	8012be8 <_dtoa_r+0x970>
 8012be4:	9b05      	ldr	r3, [sp, #20]
 8012be6:	3331      	adds	r3, #49	; 0x31
 8012be8:	9a02      	ldr	r2, [sp, #8]
 8012bea:	7013      	strb	r3, [r2, #0]
 8012bec:	e774      	b.n	8012ad8 <_dtoa_r+0x860>
 8012bee:	4638      	mov	r0, r7
 8012bf0:	e7b8      	b.n	8012b64 <_dtoa_r+0x8ec>
 8012bf2:	2201      	movs	r2, #1
 8012bf4:	e7e1      	b.n	8012bba <_dtoa_r+0x942>
 8012bf6:	f1ba 0f00 	cmp.w	sl, #0
 8012bfa:	db06      	blt.n	8012c0a <_dtoa_r+0x992>
 8012bfc:	9906      	ldr	r1, [sp, #24]
 8012bfe:	ea41 0a0a 	orr.w	sl, r1, sl
 8012c02:	9907      	ldr	r1, [sp, #28]
 8012c04:	ea5a 0101 	orrs.w	r1, sl, r1
 8012c08:	d120      	bne.n	8012c4c <_dtoa_r+0x9d4>
 8012c0a:	2a00      	cmp	r2, #0
 8012c0c:	ddec      	ble.n	8012be8 <_dtoa_r+0x970>
 8012c0e:	4629      	mov	r1, r5
 8012c10:	2201      	movs	r2, #1
 8012c12:	4630      	mov	r0, r6
 8012c14:	9304      	str	r3, [sp, #16]
 8012c16:	f000 fce9 	bl	80135ec <__lshift>
 8012c1a:	4621      	mov	r1, r4
 8012c1c:	4605      	mov	r5, r0
 8012c1e:	f000 fd55 	bl	80136cc <__mcmp>
 8012c22:	2800      	cmp	r0, #0
 8012c24:	9b04      	ldr	r3, [sp, #16]
 8012c26:	dc02      	bgt.n	8012c2e <_dtoa_r+0x9b6>
 8012c28:	d1de      	bne.n	8012be8 <_dtoa_r+0x970>
 8012c2a:	07da      	lsls	r2, r3, #31
 8012c2c:	d5dc      	bpl.n	8012be8 <_dtoa_r+0x970>
 8012c2e:	2b39      	cmp	r3, #57	; 0x39
 8012c30:	d1d8      	bne.n	8012be4 <_dtoa_r+0x96c>
 8012c32:	9a02      	ldr	r2, [sp, #8]
 8012c34:	2339      	movs	r3, #57	; 0x39
 8012c36:	7013      	strb	r3, [r2, #0]
 8012c38:	4643      	mov	r3, r8
 8012c3a:	4698      	mov	r8, r3
 8012c3c:	3b01      	subs	r3, #1
 8012c3e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8012c42:	2a39      	cmp	r2, #57	; 0x39
 8012c44:	d051      	beq.n	8012cea <_dtoa_r+0xa72>
 8012c46:	3201      	adds	r2, #1
 8012c48:	701a      	strb	r2, [r3, #0]
 8012c4a:	e745      	b.n	8012ad8 <_dtoa_r+0x860>
 8012c4c:	2a00      	cmp	r2, #0
 8012c4e:	dd03      	ble.n	8012c58 <_dtoa_r+0x9e0>
 8012c50:	2b39      	cmp	r3, #57	; 0x39
 8012c52:	d0ee      	beq.n	8012c32 <_dtoa_r+0x9ba>
 8012c54:	3301      	adds	r3, #1
 8012c56:	e7c7      	b.n	8012be8 <_dtoa_r+0x970>
 8012c58:	9a04      	ldr	r2, [sp, #16]
 8012c5a:	9908      	ldr	r1, [sp, #32]
 8012c5c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012c60:	428a      	cmp	r2, r1
 8012c62:	d02b      	beq.n	8012cbc <_dtoa_r+0xa44>
 8012c64:	4629      	mov	r1, r5
 8012c66:	2300      	movs	r3, #0
 8012c68:	220a      	movs	r2, #10
 8012c6a:	4630      	mov	r0, r6
 8012c6c:	f000 fb0e 	bl	801328c <__multadd>
 8012c70:	45b9      	cmp	r9, r7
 8012c72:	4605      	mov	r5, r0
 8012c74:	f04f 0300 	mov.w	r3, #0
 8012c78:	f04f 020a 	mov.w	r2, #10
 8012c7c:	4649      	mov	r1, r9
 8012c7e:	4630      	mov	r0, r6
 8012c80:	d107      	bne.n	8012c92 <_dtoa_r+0xa1a>
 8012c82:	f000 fb03 	bl	801328c <__multadd>
 8012c86:	4681      	mov	r9, r0
 8012c88:	4607      	mov	r7, r0
 8012c8a:	9b04      	ldr	r3, [sp, #16]
 8012c8c:	3301      	adds	r3, #1
 8012c8e:	9304      	str	r3, [sp, #16]
 8012c90:	e774      	b.n	8012b7c <_dtoa_r+0x904>
 8012c92:	f000 fafb 	bl	801328c <__multadd>
 8012c96:	4639      	mov	r1, r7
 8012c98:	4681      	mov	r9, r0
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	220a      	movs	r2, #10
 8012c9e:	4630      	mov	r0, r6
 8012ca0:	f000 faf4 	bl	801328c <__multadd>
 8012ca4:	4607      	mov	r7, r0
 8012ca6:	e7f0      	b.n	8012c8a <_dtoa_r+0xa12>
 8012ca8:	f1ba 0f00 	cmp.w	sl, #0
 8012cac:	9a01      	ldr	r2, [sp, #4]
 8012cae:	bfcc      	ite	gt
 8012cb0:	46d0      	movgt	r8, sl
 8012cb2:	f04f 0801 	movle.w	r8, #1
 8012cb6:	4490      	add	r8, r2
 8012cb8:	f04f 0900 	mov.w	r9, #0
 8012cbc:	4629      	mov	r1, r5
 8012cbe:	2201      	movs	r2, #1
 8012cc0:	4630      	mov	r0, r6
 8012cc2:	9302      	str	r3, [sp, #8]
 8012cc4:	f000 fc92 	bl	80135ec <__lshift>
 8012cc8:	4621      	mov	r1, r4
 8012cca:	4605      	mov	r5, r0
 8012ccc:	f000 fcfe 	bl	80136cc <__mcmp>
 8012cd0:	2800      	cmp	r0, #0
 8012cd2:	dcb1      	bgt.n	8012c38 <_dtoa_r+0x9c0>
 8012cd4:	d102      	bne.n	8012cdc <_dtoa_r+0xa64>
 8012cd6:	9b02      	ldr	r3, [sp, #8]
 8012cd8:	07db      	lsls	r3, r3, #31
 8012cda:	d4ad      	bmi.n	8012c38 <_dtoa_r+0x9c0>
 8012cdc:	4643      	mov	r3, r8
 8012cde:	4698      	mov	r8, r3
 8012ce0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ce4:	2a30      	cmp	r2, #48	; 0x30
 8012ce6:	d0fa      	beq.n	8012cde <_dtoa_r+0xa66>
 8012ce8:	e6f6      	b.n	8012ad8 <_dtoa_r+0x860>
 8012cea:	9a01      	ldr	r2, [sp, #4]
 8012cec:	429a      	cmp	r2, r3
 8012cee:	d1a4      	bne.n	8012c3a <_dtoa_r+0x9c2>
 8012cf0:	f10b 0b01 	add.w	fp, fp, #1
 8012cf4:	2331      	movs	r3, #49	; 0x31
 8012cf6:	e778      	b.n	8012bea <_dtoa_r+0x972>
 8012cf8:	4b14      	ldr	r3, [pc, #80]	; (8012d4c <_dtoa_r+0xad4>)
 8012cfa:	f7ff bb27 	b.w	801234c <_dtoa_r+0xd4>
 8012cfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	f47f ab03 	bne.w	801230c <_dtoa_r+0x94>
 8012d06:	4b12      	ldr	r3, [pc, #72]	; (8012d50 <_dtoa_r+0xad8>)
 8012d08:	f7ff bb20 	b.w	801234c <_dtoa_r+0xd4>
 8012d0c:	f1ba 0f00 	cmp.w	sl, #0
 8012d10:	dc03      	bgt.n	8012d1a <_dtoa_r+0xaa2>
 8012d12:	9b06      	ldr	r3, [sp, #24]
 8012d14:	2b02      	cmp	r3, #2
 8012d16:	f73f aec7 	bgt.w	8012aa8 <_dtoa_r+0x830>
 8012d1a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012d1e:	4621      	mov	r1, r4
 8012d20:	4628      	mov	r0, r5
 8012d22:	f7ff fa1d 	bl	8012160 <quorem>
 8012d26:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012d2a:	f808 3b01 	strb.w	r3, [r8], #1
 8012d2e:	9a01      	ldr	r2, [sp, #4]
 8012d30:	eba8 0202 	sub.w	r2, r8, r2
 8012d34:	4592      	cmp	sl, r2
 8012d36:	ddb7      	ble.n	8012ca8 <_dtoa_r+0xa30>
 8012d38:	4629      	mov	r1, r5
 8012d3a:	2300      	movs	r3, #0
 8012d3c:	220a      	movs	r2, #10
 8012d3e:	4630      	mov	r0, r6
 8012d40:	f000 faa4 	bl	801328c <__multadd>
 8012d44:	4605      	mov	r5, r0
 8012d46:	e7ea      	b.n	8012d1e <_dtoa_r+0xaa6>
 8012d48:	08015c67 	.word	0x08015c67
 8012d4c:	08015bc4 	.word	0x08015bc4
 8012d50:	08015be8 	.word	0x08015be8

08012d54 <__sflush_r>:
 8012d54:	898a      	ldrh	r2, [r1, #12]
 8012d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d5a:	4605      	mov	r5, r0
 8012d5c:	0710      	lsls	r0, r2, #28
 8012d5e:	460c      	mov	r4, r1
 8012d60:	d458      	bmi.n	8012e14 <__sflush_r+0xc0>
 8012d62:	684b      	ldr	r3, [r1, #4]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	dc05      	bgt.n	8012d74 <__sflush_r+0x20>
 8012d68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	dc02      	bgt.n	8012d74 <__sflush_r+0x20>
 8012d6e:	2000      	movs	r0, #0
 8012d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012d76:	2e00      	cmp	r6, #0
 8012d78:	d0f9      	beq.n	8012d6e <__sflush_r+0x1a>
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012d80:	682f      	ldr	r7, [r5, #0]
 8012d82:	602b      	str	r3, [r5, #0]
 8012d84:	d032      	beq.n	8012dec <__sflush_r+0x98>
 8012d86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012d88:	89a3      	ldrh	r3, [r4, #12]
 8012d8a:	075a      	lsls	r2, r3, #29
 8012d8c:	d505      	bpl.n	8012d9a <__sflush_r+0x46>
 8012d8e:	6863      	ldr	r3, [r4, #4]
 8012d90:	1ac0      	subs	r0, r0, r3
 8012d92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d94:	b10b      	cbz	r3, 8012d9a <__sflush_r+0x46>
 8012d96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012d98:	1ac0      	subs	r0, r0, r3
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	4602      	mov	r2, r0
 8012d9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012da0:	6a21      	ldr	r1, [r4, #32]
 8012da2:	4628      	mov	r0, r5
 8012da4:	47b0      	blx	r6
 8012da6:	1c43      	adds	r3, r0, #1
 8012da8:	89a3      	ldrh	r3, [r4, #12]
 8012daa:	d106      	bne.n	8012dba <__sflush_r+0x66>
 8012dac:	6829      	ldr	r1, [r5, #0]
 8012dae:	291d      	cmp	r1, #29
 8012db0:	d82c      	bhi.n	8012e0c <__sflush_r+0xb8>
 8012db2:	4a2a      	ldr	r2, [pc, #168]	; (8012e5c <__sflush_r+0x108>)
 8012db4:	40ca      	lsrs	r2, r1
 8012db6:	07d6      	lsls	r6, r2, #31
 8012db8:	d528      	bpl.n	8012e0c <__sflush_r+0xb8>
 8012dba:	2200      	movs	r2, #0
 8012dbc:	6062      	str	r2, [r4, #4]
 8012dbe:	04d9      	lsls	r1, r3, #19
 8012dc0:	6922      	ldr	r2, [r4, #16]
 8012dc2:	6022      	str	r2, [r4, #0]
 8012dc4:	d504      	bpl.n	8012dd0 <__sflush_r+0x7c>
 8012dc6:	1c42      	adds	r2, r0, #1
 8012dc8:	d101      	bne.n	8012dce <__sflush_r+0x7a>
 8012dca:	682b      	ldr	r3, [r5, #0]
 8012dcc:	b903      	cbnz	r3, 8012dd0 <__sflush_r+0x7c>
 8012dce:	6560      	str	r0, [r4, #84]	; 0x54
 8012dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012dd2:	602f      	str	r7, [r5, #0]
 8012dd4:	2900      	cmp	r1, #0
 8012dd6:	d0ca      	beq.n	8012d6e <__sflush_r+0x1a>
 8012dd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012ddc:	4299      	cmp	r1, r3
 8012dde:	d002      	beq.n	8012de6 <__sflush_r+0x92>
 8012de0:	4628      	mov	r0, r5
 8012de2:	f000 fd8b 	bl	80138fc <_free_r>
 8012de6:	2000      	movs	r0, #0
 8012de8:	6360      	str	r0, [r4, #52]	; 0x34
 8012dea:	e7c1      	b.n	8012d70 <__sflush_r+0x1c>
 8012dec:	6a21      	ldr	r1, [r4, #32]
 8012dee:	2301      	movs	r3, #1
 8012df0:	4628      	mov	r0, r5
 8012df2:	47b0      	blx	r6
 8012df4:	1c41      	adds	r1, r0, #1
 8012df6:	d1c7      	bne.n	8012d88 <__sflush_r+0x34>
 8012df8:	682b      	ldr	r3, [r5, #0]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d0c4      	beq.n	8012d88 <__sflush_r+0x34>
 8012dfe:	2b1d      	cmp	r3, #29
 8012e00:	d001      	beq.n	8012e06 <__sflush_r+0xb2>
 8012e02:	2b16      	cmp	r3, #22
 8012e04:	d101      	bne.n	8012e0a <__sflush_r+0xb6>
 8012e06:	602f      	str	r7, [r5, #0]
 8012e08:	e7b1      	b.n	8012d6e <__sflush_r+0x1a>
 8012e0a:	89a3      	ldrh	r3, [r4, #12]
 8012e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e10:	81a3      	strh	r3, [r4, #12]
 8012e12:	e7ad      	b.n	8012d70 <__sflush_r+0x1c>
 8012e14:	690f      	ldr	r7, [r1, #16]
 8012e16:	2f00      	cmp	r7, #0
 8012e18:	d0a9      	beq.n	8012d6e <__sflush_r+0x1a>
 8012e1a:	0793      	lsls	r3, r2, #30
 8012e1c:	680e      	ldr	r6, [r1, #0]
 8012e1e:	bf08      	it	eq
 8012e20:	694b      	ldreq	r3, [r1, #20]
 8012e22:	600f      	str	r7, [r1, #0]
 8012e24:	bf18      	it	ne
 8012e26:	2300      	movne	r3, #0
 8012e28:	eba6 0807 	sub.w	r8, r6, r7
 8012e2c:	608b      	str	r3, [r1, #8]
 8012e2e:	f1b8 0f00 	cmp.w	r8, #0
 8012e32:	dd9c      	ble.n	8012d6e <__sflush_r+0x1a>
 8012e34:	6a21      	ldr	r1, [r4, #32]
 8012e36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012e38:	4643      	mov	r3, r8
 8012e3a:	463a      	mov	r2, r7
 8012e3c:	4628      	mov	r0, r5
 8012e3e:	47b0      	blx	r6
 8012e40:	2800      	cmp	r0, #0
 8012e42:	dc06      	bgt.n	8012e52 <__sflush_r+0xfe>
 8012e44:	89a3      	ldrh	r3, [r4, #12]
 8012e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e4a:	81a3      	strh	r3, [r4, #12]
 8012e4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012e50:	e78e      	b.n	8012d70 <__sflush_r+0x1c>
 8012e52:	4407      	add	r7, r0
 8012e54:	eba8 0800 	sub.w	r8, r8, r0
 8012e58:	e7e9      	b.n	8012e2e <__sflush_r+0xda>
 8012e5a:	bf00      	nop
 8012e5c:	20400001 	.word	0x20400001

08012e60 <_fflush_r>:
 8012e60:	b538      	push	{r3, r4, r5, lr}
 8012e62:	690b      	ldr	r3, [r1, #16]
 8012e64:	4605      	mov	r5, r0
 8012e66:	460c      	mov	r4, r1
 8012e68:	b913      	cbnz	r3, 8012e70 <_fflush_r+0x10>
 8012e6a:	2500      	movs	r5, #0
 8012e6c:	4628      	mov	r0, r5
 8012e6e:	bd38      	pop	{r3, r4, r5, pc}
 8012e70:	b118      	cbz	r0, 8012e7a <_fflush_r+0x1a>
 8012e72:	6983      	ldr	r3, [r0, #24]
 8012e74:	b90b      	cbnz	r3, 8012e7a <_fflush_r+0x1a>
 8012e76:	f000 f887 	bl	8012f88 <__sinit>
 8012e7a:	4b14      	ldr	r3, [pc, #80]	; (8012ecc <_fflush_r+0x6c>)
 8012e7c:	429c      	cmp	r4, r3
 8012e7e:	d11b      	bne.n	8012eb8 <_fflush_r+0x58>
 8012e80:	686c      	ldr	r4, [r5, #4]
 8012e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d0ef      	beq.n	8012e6a <_fflush_r+0xa>
 8012e8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012e8c:	07d0      	lsls	r0, r2, #31
 8012e8e:	d404      	bmi.n	8012e9a <_fflush_r+0x3a>
 8012e90:	0599      	lsls	r1, r3, #22
 8012e92:	d402      	bmi.n	8012e9a <_fflush_r+0x3a>
 8012e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e96:	f000 f91a 	bl	80130ce <__retarget_lock_acquire_recursive>
 8012e9a:	4628      	mov	r0, r5
 8012e9c:	4621      	mov	r1, r4
 8012e9e:	f7ff ff59 	bl	8012d54 <__sflush_r>
 8012ea2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012ea4:	07da      	lsls	r2, r3, #31
 8012ea6:	4605      	mov	r5, r0
 8012ea8:	d4e0      	bmi.n	8012e6c <_fflush_r+0xc>
 8012eaa:	89a3      	ldrh	r3, [r4, #12]
 8012eac:	059b      	lsls	r3, r3, #22
 8012eae:	d4dd      	bmi.n	8012e6c <_fflush_r+0xc>
 8012eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012eb2:	f000 f90d 	bl	80130d0 <__retarget_lock_release_recursive>
 8012eb6:	e7d9      	b.n	8012e6c <_fflush_r+0xc>
 8012eb8:	4b05      	ldr	r3, [pc, #20]	; (8012ed0 <_fflush_r+0x70>)
 8012eba:	429c      	cmp	r4, r3
 8012ebc:	d101      	bne.n	8012ec2 <_fflush_r+0x62>
 8012ebe:	68ac      	ldr	r4, [r5, #8]
 8012ec0:	e7df      	b.n	8012e82 <_fflush_r+0x22>
 8012ec2:	4b04      	ldr	r3, [pc, #16]	; (8012ed4 <_fflush_r+0x74>)
 8012ec4:	429c      	cmp	r4, r3
 8012ec6:	bf08      	it	eq
 8012ec8:	68ec      	ldreq	r4, [r5, #12]
 8012eca:	e7da      	b.n	8012e82 <_fflush_r+0x22>
 8012ecc:	08015c98 	.word	0x08015c98
 8012ed0:	08015cb8 	.word	0x08015cb8
 8012ed4:	08015c78 	.word	0x08015c78

08012ed8 <std>:
 8012ed8:	2300      	movs	r3, #0
 8012eda:	b510      	push	{r4, lr}
 8012edc:	4604      	mov	r4, r0
 8012ede:	e9c0 3300 	strd	r3, r3, [r0]
 8012ee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012ee6:	6083      	str	r3, [r0, #8]
 8012ee8:	8181      	strh	r1, [r0, #12]
 8012eea:	6643      	str	r3, [r0, #100]	; 0x64
 8012eec:	81c2      	strh	r2, [r0, #14]
 8012eee:	6183      	str	r3, [r0, #24]
 8012ef0:	4619      	mov	r1, r3
 8012ef2:	2208      	movs	r2, #8
 8012ef4:	305c      	adds	r0, #92	; 0x5c
 8012ef6:	f7fe fbb3 	bl	8011660 <memset>
 8012efa:	4b05      	ldr	r3, [pc, #20]	; (8012f10 <std+0x38>)
 8012efc:	6263      	str	r3, [r4, #36]	; 0x24
 8012efe:	4b05      	ldr	r3, [pc, #20]	; (8012f14 <std+0x3c>)
 8012f00:	62a3      	str	r3, [r4, #40]	; 0x28
 8012f02:	4b05      	ldr	r3, [pc, #20]	; (8012f18 <std+0x40>)
 8012f04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012f06:	4b05      	ldr	r3, [pc, #20]	; (8012f1c <std+0x44>)
 8012f08:	6224      	str	r4, [r4, #32]
 8012f0a:	6323      	str	r3, [r4, #48]	; 0x30
 8012f0c:	bd10      	pop	{r4, pc}
 8012f0e:	bf00      	nop
 8012f10:	08013add 	.word	0x08013add
 8012f14:	08013aff 	.word	0x08013aff
 8012f18:	08013b37 	.word	0x08013b37
 8012f1c:	08013b5b 	.word	0x08013b5b

08012f20 <_cleanup_r>:
 8012f20:	4901      	ldr	r1, [pc, #4]	; (8012f28 <_cleanup_r+0x8>)
 8012f22:	f000 b8af 	b.w	8013084 <_fwalk_reent>
 8012f26:	bf00      	nop
 8012f28:	08012e61 	.word	0x08012e61

08012f2c <__sfmoreglue>:
 8012f2c:	b570      	push	{r4, r5, r6, lr}
 8012f2e:	2268      	movs	r2, #104	; 0x68
 8012f30:	1e4d      	subs	r5, r1, #1
 8012f32:	4355      	muls	r5, r2
 8012f34:	460e      	mov	r6, r1
 8012f36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012f3a:	f000 fd4b 	bl	80139d4 <_malloc_r>
 8012f3e:	4604      	mov	r4, r0
 8012f40:	b140      	cbz	r0, 8012f54 <__sfmoreglue+0x28>
 8012f42:	2100      	movs	r1, #0
 8012f44:	e9c0 1600 	strd	r1, r6, [r0]
 8012f48:	300c      	adds	r0, #12
 8012f4a:	60a0      	str	r0, [r4, #8]
 8012f4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012f50:	f7fe fb86 	bl	8011660 <memset>
 8012f54:	4620      	mov	r0, r4
 8012f56:	bd70      	pop	{r4, r5, r6, pc}

08012f58 <__sfp_lock_acquire>:
 8012f58:	4801      	ldr	r0, [pc, #4]	; (8012f60 <__sfp_lock_acquire+0x8>)
 8012f5a:	f000 b8b8 	b.w	80130ce <__retarget_lock_acquire_recursive>
 8012f5e:	bf00      	nop
 8012f60:	240015f5 	.word	0x240015f5

08012f64 <__sfp_lock_release>:
 8012f64:	4801      	ldr	r0, [pc, #4]	; (8012f6c <__sfp_lock_release+0x8>)
 8012f66:	f000 b8b3 	b.w	80130d0 <__retarget_lock_release_recursive>
 8012f6a:	bf00      	nop
 8012f6c:	240015f5 	.word	0x240015f5

08012f70 <__sinit_lock_acquire>:
 8012f70:	4801      	ldr	r0, [pc, #4]	; (8012f78 <__sinit_lock_acquire+0x8>)
 8012f72:	f000 b8ac 	b.w	80130ce <__retarget_lock_acquire_recursive>
 8012f76:	bf00      	nop
 8012f78:	240015f6 	.word	0x240015f6

08012f7c <__sinit_lock_release>:
 8012f7c:	4801      	ldr	r0, [pc, #4]	; (8012f84 <__sinit_lock_release+0x8>)
 8012f7e:	f000 b8a7 	b.w	80130d0 <__retarget_lock_release_recursive>
 8012f82:	bf00      	nop
 8012f84:	240015f6 	.word	0x240015f6

08012f88 <__sinit>:
 8012f88:	b510      	push	{r4, lr}
 8012f8a:	4604      	mov	r4, r0
 8012f8c:	f7ff fff0 	bl	8012f70 <__sinit_lock_acquire>
 8012f90:	69a3      	ldr	r3, [r4, #24]
 8012f92:	b11b      	cbz	r3, 8012f9c <__sinit+0x14>
 8012f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f98:	f7ff bff0 	b.w	8012f7c <__sinit_lock_release>
 8012f9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012fa0:	6523      	str	r3, [r4, #80]	; 0x50
 8012fa2:	4b13      	ldr	r3, [pc, #76]	; (8012ff0 <__sinit+0x68>)
 8012fa4:	4a13      	ldr	r2, [pc, #76]	; (8012ff4 <__sinit+0x6c>)
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	62a2      	str	r2, [r4, #40]	; 0x28
 8012faa:	42a3      	cmp	r3, r4
 8012fac:	bf04      	itt	eq
 8012fae:	2301      	moveq	r3, #1
 8012fb0:	61a3      	streq	r3, [r4, #24]
 8012fb2:	4620      	mov	r0, r4
 8012fb4:	f000 f820 	bl	8012ff8 <__sfp>
 8012fb8:	6060      	str	r0, [r4, #4]
 8012fba:	4620      	mov	r0, r4
 8012fbc:	f000 f81c 	bl	8012ff8 <__sfp>
 8012fc0:	60a0      	str	r0, [r4, #8]
 8012fc2:	4620      	mov	r0, r4
 8012fc4:	f000 f818 	bl	8012ff8 <__sfp>
 8012fc8:	2200      	movs	r2, #0
 8012fca:	60e0      	str	r0, [r4, #12]
 8012fcc:	2104      	movs	r1, #4
 8012fce:	6860      	ldr	r0, [r4, #4]
 8012fd0:	f7ff ff82 	bl	8012ed8 <std>
 8012fd4:	68a0      	ldr	r0, [r4, #8]
 8012fd6:	2201      	movs	r2, #1
 8012fd8:	2109      	movs	r1, #9
 8012fda:	f7ff ff7d 	bl	8012ed8 <std>
 8012fde:	68e0      	ldr	r0, [r4, #12]
 8012fe0:	2202      	movs	r2, #2
 8012fe2:	2112      	movs	r1, #18
 8012fe4:	f7ff ff78 	bl	8012ed8 <std>
 8012fe8:	2301      	movs	r3, #1
 8012fea:	61a3      	str	r3, [r4, #24]
 8012fec:	e7d2      	b.n	8012f94 <__sinit+0xc>
 8012fee:	bf00      	nop
 8012ff0:	08015bb0 	.word	0x08015bb0
 8012ff4:	08012f21 	.word	0x08012f21

08012ff8 <__sfp>:
 8012ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ffa:	4607      	mov	r7, r0
 8012ffc:	f7ff ffac 	bl	8012f58 <__sfp_lock_acquire>
 8013000:	4b1e      	ldr	r3, [pc, #120]	; (801307c <__sfp+0x84>)
 8013002:	681e      	ldr	r6, [r3, #0]
 8013004:	69b3      	ldr	r3, [r6, #24]
 8013006:	b913      	cbnz	r3, 801300e <__sfp+0x16>
 8013008:	4630      	mov	r0, r6
 801300a:	f7ff ffbd 	bl	8012f88 <__sinit>
 801300e:	3648      	adds	r6, #72	; 0x48
 8013010:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013014:	3b01      	subs	r3, #1
 8013016:	d503      	bpl.n	8013020 <__sfp+0x28>
 8013018:	6833      	ldr	r3, [r6, #0]
 801301a:	b30b      	cbz	r3, 8013060 <__sfp+0x68>
 801301c:	6836      	ldr	r6, [r6, #0]
 801301e:	e7f7      	b.n	8013010 <__sfp+0x18>
 8013020:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013024:	b9d5      	cbnz	r5, 801305c <__sfp+0x64>
 8013026:	4b16      	ldr	r3, [pc, #88]	; (8013080 <__sfp+0x88>)
 8013028:	60e3      	str	r3, [r4, #12]
 801302a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801302e:	6665      	str	r5, [r4, #100]	; 0x64
 8013030:	f000 f84c 	bl	80130cc <__retarget_lock_init_recursive>
 8013034:	f7ff ff96 	bl	8012f64 <__sfp_lock_release>
 8013038:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801303c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013040:	6025      	str	r5, [r4, #0]
 8013042:	61a5      	str	r5, [r4, #24]
 8013044:	2208      	movs	r2, #8
 8013046:	4629      	mov	r1, r5
 8013048:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801304c:	f7fe fb08 	bl	8011660 <memset>
 8013050:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013054:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013058:	4620      	mov	r0, r4
 801305a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801305c:	3468      	adds	r4, #104	; 0x68
 801305e:	e7d9      	b.n	8013014 <__sfp+0x1c>
 8013060:	2104      	movs	r1, #4
 8013062:	4638      	mov	r0, r7
 8013064:	f7ff ff62 	bl	8012f2c <__sfmoreglue>
 8013068:	4604      	mov	r4, r0
 801306a:	6030      	str	r0, [r6, #0]
 801306c:	2800      	cmp	r0, #0
 801306e:	d1d5      	bne.n	801301c <__sfp+0x24>
 8013070:	f7ff ff78 	bl	8012f64 <__sfp_lock_release>
 8013074:	230c      	movs	r3, #12
 8013076:	603b      	str	r3, [r7, #0]
 8013078:	e7ee      	b.n	8013058 <__sfp+0x60>
 801307a:	bf00      	nop
 801307c:	08015bb0 	.word	0x08015bb0
 8013080:	ffff0001 	.word	0xffff0001

08013084 <_fwalk_reent>:
 8013084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013088:	4606      	mov	r6, r0
 801308a:	4688      	mov	r8, r1
 801308c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013090:	2700      	movs	r7, #0
 8013092:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013096:	f1b9 0901 	subs.w	r9, r9, #1
 801309a:	d505      	bpl.n	80130a8 <_fwalk_reent+0x24>
 801309c:	6824      	ldr	r4, [r4, #0]
 801309e:	2c00      	cmp	r4, #0
 80130a0:	d1f7      	bne.n	8013092 <_fwalk_reent+0xe>
 80130a2:	4638      	mov	r0, r7
 80130a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130a8:	89ab      	ldrh	r3, [r5, #12]
 80130aa:	2b01      	cmp	r3, #1
 80130ac:	d907      	bls.n	80130be <_fwalk_reent+0x3a>
 80130ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80130b2:	3301      	adds	r3, #1
 80130b4:	d003      	beq.n	80130be <_fwalk_reent+0x3a>
 80130b6:	4629      	mov	r1, r5
 80130b8:	4630      	mov	r0, r6
 80130ba:	47c0      	blx	r8
 80130bc:	4307      	orrs	r7, r0
 80130be:	3568      	adds	r5, #104	; 0x68
 80130c0:	e7e9      	b.n	8013096 <_fwalk_reent+0x12>
	...

080130c4 <_localeconv_r>:
 80130c4:	4800      	ldr	r0, [pc, #0]	; (80130c8 <_localeconv_r+0x4>)
 80130c6:	4770      	bx	lr
 80130c8:	2400038c 	.word	0x2400038c

080130cc <__retarget_lock_init_recursive>:
 80130cc:	4770      	bx	lr

080130ce <__retarget_lock_acquire_recursive>:
 80130ce:	4770      	bx	lr

080130d0 <__retarget_lock_release_recursive>:
 80130d0:	4770      	bx	lr

080130d2 <__swhatbuf_r>:
 80130d2:	b570      	push	{r4, r5, r6, lr}
 80130d4:	460e      	mov	r6, r1
 80130d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130da:	2900      	cmp	r1, #0
 80130dc:	b096      	sub	sp, #88	; 0x58
 80130de:	4614      	mov	r4, r2
 80130e0:	461d      	mov	r5, r3
 80130e2:	da08      	bge.n	80130f6 <__swhatbuf_r+0x24>
 80130e4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80130e8:	2200      	movs	r2, #0
 80130ea:	602a      	str	r2, [r5, #0]
 80130ec:	061a      	lsls	r2, r3, #24
 80130ee:	d410      	bmi.n	8013112 <__swhatbuf_r+0x40>
 80130f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80130f4:	e00e      	b.n	8013114 <__swhatbuf_r+0x42>
 80130f6:	466a      	mov	r2, sp
 80130f8:	f000 fd86 	bl	8013c08 <_fstat_r>
 80130fc:	2800      	cmp	r0, #0
 80130fe:	dbf1      	blt.n	80130e4 <__swhatbuf_r+0x12>
 8013100:	9a01      	ldr	r2, [sp, #4]
 8013102:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013106:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801310a:	425a      	negs	r2, r3
 801310c:	415a      	adcs	r2, r3
 801310e:	602a      	str	r2, [r5, #0]
 8013110:	e7ee      	b.n	80130f0 <__swhatbuf_r+0x1e>
 8013112:	2340      	movs	r3, #64	; 0x40
 8013114:	2000      	movs	r0, #0
 8013116:	6023      	str	r3, [r4, #0]
 8013118:	b016      	add	sp, #88	; 0x58
 801311a:	bd70      	pop	{r4, r5, r6, pc}

0801311c <__smakebuf_r>:
 801311c:	898b      	ldrh	r3, [r1, #12]
 801311e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013120:	079d      	lsls	r5, r3, #30
 8013122:	4606      	mov	r6, r0
 8013124:	460c      	mov	r4, r1
 8013126:	d507      	bpl.n	8013138 <__smakebuf_r+0x1c>
 8013128:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801312c:	6023      	str	r3, [r4, #0]
 801312e:	6123      	str	r3, [r4, #16]
 8013130:	2301      	movs	r3, #1
 8013132:	6163      	str	r3, [r4, #20]
 8013134:	b002      	add	sp, #8
 8013136:	bd70      	pop	{r4, r5, r6, pc}
 8013138:	ab01      	add	r3, sp, #4
 801313a:	466a      	mov	r2, sp
 801313c:	f7ff ffc9 	bl	80130d2 <__swhatbuf_r>
 8013140:	9900      	ldr	r1, [sp, #0]
 8013142:	4605      	mov	r5, r0
 8013144:	4630      	mov	r0, r6
 8013146:	f000 fc45 	bl	80139d4 <_malloc_r>
 801314a:	b948      	cbnz	r0, 8013160 <__smakebuf_r+0x44>
 801314c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013150:	059a      	lsls	r2, r3, #22
 8013152:	d4ef      	bmi.n	8013134 <__smakebuf_r+0x18>
 8013154:	f023 0303 	bic.w	r3, r3, #3
 8013158:	f043 0302 	orr.w	r3, r3, #2
 801315c:	81a3      	strh	r3, [r4, #12]
 801315e:	e7e3      	b.n	8013128 <__smakebuf_r+0xc>
 8013160:	4b0d      	ldr	r3, [pc, #52]	; (8013198 <__smakebuf_r+0x7c>)
 8013162:	62b3      	str	r3, [r6, #40]	; 0x28
 8013164:	89a3      	ldrh	r3, [r4, #12]
 8013166:	6020      	str	r0, [r4, #0]
 8013168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801316c:	81a3      	strh	r3, [r4, #12]
 801316e:	9b00      	ldr	r3, [sp, #0]
 8013170:	6163      	str	r3, [r4, #20]
 8013172:	9b01      	ldr	r3, [sp, #4]
 8013174:	6120      	str	r0, [r4, #16]
 8013176:	b15b      	cbz	r3, 8013190 <__smakebuf_r+0x74>
 8013178:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801317c:	4630      	mov	r0, r6
 801317e:	f000 fd55 	bl	8013c2c <_isatty_r>
 8013182:	b128      	cbz	r0, 8013190 <__smakebuf_r+0x74>
 8013184:	89a3      	ldrh	r3, [r4, #12]
 8013186:	f023 0303 	bic.w	r3, r3, #3
 801318a:	f043 0301 	orr.w	r3, r3, #1
 801318e:	81a3      	strh	r3, [r4, #12]
 8013190:	89a0      	ldrh	r0, [r4, #12]
 8013192:	4305      	orrs	r5, r0
 8013194:	81a5      	strh	r5, [r4, #12]
 8013196:	e7cd      	b.n	8013134 <__smakebuf_r+0x18>
 8013198:	08012f21 	.word	0x08012f21

0801319c <malloc>:
 801319c:	4b02      	ldr	r3, [pc, #8]	; (80131a8 <malloc+0xc>)
 801319e:	4601      	mov	r1, r0
 80131a0:	6818      	ldr	r0, [r3, #0]
 80131a2:	f000 bc17 	b.w	80139d4 <_malloc_r>
 80131a6:	bf00      	nop
 80131a8:	24000238 	.word	0x24000238

080131ac <memcpy>:
 80131ac:	440a      	add	r2, r1
 80131ae:	4291      	cmp	r1, r2
 80131b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80131b4:	d100      	bne.n	80131b8 <memcpy+0xc>
 80131b6:	4770      	bx	lr
 80131b8:	b510      	push	{r4, lr}
 80131ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131c2:	4291      	cmp	r1, r2
 80131c4:	d1f9      	bne.n	80131ba <memcpy+0xe>
 80131c6:	bd10      	pop	{r4, pc}

080131c8 <_Balloc>:
 80131c8:	b570      	push	{r4, r5, r6, lr}
 80131ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80131cc:	4604      	mov	r4, r0
 80131ce:	460d      	mov	r5, r1
 80131d0:	b976      	cbnz	r6, 80131f0 <_Balloc+0x28>
 80131d2:	2010      	movs	r0, #16
 80131d4:	f7ff ffe2 	bl	801319c <malloc>
 80131d8:	4602      	mov	r2, r0
 80131da:	6260      	str	r0, [r4, #36]	; 0x24
 80131dc:	b920      	cbnz	r0, 80131e8 <_Balloc+0x20>
 80131de:	4b18      	ldr	r3, [pc, #96]	; (8013240 <_Balloc+0x78>)
 80131e0:	4818      	ldr	r0, [pc, #96]	; (8013244 <_Balloc+0x7c>)
 80131e2:	2166      	movs	r1, #102	; 0x66
 80131e4:	f000 fcd0 	bl	8013b88 <__assert_func>
 80131e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80131ec:	6006      	str	r6, [r0, #0]
 80131ee:	60c6      	str	r6, [r0, #12]
 80131f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80131f2:	68f3      	ldr	r3, [r6, #12]
 80131f4:	b183      	cbz	r3, 8013218 <_Balloc+0x50>
 80131f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80131f8:	68db      	ldr	r3, [r3, #12]
 80131fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80131fe:	b9b8      	cbnz	r0, 8013230 <_Balloc+0x68>
 8013200:	2101      	movs	r1, #1
 8013202:	fa01 f605 	lsl.w	r6, r1, r5
 8013206:	1d72      	adds	r2, r6, #5
 8013208:	0092      	lsls	r2, r2, #2
 801320a:	4620      	mov	r0, r4
 801320c:	f000 fb60 	bl	80138d0 <_calloc_r>
 8013210:	b160      	cbz	r0, 801322c <_Balloc+0x64>
 8013212:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013216:	e00e      	b.n	8013236 <_Balloc+0x6e>
 8013218:	2221      	movs	r2, #33	; 0x21
 801321a:	2104      	movs	r1, #4
 801321c:	4620      	mov	r0, r4
 801321e:	f000 fb57 	bl	80138d0 <_calloc_r>
 8013222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013224:	60f0      	str	r0, [r6, #12]
 8013226:	68db      	ldr	r3, [r3, #12]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d1e4      	bne.n	80131f6 <_Balloc+0x2e>
 801322c:	2000      	movs	r0, #0
 801322e:	bd70      	pop	{r4, r5, r6, pc}
 8013230:	6802      	ldr	r2, [r0, #0]
 8013232:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013236:	2300      	movs	r3, #0
 8013238:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801323c:	e7f7      	b.n	801322e <_Balloc+0x66>
 801323e:	bf00      	nop
 8013240:	08015bf5 	.word	0x08015bf5
 8013244:	08015cd8 	.word	0x08015cd8

08013248 <_Bfree>:
 8013248:	b570      	push	{r4, r5, r6, lr}
 801324a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801324c:	4605      	mov	r5, r0
 801324e:	460c      	mov	r4, r1
 8013250:	b976      	cbnz	r6, 8013270 <_Bfree+0x28>
 8013252:	2010      	movs	r0, #16
 8013254:	f7ff ffa2 	bl	801319c <malloc>
 8013258:	4602      	mov	r2, r0
 801325a:	6268      	str	r0, [r5, #36]	; 0x24
 801325c:	b920      	cbnz	r0, 8013268 <_Bfree+0x20>
 801325e:	4b09      	ldr	r3, [pc, #36]	; (8013284 <_Bfree+0x3c>)
 8013260:	4809      	ldr	r0, [pc, #36]	; (8013288 <_Bfree+0x40>)
 8013262:	218a      	movs	r1, #138	; 0x8a
 8013264:	f000 fc90 	bl	8013b88 <__assert_func>
 8013268:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801326c:	6006      	str	r6, [r0, #0]
 801326e:	60c6      	str	r6, [r0, #12]
 8013270:	b13c      	cbz	r4, 8013282 <_Bfree+0x3a>
 8013272:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013274:	6862      	ldr	r2, [r4, #4]
 8013276:	68db      	ldr	r3, [r3, #12]
 8013278:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801327c:	6021      	str	r1, [r4, #0]
 801327e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013282:	bd70      	pop	{r4, r5, r6, pc}
 8013284:	08015bf5 	.word	0x08015bf5
 8013288:	08015cd8 	.word	0x08015cd8

0801328c <__multadd>:
 801328c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013290:	690d      	ldr	r5, [r1, #16]
 8013292:	4607      	mov	r7, r0
 8013294:	460c      	mov	r4, r1
 8013296:	461e      	mov	r6, r3
 8013298:	f101 0c14 	add.w	ip, r1, #20
 801329c:	2000      	movs	r0, #0
 801329e:	f8dc 3000 	ldr.w	r3, [ip]
 80132a2:	b299      	uxth	r1, r3
 80132a4:	fb02 6101 	mla	r1, r2, r1, r6
 80132a8:	0c1e      	lsrs	r6, r3, #16
 80132aa:	0c0b      	lsrs	r3, r1, #16
 80132ac:	fb02 3306 	mla	r3, r2, r6, r3
 80132b0:	b289      	uxth	r1, r1
 80132b2:	3001      	adds	r0, #1
 80132b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80132b8:	4285      	cmp	r5, r0
 80132ba:	f84c 1b04 	str.w	r1, [ip], #4
 80132be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80132c2:	dcec      	bgt.n	801329e <__multadd+0x12>
 80132c4:	b30e      	cbz	r6, 801330a <__multadd+0x7e>
 80132c6:	68a3      	ldr	r3, [r4, #8]
 80132c8:	42ab      	cmp	r3, r5
 80132ca:	dc19      	bgt.n	8013300 <__multadd+0x74>
 80132cc:	6861      	ldr	r1, [r4, #4]
 80132ce:	4638      	mov	r0, r7
 80132d0:	3101      	adds	r1, #1
 80132d2:	f7ff ff79 	bl	80131c8 <_Balloc>
 80132d6:	4680      	mov	r8, r0
 80132d8:	b928      	cbnz	r0, 80132e6 <__multadd+0x5a>
 80132da:	4602      	mov	r2, r0
 80132dc:	4b0c      	ldr	r3, [pc, #48]	; (8013310 <__multadd+0x84>)
 80132de:	480d      	ldr	r0, [pc, #52]	; (8013314 <__multadd+0x88>)
 80132e0:	21b5      	movs	r1, #181	; 0xb5
 80132e2:	f000 fc51 	bl	8013b88 <__assert_func>
 80132e6:	6922      	ldr	r2, [r4, #16]
 80132e8:	3202      	adds	r2, #2
 80132ea:	f104 010c 	add.w	r1, r4, #12
 80132ee:	0092      	lsls	r2, r2, #2
 80132f0:	300c      	adds	r0, #12
 80132f2:	f7ff ff5b 	bl	80131ac <memcpy>
 80132f6:	4621      	mov	r1, r4
 80132f8:	4638      	mov	r0, r7
 80132fa:	f7ff ffa5 	bl	8013248 <_Bfree>
 80132fe:	4644      	mov	r4, r8
 8013300:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013304:	3501      	adds	r5, #1
 8013306:	615e      	str	r6, [r3, #20]
 8013308:	6125      	str	r5, [r4, #16]
 801330a:	4620      	mov	r0, r4
 801330c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013310:	08015c67 	.word	0x08015c67
 8013314:	08015cd8 	.word	0x08015cd8

08013318 <__hi0bits>:
 8013318:	0c03      	lsrs	r3, r0, #16
 801331a:	041b      	lsls	r3, r3, #16
 801331c:	b9d3      	cbnz	r3, 8013354 <__hi0bits+0x3c>
 801331e:	0400      	lsls	r0, r0, #16
 8013320:	2310      	movs	r3, #16
 8013322:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013326:	bf04      	itt	eq
 8013328:	0200      	lsleq	r0, r0, #8
 801332a:	3308      	addeq	r3, #8
 801332c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013330:	bf04      	itt	eq
 8013332:	0100      	lsleq	r0, r0, #4
 8013334:	3304      	addeq	r3, #4
 8013336:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801333a:	bf04      	itt	eq
 801333c:	0080      	lsleq	r0, r0, #2
 801333e:	3302      	addeq	r3, #2
 8013340:	2800      	cmp	r0, #0
 8013342:	db05      	blt.n	8013350 <__hi0bits+0x38>
 8013344:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013348:	f103 0301 	add.w	r3, r3, #1
 801334c:	bf08      	it	eq
 801334e:	2320      	moveq	r3, #32
 8013350:	4618      	mov	r0, r3
 8013352:	4770      	bx	lr
 8013354:	2300      	movs	r3, #0
 8013356:	e7e4      	b.n	8013322 <__hi0bits+0xa>

08013358 <__lo0bits>:
 8013358:	6803      	ldr	r3, [r0, #0]
 801335a:	f013 0207 	ands.w	r2, r3, #7
 801335e:	4601      	mov	r1, r0
 8013360:	d00b      	beq.n	801337a <__lo0bits+0x22>
 8013362:	07da      	lsls	r2, r3, #31
 8013364:	d423      	bmi.n	80133ae <__lo0bits+0x56>
 8013366:	0798      	lsls	r0, r3, #30
 8013368:	bf49      	itett	mi
 801336a:	085b      	lsrmi	r3, r3, #1
 801336c:	089b      	lsrpl	r3, r3, #2
 801336e:	2001      	movmi	r0, #1
 8013370:	600b      	strmi	r3, [r1, #0]
 8013372:	bf5c      	itt	pl
 8013374:	600b      	strpl	r3, [r1, #0]
 8013376:	2002      	movpl	r0, #2
 8013378:	4770      	bx	lr
 801337a:	b298      	uxth	r0, r3
 801337c:	b9a8      	cbnz	r0, 80133aa <__lo0bits+0x52>
 801337e:	0c1b      	lsrs	r3, r3, #16
 8013380:	2010      	movs	r0, #16
 8013382:	b2da      	uxtb	r2, r3
 8013384:	b90a      	cbnz	r2, 801338a <__lo0bits+0x32>
 8013386:	3008      	adds	r0, #8
 8013388:	0a1b      	lsrs	r3, r3, #8
 801338a:	071a      	lsls	r2, r3, #28
 801338c:	bf04      	itt	eq
 801338e:	091b      	lsreq	r3, r3, #4
 8013390:	3004      	addeq	r0, #4
 8013392:	079a      	lsls	r2, r3, #30
 8013394:	bf04      	itt	eq
 8013396:	089b      	lsreq	r3, r3, #2
 8013398:	3002      	addeq	r0, #2
 801339a:	07da      	lsls	r2, r3, #31
 801339c:	d403      	bmi.n	80133a6 <__lo0bits+0x4e>
 801339e:	085b      	lsrs	r3, r3, #1
 80133a0:	f100 0001 	add.w	r0, r0, #1
 80133a4:	d005      	beq.n	80133b2 <__lo0bits+0x5a>
 80133a6:	600b      	str	r3, [r1, #0]
 80133a8:	4770      	bx	lr
 80133aa:	4610      	mov	r0, r2
 80133ac:	e7e9      	b.n	8013382 <__lo0bits+0x2a>
 80133ae:	2000      	movs	r0, #0
 80133b0:	4770      	bx	lr
 80133b2:	2020      	movs	r0, #32
 80133b4:	4770      	bx	lr
	...

080133b8 <__i2b>:
 80133b8:	b510      	push	{r4, lr}
 80133ba:	460c      	mov	r4, r1
 80133bc:	2101      	movs	r1, #1
 80133be:	f7ff ff03 	bl	80131c8 <_Balloc>
 80133c2:	4602      	mov	r2, r0
 80133c4:	b928      	cbnz	r0, 80133d2 <__i2b+0x1a>
 80133c6:	4b05      	ldr	r3, [pc, #20]	; (80133dc <__i2b+0x24>)
 80133c8:	4805      	ldr	r0, [pc, #20]	; (80133e0 <__i2b+0x28>)
 80133ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80133ce:	f000 fbdb 	bl	8013b88 <__assert_func>
 80133d2:	2301      	movs	r3, #1
 80133d4:	6144      	str	r4, [r0, #20]
 80133d6:	6103      	str	r3, [r0, #16]
 80133d8:	bd10      	pop	{r4, pc}
 80133da:	bf00      	nop
 80133dc:	08015c67 	.word	0x08015c67
 80133e0:	08015cd8 	.word	0x08015cd8

080133e4 <__multiply>:
 80133e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133e8:	4691      	mov	r9, r2
 80133ea:	690a      	ldr	r2, [r1, #16]
 80133ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80133f0:	429a      	cmp	r2, r3
 80133f2:	bfb8      	it	lt
 80133f4:	460b      	movlt	r3, r1
 80133f6:	460c      	mov	r4, r1
 80133f8:	bfbc      	itt	lt
 80133fa:	464c      	movlt	r4, r9
 80133fc:	4699      	movlt	r9, r3
 80133fe:	6927      	ldr	r7, [r4, #16]
 8013400:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013404:	68a3      	ldr	r3, [r4, #8]
 8013406:	6861      	ldr	r1, [r4, #4]
 8013408:	eb07 060a 	add.w	r6, r7, sl
 801340c:	42b3      	cmp	r3, r6
 801340e:	b085      	sub	sp, #20
 8013410:	bfb8      	it	lt
 8013412:	3101      	addlt	r1, #1
 8013414:	f7ff fed8 	bl	80131c8 <_Balloc>
 8013418:	b930      	cbnz	r0, 8013428 <__multiply+0x44>
 801341a:	4602      	mov	r2, r0
 801341c:	4b44      	ldr	r3, [pc, #272]	; (8013530 <__multiply+0x14c>)
 801341e:	4845      	ldr	r0, [pc, #276]	; (8013534 <__multiply+0x150>)
 8013420:	f240 115d 	movw	r1, #349	; 0x15d
 8013424:	f000 fbb0 	bl	8013b88 <__assert_func>
 8013428:	f100 0514 	add.w	r5, r0, #20
 801342c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013430:	462b      	mov	r3, r5
 8013432:	2200      	movs	r2, #0
 8013434:	4543      	cmp	r3, r8
 8013436:	d321      	bcc.n	801347c <__multiply+0x98>
 8013438:	f104 0314 	add.w	r3, r4, #20
 801343c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013440:	f109 0314 	add.w	r3, r9, #20
 8013444:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013448:	9202      	str	r2, [sp, #8]
 801344a:	1b3a      	subs	r2, r7, r4
 801344c:	3a15      	subs	r2, #21
 801344e:	f022 0203 	bic.w	r2, r2, #3
 8013452:	3204      	adds	r2, #4
 8013454:	f104 0115 	add.w	r1, r4, #21
 8013458:	428f      	cmp	r7, r1
 801345a:	bf38      	it	cc
 801345c:	2204      	movcc	r2, #4
 801345e:	9201      	str	r2, [sp, #4]
 8013460:	9a02      	ldr	r2, [sp, #8]
 8013462:	9303      	str	r3, [sp, #12]
 8013464:	429a      	cmp	r2, r3
 8013466:	d80c      	bhi.n	8013482 <__multiply+0x9e>
 8013468:	2e00      	cmp	r6, #0
 801346a:	dd03      	ble.n	8013474 <__multiply+0x90>
 801346c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013470:	2b00      	cmp	r3, #0
 8013472:	d05a      	beq.n	801352a <__multiply+0x146>
 8013474:	6106      	str	r6, [r0, #16]
 8013476:	b005      	add	sp, #20
 8013478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801347c:	f843 2b04 	str.w	r2, [r3], #4
 8013480:	e7d8      	b.n	8013434 <__multiply+0x50>
 8013482:	f8b3 a000 	ldrh.w	sl, [r3]
 8013486:	f1ba 0f00 	cmp.w	sl, #0
 801348a:	d024      	beq.n	80134d6 <__multiply+0xf2>
 801348c:	f104 0e14 	add.w	lr, r4, #20
 8013490:	46a9      	mov	r9, r5
 8013492:	f04f 0c00 	mov.w	ip, #0
 8013496:	f85e 2b04 	ldr.w	r2, [lr], #4
 801349a:	f8d9 1000 	ldr.w	r1, [r9]
 801349e:	fa1f fb82 	uxth.w	fp, r2
 80134a2:	b289      	uxth	r1, r1
 80134a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80134a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80134ac:	f8d9 2000 	ldr.w	r2, [r9]
 80134b0:	4461      	add	r1, ip
 80134b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80134b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80134ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80134be:	b289      	uxth	r1, r1
 80134c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80134c4:	4577      	cmp	r7, lr
 80134c6:	f849 1b04 	str.w	r1, [r9], #4
 80134ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80134ce:	d8e2      	bhi.n	8013496 <__multiply+0xb2>
 80134d0:	9a01      	ldr	r2, [sp, #4]
 80134d2:	f845 c002 	str.w	ip, [r5, r2]
 80134d6:	9a03      	ldr	r2, [sp, #12]
 80134d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80134dc:	3304      	adds	r3, #4
 80134de:	f1b9 0f00 	cmp.w	r9, #0
 80134e2:	d020      	beq.n	8013526 <__multiply+0x142>
 80134e4:	6829      	ldr	r1, [r5, #0]
 80134e6:	f104 0c14 	add.w	ip, r4, #20
 80134ea:	46ae      	mov	lr, r5
 80134ec:	f04f 0a00 	mov.w	sl, #0
 80134f0:	f8bc b000 	ldrh.w	fp, [ip]
 80134f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80134f8:	fb09 220b 	mla	r2, r9, fp, r2
 80134fc:	4492      	add	sl, r2
 80134fe:	b289      	uxth	r1, r1
 8013500:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013504:	f84e 1b04 	str.w	r1, [lr], #4
 8013508:	f85c 2b04 	ldr.w	r2, [ip], #4
 801350c:	f8be 1000 	ldrh.w	r1, [lr]
 8013510:	0c12      	lsrs	r2, r2, #16
 8013512:	fb09 1102 	mla	r1, r9, r2, r1
 8013516:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801351a:	4567      	cmp	r7, ip
 801351c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013520:	d8e6      	bhi.n	80134f0 <__multiply+0x10c>
 8013522:	9a01      	ldr	r2, [sp, #4]
 8013524:	50a9      	str	r1, [r5, r2]
 8013526:	3504      	adds	r5, #4
 8013528:	e79a      	b.n	8013460 <__multiply+0x7c>
 801352a:	3e01      	subs	r6, #1
 801352c:	e79c      	b.n	8013468 <__multiply+0x84>
 801352e:	bf00      	nop
 8013530:	08015c67 	.word	0x08015c67
 8013534:	08015cd8 	.word	0x08015cd8

08013538 <__pow5mult>:
 8013538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801353c:	4615      	mov	r5, r2
 801353e:	f012 0203 	ands.w	r2, r2, #3
 8013542:	4606      	mov	r6, r0
 8013544:	460f      	mov	r7, r1
 8013546:	d007      	beq.n	8013558 <__pow5mult+0x20>
 8013548:	4c25      	ldr	r4, [pc, #148]	; (80135e0 <__pow5mult+0xa8>)
 801354a:	3a01      	subs	r2, #1
 801354c:	2300      	movs	r3, #0
 801354e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013552:	f7ff fe9b 	bl	801328c <__multadd>
 8013556:	4607      	mov	r7, r0
 8013558:	10ad      	asrs	r5, r5, #2
 801355a:	d03d      	beq.n	80135d8 <__pow5mult+0xa0>
 801355c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801355e:	b97c      	cbnz	r4, 8013580 <__pow5mult+0x48>
 8013560:	2010      	movs	r0, #16
 8013562:	f7ff fe1b 	bl	801319c <malloc>
 8013566:	4602      	mov	r2, r0
 8013568:	6270      	str	r0, [r6, #36]	; 0x24
 801356a:	b928      	cbnz	r0, 8013578 <__pow5mult+0x40>
 801356c:	4b1d      	ldr	r3, [pc, #116]	; (80135e4 <__pow5mult+0xac>)
 801356e:	481e      	ldr	r0, [pc, #120]	; (80135e8 <__pow5mult+0xb0>)
 8013570:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013574:	f000 fb08 	bl	8013b88 <__assert_func>
 8013578:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801357c:	6004      	str	r4, [r0, #0]
 801357e:	60c4      	str	r4, [r0, #12]
 8013580:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013584:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013588:	b94c      	cbnz	r4, 801359e <__pow5mult+0x66>
 801358a:	f240 2171 	movw	r1, #625	; 0x271
 801358e:	4630      	mov	r0, r6
 8013590:	f7ff ff12 	bl	80133b8 <__i2b>
 8013594:	2300      	movs	r3, #0
 8013596:	f8c8 0008 	str.w	r0, [r8, #8]
 801359a:	4604      	mov	r4, r0
 801359c:	6003      	str	r3, [r0, #0]
 801359e:	f04f 0900 	mov.w	r9, #0
 80135a2:	07eb      	lsls	r3, r5, #31
 80135a4:	d50a      	bpl.n	80135bc <__pow5mult+0x84>
 80135a6:	4639      	mov	r1, r7
 80135a8:	4622      	mov	r2, r4
 80135aa:	4630      	mov	r0, r6
 80135ac:	f7ff ff1a 	bl	80133e4 <__multiply>
 80135b0:	4639      	mov	r1, r7
 80135b2:	4680      	mov	r8, r0
 80135b4:	4630      	mov	r0, r6
 80135b6:	f7ff fe47 	bl	8013248 <_Bfree>
 80135ba:	4647      	mov	r7, r8
 80135bc:	106d      	asrs	r5, r5, #1
 80135be:	d00b      	beq.n	80135d8 <__pow5mult+0xa0>
 80135c0:	6820      	ldr	r0, [r4, #0]
 80135c2:	b938      	cbnz	r0, 80135d4 <__pow5mult+0x9c>
 80135c4:	4622      	mov	r2, r4
 80135c6:	4621      	mov	r1, r4
 80135c8:	4630      	mov	r0, r6
 80135ca:	f7ff ff0b 	bl	80133e4 <__multiply>
 80135ce:	6020      	str	r0, [r4, #0]
 80135d0:	f8c0 9000 	str.w	r9, [r0]
 80135d4:	4604      	mov	r4, r0
 80135d6:	e7e4      	b.n	80135a2 <__pow5mult+0x6a>
 80135d8:	4638      	mov	r0, r7
 80135da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135de:	bf00      	nop
 80135e0:	08015e28 	.word	0x08015e28
 80135e4:	08015bf5 	.word	0x08015bf5
 80135e8:	08015cd8 	.word	0x08015cd8

080135ec <__lshift>:
 80135ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135f0:	460c      	mov	r4, r1
 80135f2:	6849      	ldr	r1, [r1, #4]
 80135f4:	6923      	ldr	r3, [r4, #16]
 80135f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80135fa:	68a3      	ldr	r3, [r4, #8]
 80135fc:	4607      	mov	r7, r0
 80135fe:	4691      	mov	r9, r2
 8013600:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013604:	f108 0601 	add.w	r6, r8, #1
 8013608:	42b3      	cmp	r3, r6
 801360a:	db0b      	blt.n	8013624 <__lshift+0x38>
 801360c:	4638      	mov	r0, r7
 801360e:	f7ff fddb 	bl	80131c8 <_Balloc>
 8013612:	4605      	mov	r5, r0
 8013614:	b948      	cbnz	r0, 801362a <__lshift+0x3e>
 8013616:	4602      	mov	r2, r0
 8013618:	4b2a      	ldr	r3, [pc, #168]	; (80136c4 <__lshift+0xd8>)
 801361a:	482b      	ldr	r0, [pc, #172]	; (80136c8 <__lshift+0xdc>)
 801361c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013620:	f000 fab2 	bl	8013b88 <__assert_func>
 8013624:	3101      	adds	r1, #1
 8013626:	005b      	lsls	r3, r3, #1
 8013628:	e7ee      	b.n	8013608 <__lshift+0x1c>
 801362a:	2300      	movs	r3, #0
 801362c:	f100 0114 	add.w	r1, r0, #20
 8013630:	f100 0210 	add.w	r2, r0, #16
 8013634:	4618      	mov	r0, r3
 8013636:	4553      	cmp	r3, sl
 8013638:	db37      	blt.n	80136aa <__lshift+0xbe>
 801363a:	6920      	ldr	r0, [r4, #16]
 801363c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013640:	f104 0314 	add.w	r3, r4, #20
 8013644:	f019 091f 	ands.w	r9, r9, #31
 8013648:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801364c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013650:	d02f      	beq.n	80136b2 <__lshift+0xc6>
 8013652:	f1c9 0e20 	rsb	lr, r9, #32
 8013656:	468a      	mov	sl, r1
 8013658:	f04f 0c00 	mov.w	ip, #0
 801365c:	681a      	ldr	r2, [r3, #0]
 801365e:	fa02 f209 	lsl.w	r2, r2, r9
 8013662:	ea42 020c 	orr.w	r2, r2, ip
 8013666:	f84a 2b04 	str.w	r2, [sl], #4
 801366a:	f853 2b04 	ldr.w	r2, [r3], #4
 801366e:	4298      	cmp	r0, r3
 8013670:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013674:	d8f2      	bhi.n	801365c <__lshift+0x70>
 8013676:	1b03      	subs	r3, r0, r4
 8013678:	3b15      	subs	r3, #21
 801367a:	f023 0303 	bic.w	r3, r3, #3
 801367e:	3304      	adds	r3, #4
 8013680:	f104 0215 	add.w	r2, r4, #21
 8013684:	4290      	cmp	r0, r2
 8013686:	bf38      	it	cc
 8013688:	2304      	movcc	r3, #4
 801368a:	f841 c003 	str.w	ip, [r1, r3]
 801368e:	f1bc 0f00 	cmp.w	ip, #0
 8013692:	d001      	beq.n	8013698 <__lshift+0xac>
 8013694:	f108 0602 	add.w	r6, r8, #2
 8013698:	3e01      	subs	r6, #1
 801369a:	4638      	mov	r0, r7
 801369c:	612e      	str	r6, [r5, #16]
 801369e:	4621      	mov	r1, r4
 80136a0:	f7ff fdd2 	bl	8013248 <_Bfree>
 80136a4:	4628      	mov	r0, r5
 80136a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80136ae:	3301      	adds	r3, #1
 80136b0:	e7c1      	b.n	8013636 <__lshift+0x4a>
 80136b2:	3904      	subs	r1, #4
 80136b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80136b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80136bc:	4298      	cmp	r0, r3
 80136be:	d8f9      	bhi.n	80136b4 <__lshift+0xc8>
 80136c0:	e7ea      	b.n	8013698 <__lshift+0xac>
 80136c2:	bf00      	nop
 80136c4:	08015c67 	.word	0x08015c67
 80136c8:	08015cd8 	.word	0x08015cd8

080136cc <__mcmp>:
 80136cc:	b530      	push	{r4, r5, lr}
 80136ce:	6902      	ldr	r2, [r0, #16]
 80136d0:	690c      	ldr	r4, [r1, #16]
 80136d2:	1b12      	subs	r2, r2, r4
 80136d4:	d10e      	bne.n	80136f4 <__mcmp+0x28>
 80136d6:	f100 0314 	add.w	r3, r0, #20
 80136da:	3114      	adds	r1, #20
 80136dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80136e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80136e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80136e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80136ec:	42a5      	cmp	r5, r4
 80136ee:	d003      	beq.n	80136f8 <__mcmp+0x2c>
 80136f0:	d305      	bcc.n	80136fe <__mcmp+0x32>
 80136f2:	2201      	movs	r2, #1
 80136f4:	4610      	mov	r0, r2
 80136f6:	bd30      	pop	{r4, r5, pc}
 80136f8:	4283      	cmp	r3, r0
 80136fa:	d3f3      	bcc.n	80136e4 <__mcmp+0x18>
 80136fc:	e7fa      	b.n	80136f4 <__mcmp+0x28>
 80136fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013702:	e7f7      	b.n	80136f4 <__mcmp+0x28>

08013704 <__mdiff>:
 8013704:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013708:	460c      	mov	r4, r1
 801370a:	4606      	mov	r6, r0
 801370c:	4611      	mov	r1, r2
 801370e:	4620      	mov	r0, r4
 8013710:	4690      	mov	r8, r2
 8013712:	f7ff ffdb 	bl	80136cc <__mcmp>
 8013716:	1e05      	subs	r5, r0, #0
 8013718:	d110      	bne.n	801373c <__mdiff+0x38>
 801371a:	4629      	mov	r1, r5
 801371c:	4630      	mov	r0, r6
 801371e:	f7ff fd53 	bl	80131c8 <_Balloc>
 8013722:	b930      	cbnz	r0, 8013732 <__mdiff+0x2e>
 8013724:	4b3a      	ldr	r3, [pc, #232]	; (8013810 <__mdiff+0x10c>)
 8013726:	4602      	mov	r2, r0
 8013728:	f240 2132 	movw	r1, #562	; 0x232
 801372c:	4839      	ldr	r0, [pc, #228]	; (8013814 <__mdiff+0x110>)
 801372e:	f000 fa2b 	bl	8013b88 <__assert_func>
 8013732:	2301      	movs	r3, #1
 8013734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013738:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801373c:	bfa4      	itt	ge
 801373e:	4643      	movge	r3, r8
 8013740:	46a0      	movge	r8, r4
 8013742:	4630      	mov	r0, r6
 8013744:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013748:	bfa6      	itte	ge
 801374a:	461c      	movge	r4, r3
 801374c:	2500      	movge	r5, #0
 801374e:	2501      	movlt	r5, #1
 8013750:	f7ff fd3a 	bl	80131c8 <_Balloc>
 8013754:	b920      	cbnz	r0, 8013760 <__mdiff+0x5c>
 8013756:	4b2e      	ldr	r3, [pc, #184]	; (8013810 <__mdiff+0x10c>)
 8013758:	4602      	mov	r2, r0
 801375a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801375e:	e7e5      	b.n	801372c <__mdiff+0x28>
 8013760:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013764:	6926      	ldr	r6, [r4, #16]
 8013766:	60c5      	str	r5, [r0, #12]
 8013768:	f104 0914 	add.w	r9, r4, #20
 801376c:	f108 0514 	add.w	r5, r8, #20
 8013770:	f100 0e14 	add.w	lr, r0, #20
 8013774:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013778:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801377c:	f108 0210 	add.w	r2, r8, #16
 8013780:	46f2      	mov	sl, lr
 8013782:	2100      	movs	r1, #0
 8013784:	f859 3b04 	ldr.w	r3, [r9], #4
 8013788:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801378c:	fa1f f883 	uxth.w	r8, r3
 8013790:	fa11 f18b 	uxtah	r1, r1, fp
 8013794:	0c1b      	lsrs	r3, r3, #16
 8013796:	eba1 0808 	sub.w	r8, r1, r8
 801379a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801379e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80137a2:	fa1f f888 	uxth.w	r8, r8
 80137a6:	1419      	asrs	r1, r3, #16
 80137a8:	454e      	cmp	r6, r9
 80137aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80137ae:	f84a 3b04 	str.w	r3, [sl], #4
 80137b2:	d8e7      	bhi.n	8013784 <__mdiff+0x80>
 80137b4:	1b33      	subs	r3, r6, r4
 80137b6:	3b15      	subs	r3, #21
 80137b8:	f023 0303 	bic.w	r3, r3, #3
 80137bc:	3304      	adds	r3, #4
 80137be:	3415      	adds	r4, #21
 80137c0:	42a6      	cmp	r6, r4
 80137c2:	bf38      	it	cc
 80137c4:	2304      	movcc	r3, #4
 80137c6:	441d      	add	r5, r3
 80137c8:	4473      	add	r3, lr
 80137ca:	469e      	mov	lr, r3
 80137cc:	462e      	mov	r6, r5
 80137ce:	4566      	cmp	r6, ip
 80137d0:	d30e      	bcc.n	80137f0 <__mdiff+0xec>
 80137d2:	f10c 0203 	add.w	r2, ip, #3
 80137d6:	1b52      	subs	r2, r2, r5
 80137d8:	f022 0203 	bic.w	r2, r2, #3
 80137dc:	3d03      	subs	r5, #3
 80137de:	45ac      	cmp	ip, r5
 80137e0:	bf38      	it	cc
 80137e2:	2200      	movcc	r2, #0
 80137e4:	441a      	add	r2, r3
 80137e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80137ea:	b17b      	cbz	r3, 801380c <__mdiff+0x108>
 80137ec:	6107      	str	r7, [r0, #16]
 80137ee:	e7a3      	b.n	8013738 <__mdiff+0x34>
 80137f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80137f4:	fa11 f288 	uxtah	r2, r1, r8
 80137f8:	1414      	asrs	r4, r2, #16
 80137fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80137fe:	b292      	uxth	r2, r2
 8013800:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013804:	f84e 2b04 	str.w	r2, [lr], #4
 8013808:	1421      	asrs	r1, r4, #16
 801380a:	e7e0      	b.n	80137ce <__mdiff+0xca>
 801380c:	3f01      	subs	r7, #1
 801380e:	e7ea      	b.n	80137e6 <__mdiff+0xe2>
 8013810:	08015c67 	.word	0x08015c67
 8013814:	08015cd8 	.word	0x08015cd8

08013818 <__d2b>:
 8013818:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801381c:	4689      	mov	r9, r1
 801381e:	2101      	movs	r1, #1
 8013820:	ec57 6b10 	vmov	r6, r7, d0
 8013824:	4690      	mov	r8, r2
 8013826:	f7ff fccf 	bl	80131c8 <_Balloc>
 801382a:	4604      	mov	r4, r0
 801382c:	b930      	cbnz	r0, 801383c <__d2b+0x24>
 801382e:	4602      	mov	r2, r0
 8013830:	4b25      	ldr	r3, [pc, #148]	; (80138c8 <__d2b+0xb0>)
 8013832:	4826      	ldr	r0, [pc, #152]	; (80138cc <__d2b+0xb4>)
 8013834:	f240 310a 	movw	r1, #778	; 0x30a
 8013838:	f000 f9a6 	bl	8013b88 <__assert_func>
 801383c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013840:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013844:	bb35      	cbnz	r5, 8013894 <__d2b+0x7c>
 8013846:	2e00      	cmp	r6, #0
 8013848:	9301      	str	r3, [sp, #4]
 801384a:	d028      	beq.n	801389e <__d2b+0x86>
 801384c:	4668      	mov	r0, sp
 801384e:	9600      	str	r6, [sp, #0]
 8013850:	f7ff fd82 	bl	8013358 <__lo0bits>
 8013854:	9900      	ldr	r1, [sp, #0]
 8013856:	b300      	cbz	r0, 801389a <__d2b+0x82>
 8013858:	9a01      	ldr	r2, [sp, #4]
 801385a:	f1c0 0320 	rsb	r3, r0, #32
 801385e:	fa02 f303 	lsl.w	r3, r2, r3
 8013862:	430b      	orrs	r3, r1
 8013864:	40c2      	lsrs	r2, r0
 8013866:	6163      	str	r3, [r4, #20]
 8013868:	9201      	str	r2, [sp, #4]
 801386a:	9b01      	ldr	r3, [sp, #4]
 801386c:	61a3      	str	r3, [r4, #24]
 801386e:	2b00      	cmp	r3, #0
 8013870:	bf14      	ite	ne
 8013872:	2202      	movne	r2, #2
 8013874:	2201      	moveq	r2, #1
 8013876:	6122      	str	r2, [r4, #16]
 8013878:	b1d5      	cbz	r5, 80138b0 <__d2b+0x98>
 801387a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801387e:	4405      	add	r5, r0
 8013880:	f8c9 5000 	str.w	r5, [r9]
 8013884:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013888:	f8c8 0000 	str.w	r0, [r8]
 801388c:	4620      	mov	r0, r4
 801388e:	b003      	add	sp, #12
 8013890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013898:	e7d5      	b.n	8013846 <__d2b+0x2e>
 801389a:	6161      	str	r1, [r4, #20]
 801389c:	e7e5      	b.n	801386a <__d2b+0x52>
 801389e:	a801      	add	r0, sp, #4
 80138a0:	f7ff fd5a 	bl	8013358 <__lo0bits>
 80138a4:	9b01      	ldr	r3, [sp, #4]
 80138a6:	6163      	str	r3, [r4, #20]
 80138a8:	2201      	movs	r2, #1
 80138aa:	6122      	str	r2, [r4, #16]
 80138ac:	3020      	adds	r0, #32
 80138ae:	e7e3      	b.n	8013878 <__d2b+0x60>
 80138b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80138b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80138b8:	f8c9 0000 	str.w	r0, [r9]
 80138bc:	6918      	ldr	r0, [r3, #16]
 80138be:	f7ff fd2b 	bl	8013318 <__hi0bits>
 80138c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80138c6:	e7df      	b.n	8013888 <__d2b+0x70>
 80138c8:	08015c67 	.word	0x08015c67
 80138cc:	08015cd8 	.word	0x08015cd8

080138d0 <_calloc_r>:
 80138d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80138d2:	fba1 2402 	umull	r2, r4, r1, r2
 80138d6:	b94c      	cbnz	r4, 80138ec <_calloc_r+0x1c>
 80138d8:	4611      	mov	r1, r2
 80138da:	9201      	str	r2, [sp, #4]
 80138dc:	f000 f87a 	bl	80139d4 <_malloc_r>
 80138e0:	9a01      	ldr	r2, [sp, #4]
 80138e2:	4605      	mov	r5, r0
 80138e4:	b930      	cbnz	r0, 80138f4 <_calloc_r+0x24>
 80138e6:	4628      	mov	r0, r5
 80138e8:	b003      	add	sp, #12
 80138ea:	bd30      	pop	{r4, r5, pc}
 80138ec:	220c      	movs	r2, #12
 80138ee:	6002      	str	r2, [r0, #0]
 80138f0:	2500      	movs	r5, #0
 80138f2:	e7f8      	b.n	80138e6 <_calloc_r+0x16>
 80138f4:	4621      	mov	r1, r4
 80138f6:	f7fd feb3 	bl	8011660 <memset>
 80138fa:	e7f4      	b.n	80138e6 <_calloc_r+0x16>

080138fc <_free_r>:
 80138fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80138fe:	2900      	cmp	r1, #0
 8013900:	d044      	beq.n	801398c <_free_r+0x90>
 8013902:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013906:	9001      	str	r0, [sp, #4]
 8013908:	2b00      	cmp	r3, #0
 801390a:	f1a1 0404 	sub.w	r4, r1, #4
 801390e:	bfb8      	it	lt
 8013910:	18e4      	addlt	r4, r4, r3
 8013912:	f000 f9bf 	bl	8013c94 <__malloc_lock>
 8013916:	4a1e      	ldr	r2, [pc, #120]	; (8013990 <_free_r+0x94>)
 8013918:	9801      	ldr	r0, [sp, #4]
 801391a:	6813      	ldr	r3, [r2, #0]
 801391c:	b933      	cbnz	r3, 801392c <_free_r+0x30>
 801391e:	6063      	str	r3, [r4, #4]
 8013920:	6014      	str	r4, [r2, #0]
 8013922:	b003      	add	sp, #12
 8013924:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013928:	f000 b9ba 	b.w	8013ca0 <__malloc_unlock>
 801392c:	42a3      	cmp	r3, r4
 801392e:	d908      	bls.n	8013942 <_free_r+0x46>
 8013930:	6825      	ldr	r5, [r4, #0]
 8013932:	1961      	adds	r1, r4, r5
 8013934:	428b      	cmp	r3, r1
 8013936:	bf01      	itttt	eq
 8013938:	6819      	ldreq	r1, [r3, #0]
 801393a:	685b      	ldreq	r3, [r3, #4]
 801393c:	1949      	addeq	r1, r1, r5
 801393e:	6021      	streq	r1, [r4, #0]
 8013940:	e7ed      	b.n	801391e <_free_r+0x22>
 8013942:	461a      	mov	r2, r3
 8013944:	685b      	ldr	r3, [r3, #4]
 8013946:	b10b      	cbz	r3, 801394c <_free_r+0x50>
 8013948:	42a3      	cmp	r3, r4
 801394a:	d9fa      	bls.n	8013942 <_free_r+0x46>
 801394c:	6811      	ldr	r1, [r2, #0]
 801394e:	1855      	adds	r5, r2, r1
 8013950:	42a5      	cmp	r5, r4
 8013952:	d10b      	bne.n	801396c <_free_r+0x70>
 8013954:	6824      	ldr	r4, [r4, #0]
 8013956:	4421      	add	r1, r4
 8013958:	1854      	adds	r4, r2, r1
 801395a:	42a3      	cmp	r3, r4
 801395c:	6011      	str	r1, [r2, #0]
 801395e:	d1e0      	bne.n	8013922 <_free_r+0x26>
 8013960:	681c      	ldr	r4, [r3, #0]
 8013962:	685b      	ldr	r3, [r3, #4]
 8013964:	6053      	str	r3, [r2, #4]
 8013966:	4421      	add	r1, r4
 8013968:	6011      	str	r1, [r2, #0]
 801396a:	e7da      	b.n	8013922 <_free_r+0x26>
 801396c:	d902      	bls.n	8013974 <_free_r+0x78>
 801396e:	230c      	movs	r3, #12
 8013970:	6003      	str	r3, [r0, #0]
 8013972:	e7d6      	b.n	8013922 <_free_r+0x26>
 8013974:	6825      	ldr	r5, [r4, #0]
 8013976:	1961      	adds	r1, r4, r5
 8013978:	428b      	cmp	r3, r1
 801397a:	bf04      	itt	eq
 801397c:	6819      	ldreq	r1, [r3, #0]
 801397e:	685b      	ldreq	r3, [r3, #4]
 8013980:	6063      	str	r3, [r4, #4]
 8013982:	bf04      	itt	eq
 8013984:	1949      	addeq	r1, r1, r5
 8013986:	6021      	streq	r1, [r4, #0]
 8013988:	6054      	str	r4, [r2, #4]
 801398a:	e7ca      	b.n	8013922 <_free_r+0x26>
 801398c:	b003      	add	sp, #12
 801398e:	bd30      	pop	{r4, r5, pc}
 8013990:	240015f8 	.word	0x240015f8

08013994 <sbrk_aligned>:
 8013994:	b570      	push	{r4, r5, r6, lr}
 8013996:	4e0e      	ldr	r6, [pc, #56]	; (80139d0 <sbrk_aligned+0x3c>)
 8013998:	460c      	mov	r4, r1
 801399a:	6831      	ldr	r1, [r6, #0]
 801399c:	4605      	mov	r5, r0
 801399e:	b911      	cbnz	r1, 80139a6 <sbrk_aligned+0x12>
 80139a0:	f000 f88c 	bl	8013abc <_sbrk_r>
 80139a4:	6030      	str	r0, [r6, #0]
 80139a6:	4621      	mov	r1, r4
 80139a8:	4628      	mov	r0, r5
 80139aa:	f000 f887 	bl	8013abc <_sbrk_r>
 80139ae:	1c43      	adds	r3, r0, #1
 80139b0:	d00a      	beq.n	80139c8 <sbrk_aligned+0x34>
 80139b2:	1cc4      	adds	r4, r0, #3
 80139b4:	f024 0403 	bic.w	r4, r4, #3
 80139b8:	42a0      	cmp	r0, r4
 80139ba:	d007      	beq.n	80139cc <sbrk_aligned+0x38>
 80139bc:	1a21      	subs	r1, r4, r0
 80139be:	4628      	mov	r0, r5
 80139c0:	f000 f87c 	bl	8013abc <_sbrk_r>
 80139c4:	3001      	adds	r0, #1
 80139c6:	d101      	bne.n	80139cc <sbrk_aligned+0x38>
 80139c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80139cc:	4620      	mov	r0, r4
 80139ce:	bd70      	pop	{r4, r5, r6, pc}
 80139d0:	240015fc 	.word	0x240015fc

080139d4 <_malloc_r>:
 80139d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139d8:	1ccd      	adds	r5, r1, #3
 80139da:	f025 0503 	bic.w	r5, r5, #3
 80139de:	3508      	adds	r5, #8
 80139e0:	2d0c      	cmp	r5, #12
 80139e2:	bf38      	it	cc
 80139e4:	250c      	movcc	r5, #12
 80139e6:	2d00      	cmp	r5, #0
 80139e8:	4607      	mov	r7, r0
 80139ea:	db01      	blt.n	80139f0 <_malloc_r+0x1c>
 80139ec:	42a9      	cmp	r1, r5
 80139ee:	d905      	bls.n	80139fc <_malloc_r+0x28>
 80139f0:	230c      	movs	r3, #12
 80139f2:	603b      	str	r3, [r7, #0]
 80139f4:	2600      	movs	r6, #0
 80139f6:	4630      	mov	r0, r6
 80139f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139fc:	4e2e      	ldr	r6, [pc, #184]	; (8013ab8 <_malloc_r+0xe4>)
 80139fe:	f000 f949 	bl	8013c94 <__malloc_lock>
 8013a02:	6833      	ldr	r3, [r6, #0]
 8013a04:	461c      	mov	r4, r3
 8013a06:	bb34      	cbnz	r4, 8013a56 <_malloc_r+0x82>
 8013a08:	4629      	mov	r1, r5
 8013a0a:	4638      	mov	r0, r7
 8013a0c:	f7ff ffc2 	bl	8013994 <sbrk_aligned>
 8013a10:	1c43      	adds	r3, r0, #1
 8013a12:	4604      	mov	r4, r0
 8013a14:	d14d      	bne.n	8013ab2 <_malloc_r+0xde>
 8013a16:	6834      	ldr	r4, [r6, #0]
 8013a18:	4626      	mov	r6, r4
 8013a1a:	2e00      	cmp	r6, #0
 8013a1c:	d140      	bne.n	8013aa0 <_malloc_r+0xcc>
 8013a1e:	6823      	ldr	r3, [r4, #0]
 8013a20:	4631      	mov	r1, r6
 8013a22:	4638      	mov	r0, r7
 8013a24:	eb04 0803 	add.w	r8, r4, r3
 8013a28:	f000 f848 	bl	8013abc <_sbrk_r>
 8013a2c:	4580      	cmp	r8, r0
 8013a2e:	d13a      	bne.n	8013aa6 <_malloc_r+0xd2>
 8013a30:	6821      	ldr	r1, [r4, #0]
 8013a32:	3503      	adds	r5, #3
 8013a34:	1a6d      	subs	r5, r5, r1
 8013a36:	f025 0503 	bic.w	r5, r5, #3
 8013a3a:	3508      	adds	r5, #8
 8013a3c:	2d0c      	cmp	r5, #12
 8013a3e:	bf38      	it	cc
 8013a40:	250c      	movcc	r5, #12
 8013a42:	4629      	mov	r1, r5
 8013a44:	4638      	mov	r0, r7
 8013a46:	f7ff ffa5 	bl	8013994 <sbrk_aligned>
 8013a4a:	3001      	adds	r0, #1
 8013a4c:	d02b      	beq.n	8013aa6 <_malloc_r+0xd2>
 8013a4e:	6823      	ldr	r3, [r4, #0]
 8013a50:	442b      	add	r3, r5
 8013a52:	6023      	str	r3, [r4, #0]
 8013a54:	e00e      	b.n	8013a74 <_malloc_r+0xa0>
 8013a56:	6822      	ldr	r2, [r4, #0]
 8013a58:	1b52      	subs	r2, r2, r5
 8013a5a:	d41e      	bmi.n	8013a9a <_malloc_r+0xc6>
 8013a5c:	2a0b      	cmp	r2, #11
 8013a5e:	d916      	bls.n	8013a8e <_malloc_r+0xba>
 8013a60:	1961      	adds	r1, r4, r5
 8013a62:	42a3      	cmp	r3, r4
 8013a64:	6025      	str	r5, [r4, #0]
 8013a66:	bf18      	it	ne
 8013a68:	6059      	strne	r1, [r3, #4]
 8013a6a:	6863      	ldr	r3, [r4, #4]
 8013a6c:	bf08      	it	eq
 8013a6e:	6031      	streq	r1, [r6, #0]
 8013a70:	5162      	str	r2, [r4, r5]
 8013a72:	604b      	str	r3, [r1, #4]
 8013a74:	4638      	mov	r0, r7
 8013a76:	f104 060b 	add.w	r6, r4, #11
 8013a7a:	f000 f911 	bl	8013ca0 <__malloc_unlock>
 8013a7e:	f026 0607 	bic.w	r6, r6, #7
 8013a82:	1d23      	adds	r3, r4, #4
 8013a84:	1af2      	subs	r2, r6, r3
 8013a86:	d0b6      	beq.n	80139f6 <_malloc_r+0x22>
 8013a88:	1b9b      	subs	r3, r3, r6
 8013a8a:	50a3      	str	r3, [r4, r2]
 8013a8c:	e7b3      	b.n	80139f6 <_malloc_r+0x22>
 8013a8e:	6862      	ldr	r2, [r4, #4]
 8013a90:	42a3      	cmp	r3, r4
 8013a92:	bf0c      	ite	eq
 8013a94:	6032      	streq	r2, [r6, #0]
 8013a96:	605a      	strne	r2, [r3, #4]
 8013a98:	e7ec      	b.n	8013a74 <_malloc_r+0xa0>
 8013a9a:	4623      	mov	r3, r4
 8013a9c:	6864      	ldr	r4, [r4, #4]
 8013a9e:	e7b2      	b.n	8013a06 <_malloc_r+0x32>
 8013aa0:	4634      	mov	r4, r6
 8013aa2:	6876      	ldr	r6, [r6, #4]
 8013aa4:	e7b9      	b.n	8013a1a <_malloc_r+0x46>
 8013aa6:	230c      	movs	r3, #12
 8013aa8:	603b      	str	r3, [r7, #0]
 8013aaa:	4638      	mov	r0, r7
 8013aac:	f000 f8f8 	bl	8013ca0 <__malloc_unlock>
 8013ab0:	e7a1      	b.n	80139f6 <_malloc_r+0x22>
 8013ab2:	6025      	str	r5, [r4, #0]
 8013ab4:	e7de      	b.n	8013a74 <_malloc_r+0xa0>
 8013ab6:	bf00      	nop
 8013ab8:	240015f8 	.word	0x240015f8

08013abc <_sbrk_r>:
 8013abc:	b538      	push	{r3, r4, r5, lr}
 8013abe:	4d06      	ldr	r5, [pc, #24]	; (8013ad8 <_sbrk_r+0x1c>)
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	4604      	mov	r4, r0
 8013ac4:	4608      	mov	r0, r1
 8013ac6:	602b      	str	r3, [r5, #0]
 8013ac8:	f7f1 f9be 	bl	8004e48 <_sbrk>
 8013acc:	1c43      	adds	r3, r0, #1
 8013ace:	d102      	bne.n	8013ad6 <_sbrk_r+0x1a>
 8013ad0:	682b      	ldr	r3, [r5, #0]
 8013ad2:	b103      	cbz	r3, 8013ad6 <_sbrk_r+0x1a>
 8013ad4:	6023      	str	r3, [r4, #0]
 8013ad6:	bd38      	pop	{r3, r4, r5, pc}
 8013ad8:	24001600 	.word	0x24001600

08013adc <__sread>:
 8013adc:	b510      	push	{r4, lr}
 8013ade:	460c      	mov	r4, r1
 8013ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ae4:	f000 fa3c 	bl	8013f60 <_read_r>
 8013ae8:	2800      	cmp	r0, #0
 8013aea:	bfab      	itete	ge
 8013aec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013aee:	89a3      	ldrhlt	r3, [r4, #12]
 8013af0:	181b      	addge	r3, r3, r0
 8013af2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013af6:	bfac      	ite	ge
 8013af8:	6563      	strge	r3, [r4, #84]	; 0x54
 8013afa:	81a3      	strhlt	r3, [r4, #12]
 8013afc:	bd10      	pop	{r4, pc}

08013afe <__swrite>:
 8013afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b02:	461f      	mov	r7, r3
 8013b04:	898b      	ldrh	r3, [r1, #12]
 8013b06:	05db      	lsls	r3, r3, #23
 8013b08:	4605      	mov	r5, r0
 8013b0a:	460c      	mov	r4, r1
 8013b0c:	4616      	mov	r6, r2
 8013b0e:	d505      	bpl.n	8013b1c <__swrite+0x1e>
 8013b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b14:	2302      	movs	r3, #2
 8013b16:	2200      	movs	r2, #0
 8013b18:	f000 f898 	bl	8013c4c <_lseek_r>
 8013b1c:	89a3      	ldrh	r3, [r4, #12]
 8013b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013b22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013b26:	81a3      	strh	r3, [r4, #12]
 8013b28:	4632      	mov	r2, r6
 8013b2a:	463b      	mov	r3, r7
 8013b2c:	4628      	mov	r0, r5
 8013b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b32:	f000 b817 	b.w	8013b64 <_write_r>

08013b36 <__sseek>:
 8013b36:	b510      	push	{r4, lr}
 8013b38:	460c      	mov	r4, r1
 8013b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b3e:	f000 f885 	bl	8013c4c <_lseek_r>
 8013b42:	1c43      	adds	r3, r0, #1
 8013b44:	89a3      	ldrh	r3, [r4, #12]
 8013b46:	bf15      	itete	ne
 8013b48:	6560      	strne	r0, [r4, #84]	; 0x54
 8013b4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013b4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013b52:	81a3      	strheq	r3, [r4, #12]
 8013b54:	bf18      	it	ne
 8013b56:	81a3      	strhne	r3, [r4, #12]
 8013b58:	bd10      	pop	{r4, pc}

08013b5a <__sclose>:
 8013b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b5e:	f000 b831 	b.w	8013bc4 <_close_r>
	...

08013b64 <_write_r>:
 8013b64:	b538      	push	{r3, r4, r5, lr}
 8013b66:	4d07      	ldr	r5, [pc, #28]	; (8013b84 <_write_r+0x20>)
 8013b68:	4604      	mov	r4, r0
 8013b6a:	4608      	mov	r0, r1
 8013b6c:	4611      	mov	r1, r2
 8013b6e:	2200      	movs	r2, #0
 8013b70:	602a      	str	r2, [r5, #0]
 8013b72:	461a      	mov	r2, r3
 8013b74:	f7f1 f917 	bl	8004da6 <_write>
 8013b78:	1c43      	adds	r3, r0, #1
 8013b7a:	d102      	bne.n	8013b82 <_write_r+0x1e>
 8013b7c:	682b      	ldr	r3, [r5, #0]
 8013b7e:	b103      	cbz	r3, 8013b82 <_write_r+0x1e>
 8013b80:	6023      	str	r3, [r4, #0]
 8013b82:	bd38      	pop	{r3, r4, r5, pc}
 8013b84:	24001600 	.word	0x24001600

08013b88 <__assert_func>:
 8013b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013b8a:	4614      	mov	r4, r2
 8013b8c:	461a      	mov	r2, r3
 8013b8e:	4b09      	ldr	r3, [pc, #36]	; (8013bb4 <__assert_func+0x2c>)
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	4605      	mov	r5, r0
 8013b94:	68d8      	ldr	r0, [r3, #12]
 8013b96:	b14c      	cbz	r4, 8013bac <__assert_func+0x24>
 8013b98:	4b07      	ldr	r3, [pc, #28]	; (8013bb8 <__assert_func+0x30>)
 8013b9a:	9100      	str	r1, [sp, #0]
 8013b9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013ba0:	4906      	ldr	r1, [pc, #24]	; (8013bbc <__assert_func+0x34>)
 8013ba2:	462b      	mov	r3, r5
 8013ba4:	f000 f81e 	bl	8013be4 <fiprintf>
 8013ba8:	f000 f9f9 	bl	8013f9e <abort>
 8013bac:	4b04      	ldr	r3, [pc, #16]	; (8013bc0 <__assert_func+0x38>)
 8013bae:	461c      	mov	r4, r3
 8013bb0:	e7f3      	b.n	8013b9a <__assert_func+0x12>
 8013bb2:	bf00      	nop
 8013bb4:	24000238 	.word	0x24000238
 8013bb8:	08015e34 	.word	0x08015e34
 8013bbc:	08015e41 	.word	0x08015e41
 8013bc0:	08015e6f 	.word	0x08015e6f

08013bc4 <_close_r>:
 8013bc4:	b538      	push	{r3, r4, r5, lr}
 8013bc6:	4d06      	ldr	r5, [pc, #24]	; (8013be0 <_close_r+0x1c>)
 8013bc8:	2300      	movs	r3, #0
 8013bca:	4604      	mov	r4, r0
 8013bcc:	4608      	mov	r0, r1
 8013bce:	602b      	str	r3, [r5, #0]
 8013bd0:	f7f1 f905 	bl	8004dde <_close>
 8013bd4:	1c43      	adds	r3, r0, #1
 8013bd6:	d102      	bne.n	8013bde <_close_r+0x1a>
 8013bd8:	682b      	ldr	r3, [r5, #0]
 8013bda:	b103      	cbz	r3, 8013bde <_close_r+0x1a>
 8013bdc:	6023      	str	r3, [r4, #0]
 8013bde:	bd38      	pop	{r3, r4, r5, pc}
 8013be0:	24001600 	.word	0x24001600

08013be4 <fiprintf>:
 8013be4:	b40e      	push	{r1, r2, r3}
 8013be6:	b503      	push	{r0, r1, lr}
 8013be8:	4601      	mov	r1, r0
 8013bea:	ab03      	add	r3, sp, #12
 8013bec:	4805      	ldr	r0, [pc, #20]	; (8013c04 <fiprintf+0x20>)
 8013bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bf2:	6800      	ldr	r0, [r0, #0]
 8013bf4:	9301      	str	r3, [sp, #4]
 8013bf6:	f000 f883 	bl	8013d00 <_vfiprintf_r>
 8013bfa:	b002      	add	sp, #8
 8013bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c00:	b003      	add	sp, #12
 8013c02:	4770      	bx	lr
 8013c04:	24000238 	.word	0x24000238

08013c08 <_fstat_r>:
 8013c08:	b538      	push	{r3, r4, r5, lr}
 8013c0a:	4d07      	ldr	r5, [pc, #28]	; (8013c28 <_fstat_r+0x20>)
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	4604      	mov	r4, r0
 8013c10:	4608      	mov	r0, r1
 8013c12:	4611      	mov	r1, r2
 8013c14:	602b      	str	r3, [r5, #0]
 8013c16:	f7f1 f8ee 	bl	8004df6 <_fstat>
 8013c1a:	1c43      	adds	r3, r0, #1
 8013c1c:	d102      	bne.n	8013c24 <_fstat_r+0x1c>
 8013c1e:	682b      	ldr	r3, [r5, #0]
 8013c20:	b103      	cbz	r3, 8013c24 <_fstat_r+0x1c>
 8013c22:	6023      	str	r3, [r4, #0]
 8013c24:	bd38      	pop	{r3, r4, r5, pc}
 8013c26:	bf00      	nop
 8013c28:	24001600 	.word	0x24001600

08013c2c <_isatty_r>:
 8013c2c:	b538      	push	{r3, r4, r5, lr}
 8013c2e:	4d06      	ldr	r5, [pc, #24]	; (8013c48 <_isatty_r+0x1c>)
 8013c30:	2300      	movs	r3, #0
 8013c32:	4604      	mov	r4, r0
 8013c34:	4608      	mov	r0, r1
 8013c36:	602b      	str	r3, [r5, #0]
 8013c38:	f7f1 f8ed 	bl	8004e16 <_isatty>
 8013c3c:	1c43      	adds	r3, r0, #1
 8013c3e:	d102      	bne.n	8013c46 <_isatty_r+0x1a>
 8013c40:	682b      	ldr	r3, [r5, #0]
 8013c42:	b103      	cbz	r3, 8013c46 <_isatty_r+0x1a>
 8013c44:	6023      	str	r3, [r4, #0]
 8013c46:	bd38      	pop	{r3, r4, r5, pc}
 8013c48:	24001600 	.word	0x24001600

08013c4c <_lseek_r>:
 8013c4c:	b538      	push	{r3, r4, r5, lr}
 8013c4e:	4d07      	ldr	r5, [pc, #28]	; (8013c6c <_lseek_r+0x20>)
 8013c50:	4604      	mov	r4, r0
 8013c52:	4608      	mov	r0, r1
 8013c54:	4611      	mov	r1, r2
 8013c56:	2200      	movs	r2, #0
 8013c58:	602a      	str	r2, [r5, #0]
 8013c5a:	461a      	mov	r2, r3
 8013c5c:	f7f1 f8e6 	bl	8004e2c <_lseek>
 8013c60:	1c43      	adds	r3, r0, #1
 8013c62:	d102      	bne.n	8013c6a <_lseek_r+0x1e>
 8013c64:	682b      	ldr	r3, [r5, #0]
 8013c66:	b103      	cbz	r3, 8013c6a <_lseek_r+0x1e>
 8013c68:	6023      	str	r3, [r4, #0]
 8013c6a:	bd38      	pop	{r3, r4, r5, pc}
 8013c6c:	24001600 	.word	0x24001600

08013c70 <__ascii_mbtowc>:
 8013c70:	b082      	sub	sp, #8
 8013c72:	b901      	cbnz	r1, 8013c76 <__ascii_mbtowc+0x6>
 8013c74:	a901      	add	r1, sp, #4
 8013c76:	b142      	cbz	r2, 8013c8a <__ascii_mbtowc+0x1a>
 8013c78:	b14b      	cbz	r3, 8013c8e <__ascii_mbtowc+0x1e>
 8013c7a:	7813      	ldrb	r3, [r2, #0]
 8013c7c:	600b      	str	r3, [r1, #0]
 8013c7e:	7812      	ldrb	r2, [r2, #0]
 8013c80:	1e10      	subs	r0, r2, #0
 8013c82:	bf18      	it	ne
 8013c84:	2001      	movne	r0, #1
 8013c86:	b002      	add	sp, #8
 8013c88:	4770      	bx	lr
 8013c8a:	4610      	mov	r0, r2
 8013c8c:	e7fb      	b.n	8013c86 <__ascii_mbtowc+0x16>
 8013c8e:	f06f 0001 	mvn.w	r0, #1
 8013c92:	e7f8      	b.n	8013c86 <__ascii_mbtowc+0x16>

08013c94 <__malloc_lock>:
 8013c94:	4801      	ldr	r0, [pc, #4]	; (8013c9c <__malloc_lock+0x8>)
 8013c96:	f7ff ba1a 	b.w	80130ce <__retarget_lock_acquire_recursive>
 8013c9a:	bf00      	nop
 8013c9c:	240015f4 	.word	0x240015f4

08013ca0 <__malloc_unlock>:
 8013ca0:	4801      	ldr	r0, [pc, #4]	; (8013ca8 <__malloc_unlock+0x8>)
 8013ca2:	f7ff ba15 	b.w	80130d0 <__retarget_lock_release_recursive>
 8013ca6:	bf00      	nop
 8013ca8:	240015f4 	.word	0x240015f4

08013cac <__sfputc_r>:
 8013cac:	6893      	ldr	r3, [r2, #8]
 8013cae:	3b01      	subs	r3, #1
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	b410      	push	{r4}
 8013cb4:	6093      	str	r3, [r2, #8]
 8013cb6:	da08      	bge.n	8013cca <__sfputc_r+0x1e>
 8013cb8:	6994      	ldr	r4, [r2, #24]
 8013cba:	42a3      	cmp	r3, r4
 8013cbc:	db01      	blt.n	8013cc2 <__sfputc_r+0x16>
 8013cbe:	290a      	cmp	r1, #10
 8013cc0:	d103      	bne.n	8013cca <__sfputc_r+0x1e>
 8013cc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cc6:	f7fe b98b 	b.w	8011fe0 <__swbuf_r>
 8013cca:	6813      	ldr	r3, [r2, #0]
 8013ccc:	1c58      	adds	r0, r3, #1
 8013cce:	6010      	str	r0, [r2, #0]
 8013cd0:	7019      	strb	r1, [r3, #0]
 8013cd2:	4608      	mov	r0, r1
 8013cd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cd8:	4770      	bx	lr

08013cda <__sfputs_r>:
 8013cda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cdc:	4606      	mov	r6, r0
 8013cde:	460f      	mov	r7, r1
 8013ce0:	4614      	mov	r4, r2
 8013ce2:	18d5      	adds	r5, r2, r3
 8013ce4:	42ac      	cmp	r4, r5
 8013ce6:	d101      	bne.n	8013cec <__sfputs_r+0x12>
 8013ce8:	2000      	movs	r0, #0
 8013cea:	e007      	b.n	8013cfc <__sfputs_r+0x22>
 8013cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cf0:	463a      	mov	r2, r7
 8013cf2:	4630      	mov	r0, r6
 8013cf4:	f7ff ffda 	bl	8013cac <__sfputc_r>
 8013cf8:	1c43      	adds	r3, r0, #1
 8013cfa:	d1f3      	bne.n	8013ce4 <__sfputs_r+0xa>
 8013cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013d00 <_vfiprintf_r>:
 8013d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d04:	460d      	mov	r5, r1
 8013d06:	b09d      	sub	sp, #116	; 0x74
 8013d08:	4614      	mov	r4, r2
 8013d0a:	4698      	mov	r8, r3
 8013d0c:	4606      	mov	r6, r0
 8013d0e:	b118      	cbz	r0, 8013d18 <_vfiprintf_r+0x18>
 8013d10:	6983      	ldr	r3, [r0, #24]
 8013d12:	b90b      	cbnz	r3, 8013d18 <_vfiprintf_r+0x18>
 8013d14:	f7ff f938 	bl	8012f88 <__sinit>
 8013d18:	4b89      	ldr	r3, [pc, #548]	; (8013f40 <_vfiprintf_r+0x240>)
 8013d1a:	429d      	cmp	r5, r3
 8013d1c:	d11b      	bne.n	8013d56 <_vfiprintf_r+0x56>
 8013d1e:	6875      	ldr	r5, [r6, #4]
 8013d20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013d22:	07d9      	lsls	r1, r3, #31
 8013d24:	d405      	bmi.n	8013d32 <_vfiprintf_r+0x32>
 8013d26:	89ab      	ldrh	r3, [r5, #12]
 8013d28:	059a      	lsls	r2, r3, #22
 8013d2a:	d402      	bmi.n	8013d32 <_vfiprintf_r+0x32>
 8013d2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013d2e:	f7ff f9ce 	bl	80130ce <__retarget_lock_acquire_recursive>
 8013d32:	89ab      	ldrh	r3, [r5, #12]
 8013d34:	071b      	lsls	r3, r3, #28
 8013d36:	d501      	bpl.n	8013d3c <_vfiprintf_r+0x3c>
 8013d38:	692b      	ldr	r3, [r5, #16]
 8013d3a:	b9eb      	cbnz	r3, 8013d78 <_vfiprintf_r+0x78>
 8013d3c:	4629      	mov	r1, r5
 8013d3e:	4630      	mov	r0, r6
 8013d40:	f7fe f9a0 	bl	8012084 <__swsetup_r>
 8013d44:	b1c0      	cbz	r0, 8013d78 <_vfiprintf_r+0x78>
 8013d46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013d48:	07dc      	lsls	r4, r3, #31
 8013d4a:	d50e      	bpl.n	8013d6a <_vfiprintf_r+0x6a>
 8013d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d50:	b01d      	add	sp, #116	; 0x74
 8013d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d56:	4b7b      	ldr	r3, [pc, #492]	; (8013f44 <_vfiprintf_r+0x244>)
 8013d58:	429d      	cmp	r5, r3
 8013d5a:	d101      	bne.n	8013d60 <_vfiprintf_r+0x60>
 8013d5c:	68b5      	ldr	r5, [r6, #8]
 8013d5e:	e7df      	b.n	8013d20 <_vfiprintf_r+0x20>
 8013d60:	4b79      	ldr	r3, [pc, #484]	; (8013f48 <_vfiprintf_r+0x248>)
 8013d62:	429d      	cmp	r5, r3
 8013d64:	bf08      	it	eq
 8013d66:	68f5      	ldreq	r5, [r6, #12]
 8013d68:	e7da      	b.n	8013d20 <_vfiprintf_r+0x20>
 8013d6a:	89ab      	ldrh	r3, [r5, #12]
 8013d6c:	0598      	lsls	r0, r3, #22
 8013d6e:	d4ed      	bmi.n	8013d4c <_vfiprintf_r+0x4c>
 8013d70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013d72:	f7ff f9ad 	bl	80130d0 <__retarget_lock_release_recursive>
 8013d76:	e7e9      	b.n	8013d4c <_vfiprintf_r+0x4c>
 8013d78:	2300      	movs	r3, #0
 8013d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8013d7c:	2320      	movs	r3, #32
 8013d7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013d82:	f8cd 800c 	str.w	r8, [sp, #12]
 8013d86:	2330      	movs	r3, #48	; 0x30
 8013d88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013f4c <_vfiprintf_r+0x24c>
 8013d8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013d90:	f04f 0901 	mov.w	r9, #1
 8013d94:	4623      	mov	r3, r4
 8013d96:	469a      	mov	sl, r3
 8013d98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013d9c:	b10a      	cbz	r2, 8013da2 <_vfiprintf_r+0xa2>
 8013d9e:	2a25      	cmp	r2, #37	; 0x25
 8013da0:	d1f9      	bne.n	8013d96 <_vfiprintf_r+0x96>
 8013da2:	ebba 0b04 	subs.w	fp, sl, r4
 8013da6:	d00b      	beq.n	8013dc0 <_vfiprintf_r+0xc0>
 8013da8:	465b      	mov	r3, fp
 8013daa:	4622      	mov	r2, r4
 8013dac:	4629      	mov	r1, r5
 8013dae:	4630      	mov	r0, r6
 8013db0:	f7ff ff93 	bl	8013cda <__sfputs_r>
 8013db4:	3001      	adds	r0, #1
 8013db6:	f000 80aa 	beq.w	8013f0e <_vfiprintf_r+0x20e>
 8013dba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013dbc:	445a      	add	r2, fp
 8013dbe:	9209      	str	r2, [sp, #36]	; 0x24
 8013dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	f000 80a2 	beq.w	8013f0e <_vfiprintf_r+0x20e>
 8013dca:	2300      	movs	r3, #0
 8013dcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013dd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013dd4:	f10a 0a01 	add.w	sl, sl, #1
 8013dd8:	9304      	str	r3, [sp, #16]
 8013dda:	9307      	str	r3, [sp, #28]
 8013ddc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013de0:	931a      	str	r3, [sp, #104]	; 0x68
 8013de2:	4654      	mov	r4, sl
 8013de4:	2205      	movs	r2, #5
 8013de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013dea:	4858      	ldr	r0, [pc, #352]	; (8013f4c <_vfiprintf_r+0x24c>)
 8013dec:	f7ec fa80 	bl	80002f0 <memchr>
 8013df0:	9a04      	ldr	r2, [sp, #16]
 8013df2:	b9d8      	cbnz	r0, 8013e2c <_vfiprintf_r+0x12c>
 8013df4:	06d1      	lsls	r1, r2, #27
 8013df6:	bf44      	itt	mi
 8013df8:	2320      	movmi	r3, #32
 8013dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013dfe:	0713      	lsls	r3, r2, #28
 8013e00:	bf44      	itt	mi
 8013e02:	232b      	movmi	r3, #43	; 0x2b
 8013e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e08:	f89a 3000 	ldrb.w	r3, [sl]
 8013e0c:	2b2a      	cmp	r3, #42	; 0x2a
 8013e0e:	d015      	beq.n	8013e3c <_vfiprintf_r+0x13c>
 8013e10:	9a07      	ldr	r2, [sp, #28]
 8013e12:	4654      	mov	r4, sl
 8013e14:	2000      	movs	r0, #0
 8013e16:	f04f 0c0a 	mov.w	ip, #10
 8013e1a:	4621      	mov	r1, r4
 8013e1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e20:	3b30      	subs	r3, #48	; 0x30
 8013e22:	2b09      	cmp	r3, #9
 8013e24:	d94e      	bls.n	8013ec4 <_vfiprintf_r+0x1c4>
 8013e26:	b1b0      	cbz	r0, 8013e56 <_vfiprintf_r+0x156>
 8013e28:	9207      	str	r2, [sp, #28]
 8013e2a:	e014      	b.n	8013e56 <_vfiprintf_r+0x156>
 8013e2c:	eba0 0308 	sub.w	r3, r0, r8
 8013e30:	fa09 f303 	lsl.w	r3, r9, r3
 8013e34:	4313      	orrs	r3, r2
 8013e36:	9304      	str	r3, [sp, #16]
 8013e38:	46a2      	mov	sl, r4
 8013e3a:	e7d2      	b.n	8013de2 <_vfiprintf_r+0xe2>
 8013e3c:	9b03      	ldr	r3, [sp, #12]
 8013e3e:	1d19      	adds	r1, r3, #4
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	9103      	str	r1, [sp, #12]
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	bfbb      	ittet	lt
 8013e48:	425b      	neglt	r3, r3
 8013e4a:	f042 0202 	orrlt.w	r2, r2, #2
 8013e4e:	9307      	strge	r3, [sp, #28]
 8013e50:	9307      	strlt	r3, [sp, #28]
 8013e52:	bfb8      	it	lt
 8013e54:	9204      	strlt	r2, [sp, #16]
 8013e56:	7823      	ldrb	r3, [r4, #0]
 8013e58:	2b2e      	cmp	r3, #46	; 0x2e
 8013e5a:	d10c      	bne.n	8013e76 <_vfiprintf_r+0x176>
 8013e5c:	7863      	ldrb	r3, [r4, #1]
 8013e5e:	2b2a      	cmp	r3, #42	; 0x2a
 8013e60:	d135      	bne.n	8013ece <_vfiprintf_r+0x1ce>
 8013e62:	9b03      	ldr	r3, [sp, #12]
 8013e64:	1d1a      	adds	r2, r3, #4
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	9203      	str	r2, [sp, #12]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	bfb8      	it	lt
 8013e6e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013e72:	3402      	adds	r4, #2
 8013e74:	9305      	str	r3, [sp, #20]
 8013e76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013f5c <_vfiprintf_r+0x25c>
 8013e7a:	7821      	ldrb	r1, [r4, #0]
 8013e7c:	2203      	movs	r2, #3
 8013e7e:	4650      	mov	r0, sl
 8013e80:	f7ec fa36 	bl	80002f0 <memchr>
 8013e84:	b140      	cbz	r0, 8013e98 <_vfiprintf_r+0x198>
 8013e86:	2340      	movs	r3, #64	; 0x40
 8013e88:	eba0 000a 	sub.w	r0, r0, sl
 8013e8c:	fa03 f000 	lsl.w	r0, r3, r0
 8013e90:	9b04      	ldr	r3, [sp, #16]
 8013e92:	4303      	orrs	r3, r0
 8013e94:	3401      	adds	r4, #1
 8013e96:	9304      	str	r3, [sp, #16]
 8013e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e9c:	482c      	ldr	r0, [pc, #176]	; (8013f50 <_vfiprintf_r+0x250>)
 8013e9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013ea2:	2206      	movs	r2, #6
 8013ea4:	f7ec fa24 	bl	80002f0 <memchr>
 8013ea8:	2800      	cmp	r0, #0
 8013eaa:	d03f      	beq.n	8013f2c <_vfiprintf_r+0x22c>
 8013eac:	4b29      	ldr	r3, [pc, #164]	; (8013f54 <_vfiprintf_r+0x254>)
 8013eae:	bb1b      	cbnz	r3, 8013ef8 <_vfiprintf_r+0x1f8>
 8013eb0:	9b03      	ldr	r3, [sp, #12]
 8013eb2:	3307      	adds	r3, #7
 8013eb4:	f023 0307 	bic.w	r3, r3, #7
 8013eb8:	3308      	adds	r3, #8
 8013eba:	9303      	str	r3, [sp, #12]
 8013ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ebe:	443b      	add	r3, r7
 8013ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8013ec2:	e767      	b.n	8013d94 <_vfiprintf_r+0x94>
 8013ec4:	fb0c 3202 	mla	r2, ip, r2, r3
 8013ec8:	460c      	mov	r4, r1
 8013eca:	2001      	movs	r0, #1
 8013ecc:	e7a5      	b.n	8013e1a <_vfiprintf_r+0x11a>
 8013ece:	2300      	movs	r3, #0
 8013ed0:	3401      	adds	r4, #1
 8013ed2:	9305      	str	r3, [sp, #20]
 8013ed4:	4619      	mov	r1, r3
 8013ed6:	f04f 0c0a 	mov.w	ip, #10
 8013eda:	4620      	mov	r0, r4
 8013edc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ee0:	3a30      	subs	r2, #48	; 0x30
 8013ee2:	2a09      	cmp	r2, #9
 8013ee4:	d903      	bls.n	8013eee <_vfiprintf_r+0x1ee>
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d0c5      	beq.n	8013e76 <_vfiprintf_r+0x176>
 8013eea:	9105      	str	r1, [sp, #20]
 8013eec:	e7c3      	b.n	8013e76 <_vfiprintf_r+0x176>
 8013eee:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ef2:	4604      	mov	r4, r0
 8013ef4:	2301      	movs	r3, #1
 8013ef6:	e7f0      	b.n	8013eda <_vfiprintf_r+0x1da>
 8013ef8:	ab03      	add	r3, sp, #12
 8013efa:	9300      	str	r3, [sp, #0]
 8013efc:	462a      	mov	r2, r5
 8013efe:	4b16      	ldr	r3, [pc, #88]	; (8013f58 <_vfiprintf_r+0x258>)
 8013f00:	a904      	add	r1, sp, #16
 8013f02:	4630      	mov	r0, r6
 8013f04:	f7fd fc44 	bl	8011790 <_printf_float>
 8013f08:	4607      	mov	r7, r0
 8013f0a:	1c78      	adds	r0, r7, #1
 8013f0c:	d1d6      	bne.n	8013ebc <_vfiprintf_r+0x1bc>
 8013f0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013f10:	07d9      	lsls	r1, r3, #31
 8013f12:	d405      	bmi.n	8013f20 <_vfiprintf_r+0x220>
 8013f14:	89ab      	ldrh	r3, [r5, #12]
 8013f16:	059a      	lsls	r2, r3, #22
 8013f18:	d402      	bmi.n	8013f20 <_vfiprintf_r+0x220>
 8013f1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013f1c:	f7ff f8d8 	bl	80130d0 <__retarget_lock_release_recursive>
 8013f20:	89ab      	ldrh	r3, [r5, #12]
 8013f22:	065b      	lsls	r3, r3, #25
 8013f24:	f53f af12 	bmi.w	8013d4c <_vfiprintf_r+0x4c>
 8013f28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f2a:	e711      	b.n	8013d50 <_vfiprintf_r+0x50>
 8013f2c:	ab03      	add	r3, sp, #12
 8013f2e:	9300      	str	r3, [sp, #0]
 8013f30:	462a      	mov	r2, r5
 8013f32:	4b09      	ldr	r3, [pc, #36]	; (8013f58 <_vfiprintf_r+0x258>)
 8013f34:	a904      	add	r1, sp, #16
 8013f36:	4630      	mov	r0, r6
 8013f38:	f7fd feb6 	bl	8011ca8 <_printf_i>
 8013f3c:	e7e4      	b.n	8013f08 <_vfiprintf_r+0x208>
 8013f3e:	bf00      	nop
 8013f40:	08015c98 	.word	0x08015c98
 8013f44:	08015cb8 	.word	0x08015cb8
 8013f48:	08015c78 	.word	0x08015c78
 8013f4c:	08015e7a 	.word	0x08015e7a
 8013f50:	08015e84 	.word	0x08015e84
 8013f54:	08011791 	.word	0x08011791
 8013f58:	08013cdb 	.word	0x08013cdb
 8013f5c:	08015e80 	.word	0x08015e80

08013f60 <_read_r>:
 8013f60:	b538      	push	{r3, r4, r5, lr}
 8013f62:	4d07      	ldr	r5, [pc, #28]	; (8013f80 <_read_r+0x20>)
 8013f64:	4604      	mov	r4, r0
 8013f66:	4608      	mov	r0, r1
 8013f68:	4611      	mov	r1, r2
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	602a      	str	r2, [r5, #0]
 8013f6e:	461a      	mov	r2, r3
 8013f70:	f7f0 fefc 	bl	8004d6c <_read>
 8013f74:	1c43      	adds	r3, r0, #1
 8013f76:	d102      	bne.n	8013f7e <_read_r+0x1e>
 8013f78:	682b      	ldr	r3, [r5, #0]
 8013f7a:	b103      	cbz	r3, 8013f7e <_read_r+0x1e>
 8013f7c:	6023      	str	r3, [r4, #0]
 8013f7e:	bd38      	pop	{r3, r4, r5, pc}
 8013f80:	24001600 	.word	0x24001600

08013f84 <__ascii_wctomb>:
 8013f84:	b149      	cbz	r1, 8013f9a <__ascii_wctomb+0x16>
 8013f86:	2aff      	cmp	r2, #255	; 0xff
 8013f88:	bf85      	ittet	hi
 8013f8a:	238a      	movhi	r3, #138	; 0x8a
 8013f8c:	6003      	strhi	r3, [r0, #0]
 8013f8e:	700a      	strbls	r2, [r1, #0]
 8013f90:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013f94:	bf98      	it	ls
 8013f96:	2001      	movls	r0, #1
 8013f98:	4770      	bx	lr
 8013f9a:	4608      	mov	r0, r1
 8013f9c:	4770      	bx	lr

08013f9e <abort>:
 8013f9e:	b508      	push	{r3, lr}
 8013fa0:	2006      	movs	r0, #6
 8013fa2:	f000 f82b 	bl	8013ffc <raise>
 8013fa6:	2001      	movs	r0, #1
 8013fa8:	f7f0 fed6 	bl	8004d58 <_exit>

08013fac <_raise_r>:
 8013fac:	291f      	cmp	r1, #31
 8013fae:	b538      	push	{r3, r4, r5, lr}
 8013fb0:	4604      	mov	r4, r0
 8013fb2:	460d      	mov	r5, r1
 8013fb4:	d904      	bls.n	8013fc0 <_raise_r+0x14>
 8013fb6:	2316      	movs	r3, #22
 8013fb8:	6003      	str	r3, [r0, #0]
 8013fba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013fbe:	bd38      	pop	{r3, r4, r5, pc}
 8013fc0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013fc2:	b112      	cbz	r2, 8013fca <_raise_r+0x1e>
 8013fc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013fc8:	b94b      	cbnz	r3, 8013fde <_raise_r+0x32>
 8013fca:	4620      	mov	r0, r4
 8013fcc:	f000 f830 	bl	8014030 <_getpid_r>
 8013fd0:	462a      	mov	r2, r5
 8013fd2:	4601      	mov	r1, r0
 8013fd4:	4620      	mov	r0, r4
 8013fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013fda:	f000 b817 	b.w	801400c <_kill_r>
 8013fde:	2b01      	cmp	r3, #1
 8013fe0:	d00a      	beq.n	8013ff8 <_raise_r+0x4c>
 8013fe2:	1c59      	adds	r1, r3, #1
 8013fe4:	d103      	bne.n	8013fee <_raise_r+0x42>
 8013fe6:	2316      	movs	r3, #22
 8013fe8:	6003      	str	r3, [r0, #0]
 8013fea:	2001      	movs	r0, #1
 8013fec:	e7e7      	b.n	8013fbe <_raise_r+0x12>
 8013fee:	2400      	movs	r4, #0
 8013ff0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013ff4:	4628      	mov	r0, r5
 8013ff6:	4798      	blx	r3
 8013ff8:	2000      	movs	r0, #0
 8013ffa:	e7e0      	b.n	8013fbe <_raise_r+0x12>

08013ffc <raise>:
 8013ffc:	4b02      	ldr	r3, [pc, #8]	; (8014008 <raise+0xc>)
 8013ffe:	4601      	mov	r1, r0
 8014000:	6818      	ldr	r0, [r3, #0]
 8014002:	f7ff bfd3 	b.w	8013fac <_raise_r>
 8014006:	bf00      	nop
 8014008:	24000238 	.word	0x24000238

0801400c <_kill_r>:
 801400c:	b538      	push	{r3, r4, r5, lr}
 801400e:	4d07      	ldr	r5, [pc, #28]	; (801402c <_kill_r+0x20>)
 8014010:	2300      	movs	r3, #0
 8014012:	4604      	mov	r4, r0
 8014014:	4608      	mov	r0, r1
 8014016:	4611      	mov	r1, r2
 8014018:	602b      	str	r3, [r5, #0]
 801401a:	f7f0 fe8d 	bl	8004d38 <_kill>
 801401e:	1c43      	adds	r3, r0, #1
 8014020:	d102      	bne.n	8014028 <_kill_r+0x1c>
 8014022:	682b      	ldr	r3, [r5, #0]
 8014024:	b103      	cbz	r3, 8014028 <_kill_r+0x1c>
 8014026:	6023      	str	r3, [r4, #0]
 8014028:	bd38      	pop	{r3, r4, r5, pc}
 801402a:	bf00      	nop
 801402c:	24001600 	.word	0x24001600

08014030 <_getpid_r>:
 8014030:	f7f0 be7a 	b.w	8004d28 <_getpid>

08014034 <_init>:
 8014034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014036:	bf00      	nop
 8014038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801403a:	bc08      	pop	{r3}
 801403c:	469e      	mov	lr, r3
 801403e:	4770      	bx	lr

08014040 <_fini>:
 8014040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014042:	bf00      	nop
 8014044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014046:	bc08      	pop	{r3}
 8014048:	469e      	mov	lr, r3
 801404a:	4770      	bx	lr
