// Seed: 2465108658
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output wor  id_2,
    output tri0 id_3,
    output wire id_4,
    output wor  id_5,
    input  tri  id_6,
    input  tri0 id_7
);
  logic id_9;
  logic id_10 = id_1 - -1;
  assign module_1.id_7 = 0;
  logic id_11 = (id_1) << id_1;
  wire  id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_5,
      id_1,
      id_5,
      id_4,
      id_7
  );
endmodule
