
SORU_2_CEVAP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004444  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  080045d4  080045d4  000145d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046dc  080046dc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080046dc  080046dc  000146dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046e4  080046e4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046e4  080046e4  000146e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046e8  080046e8  000146e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080046ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000498  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000508  20000508  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d214  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a1e  00000000  00000000  0002d2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c20  00000000  00000000  0002ecd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b90  00000000  00000000  0002f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021219  00000000  00000000  00030488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e1a8  00000000  00000000  000516a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb182  00000000  00000000  0005f849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012a9cb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003704  00000000  00000000  0012aa1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080045bc 	.word	0x080045bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080045bc 	.word	0x080045bc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000588:	f001 fb72 	bl	8001c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058c:	f000 f838 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 fd68 	bl	8001064 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000594:	f000 fd3c 	bl	8001010 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000598:	f000 f89c 	bl	80006d4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800059c:	f000 f91e 	bl	80007dc <MX_TIM2_Init>
  MX_TIM3_Init();
 80005a0:	f000 f974 	bl	800088c <MX_TIM3_Init>
  MX_TIM4_Init();
 80005a4:	f000 f9cc 	bl	8000940 <MX_TIM4_Init>
  MX_TIM5_Init();
 80005a8:	f000 fa24 	bl	80009f4 <MX_TIM5_Init>
  MX_TIM6_Init();
 80005ac:	f000 fa7c 	bl	8000aa8 <MX_TIM6_Init>
  MX_TIM7_Init();
 80005b0:	f000 fab0 	bl	8000b14 <MX_TIM7_Init>
  MX_TIM8_Init();
 80005b4:	f000 fae4 	bl	8000b80 <MX_TIM8_Init>
  MX_TIM9_Init();
 80005b8:	f000 fb66 	bl	8000c88 <MX_TIM9_Init>
  MX_TIM10_Init();
 80005bc:	f000 fbaa 	bl	8000d14 <MX_TIM10_Init>
  MX_TIM11_Init();
 80005c0:	f000 fbf6 	bl	8000db0 <MX_TIM11_Init>
  MX_TIM12_Init();
 80005c4:	f000 fc42 	bl	8000e4c <MX_TIM12_Init>
  MX_TIM13_Init();
 80005c8:	f000 fc86 	bl	8000ed8 <MX_TIM13_Init>
  MX_TIM14_Init();
 80005cc:	f000 fcd2 	bl	8000f74 <MX_TIM14_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while(!(HAL_UART_Receive(&huart2, (uint8_t*)buffer,15, 1000) == HAL_OK)); //Wait until you get the UART message
 80005d0:	bf00      	nop
 80005d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d6:	220f      	movs	r2, #15
 80005d8:	4907      	ldr	r1, [pc, #28]	; (80005f8 <main+0x74>)
 80005da:	4808      	ldr	r0, [pc, #32]	; (80005fc <main+0x78>)
 80005dc:	f002 ffc9 	bl	8003572 <HAL_UART_Receive>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d1f5      	bne.n	80005d2 <main+0x4e>
	  parserMessage(buffer); //Put command in buffer
 80005e6:	4804      	ldr	r0, [pc, #16]	; (80005f8 <main+0x74>)
 80005e8:	f000 fde2 	bl	80011b0 <parserMessage>
	  HAL_Delay (500);
 80005ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f0:	f001 fbb0 	bl	8001d54 <HAL_Delay>
	  while(!(HAL_UART_Receive(&huart2, (uint8_t*)buffer,15, 1000) == HAL_OK)); //Wait until you get the UART message
 80005f4:	e7ec      	b.n	80005d0 <main+0x4c>
 80005f6:	bf00      	nop
 80005f8:	200004c0 	.word	0x200004c0
 80005fc:	2000047c 	.word	0x2000047c

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b094      	sub	sp, #80	; 0x50
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	2230      	movs	r2, #48	; 0x30
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f003 fb5e 	bl	8003cd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	4b28      	ldr	r3, [pc, #160]	; (80006cc <SystemClock_Config+0xcc>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800062c:	4a27      	ldr	r2, [pc, #156]	; (80006cc <SystemClock_Config+0xcc>)
 800062e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000632:	6413      	str	r3, [r2, #64]	; 0x40
 8000634:	4b25      	ldr	r3, [pc, #148]	; (80006cc <SystemClock_Config+0xcc>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000640:	2300      	movs	r3, #0
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	4b22      	ldr	r3, [pc, #136]	; (80006d0 <SystemClock_Config+0xd0>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a21      	ldr	r2, [pc, #132]	; (80006d0 <SystemClock_Config+0xd0>)
 800064a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b1f      	ldr	r3, [pc, #124]	; (80006d0 <SystemClock_Config+0xd0>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065c:	2302      	movs	r3, #2
 800065e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000664:	2310      	movs	r3, #16
 8000666:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000668:	2302      	movs	r3, #2
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066c:	2300      	movs	r3, #0
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000670:	2308      	movs	r3, #8
 8000672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000674:	23a8      	movs	r3, #168	; 0xa8
 8000676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000678:	2302      	movs	r3, #2
 800067a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800067c:	2304      	movs	r3, #4
 800067e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 0320 	add.w	r3, r7, #32
 8000684:	4618      	mov	r0, r3
 8000686:	f001 fe25 	bl	80022d4 <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000690:	f000 fd64 	bl	800115c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ac:	f107 030c 	add.w	r3, r7, #12
 80006b0:	2105      	movs	r1, #5
 80006b2:	4618      	mov	r0, r3
 80006b4:	f002 f886 	bl	80027c4 <HAL_RCC_ClockConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006be:	f000 fd4d 	bl	800115c <Error_Handler>
  }
}
 80006c2:	bf00      	nop
 80006c4:	3750      	adds	r7, #80	; 0x50
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b092      	sub	sp, #72	; 0x48
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
 80006f4:	615a      	str	r2, [r3, #20]
 80006f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2220      	movs	r2, #32
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f003 fae6 	bl	8003cd0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000704:	4b33      	ldr	r3, [pc, #204]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000706:	4a34      	ldr	r2, [pc, #208]	; (80007d8 <MX_TIM1_Init+0x104>)
 8000708:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800070a:	4b32      	ldr	r3, [pc, #200]	; (80007d4 <MX_TIM1_Init+0x100>)
 800070c:	2200      	movs	r2, #0
 800070e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000710:	4b30      	ldr	r3, [pc, #192]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000716:	4b2f      	ldr	r3, [pc, #188]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000718:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800071c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071e:	4b2d      	ldr	r3, [pc, #180]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000724:	4b2b      	ldr	r3, [pc, #172]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000726:	2200      	movs	r2, #0
 8000728:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800072a:	4b2a      	ldr	r3, [pc, #168]	; (80007d4 <MX_TIM1_Init+0x100>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000730:	4828      	ldr	r0, [pc, #160]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000732:	f002 fa76 	bl	8002c22 <HAL_TIM_OC_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800073c:	f000 fd0e 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000740:	2300      	movs	r3, #0
 8000742:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000744:	2300      	movs	r3, #0
 8000746:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000748:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800074c:	4619      	mov	r1, r3
 800074e:	4821      	ldr	r0, [pc, #132]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000750:	f002 fd62 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800075a:	f000 fcff 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800075e:	2300      	movs	r3, #0
 8000760:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000766:	2300      	movs	r3, #0
 8000768:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800076a:	2300      	movs	r3, #0
 800076c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076e:	2300      	movs	r3, #0
 8000770:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000772:	2300      	movs	r3, #0
 8000774:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000776:	2300      	movs	r3, #0
 8000778:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800077a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800077e:	2200      	movs	r2, #0
 8000780:	4619      	mov	r1, r3
 8000782:	4814      	ldr	r0, [pc, #80]	; (80007d4 <MX_TIM1_Init+0x100>)
 8000784:	f002 fa9c 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800078e:	f000 fce5 	bl	800115c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000796:	2300      	movs	r3, #0
 8000798:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	4619      	mov	r1, r3
 80007b4:	4807      	ldr	r0, [pc, #28]	; (80007d4 <MX_TIM1_Init+0x100>)
 80007b6:	f002 fdab 	bl	8003310 <HAL_TIMEx_ConfigBreakDeadTime>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80007c0:	f000 fccc 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007c4:	4803      	ldr	r0, [pc, #12]	; (80007d4 <MX_TIM1_Init+0x100>)
 80007c6:	f000 ff85 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 80007ca:	bf00      	nop
 80007cc:	3748      	adds	r7, #72	; 0x48
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	2000008c 	.word	0x2000008c
 80007d8:	40010000 	.word	0x40010000

080007dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	; 0x28
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e2:	f107 0320 	add.w	r3, r7, #32
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]
 80007fa:	615a      	str	r2, [r3, #20]
 80007fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007fe:	4b22      	ldr	r3, [pc, #136]	; (8000888 <MX_TIM2_Init+0xac>)
 8000800:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000804:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000806:	4b20      	ldr	r3, [pc, #128]	; (8000888 <MX_TIM2_Init+0xac>)
 8000808:	2200      	movs	r2, #0
 800080a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <MX_TIM2_Init+0xac>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000812:	4b1d      	ldr	r3, [pc, #116]	; (8000888 <MX_TIM2_Init+0xac>)
 8000814:	f04f 32ff 	mov.w	r2, #4294967295
 8000818:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800081a:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_TIM2_Init+0xac>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000820:	4b19      	ldr	r3, [pc, #100]	; (8000888 <MX_TIM2_Init+0xac>)
 8000822:	2200      	movs	r2, #0
 8000824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000826:	4818      	ldr	r0, [pc, #96]	; (8000888 <MX_TIM2_Init+0xac>)
 8000828:	f002 f9fb 	bl	8002c22 <HAL_TIM_OC_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000832:	f000 fc93 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000836:	2300      	movs	r3, #0
 8000838:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800083e:	f107 0320 	add.w	r3, r7, #32
 8000842:	4619      	mov	r1, r3
 8000844:	4810      	ldr	r0, [pc, #64]	; (8000888 <MX_TIM2_Init+0xac>)
 8000846:	f002 fce7 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000850:	f000 fc84 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800085c:	2300      	movs	r3, #0
 800085e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	2200      	movs	r2, #0
 8000868:	4619      	mov	r1, r3
 800086a:	4807      	ldr	r0, [pc, #28]	; (8000888 <MX_TIM2_Init+0xac>)
 800086c:	f002 fa28 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000876:	f000 fc71 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800087a:	4803      	ldr	r0, [pc, #12]	; (8000888 <MX_TIM2_Init+0xac>)
 800087c:	f000 ff2a 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000d4 	.word	0x200000d4

0800088c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	; 0x28
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000892:	f107 0320 	add.w	r3, r7, #32
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <MX_TIM3_Init+0xac>)
 80008b0:	4a22      	ldr	r2, [pc, #136]	; (800093c <MX_TIM3_Init+0xb0>)
 80008b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008b4:	4b20      	ldr	r3, [pc, #128]	; (8000938 <MX_TIM3_Init+0xac>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ba:	4b1f      	ldr	r3, [pc, #124]	; (8000938 <MX_TIM3_Init+0xac>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008c0:	4b1d      	ldr	r3, [pc, #116]	; (8000938 <MX_TIM3_Init+0xac>)
 80008c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	; (8000938 <MX_TIM3_Init+0xac>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ce:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <MX_TIM3_Init+0xac>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80008d4:	4818      	ldr	r0, [pc, #96]	; (8000938 <MX_TIM3_Init+0xac>)
 80008d6:	f002 f9a4 	bl	8002c22 <HAL_TIM_OC_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80008e0:	f000 fc3c 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e4:	2300      	movs	r3, #0
 80008e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008ec:	f107 0320 	add.w	r3, r7, #32
 80008f0:	4619      	mov	r1, r3
 80008f2:	4811      	ldr	r0, [pc, #68]	; (8000938 <MX_TIM3_Init+0xac>)
 80008f4:	f002 fc90 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80008fe:	f000 fc2d 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2200      	movs	r2, #0
 8000916:	4619      	mov	r1, r3
 8000918:	4807      	ldr	r0, [pc, #28]	; (8000938 <MX_TIM3_Init+0xac>)
 800091a:	f002 f9d1 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000924:	f000 fc1a 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000928:	4803      	ldr	r0, [pc, #12]	; (8000938 <MX_TIM3_Init+0xac>)
 800092a:	f000 fed3 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 800092e:	bf00      	nop
 8000930:	3728      	adds	r7, #40	; 0x28
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	2000011c 	.word	0x2000011c
 800093c:	40000400 	.word	0x40000400

08000940 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	; 0x28
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000946:	f107 0320 	add.w	r3, r7, #32
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]
 800095e:	615a      	str	r2, [r3, #20]
 8000960:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000962:	4b22      	ldr	r3, [pc, #136]	; (80009ec <MX_TIM4_Init+0xac>)
 8000964:	4a22      	ldr	r2, [pc, #136]	; (80009f0 <MX_TIM4_Init+0xb0>)
 8000966:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000968:	4b20      	ldr	r3, [pc, #128]	; (80009ec <MX_TIM4_Init+0xac>)
 800096a:	2200      	movs	r2, #0
 800096c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096e:	4b1f      	ldr	r3, [pc, #124]	; (80009ec <MX_TIM4_Init+0xac>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000974:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <MX_TIM4_Init+0xac>)
 8000976:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800097a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800097c:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <MX_TIM4_Init+0xac>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000982:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <MX_TIM4_Init+0xac>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8000988:	4818      	ldr	r0, [pc, #96]	; (80009ec <MX_TIM4_Init+0xac>)
 800098a:	f002 f94a 	bl	8002c22 <HAL_TIM_OC_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000994:	f000 fbe2 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009a0:	f107 0320 	add.w	r3, r7, #32
 80009a4:	4619      	mov	r1, r3
 80009a6:	4811      	ldr	r0, [pc, #68]	; (80009ec <MX_TIM4_Init+0xac>)
 80009a8:	f002 fc36 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80009b2:	f000 fbd3 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2200      	movs	r2, #0
 80009ca:	4619      	mov	r1, r3
 80009cc:	4807      	ldr	r0, [pc, #28]	; (80009ec <MX_TIM4_Init+0xac>)
 80009ce:	f002 f977 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80009d8:	f000 fbc0 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80009dc:	4803      	ldr	r0, [pc, #12]	; (80009ec <MX_TIM4_Init+0xac>)
 80009de:	f000 fe79 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 80009e2:	bf00      	nop
 80009e4:	3728      	adds	r7, #40	; 0x28
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000164 	.word	0x20000164
 80009f0:	40000800 	.word	0x40000800

080009f4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08a      	sub	sp, #40	; 0x28
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009fa:	f107 0320 	add.w	r3, r7, #32
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]
 8000a12:	615a      	str	r2, [r3, #20]
 8000a14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a16:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a18:	4a22      	ldr	r2, [pc, #136]	; (8000aa4 <MX_TIM5_Init+0xb0>)
 8000a1a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000a1c:	4b20      	ldr	r3, [pc, #128]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a22:	4b1f      	ldr	r3, [pc, #124]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000a28:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8000a2e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8000a3c:	4818      	ldr	r0, [pc, #96]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a3e:	f002 f8f0 	bl	8002c22 <HAL_TIM_OC_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8000a48:	f000 fb88 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a54:	f107 0320 	add.w	r3, r7, #32
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4811      	ldr	r0, [pc, #68]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a5c:	f002 fbdc 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8000a66:	f000 fb79 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4807      	ldr	r0, [pc, #28]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a82:	f002 f91d 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8000a8c:	f000 fb66 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8000a90:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <MX_TIM5_Init+0xac>)
 8000a92:	f000 fe1f 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000a96:	bf00      	nop
 8000a98:	3728      	adds	r7, #40	; 0x28
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200001ac 	.word	0x200001ac
 8000aa4:	40000c00 	.word	0x40000c00

08000aa8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000ab8:	4a15      	ldr	r2, [pc, #84]	; (8000b10 <MX_TIM6_Init+0x68>)
 8000aba:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000abc:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000ac8:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000aca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ace:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ad6:	480d      	ldr	r0, [pc, #52]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000ad8:	f002 f854 	bl	8002b84 <HAL_TIM_Base_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000ae2:	f000 fb3b 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000aee:	463b      	mov	r3, r7
 8000af0:	4619      	mov	r1, r3
 8000af2:	4806      	ldr	r0, [pc, #24]	; (8000b0c <MX_TIM6_Init+0x64>)
 8000af4:	f002 fb90 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000afe:	f000 fb2d 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200001f4 	.word	0x200001f4
 8000b10:	40001000 	.word	0x40001000

08000b14 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b24:	4a15      	ldr	r2, [pc, #84]	; (8000b7c <MX_TIM7_Init+0x68>)
 8000b26:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000b34:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b3a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b44:	f002 f81e 	bl	8002b84 <HAL_TIM_Base_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000b4e:	f000 fb05 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b52:	2300      	movs	r3, #0
 8000b54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b5a:	463b      	mov	r3, r7
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4806      	ldr	r0, [pc, #24]	; (8000b78 <MX_TIM7_Init+0x64>)
 8000b60:	f002 fb5a 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000b6a:	f000 faf7 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	2000023c 	.word	0x2000023c
 8000b7c:	40001400 	.word	0x40001400

08000b80 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b092      	sub	sp, #72	; 0x48
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
 8000ba0:	615a      	str	r2, [r3, #20]
 8000ba2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2220      	movs	r2, #32
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f003 f890 	bl	8003cd0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000bb0:	4b33      	ldr	r3, [pc, #204]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bb2:	4a34      	ldr	r2, [pc, #208]	; (8000c84 <MX_TIM8_Init+0x104>)
 8000bb4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000bb6:	4b32      	ldr	r3, [pc, #200]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bbc:	4b30      	ldr	r3, [pc, #192]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000bc2:	4b2f      	ldr	r3, [pc, #188]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bc8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bca:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000bd0:	4b2b      	ldr	r3, [pc, #172]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8000bdc:	4828      	ldr	r0, [pc, #160]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bde:	f002 f820 	bl	8002c22 <HAL_TIM_OC_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8000be8:	f000 fab8 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bec:	2300      	movs	r3, #0
 8000bee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000bf4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4821      	ldr	r0, [pc, #132]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000bfc:	f002 fb0c 	bl	8003218 <HAL_TIMEx_MasterConfigSynchronization>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8000c06:	f000 faa9 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c12:	2300      	movs	r3, #0
 8000c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c16:	2300      	movs	r3, #0
 8000c18:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c22:	2300      	movs	r3, #0
 8000c24:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4814      	ldr	r0, [pc, #80]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000c30:	f002 f846 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8000c3a:	f000 fa8f 	bl	800115c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4807      	ldr	r0, [pc, #28]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000c62:	f002 fb55 	bl	8003310 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8000c6c:	f000 fa76 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000c70:	4803      	ldr	r0, [pc, #12]	; (8000c80 <MX_TIM8_Init+0x100>)
 8000c72:	f000 fd2f 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000c76:	bf00      	nop
 8000c78:	3748      	adds	r7, #72	; 0x48
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000284 	.word	0x20000284
 8000c84:	40010400 	.word	0x40010400

08000c88 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
 8000c9c:	615a      	str	r2, [r3, #20]
 8000c9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000ca2:	4a1b      	ldr	r2, [pc, #108]	; (8000d10 <MX_TIM9_Init+0x88>)
 8000ca4:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cac:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000cb2:	4b16      	ldr	r3, [pc, #88]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cb8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cba:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8000cc6:	4811      	ldr	r0, [pc, #68]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cc8:	f001 ffab 	bl	8002c22 <HAL_TIM_OC_Init>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8000cd2:	f000 fa43 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4619      	mov	r1, r3
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cee:	f001 ffe7 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8000cf8:	f000 fa30 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8000cfc:	4803      	ldr	r0, [pc, #12]	; (8000d0c <MX_TIM9_Init+0x84>)
 8000cfe:	f000 fce9 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000d02:	bf00      	nop
 8000d04:	3720      	adds	r7, #32
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200002cc 	.word	0x200002cc
 8000d10:	40014000 	.word	0x40014000

08000d14 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
 8000d28:	615a      	str	r2, [r3, #20]
 8000d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d2e:	4a1f      	ldr	r2, [pc, #124]	; (8000dac <MX_TIM10_Init+0x98>)
 8000d30:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d44:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d46:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4c:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000d52:	4815      	ldr	r0, [pc, #84]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d54:	f001 ff16 	bl	8002b84 <HAL_TIM_Base_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8000d5e:	f000 f9fd 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 8000d62:	4811      	ldr	r0, [pc, #68]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d64:	f001 ff5d 	bl	8002c22 <HAL_TIM_OC_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8000d6e:	f000 f9f5 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	2200      	movs	r2, #0
 8000d86:	4619      	mov	r1, r3
 8000d88:	4807      	ldr	r0, [pc, #28]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d8a:	f001 ff99 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8000d94:	f000 f9e2 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8000d98:	4803      	ldr	r0, [pc, #12]	; (8000da8 <MX_TIM10_Init+0x94>)
 8000d9a:	f000 fc9b 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000d9e:	bf00      	nop
 8000da0:	3720      	adds	r7, #32
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000314 	.word	0x20000314
 8000dac:	40014400 	.word	0x40014400

08000db0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
 8000dc4:	615a      	str	r2, [r3, #20]
 8000dc6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000dca:	4a1f      	ldr	r2, [pc, #124]	; (8000e48 <MX_TIM11_Init+0x98>)
 8000dcc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8000dda:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000de0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de2:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de8:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000dee:	4815      	ldr	r0, [pc, #84]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000df0:	f001 fec8 	bl	8002b84 <HAL_TIM_Base_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8000dfa:	f000 f9af 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8000dfe:	4811      	ldr	r0, [pc, #68]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000e00:	f001 ff0f 	bl	8002c22 <HAL_TIM_OC_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8000e0a:	f000 f9a7 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2200      	movs	r2, #0
 8000e22:	4619      	mov	r1, r3
 8000e24:	4807      	ldr	r0, [pc, #28]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000e26:	f001 ff4b 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8000e30:	f000 f994 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8000e34:	4803      	ldr	r0, [pc, #12]	; (8000e44 <MX_TIM11_Init+0x94>)
 8000e36:	f000 fc4d 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000e3a:	bf00      	nop
 8000e3c:	3720      	adds	r7, #32
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	2000035c 	.word	0x2000035c
 8000e48:	40014800 	.word	0x40014800

08000e4c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b088      	sub	sp, #32
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
 8000e60:	615a      	str	r2, [r3, #20]
 8000e62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000e64:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e66:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <MX_TIM12_Init+0x88>)
 8000e68:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e70:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e7c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim12) != HAL_OK)
 8000e8a:	4811      	ldr	r0, [pc, #68]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000e8c:	f001 fec9 	bl	8002c22 <HAL_TIM_OC_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8000e96:	f000 f961 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2200      	movs	r2, #0
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000eb2:	f001 ff05 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8000ebc:	f000 f94e 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000ec0:	4803      	ldr	r0, [pc, #12]	; (8000ed0 <MX_TIM12_Init+0x84>)
 8000ec2:	f000 fc07 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000ec6:	bf00      	nop
 8000ec8:	3720      	adds	r7, #32
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200003a4 	.word	0x200003a4
 8000ed4:	40001800 	.word	0x40001800

08000ed8 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
 8000eec:	615a      	str	r2, [r3, #20]
 8000eee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000ef0:	4b1e      	ldr	r3, [pc, #120]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000ef2:	4a1f      	ldr	r2, [pc, #124]	; (8000f70 <MX_TIM13_Init+0x98>)
 8000ef4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efc:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8000f02:	4b1a      	ldr	r3, [pc, #104]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f08:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000f16:	4815      	ldr	r0, [pc, #84]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f18:	f001 fe34 	bl	8002b84 <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000f22:	f000 f91b 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim13) != HAL_OK)
 8000f26:	4811      	ldr	r0, [pc, #68]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f28:	f001 fe7b 	bl	8002c22 <HAL_TIM_OC_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000f32:	f000 f913 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4807      	ldr	r0, [pc, #28]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f4e:	f001 feb7 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8000f58:	f000 f900 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000f5c:	4803      	ldr	r0, [pc, #12]	; (8000f6c <MX_TIM13_Init+0x94>)
 8000f5e:	f000 fbb9 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000f62:	bf00      	nop
 8000f64:	3720      	adds	r7, #32
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200003ec 	.word	0x200003ec
 8000f70:	40001c00 	.word	0x40001c00

08000f74 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
 8000f88:	615a      	str	r2, [r3, #20]
 8000f8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f8c:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <MX_TIM14_Init+0x94>)
 8000f8e:	4a1f      	ldr	r2, [pc, #124]	; (800100c <MX_TIM14_Init+0x98>)
 8000f90:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000f92:	4b1d      	ldr	r3, [pc, #116]	; (8001008 <MX_TIM14_Init+0x94>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <MX_TIM14_Init+0x94>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fa4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa6:	4b18      	ldr	r3, [pc, #96]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fac:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000fb2:	4815      	ldr	r0, [pc, #84]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fb4:	f001 fde6 	bl	8002b84 <HAL_TIM_Base_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000fbe:	f000 f8cd 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8000fc2:	4811      	ldr	r0, [pc, #68]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fc4:	f001 fe2d 	bl	8002c22 <HAL_TIM_OC_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000fce:	f000 f8c5 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <MX_TIM14_Init+0x94>)
 8000fea:	f001 fe69 	bl	8002cc0 <HAL_TIM_OC_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000ff4:	f000 f8b2 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000ff8:	4803      	ldr	r0, [pc, #12]	; (8001008 <MX_TIM14_Init+0x94>)
 8000ffa:	f000 fb6b 	bl	80016d4 <HAL_TIM_MspPostInit>

}
 8000ffe:	bf00      	nop
 8001000:	3720      	adds	r7, #32
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000434 	.word	0x20000434
 800100c:	40002000 	.word	0x40002000

08001010 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001014:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001016:	4a12      	ldr	r2, [pc, #72]	; (8001060 <MX_USART2_UART_Init+0x50>)
 8001018:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <MX_USART2_UART_Init+0x4c>)
 800101c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001020:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <MX_USART2_UART_Init+0x4c>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001036:	220c      	movs	r2, #12
 8001038:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <MX_USART2_UART_Init+0x4c>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001046:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_USART2_UART_Init+0x4c>)
 8001048:	f002 f9b4 	bl	80033b4 <HAL_UART_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001052:	f000 f883 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000047c 	.word	0x2000047c
 8001060:	40004400 	.word	0x40004400

08001064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08c      	sub	sp, #48	; 0x30
 8001068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	4b35      	ldr	r3, [pc, #212]	; (8001154 <MX_GPIO_Init+0xf0>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a34      	ldr	r2, [pc, #208]	; (8001154 <MX_GPIO_Init+0xf0>)
 8001084:	f043 0310 	orr.w	r3, r3, #16
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b32      	ldr	r3, [pc, #200]	; (8001154 <MX_GPIO_Init+0xf0>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0310 	and.w	r3, r3, #16
 8001092:	61bb      	str	r3, [r7, #24]
 8001094:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
 800109a:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <MX_GPIO_Init+0xf0>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a2d      	ldr	r2, [pc, #180]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a26      	ldr	r2, [pc, #152]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b24      	ldr	r3, [pc, #144]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b20      	ldr	r3, [pc, #128]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a1f      	ldr	r2, [pc, #124]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010d8:	f043 0302 	orr.w	r3, r3, #2
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	4a18      	ldr	r2, [pc, #96]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010f4:	f043 0308 	orr.w	r3, r3, #8
 80010f8:	6313      	str	r3, [r2, #48]	; 0x30
 80010fa:	4b16      	ldr	r3, [pc, #88]	; (8001154 <MX_GPIO_Init+0xf0>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	4b12      	ldr	r3, [pc, #72]	; (8001154 <MX_GPIO_Init+0xf0>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a11      	ldr	r2, [pc, #68]	; (8001154 <MX_GPIO_Init+0xf0>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b0f      	ldr	r3, [pc, #60]	; (8001154 <MX_GPIO_Init+0xf0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001128:	480b      	ldr	r0, [pc, #44]	; (8001158 <MX_GPIO_Init+0xf4>)
 800112a:	f001 f8b9 	bl	80022a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800112e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001134:	2301      	movs	r3, #1
 8001136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001140:	f107 031c 	add.w	r3, r7, #28
 8001144:	4619      	mov	r1, r3
 8001146:	4804      	ldr	r0, [pc, #16]	; (8001158 <MX_GPIO_Init+0xf4>)
 8001148:	f000 ff0e 	bl	8001f68 <HAL_GPIO_Init>

}
 800114c:	bf00      	nop
 800114e:	3730      	adds	r7, #48	; 0x30
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40023800 	.word	0x40023800
 8001158:	40020c00 	.word	0x40020c00

0800115c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001160:	b672      	cpsid	i
}
 8001162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001164:	e7fe      	b.n	8001164 <Error_Handler+0x8>
	...

08001168 <hataMesajiYaz>:
 8001168:	b580      	push	{r7, lr}
 800116a:	b090      	sub	sp, #64	; 0x40
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	f107 000c 	add.w	r0, r7, #12
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	490a      	ldr	r1, [pc, #40]	; (80011a8 <hataMesajiYaz+0x40>)
 800117e:	f002 fdaf 	bl	8003ce0 <siprintf>
 8001182:	f107 030c 	add.w	r3, r7, #12
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f822 	bl	80001d0 <strlen>
 800118c:	4603      	mov	r3, r0
 800118e:	b29a      	uxth	r2, r3
 8001190:	f107 010c 	add.w	r1, r7, #12
 8001194:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001198:	4804      	ldr	r0, [pc, #16]	; (80011ac <hataMesajiYaz+0x44>)
 800119a:	f002 f958 	bl	800344e <HAL_UART_Transmit>
 800119e:	bf00      	nop
 80011a0:	3740      	adds	r7, #64	; 0x40
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	080045d4 	.word	0x080045d4
 80011ac:	2000047c 	.word	0x2000047c

080011b0 <parserMessage>:
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	; 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	781a      	ldrb	r2, [r3, #0]
 80011bc:	4b7d      	ldr	r3, [pc, #500]	; (80013b4 <parserMessage+0x204>)
 80011be:	701a      	strb	r2, [r3, #0]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3301      	adds	r3, #1
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3302      	adds	r3, #2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	4b76      	ldr	r3, [pc, #472]	; (80013b4 <parserMessage+0x204>)
 80011da:	805a      	strh	r2, [r3, #2]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	78da      	ldrb	r2, [r3, #3]
 80011e0:	4b74      	ldr	r3, [pc, #464]	; (80013b4 <parserMessage+0x204>)
 80011e2:	711a      	strb	r2, [r3, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3304      	adds	r3, #4
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	061a      	lsls	r2, r3, #24
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3305      	adds	r3, #5
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	041b      	lsls	r3, r3, #16
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3306      	adds	r3, #6
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	4313      	orrs	r3, r2
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	3207      	adds	r2, #7
 8001204:	7812      	ldrb	r2, [r2, #0]
 8001206:	4313      	orrs	r3, r2
 8001208:	461a      	mov	r2, r3
 800120a:	4b6a      	ldr	r3, [pc, #424]	; (80013b4 <parserMessage+0x204>)
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	7a1a      	ldrb	r2, [r3, #8]
 8001212:	4b68      	ldr	r3, [pc, #416]	; (80013b4 <parserMessage+0x204>)
 8001214:	731a      	strb	r2, [r3, #12]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3309      	adds	r3, #9
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b65      	ldr	r3, [pc, #404]	; (80013b4 <parserMessage+0x204>)
 8001220:	611a      	str	r2, [r3, #16]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	330a      	adds	r3, #10
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	061a      	lsls	r2, r3, #24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	330b      	adds	r3, #11
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	041b      	lsls	r3, r3, #16
 8001232:	431a      	orrs	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	330c      	adds	r3, #12
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	4313      	orrs	r3, r2
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	320d      	adds	r2, #13
 8001242:	7812      	ldrb	r2, [r2, #0]
 8001244:	4313      	orrs	r3, r2
 8001246:	461a      	mov	r2, r3
 8001248:	4b5a      	ldr	r3, [pc, #360]	; (80013b4 <parserMessage+0x204>)
 800124a:	615a      	str	r2, [r3, #20]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	330e      	adds	r3, #14
 8001250:	781a      	ldrb	r2, [r3, #0]
 8001252:	4b58      	ldr	r3, [pc, #352]	; (80013b4 <parserMessage+0x204>)
 8001254:	761a      	strb	r2, [r3, #24]
 8001256:	4b57      	ldr	r3, [pc, #348]	; (80013b4 <parserMessage+0x204>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2ba3      	cmp	r3, #163	; 0xa3
 800125c:	f040 809b 	bne.w	8001396 <parserMessage+0x1e6>
 8001260:	4b54      	ldr	r3, [pc, #336]	; (80013b4 <parserMessage+0x204>)
 8001262:	7e1b      	ldrb	r3, [r3, #24]
 8001264:	2b25      	cmp	r3, #37	; 0x25
 8001266:	f040 8096 	bne.w	8001396 <parserMessage+0x1e6>
 800126a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800126e:	220e      	movs	r2, #14
 8001270:	4951      	ldr	r1, [pc, #324]	; (80013b8 <parserMessage+0x208>)
 8001272:	4852      	ldr	r0, [pc, #328]	; (80013bc <parserMessage+0x20c>)
 8001274:	f002 f8eb 	bl	800344e <HAL_UART_Transmit>
 8001278:	2064      	movs	r0, #100	; 0x64
 800127a:	f000 fd6b 	bl	8001d54 <HAL_Delay>
 800127e:	4b50      	ldr	r3, [pc, #320]	; (80013c0 <parserMessage+0x210>)
 8001280:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001284:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001288:	2b00      	cmp	r3, #0
 800128a:	d15f      	bne.n	800134c <parserMessage+0x19c>
 800128c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001290:	2217      	movs	r2, #23
 8001292:	494c      	ldr	r1, [pc, #304]	; (80013c4 <parserMessage+0x214>)
 8001294:	4849      	ldr	r0, [pc, #292]	; (80013bc <parserMessage+0x20c>)
 8001296:	f002 f8da 	bl	800344e <HAL_UART_Transmit>
 800129a:	2064      	movs	r0, #100	; 0x64
 800129c:	f000 fd5a 	bl	8001d54 <HAL_Delay>
 80012a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012a4:	220a      	movs	r2, #10
 80012a6:	4948      	ldr	r1, [pc, #288]	; (80013c8 <parserMessage+0x218>)
 80012a8:	4844      	ldr	r0, [pc, #272]	; (80013bc <parserMessage+0x20c>)
 80012aa:	f002 f8d0 	bl	800344e <HAL_UART_Transmit>
 80012ae:	2064      	movs	r0, #100	; 0x64
 80012b0:	f000 fd50 	bl	8001d54 <HAL_Delay>
 80012b4:	4b3f      	ldr	r3, [pc, #252]	; (80013b4 <parserMessage+0x204>)
 80012b6:	885b      	ldrh	r3, [r3, #2]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7fe ff89 	bl	80001d0 <strlen>
 80012be:	4603      	mov	r3, r0
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012c6:	4941      	ldr	r1, [pc, #260]	; (80013cc <parserMessage+0x21c>)
 80012c8:	483c      	ldr	r0, [pc, #240]	; (80013bc <parserMessage+0x20c>)
 80012ca:	f002 f8c0 	bl	800344e <HAL_UART_Transmit>
 80012ce:	2064      	movs	r0, #100	; 0x64
 80012d0:	f000 fd40 	bl	8001d54 <HAL_Delay>
 80012d4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012d8:	220c      	movs	r2, #12
 80012da:	493d      	ldr	r1, [pc, #244]	; (80013d0 <parserMessage+0x220>)
 80012dc:	4837      	ldr	r0, [pc, #220]	; (80013bc <parserMessage+0x20c>)
 80012de:	f002 f8b6 	bl	800344e <HAL_UART_Transmit>
 80012e2:	2064      	movs	r0, #100	; 0x64
 80012e4:	f000 fd36 	bl	8001d54 <HAL_Delay>
 80012e8:	4b32      	ldr	r3, [pc, #200]	; (80013b4 <parserMessage+0x204>)
 80012ea:	791b      	ldrb	r3, [r3, #4]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7fe ff6f 	bl	80001d0 <strlen>
 80012f2:	4603      	mov	r3, r0
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012fa:	4936      	ldr	r1, [pc, #216]	; (80013d4 <parserMessage+0x224>)
 80012fc:	482f      	ldr	r0, [pc, #188]	; (80013bc <parserMessage+0x20c>)
 80012fe:	f002 f8a6 	bl	800344e <HAL_UART_Transmit>
 8001302:	2064      	movs	r0, #100	; 0x64
 8001304:	f000 fd26 	bl	8001d54 <HAL_Delay>
 8001308:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800130c:	220f      	movs	r2, #15
 800130e:	4932      	ldr	r1, [pc, #200]	; (80013d8 <parserMessage+0x228>)
 8001310:	482a      	ldr	r0, [pc, #168]	; (80013bc <parserMessage+0x20c>)
 8001312:	f002 f89c 	bl	800344e <HAL_UART_Transmit>
 8001316:	2064      	movs	r0, #100	; 0x64
 8001318:	f000 fd1c 	bl	8001d54 <HAL_Delay>
 800131c:	4b25      	ldr	r3, [pc, #148]	; (80013b4 <parserMessage+0x204>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4618      	mov	r0, r3
 8001322:	f7fe ff55 	bl	80001d0 <strlen>
 8001326:	4603      	mov	r3, r0
 8001328:	b29a      	uxth	r2, r3
 800132a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800132e:	492b      	ldr	r1, [pc, #172]	; (80013dc <parserMessage+0x22c>)
 8001330:	4822      	ldr	r0, [pc, #136]	; (80013bc <parserMessage+0x20c>)
 8001332:	f002 f88c 	bl	800344e <HAL_UART_Transmit>
 8001336:	2064      	movs	r0, #100	; 0x64
 8001338:	f000 fd0c 	bl	8001d54 <HAL_Delay>
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <parserMessage+0x204>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a26      	ldr	r2, [pc, #152]	; (80013e0 <parserMessage+0x230>)
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	e02e      	b.n	80013aa <parserMessage+0x1fa>
 800134c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001350:	2b01      	cmp	r3, #1
 8001352:	d12a      	bne.n	80013aa <parserMessage+0x1fa>
 8001354:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001358:	2217      	movs	r2, #23
 800135a:	4922      	ldr	r1, [pc, #136]	; (80013e4 <parserMessage+0x234>)
 800135c:	4817      	ldr	r0, [pc, #92]	; (80013bc <parserMessage+0x20c>)
 800135e:	f002 f876 	bl	800344e <HAL_UART_Transmit>
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <parserMessage+0x204>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	623b      	str	r3, [r7, #32]
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <parserMessage+0x204>)
 800136a:	695a      	ldr	r2, [r3, #20]
 800136c:	6a3b      	ldr	r3, [r7, #32]
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	6a3b      	ldr	r3, [r7, #32]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <parserMessage+0x204>)
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	429a      	cmp	r2, r3
 800137a:	d016      	beq.n	80013aa <parserMessage+0x1fa>
 800137c:	230e      	movs	r3, #14
 800137e:	77fb      	strb	r3, [r7, #31]
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <parserMessage+0x238>)
 8001382:	61bb      	str	r3, [r7, #24]
 8001384:	7ffb      	ldrb	r3, [r7, #31]
 8001386:	69b9      	ldr	r1, [r7, #24]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff feed 	bl	8001168 <hataMesajiYaz>
 800138e:	6a3b      	ldr	r3, [r7, #32]
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	e009      	b.n	80013aa <parserMessage+0x1fa>
 8001396:	230d      	movs	r3, #13
 8001398:	74fb      	strb	r3, [r7, #19]
 800139a:	4b14      	ldr	r3, [pc, #80]	; (80013ec <parserMessage+0x23c>)
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	7cfb      	ldrb	r3, [r7, #19]
 80013a0:	68f9      	ldr	r1, [r7, #12]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fee0 	bl	8001168 <hataMesajiYaz>
 80013a8:	e000      	b.n	80013ac <parserMessage+0x1fc>
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200004d0 	.word	0x200004d0
 80013b8:	080045e4 	.word	0x080045e4
 80013bc:	2000047c 	.word	0x2000047c
 80013c0:	200004dc 	.word	0x200004dc
 80013c4:	080045f4 	.word	0x080045f4
 80013c8:	0800460c 	.word	0x0800460c
 80013cc:	200004d2 	.word	0x200004d2
 80013d0:	08004618 	.word	0x08004618
 80013d4:	200004d4 	.word	0x200004d4
 80013d8:	08004628 	.word	0x08004628
 80013dc:	200004d8 	.word	0x200004d8
 80013e0:	200004ec 	.word	0x200004ec
 80013e4:	08004638 	.word	0x08004638
 80013e8:	08004650 	.word	0x08004650
 80013ec:	08004680 	.word	0x08004680

080013f0 <HAL_MspInit>:
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <HAL_MspInit+0x4c>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fe:	4a0f      	ldr	r2, [pc, #60]	; (800143c <HAL_MspInit+0x4c>)
 8001400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001404:	6453      	str	r3, [r2, #68]	; 0x44
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <HAL_MspInit+0x4c>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2300      	movs	r3, #0
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <HAL_MspInit+0x4c>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	4a08      	ldr	r2, [pc, #32]	; (800143c <HAL_MspInit+0x4c>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001420:	6413      	str	r3, [r2, #64]	; 0x40
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_MspInit+0x4c>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40023800 	.word	0x40023800

08001440 <HAL_TIM_OC_MspInit>:
 8001440:	b480      	push	{r7}
 8001442:	b08b      	sub	sp, #44	; 0x2c
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a51      	ldr	r2, [pc, #324]	; (8001594 <HAL_TIM_OC_MspInit+0x154>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d10e      	bne.n	8001470 <HAL_TIM_OC_MspInit+0x30>
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
 8001456:	4b50      	ldr	r3, [pc, #320]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	4a4f      	ldr	r2, [pc, #316]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6453      	str	r3, [r2, #68]	; 0x44
 8001462:	4b4d      	ldr	r3, [pc, #308]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
 800146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146e:	e08a      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001478:	d10e      	bne.n	8001498 <HAL_TIM_OC_MspInit+0x58>
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
 800147e:	4b46      	ldr	r3, [pc, #280]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	4a45      	ldr	r2, [pc, #276]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6413      	str	r3, [r2, #64]	; 0x40
 800148a:	4b43      	ldr	r3, [pc, #268]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	623b      	str	r3, [r7, #32]
 8001494:	6a3b      	ldr	r3, [r7, #32]
 8001496:	e076      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a3f      	ldr	r2, [pc, #252]	; (800159c <HAL_TIM_OC_MspInit+0x15c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d10e      	bne.n	80014c0 <HAL_TIM_OC_MspInit+0x80>
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
 80014a6:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014aa:	4a3b      	ldr	r2, [pc, #236]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014ac:	f043 0302 	orr.w	r3, r3, #2
 80014b0:	6413      	str	r3, [r2, #64]	; 0x40
 80014b2:	4b39      	ldr	r3, [pc, #228]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	e062      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a36      	ldr	r2, [pc, #216]	; (80015a0 <HAL_TIM_OC_MspInit+0x160>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d10e      	bne.n	80014e8 <HAL_TIM_OC_MspInit+0xa8>
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
 80014ce:	4b32      	ldr	r3, [pc, #200]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	4a31      	ldr	r2, [pc, #196]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014d4:	f043 0304 	orr.w	r3, r3, #4
 80014d8:	6413      	str	r3, [r2, #64]	; 0x40
 80014da:	4b2f      	ldr	r3, [pc, #188]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 0304 	and.w	r3, r3, #4
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	e04e      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a2d      	ldr	r2, [pc, #180]	; (80015a4 <HAL_TIM_OC_MspInit+0x164>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d10e      	bne.n	8001510 <HAL_TIM_OC_MspInit+0xd0>
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	4b28      	ldr	r3, [pc, #160]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fa:	4a27      	ldr	r2, [pc, #156]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 80014fc:	f043 0308 	orr.w	r3, r3, #8
 8001500:	6413      	str	r3, [r2, #64]	; 0x40
 8001502:	4b25      	ldr	r3, [pc, #148]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	e03a      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a24      	ldr	r2, [pc, #144]	; (80015a8 <HAL_TIM_OC_MspInit+0x168>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d10e      	bne.n	8001538 <HAL_TIM_OC_MspInit+0xf8>
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	4a1d      	ldr	r2, [pc, #116]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6453      	str	r3, [r2, #68]	; 0x44
 800152a:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	e026      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a1b      	ldr	r2, [pc, #108]	; (80015ac <HAL_TIM_OC_MspInit+0x16c>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d10e      	bne.n	8001560 <HAL_TIM_OC_MspInit+0x120>
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	4a13      	ldr	r2, [pc, #76]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 800154c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001550:	6453      	str	r3, [r2, #68]	; 0x44
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	e012      	b.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <HAL_TIM_OC_MspInit+0x170>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d10d      	bne.n	8001586 <HAL_TIM_OC_MspInit+0x146>
 800156a:	2300      	movs	r3, #0
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	4a09      	ldr	r2, [pc, #36]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 8001574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <HAL_TIM_OC_MspInit+0x158>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	bf00      	nop
 8001588:	372c      	adds	r7, #44	; 0x2c
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40010000 	.word	0x40010000
 8001598:	40023800 	.word	0x40023800
 800159c:	40000400 	.word	0x40000400
 80015a0:	40000800 	.word	0x40000800
 80015a4:	40000c00 	.word	0x40000c00
 80015a8:	40010400 	.word	0x40010400
 80015ac:	40014000 	.word	0x40014000
 80015b0:	40001800 	.word	0x40001800

080015b4 <HAL_TIM_Base_MspInit>:
 80015b4:	b480      	push	{r7}
 80015b6:	b089      	sub	sp, #36	; 0x24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a3d      	ldr	r2, [pc, #244]	; (80016b8 <HAL_TIM_Base_MspInit+0x104>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d10e      	bne.n	80015e4 <HAL_TIM_Base_MspInit+0x30>
 80015c6:	2300      	movs	r3, #0
 80015c8:	61fb      	str	r3, [r7, #28]
 80015ca:	4b3c      	ldr	r3, [pc, #240]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	4a3b      	ldr	r2, [pc, #236]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80015d0:	f043 0310 	orr.w	r3, r3, #16
 80015d4:	6413      	str	r3, [r2, #64]	; 0x40
 80015d6:	4b39      	ldr	r3, [pc, #228]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	f003 0310 	and.w	r3, r3, #16
 80015de:	61fb      	str	r3, [r7, #28]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	e062      	b.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a35      	ldr	r2, [pc, #212]	; (80016c0 <HAL_TIM_Base_MspInit+0x10c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d10e      	bne.n	800160c <HAL_TIM_Base_MspInit+0x58>
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	4b32      	ldr	r3, [pc, #200]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a31      	ldr	r2, [pc, #196]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80015f8:	f043 0320 	orr.w	r3, r3, #32
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 0320 	and.w	r3, r3, #32
 8001606:	61bb      	str	r3, [r7, #24]
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	e04e      	b.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a2c      	ldr	r2, [pc, #176]	; (80016c4 <HAL_TIM_Base_MspInit+0x110>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d10e      	bne.n	8001634 <HAL_TIM_Base_MspInit+0x80>
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	4b28      	ldr	r3, [pc, #160]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	4a27      	ldr	r2, [pc, #156]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001624:	6453      	str	r3, [r2, #68]	; 0x44
 8001626:	4b25      	ldr	r3, [pc, #148]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	e03a      	b.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a23      	ldr	r2, [pc, #140]	; (80016c8 <HAL_TIM_Base_MspInit+0x114>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d10e      	bne.n	800165c <HAL_TIM_Base_MspInit+0xa8>
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800164c:	6453      	str	r3, [r2, #68]	; 0x44
 800164e:	4b1b      	ldr	r3, [pc, #108]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	e026      	b.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a1a      	ldr	r2, [pc, #104]	; (80016cc <HAL_TIM_Base_MspInit+0x118>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d10e      	bne.n	8001684 <HAL_TIM_Base_MspInit+0xd0>
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b14      	ldr	r3, [pc, #80]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	4a13      	ldr	r2, [pc, #76]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001674:	6413      	str	r3, [r2, #64]	; 0x40
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	e012      	b.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_TIM_Base_MspInit+0x11c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d10d      	bne.n	80016aa <HAL_TIM_Base_MspInit+0xf6>
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	4a09      	ldr	r2, [pc, #36]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 8001698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169c:	6413      	str	r3, [r2, #64]	; 0x40
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <HAL_TIM_Base_MspInit+0x108>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	bf00      	nop
 80016ac:	3724      	adds	r7, #36	; 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40001000 	.word	0x40001000
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40001400 	.word	0x40001400
 80016c4:	40014400 	.word	0x40014400
 80016c8:	40014800 	.word	0x40014800
 80016cc:	40001c00 	.word	0x40001c00
 80016d0:	40002000 	.word	0x40002000

080016d4 <HAL_TIM_MspPostInit>:
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b094      	sub	sp, #80	; 0x50
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a8f      	ldr	r2, [pc, #572]	; (8001930 <HAL_TIM_MspPostInit+0x25c>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d11f      	bne.n	8001736 <HAL_TIM_MspPostInit+0x62>
 80016f6:	2300      	movs	r3, #0
 80016f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80016fa:	4b8e      	ldr	r3, [pc, #568]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	4a8d      	ldr	r2, [pc, #564]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001700:	f043 0310 	orr.w	r3, r3, #16
 8001704:	6313      	str	r3, [r2, #48]	; 0x30
 8001706:	4b8b      	ldr	r3, [pc, #556]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	f003 0310 	and.w	r3, r3, #16
 800170e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001712:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001716:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001718:	2302      	movs	r3, #2
 800171a:	643b      	str	r3, [r7, #64]	; 0x40
 800171c:	2300      	movs	r3, #0
 800171e:	647b      	str	r3, [r7, #68]	; 0x44
 8001720:	2300      	movs	r3, #0
 8001722:	64bb      	str	r3, [r7, #72]	; 0x48
 8001724:	2301      	movs	r3, #1
 8001726:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001728:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800172c:	4619      	mov	r1, r3
 800172e:	4882      	ldr	r0, [pc, #520]	; (8001938 <HAL_TIM_MspPostInit+0x264>)
 8001730:	f000 fc1a 	bl	8001f68 <HAL_GPIO_Init>
 8001734:	e1a5      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800173e:	d11e      	bne.n	800177e <HAL_TIM_MspPostInit+0xaa>
 8001740:	2300      	movs	r3, #0
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
 8001744:	4b7b      	ldr	r3, [pc, #492]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001748:	4a7a      	ldr	r2, [pc, #488]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6313      	str	r3, [r2, #48]	; 0x30
 8001750:	4b78      	ldr	r3, [pc, #480]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	637b      	str	r3, [r7, #52]	; 0x34
 800175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175c:	2320      	movs	r3, #32
 800175e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001760:	2302      	movs	r3, #2
 8001762:	643b      	str	r3, [r7, #64]	; 0x40
 8001764:	2300      	movs	r3, #0
 8001766:	647b      	str	r3, [r7, #68]	; 0x44
 8001768:	2300      	movs	r3, #0
 800176a:	64bb      	str	r3, [r7, #72]	; 0x48
 800176c:	2301      	movs	r3, #1
 800176e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001770:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001774:	4619      	mov	r1, r3
 8001776:	4871      	ldr	r0, [pc, #452]	; (800193c <HAL_TIM_MspPostInit+0x268>)
 8001778:	f000 fbf6 	bl	8001f68 <HAL_GPIO_Init>
 800177c:	e181      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a6f      	ldr	r2, [pc, #444]	; (8001940 <HAL_TIM_MspPostInit+0x26c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d11e      	bne.n	80017c6 <HAL_TIM_MspPostInit+0xf2>
 8001788:	2300      	movs	r3, #0
 800178a:	633b      	str	r3, [r7, #48]	; 0x30
 800178c:	4b69      	ldr	r3, [pc, #420]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800178e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001790:	4a68      	ldr	r2, [pc, #416]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001792:	f043 0302 	orr.w	r3, r3, #2
 8001796:	6313      	str	r3, [r2, #48]	; 0x30
 8001798:	4b66      	ldr	r3, [pc, #408]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800179a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	633b      	str	r3, [r7, #48]	; 0x30
 80017a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017a4:	2310      	movs	r3, #16
 80017a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017a8:	2302      	movs	r3, #2
 80017aa:	643b      	str	r3, [r7, #64]	; 0x40
 80017ac:	2300      	movs	r3, #0
 80017ae:	647b      	str	r3, [r7, #68]	; 0x44
 80017b0:	2300      	movs	r3, #0
 80017b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80017b4:	2302      	movs	r3, #2
 80017b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017bc:	4619      	mov	r1, r3
 80017be:	4861      	ldr	r0, [pc, #388]	; (8001944 <HAL_TIM_MspPostInit+0x270>)
 80017c0:	f000 fbd2 	bl	8001f68 <HAL_GPIO_Init>
 80017c4:	e15d      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a5f      	ldr	r2, [pc, #380]	; (8001948 <HAL_TIM_MspPostInit+0x274>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d11e      	bne.n	800180e <HAL_TIM_MspPostInit+0x13a>
 80017d0:	2300      	movs	r3, #0
 80017d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d4:	4b57      	ldr	r3, [pc, #348]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80017d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d8:	4a56      	ldr	r2, [pc, #344]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80017da:	f043 0302 	orr.w	r3, r3, #2
 80017de:	6313      	str	r3, [r2, #48]	; 0x30
 80017e0:	4b54      	ldr	r3, [pc, #336]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ec:	2340      	movs	r3, #64	; 0x40
 80017ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017f0:	2302      	movs	r3, #2
 80017f2:	643b      	str	r3, [r7, #64]	; 0x40
 80017f4:	2300      	movs	r3, #0
 80017f6:	647b      	str	r3, [r7, #68]	; 0x44
 80017f8:	2300      	movs	r3, #0
 80017fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80017fc:	2302      	movs	r3, #2
 80017fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001800:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001804:	4619      	mov	r1, r3
 8001806:	484f      	ldr	r0, [pc, #316]	; (8001944 <HAL_TIM_MspPostInit+0x270>)
 8001808:	f000 fbae 	bl	8001f68 <HAL_GPIO_Init>
 800180c:	e139      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a4e      	ldr	r2, [pc, #312]	; (800194c <HAL_TIM_MspPostInit+0x278>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d11e      	bne.n	8001856 <HAL_TIM_MspPostInit+0x182>
 8001818:	2300      	movs	r3, #0
 800181a:	62bb      	str	r3, [r7, #40]	; 0x28
 800181c:	4b45      	ldr	r3, [pc, #276]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800181e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001820:	4a44      	ldr	r2, [pc, #272]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	6313      	str	r3, [r2, #48]	; 0x30
 8001828:	4b42      	ldr	r3, [pc, #264]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	f003 0301 	and.w	r3, r3, #1
 8001830:	62bb      	str	r3, [r7, #40]	; 0x28
 8001832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001834:	2301      	movs	r3, #1
 8001836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001838:	2302      	movs	r3, #2
 800183a:	643b      	str	r3, [r7, #64]	; 0x40
 800183c:	2300      	movs	r3, #0
 800183e:	647b      	str	r3, [r7, #68]	; 0x44
 8001840:	2300      	movs	r3, #0
 8001842:	64bb      	str	r3, [r7, #72]	; 0x48
 8001844:	2302      	movs	r3, #2
 8001846:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001848:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800184c:	4619      	mov	r1, r3
 800184e:	483b      	ldr	r0, [pc, #236]	; (800193c <HAL_TIM_MspPostInit+0x268>)
 8001850:	f000 fb8a 	bl	8001f68 <HAL_GPIO_Init>
 8001854:	e115      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a3d      	ldr	r2, [pc, #244]	; (8001950 <HAL_TIM_MspPostInit+0x27c>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d11e      	bne.n	800189e <HAL_TIM_MspPostInit+0x1ca>
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
 8001864:	4b33      	ldr	r3, [pc, #204]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	4a32      	ldr	r2, [pc, #200]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	6313      	str	r3, [r2, #48]	; 0x30
 8001870:	4b30      	ldr	r3, [pc, #192]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	2340      	movs	r3, #64	; 0x40
 800187e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001880:	2302      	movs	r3, #2
 8001882:	643b      	str	r3, [r7, #64]	; 0x40
 8001884:	2300      	movs	r3, #0
 8001886:	647b      	str	r3, [r7, #68]	; 0x44
 8001888:	2300      	movs	r3, #0
 800188a:	64bb      	str	r3, [r7, #72]	; 0x48
 800188c:	2303      	movs	r3, #3
 800188e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001890:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001894:	4619      	mov	r1, r3
 8001896:	482f      	ldr	r0, [pc, #188]	; (8001954 <HAL_TIM_MspPostInit+0x280>)
 8001898:	f000 fb66 	bl	8001f68 <HAL_GPIO_Init>
 800189c:	e0f1      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a2d      	ldr	r2, [pc, #180]	; (8001958 <HAL_TIM_MspPostInit+0x284>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d11e      	bne.n	80018e6 <HAL_TIM_MspPostInit+0x212>
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
 80018ac:	4b21      	ldr	r3, [pc, #132]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	4a20      	ldr	r2, [pc, #128]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80018b2:	f043 0310 	orr.w	r3, r3, #16
 80018b6:	6313      	str	r3, [r2, #48]	; 0x30
 80018b8:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	f003 0310 	and.w	r3, r3, #16
 80018c0:	623b      	str	r3, [r7, #32]
 80018c2:	6a3b      	ldr	r3, [r7, #32]
 80018c4:	2320      	movs	r3, #32
 80018c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018c8:	2302      	movs	r3, #2
 80018ca:	643b      	str	r3, [r7, #64]	; 0x40
 80018cc:	2300      	movs	r3, #0
 80018ce:	647b      	str	r3, [r7, #68]	; 0x44
 80018d0:	2300      	movs	r3, #0
 80018d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80018d4:	2303      	movs	r3, #3
 80018d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018dc:	4619      	mov	r1, r3
 80018de:	4816      	ldr	r0, [pc, #88]	; (8001938 <HAL_TIM_MspPostInit+0x264>)
 80018e0:	f000 fb42 	bl	8001f68 <HAL_GPIO_Init>
 80018e4:	e0cd      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1c      	ldr	r2, [pc, #112]	; (800195c <HAL_TIM_MspPostInit+0x288>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d137      	bne.n	8001960 <HAL_TIM_MspPostInit+0x28c>
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f8:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 80018fa:	f043 0302 	orr.w	r3, r3, #2
 80018fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <HAL_TIM_MspPostInit+0x260>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001910:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001912:	2302      	movs	r3, #2
 8001914:	643b      	str	r3, [r7, #64]	; 0x40
 8001916:	2300      	movs	r3, #0
 8001918:	647b      	str	r3, [r7, #68]	; 0x44
 800191a:	2300      	movs	r3, #0
 800191c:	64bb      	str	r3, [r7, #72]	; 0x48
 800191e:	2303      	movs	r3, #3
 8001920:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001922:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001926:	4619      	mov	r1, r3
 8001928:	4806      	ldr	r0, [pc, #24]	; (8001944 <HAL_TIM_MspPostInit+0x270>)
 800192a:	f000 fb1d 	bl	8001f68 <HAL_GPIO_Init>
 800192e:	e0a8      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 8001930:	40010000 	.word	0x40010000
 8001934:	40023800 	.word	0x40023800
 8001938:	40021000 	.word	0x40021000
 800193c:	40020000 	.word	0x40020000
 8001940:	40000400 	.word	0x40000400
 8001944:	40020400 	.word	0x40020400
 8001948:	40000800 	.word	0x40000800
 800194c:	40000c00 	.word	0x40000c00
 8001950:	40010400 	.word	0x40010400
 8001954:	40020800 	.word	0x40020800
 8001958:	40014000 	.word	0x40014000
 800195c:	40014400 	.word	0x40014400
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a49      	ldr	r2, [pc, #292]	; (8001a8c <HAL_TIM_MspPostInit+0x3b8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d11f      	bne.n	80019aa <HAL_TIM_MspPostInit+0x2d6>
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	4b48      	ldr	r3, [pc, #288]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a47      	ldr	r2, [pc, #284]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b45      	ldr	r3, [pc, #276]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	f44f 7300 	mov.w	r3, #512	; 0x200
 800198a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800198c:	2302      	movs	r3, #2
 800198e:	643b      	str	r3, [r7, #64]	; 0x40
 8001990:	2300      	movs	r3, #0
 8001992:	647b      	str	r3, [r7, #68]	; 0x44
 8001994:	2300      	movs	r3, #0
 8001996:	64bb      	str	r3, [r7, #72]	; 0x48
 8001998:	2303      	movs	r3, #3
 800199a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800199c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019a0:	4619      	mov	r1, r3
 80019a2:	483c      	ldr	r0, [pc, #240]	; (8001a94 <HAL_TIM_MspPostInit+0x3c0>)
 80019a4:	f000 fae0 	bl	8001f68 <HAL_GPIO_Init>
 80019a8:	e06b      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a3a      	ldr	r2, [pc, #232]	; (8001a98 <HAL_TIM_MspPostInit+0x3c4>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d11f      	bne.n	80019f4 <HAL_TIM_MspPostInit+0x320>
 80019b4:	2300      	movs	r3, #0
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	4b35      	ldr	r3, [pc, #212]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 80019ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019bc:	4a34      	ldr	r2, [pc, #208]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 80019be:	f043 0302 	orr.w	r3, r3, #2
 80019c2:	6313      	str	r3, [r2, #48]	; 0x30
 80019c4:	4b32      	ldr	r3, [pc, #200]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 80019c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019d6:	2302      	movs	r3, #2
 80019d8:	643b      	str	r3, [r7, #64]	; 0x40
 80019da:	2300      	movs	r3, #0
 80019dc:	647b      	str	r3, [r7, #68]	; 0x44
 80019de:	2300      	movs	r3, #0
 80019e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80019e2:	2309      	movs	r3, #9
 80019e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019ea:	4619      	mov	r1, r3
 80019ec:	4829      	ldr	r0, [pc, #164]	; (8001a94 <HAL_TIM_MspPostInit+0x3c0>)
 80019ee:	f000 fabb 	bl	8001f68 <HAL_GPIO_Init>
 80019f2:	e046      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <HAL_TIM_MspPostInit+0x3c8>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d11e      	bne.n	8001a3c <HAL_TIM_MspPostInit+0x368>
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a22      	ldr	r2, [pc, #136]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	2340      	movs	r3, #64	; 0x40
 8001a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a1e:	2302      	movs	r3, #2
 8001a20:	643b      	str	r3, [r7, #64]	; 0x40
 8001a22:	2300      	movs	r3, #0
 8001a24:	647b      	str	r3, [r7, #68]	; 0x44
 8001a26:	2300      	movs	r3, #0
 8001a28:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a2a:	2309      	movs	r3, #9
 8001a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a32:	4619      	mov	r1, r3
 8001a34:	481a      	ldr	r0, [pc, #104]	; (8001aa0 <HAL_TIM_MspPostInit+0x3cc>)
 8001a36:	f000 fa97 	bl	8001f68 <HAL_GPIO_Init>
 8001a3a:	e022      	b.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a18      	ldr	r2, [pc, #96]	; (8001aa4 <HAL_TIM_MspPostInit+0x3d0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d11d      	bne.n	8001a82 <HAL_TIM_MspPostInit+0x3ae>
 8001a46:	2300      	movs	r3, #0
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a10      	ldr	r2, [pc, #64]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b0e      	ldr	r3, [pc, #56]	; (8001a90 <HAL_TIM_MspPostInit+0x3bc>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2380      	movs	r3, #128	; 0x80
 8001a64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a66:	2302      	movs	r3, #2
 8001a68:	643b      	str	r3, [r7, #64]	; 0x40
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	647b      	str	r3, [r7, #68]	; 0x44
 8001a6e:	2300      	movs	r3, #0
 8001a70:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a72:	2309      	movs	r3, #9
 8001a74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4808      	ldr	r0, [pc, #32]	; (8001aa0 <HAL_TIM_MspPostInit+0x3cc>)
 8001a7e:	f000 fa73 	bl	8001f68 <HAL_GPIO_Init>
 8001a82:	bf00      	nop
 8001a84:	3750      	adds	r7, #80	; 0x50
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40014800 	.word	0x40014800
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020400 	.word	0x40020400
 8001a98:	40001800 	.word	0x40001800
 8001a9c:	40001c00 	.word	0x40001c00
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	40002000 	.word	0x40002000

08001aa8 <HAL_UART_MspInit>:
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	; 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <HAL_UART_MspInit+0x84>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d12b      	bne.n	8001b22 <HAL_UART_MspInit+0x7a>
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	4a17      	ldr	r2, [pc, #92]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	4a10      	ldr	r2, [pc, #64]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6313      	str	r3, [r2, #48]	; 0x30
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <HAL_UART_MspInit+0x88>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	230c      	movs	r3, #12
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	2302      	movs	r3, #2
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	2303      	movs	r3, #3
 8001b10:	623b      	str	r3, [r7, #32]
 8001b12:	2307      	movs	r3, #7
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4805      	ldr	r0, [pc, #20]	; (8001b34 <HAL_UART_MspInit+0x8c>)
 8001b1e:	f000 fa23 	bl	8001f68 <HAL_GPIO_Init>
 8001b22:	bf00      	nop
 8001b24:	3728      	adds	r7, #40	; 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40004400 	.word	0x40004400
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020000 	.word	0x40020000

08001b38 <NMI_Handler>:
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	e7fe      	b.n	8001b3c <NMI_Handler+0x4>

08001b3e <HardFault_Handler>:
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	e7fe      	b.n	8001b42 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	e7fe      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4a <BusFault_Handler>:
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	e7fe      	b.n	8001b4e <BusFault_Handler+0x4>

08001b50 <UsageFault_Handler>:
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	e7fe      	b.n	8001b54 <UsageFault_Handler+0x4>

08001b56 <SVC_Handler>:
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <DebugMon_Handler>:
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <PendSV_Handler>:
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	bf00      	nop
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <SysTick_Handler>:
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	f000 f8c6 	bl	8001d14 <HAL_IncTick>
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <_sbrk>:
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	4a14      	ldr	r2, [pc, #80]	; (8001be8 <_sbrk+0x5c>)
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <_sbrk+0x60>)
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d102      	bne.n	8001bae <_sbrk+0x22>
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <_sbrk+0x64>)
 8001baa:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <_sbrk+0x68>)
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <_sbrk+0x64>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d207      	bcs.n	8001bcc <_sbrk+0x40>
 8001bbc:	f002 f85e 	bl	8003c7c <__errno>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	e009      	b.n	8001be0 <_sbrk+0x54>
 8001bcc:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <_sbrk+0x64>)
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20020000 	.word	0x20020000
 8001bec:	00000400 	.word	0x00000400
 8001bf0:	200004f0 	.word	0x200004f0
 8001bf4:	20000508 	.word	0x20000508

08001bf8 <SystemInit>:
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <SystemInit+0x20>)
 8001bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c02:	4a05      	ldr	r2, [pc, #20]	; (8001c18 <SystemInit+0x20>)
 8001c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <Reset_Handler>:
 8001c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c54 <LoopFillZerobss+0x12>
 8001c20:	480d      	ldr	r0, [pc, #52]	; (8001c58 <LoopFillZerobss+0x16>)
 8001c22:	490e      	ldr	r1, [pc, #56]	; (8001c5c <LoopFillZerobss+0x1a>)
 8001c24:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <LoopFillZerobss+0x1e>)
 8001c26:	2300      	movs	r3, #0
 8001c28:	e002      	b.n	8001c30 <LoopCopyDataInit>

08001c2a <CopyDataInit>:
 8001c2a:	58d4      	ldr	r4, [r2, r3]
 8001c2c:	50c4      	str	r4, [r0, r3]
 8001c2e:	3304      	adds	r3, #4

08001c30 <LoopCopyDataInit>:
 8001c30:	18c4      	adds	r4, r0, r3
 8001c32:	428c      	cmp	r4, r1
 8001c34:	d3f9      	bcc.n	8001c2a <CopyDataInit>
 8001c36:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <LoopFillZerobss+0x22>)
 8001c38:	4c0b      	ldr	r4, [pc, #44]	; (8001c68 <LoopFillZerobss+0x26>)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e001      	b.n	8001c42 <LoopFillZerobss>

08001c3e <FillZerobss>:
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	3204      	adds	r2, #4

08001c42 <LoopFillZerobss>:
 8001c42:	42a2      	cmp	r2, r4
 8001c44:	d3fb      	bcc.n	8001c3e <FillZerobss>
 8001c46:	f7ff ffd7 	bl	8001bf8 <SystemInit>
 8001c4a:	f002 f81d 	bl	8003c88 <__libc_init_array>
 8001c4e:	f7fe fc99 	bl	8000584 <main>
 8001c52:	4770      	bx	lr
 8001c54:	20020000 	.word	0x20020000
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	20000070 	.word	0x20000070
 8001c60:	080046ec 	.word	0x080046ec
 8001c64:	20000070 	.word	0x20000070
 8001c68:	20000508 	.word	0x20000508

08001c6c <ADC_IRQHandler>:
 8001c6c:	e7fe      	b.n	8001c6c <ADC_IRQHandler>
	...

08001c70 <HAL_Init>:
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <HAL_Init+0x40>)
 8001c7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_Init+0x40>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <HAL_Init+0x40>)
 8001c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c8a:	6013      	str	r3, [r2, #0]
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <HAL_Init+0x40>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a07      	ldr	r2, [pc, #28]	; (8001cb0 <HAL_Init+0x40>)
 8001c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c96:	6013      	str	r3, [r2, #0]
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f000 f931 	bl	8001f00 <HAL_NVIC_SetPriorityGrouping>
 8001c9e:	200f      	movs	r0, #15
 8001ca0:	f000 f808 	bl	8001cb4 <HAL_InitTick>
 8001ca4:	f7ff fba4 	bl	80013f0 <HAL_MspInit>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023c00 	.word	0x40023c00

08001cb4 <HAL_InitTick>:
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <HAL_InitTick+0x54>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <HAL_InitTick+0x58>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f93b 	bl	8001f4e <HAL_SYSTICK_Config>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_InitTick+0x2e>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00e      	b.n	8001d00 <HAL_InitTick+0x4c>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b0f      	cmp	r3, #15
 8001ce6:	d80a      	bhi.n	8001cfe <HAL_InitTick+0x4a>
 8001ce8:	2200      	movs	r2, #0
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf0:	f000 f911 	bl	8001f16 <HAL_NVIC_SetPriority>
 8001cf4:	4a06      	ldr	r2, [pc, #24]	; (8001d10 <HAL_InitTick+0x5c>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e000      	b.n	8001d00 <HAL_InitTick+0x4c>
 8001cfe:	2301      	movs	r3, #1
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	20000008 	.word	0x20000008
 8001d10:	20000004 	.word	0x20000004

08001d14 <HAL_IncTick>:
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_IncTick+0x20>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <HAL_IncTick+0x24>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <HAL_IncTick+0x24>)
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20000008 	.word	0x20000008
 8001d38:	200004f4 	.word	0x200004f4

08001d3c <HAL_GetTick>:
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	4b03      	ldr	r3, [pc, #12]	; (8001d50 <HAL_GetTick+0x14>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	200004f4 	.word	0x200004f4

08001d54 <HAL_Delay>:
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	f7ff ffee 	bl	8001d3c <HAL_GetTick>
 8001d60:	60b8      	str	r0, [r7, #8]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d6c:	d005      	beq.n	8001d7a <HAL_Delay+0x26>
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <HAL_Delay+0x44>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4413      	add	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	bf00      	nop
 8001d7c:	f7ff ffde 	bl	8001d3c <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d8f7      	bhi.n	8001d7c <HAL_Delay+0x28>
 8001d8c:	bf00      	nop
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000008 	.word	0x20000008

08001d9c <__NVIC_SetPriorityGrouping>:
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001db8:	4013      	ands	r3, r2
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	021a      	lsls	r2, r3, #8
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	60d3      	str	r3, [r2, #12]
 8001dd4:	bf00      	nop
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <__NVIC_GetPriorityGrouping>:
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <__NVIC_GetPriorityGrouping+0x18>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	4618      	mov	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <__NVIC_SetPriority>:
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	6039      	str	r1, [r7, #0]
 8001e0a:	71fb      	strb	r3, [r7, #7]
 8001e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	db0a      	blt.n	8001e2a <__NVIC_SetPriority+0x2a>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	490c      	ldr	r1, [pc, #48]	; (8001e4c <__NVIC_SetPriority+0x4c>)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	0112      	lsls	r2, r2, #4
 8001e20:	b2d2      	uxtb	r2, r2
 8001e22:	440b      	add	r3, r1
 8001e24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8001e28:	e00a      	b.n	8001e40 <__NVIC_SetPriority+0x40>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	4908      	ldr	r1, [pc, #32]	; (8001e50 <__NVIC_SetPriority+0x50>)
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	3b04      	subs	r3, #4
 8001e38:	0112      	lsls	r2, r2, #4
 8001e3a:	b2d2      	uxtb	r2, r2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	761a      	strb	r2, [r3, #24]
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000e100 	.word	0xe000e100
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <NVIC_EncodePriority>:
 8001e54:	b480      	push	{r7}
 8001e56:	b089      	sub	sp, #36	; 0x24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	61fb      	str	r3, [r7, #28]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f1c3 0307 	rsb	r3, r3, #7
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	bf28      	it	cs
 8001e72:	2304      	movcs	r3, #4
 8001e74:	61bb      	str	r3, [r7, #24]
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	2b06      	cmp	r3, #6
 8001e7c:	d902      	bls.n	8001e84 <NVIC_EncodePriority+0x30>
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	3b03      	subs	r3, #3
 8001e82:	e000      	b.n	8001e86 <NVIC_EncodePriority+0x32>
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43da      	mvns	r2, r3
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	401a      	ands	r2, r3
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea6:	43d9      	mvns	r1, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	400b      	ands	r3, r1
 8001eac:	4313      	orrs	r3, r2
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3724      	adds	r7, #36	; 0x24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
	...

08001ebc <SysTick_Config>:
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ecc:	d301      	bcc.n	8001ed2 <SysTick_Config+0x16>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e00f      	b.n	8001ef2 <SysTick_Config+0x36>
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	; (8001efc <SysTick_Config+0x40>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	6053      	str	r3, [r2, #4]
 8001eda:	210f      	movs	r1, #15
 8001edc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee0:	f7ff ff8e 	bl	8001e00 <__NVIC_SetPriority>
 8001ee4:	4b05      	ldr	r3, [pc, #20]	; (8001efc <SysTick_Config+0x40>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	4b04      	ldr	r3, [pc, #16]	; (8001efc <SysTick_Config+0x40>)
 8001eec:	2207      	movs	r2, #7
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	e000e010 	.word	0xe000e010

08001f00 <HAL_NVIC_SetPriorityGrouping>:
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f7ff ff47 	bl	8001d9c <__NVIC_SetPriorityGrouping>
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_NVIC_SetPriority>:
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	73fb      	strb	r3, [r7, #15]
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	f7ff ff5c 	bl	8001de4 <__NVIC_GetPriorityGrouping>
 8001f2c:	6178      	str	r0, [r7, #20]
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	68b9      	ldr	r1, [r7, #8]
 8001f32:	6978      	ldr	r0, [r7, #20]
 8001f34:	f7ff ff8e 	bl	8001e54 <NVIC_EncodePriority>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f3e:	4611      	mov	r1, r2
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff ff5d 	bl	8001e00 <__NVIC_SetPriority>
 8001f46:	bf00      	nop
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_SYSTICK_Config>:
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b082      	sub	sp, #8
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff ffb0 	bl	8001ebc <SysTick_Config>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <HAL_GPIO_Init>:
 8001f68:	b480      	push	{r7}
 8001f6a:	b089      	sub	sp, #36	; 0x24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61bb      	str	r3, [r7, #24]
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
 8001f82:	e16b      	b.n	800225c <HAL_GPIO_Init+0x2f4>
 8001f84:	2201      	movs	r2, #1
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	4013      	ands	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	f040 815a 	bne.w	8002256 <HAL_GPIO_Init+0x2ee>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 0303 	and.w	r3, r3, #3
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d005      	beq.n	8001fba <HAL_GPIO_Init+0x52>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d130      	bne.n	800201c <HAL_GPIO_Init+0xb4>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	61bb      	str	r3, [r7, #24]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	091b      	lsrs	r3, r3, #4
 8002006:	f003 0201 	and.w	r2, r3, #1
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4313      	orrs	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b03      	cmp	r3, #3
 8002026:	d017      	beq.n	8002058 <HAL_GPIO_Init+0xf0>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	2203      	movs	r2, #3
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	4013      	ands	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4313      	orrs	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d123      	bne.n	80020ac <HAL_GPIO_Init+0x144>
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	08da      	lsrs	r2, r3, #3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3208      	adds	r2, #8
 800206c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002070:	61bb      	str	r3, [r7, #24]
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	220f      	movs	r2, #15
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4013      	ands	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	08da      	lsrs	r2, r3, #3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	3208      	adds	r2, #8
 80020a6:	69b9      	ldr	r1, [r7, #24]
 80020a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	61bb      	str	r3, [r7, #24]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	2203      	movs	r2, #3
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 0203 	and.w	r2, r3, #3
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80b4 	beq.w	8002256 <HAL_GPIO_Init+0x2ee>
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	4b60      	ldr	r3, [pc, #384]	; (8002274 <HAL_GPIO_Init+0x30c>)
 80020f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f6:	4a5f      	ldr	r2, [pc, #380]	; (8002274 <HAL_GPIO_Init+0x30c>)
 80020f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020fc:	6453      	str	r3, [r2, #68]	; 0x44
 80020fe:	4b5d      	ldr	r3, [pc, #372]	; (8002274 <HAL_GPIO_Init+0x30c>)
 8002100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4a5b      	ldr	r2, [pc, #364]	; (8002278 <HAL_GPIO_Init+0x310>)
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	089b      	lsrs	r3, r3, #2
 8002110:	3302      	adds	r3, #2
 8002112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002116:	61bb      	str	r3, [r7, #24]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	220f      	movs	r2, #15
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43db      	mvns	r3, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a52      	ldr	r2, [pc, #328]	; (800227c <HAL_GPIO_Init+0x314>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d02b      	beq.n	800218e <HAL_GPIO_Init+0x226>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a51      	ldr	r2, [pc, #324]	; (8002280 <HAL_GPIO_Init+0x318>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d025      	beq.n	800218a <HAL_GPIO_Init+0x222>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a50      	ldr	r2, [pc, #320]	; (8002284 <HAL_GPIO_Init+0x31c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01f      	beq.n	8002186 <HAL_GPIO_Init+0x21e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a4f      	ldr	r2, [pc, #316]	; (8002288 <HAL_GPIO_Init+0x320>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d019      	beq.n	8002182 <HAL_GPIO_Init+0x21a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a4e      	ldr	r2, [pc, #312]	; (800228c <HAL_GPIO_Init+0x324>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d013      	beq.n	800217e <HAL_GPIO_Init+0x216>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a4d      	ldr	r2, [pc, #308]	; (8002290 <HAL_GPIO_Init+0x328>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00d      	beq.n	800217a <HAL_GPIO_Init+0x212>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a4c      	ldr	r2, [pc, #304]	; (8002294 <HAL_GPIO_Init+0x32c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d007      	beq.n	8002176 <HAL_GPIO_Init+0x20e>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a4b      	ldr	r2, [pc, #300]	; (8002298 <HAL_GPIO_Init+0x330>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d101      	bne.n	8002172 <HAL_GPIO_Init+0x20a>
 800216e:	2307      	movs	r3, #7
 8002170:	e00e      	b.n	8002190 <HAL_GPIO_Init+0x228>
 8002172:	2308      	movs	r3, #8
 8002174:	e00c      	b.n	8002190 <HAL_GPIO_Init+0x228>
 8002176:	2306      	movs	r3, #6
 8002178:	e00a      	b.n	8002190 <HAL_GPIO_Init+0x228>
 800217a:	2305      	movs	r3, #5
 800217c:	e008      	b.n	8002190 <HAL_GPIO_Init+0x228>
 800217e:	2304      	movs	r3, #4
 8002180:	e006      	b.n	8002190 <HAL_GPIO_Init+0x228>
 8002182:	2303      	movs	r3, #3
 8002184:	e004      	b.n	8002190 <HAL_GPIO_Init+0x228>
 8002186:	2302      	movs	r3, #2
 8002188:	e002      	b.n	8002190 <HAL_GPIO_Init+0x228>
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <HAL_GPIO_Init+0x228>
 800218e:	2300      	movs	r3, #0
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	f002 0203 	and.w	r2, r2, #3
 8002196:	0092      	lsls	r2, r2, #2
 8002198:	4093      	lsls	r3, r2
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
 80021a0:	4935      	ldr	r1, [pc, #212]	; (8002278 <HAL_GPIO_Init+0x310>)
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	089b      	lsrs	r3, r3, #2
 80021a6:	3302      	adds	r3, #2
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80021ae:	4b3b      	ldr	r3, [pc, #236]	; (800229c <HAL_GPIO_Init+0x334>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	43db      	mvns	r3, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4013      	ands	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_GPIO_Init+0x26a>
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
 80021d2:	4a32      	ldr	r2, [pc, #200]	; (800229c <HAL_GPIO_Init+0x334>)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	6093      	str	r3, [r2, #8]
 80021d8:	4b30      	ldr	r3, [pc, #192]	; (800229c <HAL_GPIO_Init+0x334>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <HAL_GPIO_Init+0x294>
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
 80021fc:	4a27      	ldr	r2, [pc, #156]	; (800229c <HAL_GPIO_Init+0x334>)
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	60d3      	str	r3, [r2, #12]
 8002202:	4b26      	ldr	r3, [pc, #152]	; (800229c <HAL_GPIO_Init+0x334>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	61bb      	str	r3, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	43db      	mvns	r3, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4013      	ands	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_Init+0x2be>
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	4a1d      	ldr	r2, [pc, #116]	; (800229c <HAL_GPIO_Init+0x334>)
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	6053      	str	r3, [r2, #4]
 800222c:	4b1b      	ldr	r3, [pc, #108]	; (800229c <HAL_GPIO_Init+0x334>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	43db      	mvns	r3, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4013      	ands	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_Init+0x2e8>
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
 8002250:	4a12      	ldr	r2, [pc, #72]	; (800229c <HAL_GPIO_Init+0x334>)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	6013      	str	r3, [r2, #0]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3301      	adds	r3, #1
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	2b0f      	cmp	r3, #15
 8002260:	f67f ae90 	bls.w	8001f84 <HAL_GPIO_Init+0x1c>
 8002264:	bf00      	nop
 8002266:	bf00      	nop
 8002268:	3724      	adds	r7, #36	; 0x24
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800
 8002278:	40013800 	.word	0x40013800
 800227c:	40020000 	.word	0x40020000
 8002280:	40020400 	.word	0x40020400
 8002284:	40020800 	.word	0x40020800
 8002288:	40020c00 	.word	0x40020c00
 800228c:	40021000 	.word	0x40021000
 8002290:	40021400 	.word	0x40021400
 8002294:	40021800 	.word	0x40021800
 8002298:	40021c00 	.word	0x40021c00
 800229c:	40013c00 	.word	0x40013c00

080022a0 <HAL_GPIO_WritePin>:
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	807b      	strh	r3, [r7, #2]
 80022ac:	4613      	mov	r3, r2
 80022ae:	707b      	strb	r3, [r7, #1]
 80022b0:	787b      	ldrb	r3, [r7, #1]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_WritePin+0x1e>
 80022b6:	887a      	ldrh	r2, [r7, #2]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	619a      	str	r2, [r3, #24]
 80022bc:	e003      	b.n	80022c6 <HAL_GPIO_WritePin+0x26>
 80022be:	887b      	ldrh	r3, [r7, #2]
 80022c0:	041a      	lsls	r2, r3, #16
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	619a      	str	r2, [r3, #24]
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <HAL_RCC_OscConfig>:
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_RCC_OscConfig+0x12>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e267      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d075      	beq.n	80023de <HAL_RCC_OscConfig+0x10a>
 80022f2:	4b88      	ldr	r3, [pc, #544]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	d00c      	beq.n	8002318 <HAL_RCC_OscConfig+0x44>
 80022fe:	4b85      	ldr	r3, [pc, #532]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b08      	cmp	r3, #8
 8002308:	d112      	bne.n	8002330 <HAL_RCC_OscConfig+0x5c>
 800230a:	4b82      	ldr	r3, [pc, #520]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002316:	d10b      	bne.n	8002330 <HAL_RCC_OscConfig+0x5c>
 8002318:	4b7e      	ldr	r3, [pc, #504]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d05b      	beq.n	80023dc <HAL_RCC_OscConfig+0x108>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d157      	bne.n	80023dc <HAL_RCC_OscConfig+0x108>
 800232c:	2301      	movs	r3, #1
 800232e:	e242      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002338:	d106      	bne.n	8002348 <HAL_RCC_OscConfig+0x74>
 800233a:	4b76      	ldr	r3, [pc, #472]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a75      	ldr	r2, [pc, #468]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002344:	6013      	str	r3, [r2, #0]
 8002346:	e01d      	b.n	8002384 <HAL_RCC_OscConfig+0xb0>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002350:	d10c      	bne.n	800236c <HAL_RCC_OscConfig+0x98>
 8002352:	4b70      	ldr	r3, [pc, #448]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a6f      	ldr	r2, [pc, #444]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	4b6d      	ldr	r3, [pc, #436]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a6c      	ldr	r2, [pc, #432]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	e00b      	b.n	8002384 <HAL_RCC_OscConfig+0xb0>
 800236c:	4b69      	ldr	r3, [pc, #420]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a68      	ldr	r2, [pc, #416]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002376:	6013      	str	r3, [r2, #0]
 8002378:	4b66      	ldr	r3, [pc, #408]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a65      	ldr	r2, [pc, #404]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 800237e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002382:	6013      	str	r3, [r2, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d013      	beq.n	80023b4 <HAL_RCC_OscConfig+0xe0>
 800238c:	f7ff fcd6 	bl	8001d3c <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0xd2>
 8002394:	f7ff fcd2 	bl	8001d3c <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b64      	cmp	r3, #100	; 0x64
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0xd2>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e207      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80023a6:	4b5b      	ldr	r3, [pc, #364]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0xc0>
 80023b2:	e014      	b.n	80023de <HAL_RCC_OscConfig+0x10a>
 80023b4:	f7ff fcc2 	bl	8001d3c <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0xfa>
 80023bc:	f7ff fcbe 	bl	8001d3c <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b64      	cmp	r3, #100	; 0x64
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0xfa>
 80023ca:	2303      	movs	r3, #3
 80023cc:	e1f3      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80023ce:	4b51      	ldr	r3, [pc, #324]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f0      	bne.n	80023bc <HAL_RCC_OscConfig+0xe8>
 80023da:	e000      	b.n	80023de <HAL_RCC_OscConfig+0x10a>
 80023dc:	bf00      	nop
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d063      	beq.n	80024b2 <HAL_RCC_OscConfig+0x1de>
 80023ea:	4b4a      	ldr	r3, [pc, #296]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 030c 	and.w	r3, r3, #12
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00b      	beq.n	800240e <HAL_RCC_OscConfig+0x13a>
 80023f6:	4b47      	ldr	r3, [pc, #284]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d11c      	bne.n	800243c <HAL_RCC_OscConfig+0x168>
 8002402:	4b44      	ldr	r3, [pc, #272]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d116      	bne.n	800243c <HAL_RCC_OscConfig+0x168>
 800240e:	4b41      	ldr	r3, [pc, #260]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d005      	beq.n	8002426 <HAL_RCC_OscConfig+0x152>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d001      	beq.n	8002426 <HAL_RCC_OscConfig+0x152>
 8002422:	2301      	movs	r3, #1
 8002424:	e1c7      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 8002426:	4b3b      	ldr	r3, [pc, #236]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4937      	ldr	r1, [pc, #220]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
 800243a:	e03a      	b.n	80024b2 <HAL_RCC_OscConfig+0x1de>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <HAL_RCC_OscConfig+0x1b2>
 8002444:	4b34      	ldr	r3, [pc, #208]	; (8002518 <HAL_RCC_OscConfig+0x244>)
 8002446:	2201      	movs	r2, #1
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	f7ff fc77 	bl	8001d3c <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x190>
 8002452:	f7ff fc73 	bl	8001d3c <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x190>
 8002460:	2303      	movs	r3, #3
 8002462:	e1a8      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 8002464:	4b2b      	ldr	r3, [pc, #172]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x17e>
 8002470:	4b28      	ldr	r3, [pc, #160]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	4925      	ldr	r1, [pc, #148]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 8002480:	4313      	orrs	r3, r2
 8002482:	600b      	str	r3, [r1, #0]
 8002484:	e015      	b.n	80024b2 <HAL_RCC_OscConfig+0x1de>
 8002486:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_RCC_OscConfig+0x244>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	f7ff fc56 	bl	8001d3c <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x1d2>
 8002494:	f7ff fc52 	bl	8001d3c <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x1d2>
 80024a2:	2303      	movs	r3, #3
 80024a4:	e187      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80024a6:	4b1b      	ldr	r3, [pc, #108]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x1c0>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d036      	beq.n	800252c <HAL_RCC_OscConfig+0x258>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d016      	beq.n	80024f4 <HAL_RCC_OscConfig+0x220>
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <HAL_RCC_OscConfig+0x248>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f7ff fc36 	bl	8001d3c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x212>
 80024d4:	f7ff fc32 	bl	8001d3c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x212>
 80024e2:	2303      	movs	r3, #3
 80024e4:	e167      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80024e6:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_RCC_OscConfig+0x240>)
 80024e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x200>
 80024f2:	e01b      	b.n	800252c <HAL_RCC_OscConfig+0x258>
 80024f4:	4b09      	ldr	r3, [pc, #36]	; (800251c <HAL_RCC_OscConfig+0x248>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	f7ff fc1f 	bl	8001d3c <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]
 8002500:	e00e      	b.n	8002520 <HAL_RCC_OscConfig+0x24c>
 8002502:	f7ff fc1b 	bl	8001d3c <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d907      	bls.n	8002520 <HAL_RCC_OscConfig+0x24c>
 8002510:	2303      	movs	r3, #3
 8002512:	e150      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 8002514:	40023800 	.word	0x40023800
 8002518:	42470000 	.word	0x42470000
 800251c:	42470e80 	.word	0x42470e80
 8002520:	4b88      	ldr	r3, [pc, #544]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002522:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1ea      	bne.n	8002502 <HAL_RCC_OscConfig+0x22e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 8097 	beq.w	8002668 <HAL_RCC_OscConfig+0x394>
 800253a:	2300      	movs	r3, #0
 800253c:	75fb      	strb	r3, [r7, #23]
 800253e:	4b81      	ldr	r3, [pc, #516]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10f      	bne.n	800256a <HAL_RCC_OscConfig+0x296>
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	4b7d      	ldr	r3, [pc, #500]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a7c      	ldr	r2, [pc, #496]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b7a      	ldr	r3, [pc, #488]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2301      	movs	r3, #1
 8002568:	75fb      	strb	r3, [r7, #23]
 800256a:	4b77      	ldr	r3, [pc, #476]	; (8002748 <HAL_RCC_OscConfig+0x474>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002572:	2b00      	cmp	r3, #0
 8002574:	d118      	bne.n	80025a8 <HAL_RCC_OscConfig+0x2d4>
 8002576:	4b74      	ldr	r3, [pc, #464]	; (8002748 <HAL_RCC_OscConfig+0x474>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a73      	ldr	r2, [pc, #460]	; (8002748 <HAL_RCC_OscConfig+0x474>)
 800257c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	f7ff fbdb 	bl	8001d3c <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x2c8>
 800258a:	f7ff fbd7 	bl	8001d3c <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x2c8>
 8002598:	2303      	movs	r3, #3
 800259a:	e10c      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 800259c:	4b6a      	ldr	r3, [pc, #424]	; (8002748 <HAL_RCC_OscConfig+0x474>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x2b6>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d106      	bne.n	80025be <HAL_RCC_OscConfig+0x2ea>
 80025b0:	4b64      	ldr	r3, [pc, #400]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b4:	4a63      	ldr	r2, [pc, #396]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	6713      	str	r3, [r2, #112]	; 0x70
 80025bc:	e01c      	b.n	80025f8 <HAL_RCC_OscConfig+0x324>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b05      	cmp	r3, #5
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x30c>
 80025c6:	4b5f      	ldr	r3, [pc, #380]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ca:	4a5e      	ldr	r2, [pc, #376]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	6713      	str	r3, [r2, #112]	; 0x70
 80025d2:	4b5c      	ldr	r3, [pc, #368]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	4a5b      	ldr	r2, [pc, #364]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6713      	str	r3, [r2, #112]	; 0x70
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0x324>
 80025e0:	4b58      	ldr	r3, [pc, #352]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	4a57      	ldr	r2, [pc, #348]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	6713      	str	r3, [r2, #112]	; 0x70
 80025ec:	4b55      	ldr	r3, [pc, #340]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f0:	4a54      	ldr	r2, [pc, #336]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80025f2:	f023 0304 	bic.w	r3, r3, #4
 80025f6:	6713      	str	r3, [r2, #112]	; 0x70
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d015      	beq.n	800262c <HAL_RCC_OscConfig+0x358>
 8002600:	f7ff fb9c 	bl	8001d3c <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]
 8002606:	e00a      	b.n	800261e <HAL_RCC_OscConfig+0x34a>
 8002608:	f7ff fb98 	bl	8001d3c <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	; 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x34a>
 800261a:	2303      	movs	r3, #3
 800261c:	e0cb      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 800261e:	4b49      	ldr	r3, [pc, #292]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0ee      	beq.n	8002608 <HAL_RCC_OscConfig+0x334>
 800262a:	e014      	b.n	8002656 <HAL_RCC_OscConfig+0x382>
 800262c:	f7ff fb86 	bl	8001d3c <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]
 8002632:	e00a      	b.n	800264a <HAL_RCC_OscConfig+0x376>
 8002634:	f7ff fb82 	bl	8001d3c <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002642:	4293      	cmp	r3, r2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x376>
 8002646:	2303      	movs	r3, #3
 8002648:	e0b5      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 800264a:	4b3e      	ldr	r3, [pc, #248]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1ee      	bne.n	8002634 <HAL_RCC_OscConfig+0x360>
 8002656:	7dfb      	ldrb	r3, [r7, #23]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0x394>
 800265c:	4b39      	ldr	r3, [pc, #228]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	4a38      	ldr	r2, [pc, #224]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002666:	6413      	str	r3, [r2, #64]	; 0x40
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80a1 	beq.w	80027b4 <HAL_RCC_OscConfig+0x4e0>
 8002672:	4b34      	ldr	r3, [pc, #208]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 030c 	and.w	r3, r3, #12
 800267a:	2b08      	cmp	r3, #8
 800267c:	d05c      	beq.n	8002738 <HAL_RCC_OscConfig+0x464>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d141      	bne.n	800270a <HAL_RCC_OscConfig+0x436>
 8002686:	4b31      	ldr	r3, [pc, #196]	; (800274c <HAL_RCC_OscConfig+0x478>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	f7ff fb56 	bl	8001d3c <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x3d2>
 8002694:	f7ff fb52 	bl	8001d3c <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x3d2>
 80026a2:	2303      	movs	r3, #3
 80026a4:	e087      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80026a6:	4b27      	ldr	r3, [pc, #156]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x3c0>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69da      	ldr	r2, [r3, #28]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	019b      	lsls	r3, r3, #6
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c8:	085b      	lsrs	r3, r3, #1
 80026ca:	3b01      	subs	r3, #1
 80026cc:	041b      	lsls	r3, r3, #16
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d4:	061b      	lsls	r3, r3, #24
 80026d6:	491b      	ldr	r1, [pc, #108]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	604b      	str	r3, [r1, #4]
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <HAL_RCC_OscConfig+0x478>)
 80026de:	2201      	movs	r2, #1
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	f7ff fb2b 	bl	8001d3c <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x428>
 80026ea:	f7ff fb27 	bl	8001d3c <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x428>
 80026f8:	2303      	movs	r3, #3
 80026fa:	e05c      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80026fc:	4b11      	ldr	r3, [pc, #68]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x416>
 8002708:	e054      	b.n	80027b4 <HAL_RCC_OscConfig+0x4e0>
 800270a:	4b10      	ldr	r3, [pc, #64]	; (800274c <HAL_RCC_OscConfig+0x478>)
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	f7ff fb14 	bl	8001d3c <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x456>
 8002718:	f7ff fb10 	bl	8001d3c <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x456>
 8002726:	2303      	movs	r3, #3
 8002728:	e045      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <HAL_RCC_OscConfig+0x470>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x444>
 8002736:	e03d      	b.n	80027b4 <HAL_RCC_OscConfig+0x4e0>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d107      	bne.n	8002750 <HAL_RCC_OscConfig+0x47c>
 8002740:	2301      	movs	r3, #1
 8002742:	e038      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 8002744:	40023800 	.word	0x40023800
 8002748:	40007000 	.word	0x40007000
 800274c:	42470060 	.word	0x42470060
 8002750:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <HAL_RCC_OscConfig+0x4ec>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d028      	beq.n	80027b0 <HAL_RCC_OscConfig+0x4dc>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	429a      	cmp	r2, r3
 800276a:	d121      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4dc>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	429a      	cmp	r2, r3
 8002778:	d11a      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4dc>
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002780:	4013      	ands	r3, r2
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002786:	0192      	lsls	r2, r2, #6
 8002788:	4293      	cmp	r3, r2
 800278a:	d111      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4dc>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002796:	085b      	lsrs	r3, r3, #1
 8002798:	3b01      	subs	r3, #1
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	429a      	cmp	r2, r3
 800279e:	d107      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4dc>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	061b      	lsls	r3, r3, #24
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_OscConfig+0x4e0>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <HAL_RCC_OscConfig+0x4e2>
 80027b4:	2300      	movs	r3, #0
 80027b6:	4618      	mov	r0, r3
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800

080027c4 <HAL_RCC_ClockConfig>:
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_ClockConfig+0x14>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0cc      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 80027d8:	4b68      	ldr	r3, [pc, #416]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d90c      	bls.n	8002800 <HAL_RCC_ClockConfig+0x3c>
 80027e6:	4b65      	ldr	r3, [pc, #404]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	701a      	strb	r2, [r3, #0]
 80027ee:	4b63      	ldr	r3, [pc, #396]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x3c>
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0b8      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d020      	beq.n	800284e <HAL_RCC_ClockConfig+0x8a>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_ClockConfig+0x60>
 8002818:	4b59      	ldr	r3, [pc, #356]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4a58      	ldr	r2, [pc, #352]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002822:	6093      	str	r3, [r2, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <HAL_RCC_ClockConfig+0x78>
 8002830:	4b53      	ldr	r3, [pc, #332]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4a52      	ldr	r2, [pc, #328]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002836:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800283a:	6093      	str	r3, [r2, #8]
 800283c:	4b50      	ldr	r3, [pc, #320]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	494d      	ldr	r1, [pc, #308]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	608b      	str	r3, [r1, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d044      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x120>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d107      	bne.n	8002872 <HAL_RCC_ClockConfig+0xae>
 8002862:	4b47      	ldr	r3, [pc, #284]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d119      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
 800286e:	2301      	movs	r3, #1
 8002870:	e07f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d003      	beq.n	8002882 <HAL_RCC_ClockConfig+0xbe>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b03      	cmp	r3, #3
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0xce>
 8002882:	4b3f      	ldr	r3, [pc, #252]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
 800288e:	2301      	movs	r3, #1
 8002890:	e06f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 8002892:	4b3b      	ldr	r3, [pc, #236]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
 800289e:	2301      	movs	r3, #1
 80028a0:	e067      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 80028a2:	4b37      	ldr	r3, [pc, #220]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 0203 	bic.w	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	4934      	ldr	r1, [pc, #208]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]
 80028b4:	f7ff fa42 	bl	8001d3c <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	e00a      	b.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
 80028bc:	f7ff fa3e 	bl	8001d3c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
 80028ce:	2303      	movs	r3, #3
 80028d0:	e04f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 80028d2:	4b2b      	ldr	r3, [pc, #172]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 020c 	and.w	r2, r3, #12
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d1eb      	bne.n	80028bc <HAL_RCC_ClockConfig+0xf8>
 80028e4:	4b25      	ldr	r3, [pc, #148]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d20c      	bcs.n	800290c <HAL_RCC_ClockConfig+0x148>
 80028f2:	4b22      	ldr	r3, [pc, #136]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	b2d2      	uxtb	r2, r2
 80028f8:	701a      	strb	r2, [r3, #0]
 80028fa:	4b20      	ldr	r3, [pc, #128]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d001      	beq.n	800290c <HAL_RCC_ClockConfig+0x148>
 8002908:	2301      	movs	r3, #1
 800290a:	e032      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_RCC_ClockConfig+0x166>
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4916      	ldr	r1, [pc, #88]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	608b      	str	r3, [r1, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d009      	beq.n	800294a <HAL_RCC_ClockConfig+0x186>
 8002936:	4b12      	ldr	r3, [pc, #72]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	490e      	ldr	r1, [pc, #56]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	4313      	orrs	r3, r2
 8002948:	608b      	str	r3, [r1, #8]
 800294a:	f000 f821 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 800294e:	4602      	mov	r2, r0
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	490a      	ldr	r1, [pc, #40]	; (8002984 <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	5ccb      	ldrb	r3, [r1, r3]
 800295e:	fa22 f303 	lsr.w	r3, r2, r3
 8002962:	4a09      	ldr	r2, [pc, #36]	; (8002988 <HAL_RCC_ClockConfig+0x1c4>)
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	4b09      	ldr	r3, [pc, #36]	; (800298c <HAL_RCC_ClockConfig+0x1c8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff f9a2 	bl	8001cb4 <HAL_InitTick>
 8002970:	2300      	movs	r3, #0
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023c00 	.word	0x40023c00
 8002980:	40023800 	.word	0x40023800
 8002984:	08004690 	.word	0x08004690
 8002988:	20000000 	.word	0x20000000
 800298c:	20000004 	.word	0x20000004

08002990 <HAL_RCC_GetSysClockFreq>:
 8002990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002994:	b090      	sub	sp, #64	; 0x40
 8002996:	af00      	add	r7, sp, #0
 8002998:	2300      	movs	r3, #0
 800299a:	637b      	str	r3, [r7, #52]	; 0x34
 800299c:	2300      	movs	r3, #0
 800299e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029a0:	2300      	movs	r3, #0
 80029a2:	633b      	str	r3, [r7, #48]	; 0x30
 80029a4:	2300      	movs	r3, #0
 80029a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80029a8:	4b59      	ldr	r3, [pc, #356]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 030c 	and.w	r3, r3, #12
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d00d      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x40>
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	f200 80a1 	bhi.w	8002afc <HAL_RCC_GetSysClockFreq+0x16c>
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d002      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0x34>
 80029be:	2b04      	cmp	r3, #4
 80029c0:	d003      	beq.n	80029ca <HAL_RCC_GetSysClockFreq+0x3a>
 80029c2:	e09b      	b.n	8002afc <HAL_RCC_GetSysClockFreq+0x16c>
 80029c4:	4b53      	ldr	r3, [pc, #332]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x184>)
 80029c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80029c8:	e09b      	b.n	8002b02 <HAL_RCC_GetSysClockFreq+0x172>
 80029ca:	4b53      	ldr	r3, [pc, #332]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x188>)
 80029cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80029ce:	e098      	b.n	8002b02 <HAL_RCC_GetSysClockFreq+0x172>
 80029d0:	4b4f      	ldr	r3, [pc, #316]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029d8:	637b      	str	r3, [r7, #52]	; 0x34
 80029da:	4b4d      	ldr	r3, [pc, #308]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d028      	beq.n	8002a38 <HAL_RCC_GetSysClockFreq+0xa8>
 80029e6:	4b4a      	ldr	r3, [pc, #296]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	099b      	lsrs	r3, r3, #6
 80029ec:	2200      	movs	r2, #0
 80029ee:	623b      	str	r3, [r7, #32]
 80029f0:	627a      	str	r2, [r7, #36]	; 0x24
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029f8:	2100      	movs	r1, #0
 80029fa:	4b47      	ldr	r3, [pc, #284]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x188>)
 80029fc:	fb03 f201 	mul.w	r2, r3, r1
 8002a00:	2300      	movs	r3, #0
 8002a02:	fb00 f303 	mul.w	r3, r0, r3
 8002a06:	4413      	add	r3, r2
 8002a08:	4a43      	ldr	r2, [pc, #268]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a0a:	fba0 1202 	umull	r1, r2, r0, r2
 8002a0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002a10:	460a      	mov	r2, r1
 8002a12:	62ba      	str	r2, [r7, #40]	; 0x28
 8002a14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a16:	4413      	add	r3, r2
 8002a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	61fa      	str	r2, [r7, #28]
 8002a22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002a2a:	f7fd fc29 	bl	8000280 <__aeabi_uldivmod>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4613      	mov	r3, r2
 8002a34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a36:	e053      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x150>
 8002a38:	4b35      	ldr	r3, [pc, #212]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	099b      	lsrs	r3, r3, #6
 8002a3e:	2200      	movs	r2, #0
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	617a      	str	r2, [r7, #20]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002a4a:	f04f 0b00 	mov.w	fp, #0
 8002a4e:	4652      	mov	r2, sl
 8002a50:	465b      	mov	r3, fp
 8002a52:	f04f 0000 	mov.w	r0, #0
 8002a56:	f04f 0100 	mov.w	r1, #0
 8002a5a:	0159      	lsls	r1, r3, #5
 8002a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a60:	0150      	lsls	r0, r2, #5
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	ebb2 080a 	subs.w	r8, r2, sl
 8002a6a:	eb63 090b 	sbc.w	r9, r3, fp
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	f04f 0300 	mov.w	r3, #0
 8002a76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a82:	ebb2 0408 	subs.w	r4, r2, r8
 8002a86:	eb63 0509 	sbc.w	r5, r3, r9
 8002a8a:	f04f 0200 	mov.w	r2, #0
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	00eb      	lsls	r3, r5, #3
 8002a94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a98:	00e2      	lsls	r2, r4, #3
 8002a9a:	4614      	mov	r4, r2
 8002a9c:	461d      	mov	r5, r3
 8002a9e:	eb14 030a 	adds.w	r3, r4, sl
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	eb45 030b 	adc.w	r3, r5, fp
 8002aa8:	607b      	str	r3, [r7, #4]
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	f04f 0300 	mov.w	r3, #0
 8002ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ab6:	4629      	mov	r1, r5
 8002ab8:	028b      	lsls	r3, r1, #10
 8002aba:	4621      	mov	r1, r4
 8002abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	028a      	lsls	r2, r1, #10
 8002ac4:	4610      	mov	r0, r2
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aca:	2200      	movs	r2, #0
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	60fa      	str	r2, [r7, #12]
 8002ad0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ad4:	f7fd fbd4 	bl	8000280 <__aeabi_uldivmod>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4613      	mov	r3, r2
 8002ade:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	; (8002b10 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	0c1b      	lsrs	r3, r3, #16
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	3301      	adds	r3, #1
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	633b      	str	r3, [r7, #48]	; 0x30
 8002af0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002afa:	e002      	b.n	8002b02 <HAL_RCC_GetSysClockFreq+0x172>
 8002afc:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x184>)
 8002afe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b00:	bf00      	nop
 8002b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b04:	4618      	mov	r0, r3
 8002b06:	3740      	adds	r7, #64	; 0x40
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800
 8002b14:	00f42400 	.word	0x00f42400
 8002b18:	017d7840 	.word	0x017d7840

08002b1c <HAL_RCC_GetHCLKFreq>:
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4b03      	ldr	r3, [pc, #12]	; (8002b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000000 	.word	0x20000000

08002b34 <HAL_RCC_GetPCLK1Freq>:
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	f7ff fff0 	bl	8002b1c <HAL_RCC_GetHCLKFreq>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	0a9b      	lsrs	r3, r3, #10
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	4903      	ldr	r1, [pc, #12]	; (8002b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b4a:	5ccb      	ldrb	r3, [r1, r3]
 8002b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b50:	4618      	mov	r0, r3
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40023800 	.word	0x40023800
 8002b58:	080046a0 	.word	0x080046a0

08002b5c <HAL_RCC_GetPCLK2Freq>:
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	f7ff ffdc 	bl	8002b1c <HAL_RCC_GetHCLKFreq>
 8002b64:	4602      	mov	r2, r0
 8002b66:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	0b5b      	lsrs	r3, r3, #13
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	4903      	ldr	r1, [pc, #12]	; (8002b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b72:	5ccb      	ldrb	r3, [r1, r3]
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
 8002b78:	4618      	mov	r0, r3
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	080046a0 	.word	0x080046a0

08002b84 <HAL_TIM_Base_Init>:
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_TIM_Base_Init+0x12>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e041      	b.n	8002c1a <HAL_TIM_Base_Init+0x96>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d106      	bne.n	8002bb0 <HAL_TIM_Base_Init+0x2c>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7fe fd02 	bl	80015b4 <HAL_TIM_Base_MspInit>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	f000 f8d8 	bl	8002d78 <TIM_Base_SetConfig>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002c18:	2300      	movs	r3, #0
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_TIM_OC_Init>:
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b082      	sub	sp, #8
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_TIM_OC_Init+0x12>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e041      	b.n	8002cb8 <HAL_TIM_OC_Init+0x96>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d106      	bne.n	8002c4e <HAL_TIM_OC_Init+0x2c>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7fe fbf9 	bl	8001440 <HAL_TIM_OC_MspInit>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2202      	movs	r2, #2
 8002c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4610      	mov	r0, r2
 8002c62:	f000 f889 	bl	8002d78 <TIM_Base_SetConfig>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_TIM_OC_ConfigChannel>:
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	2300      	movs	r3, #0
 8002cce:	75fb      	strb	r3, [r7, #23]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_TIM_OC_ConfigChannel+0x1e>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e048      	b.n	8002d70 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b0c      	cmp	r3, #12
 8002cea:	d839      	bhi.n	8002d60 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002cec:	a201      	add	r2, pc, #4	; (adr r2, 8002cf4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf2:	bf00      	nop
 8002cf4:	08002d29 	.word	0x08002d29
 8002cf8:	08002d61 	.word	0x08002d61
 8002cfc:	08002d61 	.word	0x08002d61
 8002d00:	08002d61 	.word	0x08002d61
 8002d04:	08002d37 	.word	0x08002d37
 8002d08:	08002d61 	.word	0x08002d61
 8002d0c:	08002d61 	.word	0x08002d61
 8002d10:	08002d61 	.word	0x08002d61
 8002d14:	08002d45 	.word	0x08002d45
 8002d18:	08002d61 	.word	0x08002d61
 8002d1c:	08002d61 	.word	0x08002d61
 8002d20:	08002d61 	.word	0x08002d61
 8002d24:	08002d53 	.word	0x08002d53
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68b9      	ldr	r1, [r7, #8]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 f8c2 	bl	8002eb8 <TIM_OC1_SetConfig>
 8002d34:	e017      	b.n	8002d66 <HAL_TIM_OC_ConfigChannel+0xa6>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68b9      	ldr	r1, [r7, #8]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f92b 	bl	8002f98 <TIM_OC2_SetConfig>
 8002d42:	e010      	b.n	8002d66 <HAL_TIM_OC_ConfigChannel+0xa6>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 f99a 	bl	8003084 <TIM_OC3_SetConfig>
 8002d50:	e009      	b.n	8002d66 <HAL_TIM_OC_ConfigChannel+0xa6>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68b9      	ldr	r1, [r7, #8]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 fa07 	bl	800316c <TIM_OC4_SetConfig>
 8002d5e:	e002      	b.n	8002d66 <HAL_TIM_OC_ConfigChannel+0xa6>
 8002d60:	2301      	movs	r3, #1
 8002d62:	75fb      	strb	r3, [r7, #23]
 8002d64:	bf00      	nop
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <TIM_Base_SetConfig>:
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a40      	ldr	r2, [pc, #256]	; (8002e8c <TIM_Base_SetConfig+0x114>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d013      	beq.n	8002db8 <TIM_Base_SetConfig+0x40>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d96:	d00f      	beq.n	8002db8 <TIM_Base_SetConfig+0x40>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a3d      	ldr	r2, [pc, #244]	; (8002e90 <TIM_Base_SetConfig+0x118>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d00b      	beq.n	8002db8 <TIM_Base_SetConfig+0x40>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a3c      	ldr	r2, [pc, #240]	; (8002e94 <TIM_Base_SetConfig+0x11c>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d007      	beq.n	8002db8 <TIM_Base_SetConfig+0x40>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a3b      	ldr	r2, [pc, #236]	; (8002e98 <TIM_Base_SetConfig+0x120>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d003      	beq.n	8002db8 <TIM_Base_SetConfig+0x40>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a3a      	ldr	r2, [pc, #232]	; (8002e9c <TIM_Base_SetConfig+0x124>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d108      	bne.n	8002dca <TIM_Base_SetConfig+0x52>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a2f      	ldr	r2, [pc, #188]	; (8002e8c <TIM_Base_SetConfig+0x114>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d02b      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd8:	d027      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a2c      	ldr	r2, [pc, #176]	; (8002e90 <TIM_Base_SetConfig+0x118>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d023      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a2b      	ldr	r2, [pc, #172]	; (8002e94 <TIM_Base_SetConfig+0x11c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d01f      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a2a      	ldr	r2, [pc, #168]	; (8002e98 <TIM_Base_SetConfig+0x120>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d01b      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a29      	ldr	r2, [pc, #164]	; (8002e9c <TIM_Base_SetConfig+0x124>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d017      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a28      	ldr	r2, [pc, #160]	; (8002ea0 <TIM_Base_SetConfig+0x128>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d013      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a27      	ldr	r2, [pc, #156]	; (8002ea4 <TIM_Base_SetConfig+0x12c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00f      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a26      	ldr	r2, [pc, #152]	; (8002ea8 <TIM_Base_SetConfig+0x130>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d00b      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a25      	ldr	r2, [pc, #148]	; (8002eac <TIM_Base_SetConfig+0x134>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d007      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a24      	ldr	r2, [pc, #144]	; (8002eb0 <TIM_Base_SetConfig+0x138>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d003      	beq.n	8002e2a <TIM_Base_SetConfig+0xb2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a23      	ldr	r2, [pc, #140]	; (8002eb4 <TIM_Base_SetConfig+0x13c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d108      	bne.n	8002e3c <TIM_Base_SetConfig+0xc4>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	629a      	str	r2, [r3, #40]	; 0x28
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <TIM_Base_SetConfig+0x114>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d003      	beq.n	8002e70 <TIM_Base_SetConfig+0xf8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a0c      	ldr	r2, [pc, #48]	; (8002e9c <TIM_Base_SetConfig+0x124>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d103      	bne.n	8002e78 <TIM_Base_SetConfig+0x100>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	615a      	str	r2, [r3, #20]
 8002e7e:	bf00      	nop
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	40000400 	.word	0x40000400
 8002e94:	40000800 	.word	0x40000800
 8002e98:	40000c00 	.word	0x40000c00
 8002e9c:	40010400 	.word	0x40010400
 8002ea0:	40014000 	.word	0x40014000
 8002ea4:	40014400 	.word	0x40014400
 8002ea8:	40014800 	.word	0x40014800
 8002eac:	40001800 	.word	0x40001800
 8002eb0:	40001c00 	.word	0x40001c00
 8002eb4:	40002000 	.word	0x40002000

08002eb8 <TIM_OC1_SetConfig>:
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	f023 0201 	bic.w	r2, r3, #1
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	621a      	str	r2, [r3, #32]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	617b      	str	r3, [r7, #20]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f023 0303 	bic.w	r3, r3, #3
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f023 0302 	bic.w	r3, r3, #2
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a20      	ldr	r2, [pc, #128]	; (8002f90 <TIM_OC1_SetConfig+0xd8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_OC1_SetConfig+0x64>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a1f      	ldr	r2, [pc, #124]	; (8002f94 <TIM_OC1_SetConfig+0xdc>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d10c      	bne.n	8002f36 <TIM_OC1_SetConfig+0x7e>
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	f023 0308 	bic.w	r3, r3, #8
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f023 0304 	bic.w	r3, r3, #4
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a15      	ldr	r2, [pc, #84]	; (8002f90 <TIM_OC1_SetConfig+0xd8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d003      	beq.n	8002f46 <TIM_OC1_SetConfig+0x8e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <TIM_OC1_SetConfig+0xdc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d111      	bne.n	8002f6a <TIM_OC1_SetConfig+0xb2>
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	605a      	str	r2, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	619a      	str	r2, [r3, #24]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	621a      	str	r2, [r3, #32]
 8002f84:	bf00      	nop
 8002f86:	371c      	adds	r7, #28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	40010000 	.word	0x40010000
 8002f94:	40010400 	.word	0x40010400

08002f98 <TIM_OC2_SetConfig>:
 8002f98:	b480      	push	{r7}
 8002f9a:	b087      	sub	sp, #28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	f023 0210 	bic.w	r2, r3, #16
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	621a      	str	r2, [r3, #32]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	021b      	lsls	r3, r3, #8
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f023 0320 	bic.w	r3, r3, #32
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a22      	ldr	r2, [pc, #136]	; (800307c <TIM_OC2_SetConfig+0xe4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d003      	beq.n	8003000 <TIM_OC2_SetConfig+0x68>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a21      	ldr	r2, [pc, #132]	; (8003080 <TIM_OC2_SetConfig+0xe8>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d10d      	bne.n	800301c <TIM_OC2_SetConfig+0x84>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a17      	ldr	r2, [pc, #92]	; (800307c <TIM_OC2_SetConfig+0xe4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d003      	beq.n	800302c <TIM_OC2_SetConfig+0x94>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a16      	ldr	r2, [pc, #88]	; (8003080 <TIM_OC2_SetConfig+0xe8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d113      	bne.n	8003054 <TIM_OC2_SetConfig+0xbc>
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003032:	613b      	str	r3, [r7, #16]
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	4313      	orrs	r3, r2
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	619a      	str	r2, [r3, #24]
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	639a      	str	r2, [r3, #56]	; 0x38
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	621a      	str	r2, [r3, #32]
 800306e:	bf00      	nop
 8003070:	371c      	adds	r7, #28
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40010000 	.word	0x40010000
 8003080:	40010400 	.word	0x40010400

08003084 <TIM_OC3_SetConfig>:
 8003084:	b480      	push	{r7}
 8003086:	b087      	sub	sp, #28
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	621a      	str	r2, [r3, #32]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0303 	bic.w	r3, r3, #3
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a21      	ldr	r2, [pc, #132]	; (8003164 <TIM_OC3_SetConfig+0xe0>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d003      	beq.n	80030ea <TIM_OC3_SetConfig+0x66>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a20      	ldr	r2, [pc, #128]	; (8003168 <TIM_OC3_SetConfig+0xe4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d10d      	bne.n	8003106 <TIM_OC3_SetConfig+0x82>
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a16      	ldr	r2, [pc, #88]	; (8003164 <TIM_OC3_SetConfig+0xe0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d003      	beq.n	8003116 <TIM_OC3_SetConfig+0x92>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a15      	ldr	r2, [pc, #84]	; (8003168 <TIM_OC3_SetConfig+0xe4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d113      	bne.n	800313e <TIM_OC3_SetConfig+0xba>
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	011b      	lsls	r3, r3, #4
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	605a      	str	r2, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	61da      	str	r2, [r3, #28]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	63da      	str	r2, [r3, #60]	; 0x3c
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	621a      	str	r2, [r3, #32]
 8003158:	bf00      	nop
 800315a:	371c      	adds	r7, #28
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	40010000 	.word	0x40010000
 8003168:	40010400 	.word	0x40010400

0800316c <TIM_OC4_SetConfig>:
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	621a      	str	r2, [r3, #32]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	613b      	str	r3, [r7, #16]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	031b      	lsls	r3, r3, #12
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a12      	ldr	r2, [pc, #72]	; (8003210 <TIM_OC4_SetConfig+0xa4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d003      	beq.n	80031d4 <TIM_OC4_SetConfig+0x68>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a11      	ldr	r2, [pc, #68]	; (8003214 <TIM_OC4_SetConfig+0xa8>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d109      	bne.n	80031e8 <TIM_OC4_SetConfig+0x7c>
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	019b      	lsls	r3, r3, #6
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	605a      	str	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	61da      	str	r2, [r3, #28]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	641a      	str	r2, [r3, #64]	; 0x40
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	621a      	str	r2, [r3, #32]
 8003202:	bf00      	nop
 8003204:	371c      	adds	r7, #28
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	40010000 	.word	0x40010000
 8003214:	40010400 	.word	0x40010400

08003218 <HAL_TIMEx_MasterConfigSynchronization>:
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003228:	2b01      	cmp	r3, #1
 800322a:	d101      	bne.n	8003230 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800322c:	2302      	movs	r3, #2
 800322e:	e05a      	b.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	60bb      	str	r3, [r7, #8]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a21      	ldr	r2, [pc, #132]	; (80032f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d022      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327c:	d01d      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1d      	ldr	r2, [pc, #116]	; (80032f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d018      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a1b      	ldr	r2, [pc, #108]	; (80032fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d013      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a1a      	ldr	r2, [pc, #104]	; (8003300 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d00e      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a18      	ldr	r2, [pc, #96]	; (8003304 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d009      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a17      	ldr	r2, [pc, #92]	; (8003308 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d004      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a15      	ldr	r2, [pc, #84]	; (800330c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10c      	bne.n	80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032c0:	60bb      	str	r3, [r7, #8]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68ba      	ldr	r2, [r7, #8]
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80032e4:	2300      	movs	r3, #0
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40010000 	.word	0x40010000
 80032f8:	40000400 	.word	0x40000400
 80032fc:	40000800 	.word	0x40000800
 8003300:	40000c00 	.word	0x40000c00
 8003304:	40010400 	.word	0x40010400
 8003308:	40014000 	.word	0x40014000
 800330c:	40001800 	.word	0x40001800

08003310 <HAL_TIMEx_ConfigBreakDeadTime>:
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003328:	2302      	movs	r3, #2
 800332a:	e03d      	b.n	80033a8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4313      	orrs	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4313      	orrs	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	645a      	str	r2, [r3, #68]	; 0x44
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033a6:	2300      	movs	r3, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_UART_Init>:
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_UART_Init+0x12>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e03f      	b.n	8003446 <HAL_UART_Init+0x92>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <HAL_UART_Init+0x2c>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fe fb64 	bl	8001aa8 <HAL_UART_MspInit>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2224      	movs	r2, #36	; 0x24
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033f6:	60da      	str	r2, [r3, #12]
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f9cb 	bl	8003794 <UART_SetConfig>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800340c:	611a      	str	r2, [r3, #16]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695a      	ldr	r2, [r3, #20]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800341c:	615a      	str	r2, [r3, #20]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800342c:	60da      	str	r2, [r3, #12]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	641a      	str	r2, [r3, #64]	; 0x40
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003444:	2300      	movs	r3, #0
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_UART_Transmit>:
 800344e:	b580      	push	{r7, lr}
 8003450:	b08a      	sub	sp, #40	; 0x28
 8003452:	af02      	add	r7, sp, #8
 8003454:	60f8      	str	r0, [r7, #12]
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	603b      	str	r3, [r7, #0]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b20      	cmp	r3, #32
 800346c:	d17c      	bne.n	8003568 <HAL_UART_Transmit+0x11a>
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <HAL_UART_Transmit+0x2c>
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_UART_Transmit+0x30>
 800347a:	2301      	movs	r3, #1
 800347c:	e075      	b.n	800356a <HAL_UART_Transmit+0x11c>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_UART_Transmit+0x3e>
 8003488:	2302      	movs	r3, #2
 800348a:	e06e      	b.n	800356a <HAL_UART_Transmit+0x11c>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	641a      	str	r2, [r3, #64]	; 0x40
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2221      	movs	r2, #33	; 0x21
 800349e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80034a2:	f7fe fc4b 	bl	8001d3c <HAL_GetTick>
 80034a6:	6178      	str	r0, [r7, #20]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	88fa      	ldrh	r2, [r7, #6]
 80034ac:	849a      	strh	r2, [r3, #36]	; 0x24
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	88fa      	ldrh	r2, [r7, #6]
 80034b2:	84da      	strh	r2, [r3, #38]	; 0x26
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034bc:	d108      	bne.n	80034d0 <HAL_UART_Transmit+0x82>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d104      	bne.n	80034d0 <HAL_UART_Transmit+0x82>
 80034c6:	2300      	movs	r3, #0
 80034c8:	61fb      	str	r3, [r7, #28]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	e003      	b.n	80034d8 <HAL_UART_Transmit+0x8a>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	2300      	movs	r3, #0
 80034d6:	61bb      	str	r3, [r7, #24]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034e0:	e02a      	b.n	8003538 <HAL_UART_Transmit+0xea>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2200      	movs	r2, #0
 80034ea:	2180      	movs	r1, #128	; 0x80
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f8e2 	bl	80036b6 <UART_WaitOnFlagUntilTimeout>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <HAL_UART_Transmit+0xae>
 80034f8:	2303      	movs	r3, #3
 80034fa:	e036      	b.n	800356a <HAL_UART_Transmit+0x11c>
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10b      	bne.n	800351a <HAL_UART_Transmit+0xcc>
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	881b      	ldrh	r3, [r3, #0]
 8003506:	461a      	mov	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003510:	605a      	str	r2, [r3, #4]
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	3302      	adds	r3, #2
 8003516:	61bb      	str	r3, [r7, #24]
 8003518:	e007      	b.n	800352a <HAL_UART_Transmit+0xdc>
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	781a      	ldrb	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	605a      	str	r2, [r3, #4]
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	3301      	adds	r3, #1
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	84da      	strh	r2, [r3, #38]	; 0x26
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800353c:	b29b      	uxth	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1cf      	bne.n	80034e2 <HAL_UART_Transmit+0x94>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	2200      	movs	r2, #0
 800354a:	2140      	movs	r1, #64	; 0x40
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 f8b2 	bl	80036b6 <UART_WaitOnFlagUntilTimeout>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_UART_Transmit+0x10e>
 8003558:	2303      	movs	r3, #3
 800355a:	e006      	b.n	800356a <HAL_UART_Transmit+0x11c>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003564:	2300      	movs	r3, #0
 8003566:	e000      	b.n	800356a <HAL_UART_Transmit+0x11c>
 8003568:	2302      	movs	r3, #2
 800356a:	4618      	mov	r0, r3
 800356c:	3720      	adds	r7, #32
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_UART_Receive>:
 8003572:	b580      	push	{r7, lr}
 8003574:	b08a      	sub	sp, #40	; 0x28
 8003576:	af02      	add	r7, sp, #8
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	603b      	str	r3, [r7, #0]
 800357e:	4613      	mov	r3, r2
 8003580:	80fb      	strh	r3, [r7, #6]
 8003582:	2300      	movs	r3, #0
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b20      	cmp	r3, #32
 8003590:	f040 808c 	bne.w	80036ac <HAL_UART_Receive+0x13a>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <HAL_UART_Receive+0x2e>
 800359a:	88fb      	ldrh	r3, [r7, #6]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_UART_Receive+0x32>
 80035a0:	2301      	movs	r3, #1
 80035a2:	e084      	b.n	80036ae <HAL_UART_Receive+0x13c>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_UART_Receive+0x40>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e07d      	b.n	80036ae <HAL_UART_Receive+0x13c>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	641a      	str	r2, [r3, #64]	; 0x40
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2222      	movs	r2, #34	; 0x22
 80035c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	631a      	str	r2, [r3, #48]	; 0x30
 80035ce:	f7fe fbb5 	bl	8001d3c <HAL_GetTick>
 80035d2:	6178      	str	r0, [r7, #20]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	88fa      	ldrh	r2, [r7, #6]
 80035d8:	859a      	strh	r2, [r3, #44]	; 0x2c
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	88fa      	ldrh	r2, [r7, #6]
 80035de:	85da      	strh	r2, [r3, #46]	; 0x2e
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035e8:	d108      	bne.n	80035fc <HAL_UART_Receive+0x8a>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d104      	bne.n	80035fc <HAL_UART_Receive+0x8a>
 80035f2:	2300      	movs	r3, #0
 80035f4:	61fb      	str	r3, [r7, #28]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	e003      	b.n	8003604 <HAL_UART_Receive+0x92>
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	61fb      	str	r3, [r7, #28]
 8003600:	2300      	movs	r3, #0
 8003602:	61bb      	str	r3, [r7, #24]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800360c:	e043      	b.n	8003696 <HAL_UART_Receive+0x124>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2200      	movs	r2, #0
 8003616:	2120      	movs	r1, #32
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f84c 	bl	80036b6 <UART_WaitOnFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_UART_Receive+0xb6>
 8003624:	2303      	movs	r3, #3
 8003626:	e042      	b.n	80036ae <HAL_UART_Receive+0x13c>
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10c      	bne.n	8003648 <HAL_UART_Receive+0xd6>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	b29b      	uxth	r3, r3
 8003636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800363a:	b29a      	uxth	r2, r3
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	801a      	strh	r2, [r3, #0]
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	3302      	adds	r3, #2
 8003644:	61bb      	str	r3, [r7, #24]
 8003646:	e01f      	b.n	8003688 <HAL_UART_Receive+0x116>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003650:	d007      	beq.n	8003662 <HAL_UART_Receive+0xf0>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <HAL_UART_Receive+0xfe>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <HAL_UART_Receive+0xfe>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	b2da      	uxtb	r2, r3
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e008      	b.n	8003682 <HAL_UART_Receive+0x110>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800367c:	b2da      	uxtb	r2, r3
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3301      	adds	r3, #1
 8003686:	61fb      	str	r3, [r7, #28]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800368c:	b29b      	uxth	r3, r3
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	85da      	strh	r2, [r3, #46]	; 0x2e
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1b6      	bne.n	800360e <HAL_UART_Receive+0x9c>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036a8:	2300      	movs	r3, #0
 80036aa:	e000      	b.n	80036ae <HAL_UART_Receive+0x13c>
 80036ac:	2302      	movs	r3, #2
 80036ae:	4618      	mov	r0, r3
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <UART_WaitOnFlagUntilTimeout>:
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b090      	sub	sp, #64	; 0x40
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	4613      	mov	r3, r2
 80036c4:	71fb      	strb	r3, [r7, #7]
 80036c6:	e050      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0xb4>
 80036c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ce:	d04c      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0xb4>
 80036d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d007      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80036d6:	f7fe fb31 	bl	8001d3c <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d241      	bcs.n	800376a <UART_WaitOnFlagUntilTimeout+0xb4>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	330c      	adds	r3, #12
 80036ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80036ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f0:	e853 3f00 	ldrex	r3, [r3]
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80036fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	330c      	adds	r3, #12
 8003704:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003706:	637a      	str	r2, [r7, #52]	; 0x34
 8003708:	633b      	str	r3, [r7, #48]	; 0x30
 800370a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800370c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1e5      	bne.n	80036e6 <UART_WaitOnFlagUntilTimeout+0x30>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	3314      	adds	r3, #20
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	e853 3f00 	ldrex	r3, [r3]
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	f023 0301 	bic.w	r3, r3, #1
 8003730:	63bb      	str	r3, [r7, #56]	; 0x38
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	3314      	adds	r3, #20
 8003738:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800373a:	623a      	str	r2, [r7, #32]
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	69f9      	ldr	r1, [r7, #28]
 8003740:	6a3a      	ldr	r2, [r7, #32]
 8003742:	e841 2300 	strex	r3, r2, [r1]
 8003746:	61bb      	str	r3, [r7, #24]
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1e5      	bne.n	800371a <UART_WaitOnFlagUntilTimeout+0x64>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003766:	2303      	movs	r3, #3
 8003768:	e00f      	b.n	800378a <UART_WaitOnFlagUntilTimeout+0xd4>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	4013      	ands	r3, r2
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	429a      	cmp	r2, r3
 8003778:	bf0c      	ite	eq
 800377a:	2301      	moveq	r3, #1
 800377c:	2300      	movne	r3, #0
 800377e:	b2db      	uxtb	r3, r3
 8003780:	461a      	mov	r2, r3
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	429a      	cmp	r2, r3
 8003786:	d09f      	beq.n	80036c8 <UART_WaitOnFlagUntilTimeout+0x12>
 8003788:	2300      	movs	r3, #0
 800378a:	4618      	mov	r0, r3
 800378c:	3740      	adds	r7, #64	; 0x40
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <UART_SetConfig>:
 8003794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003798:	b0c0      	sub	sp, #256	; 0x100
 800379a:	af00      	add	r7, sp, #0
 800379c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 80037a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80037ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b0:	68d9      	ldr	r1, [r3, #12]
 80037b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	ea40 0301 	orr.w	r3, r0, r1
 80037bc:	6113      	str	r3, [r2, #16]
 80037be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	4313      	orrs	r3, r2
 80037dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80037ec:	f021 010c 	bic.w	r1, r1, #12
 80037f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80037fa:	430b      	orrs	r3, r1
 80037fc:	60d3      	str	r3, [r2, #12]
 80037fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800380a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800380e:	6999      	ldr	r1, [r3, #24]
 8003810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	ea40 0301 	orr.w	r3, r0, r1
 800381a:	6153      	str	r3, [r2, #20]
 800381c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	4b8f      	ldr	r3, [pc, #572]	; (8003a60 <UART_SetConfig+0x2cc>)
 8003824:	429a      	cmp	r2, r3
 8003826:	d005      	beq.n	8003834 <UART_SetConfig+0xa0>
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4b8d      	ldr	r3, [pc, #564]	; (8003a64 <UART_SetConfig+0x2d0>)
 8003830:	429a      	cmp	r2, r3
 8003832:	d104      	bne.n	800383e <UART_SetConfig+0xaa>
 8003834:	f7ff f992 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003838:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800383c:	e003      	b.n	8003846 <UART_SetConfig+0xb2>
 800383e:	f7ff f979 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 8003842:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003850:	f040 810c 	bne.w	8003a6c <UART_SetConfig+0x2d8>
 8003854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003858:	2200      	movs	r2, #0
 800385a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800385e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003862:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003866:	4622      	mov	r2, r4
 8003868:	462b      	mov	r3, r5
 800386a:	1891      	adds	r1, r2, r2
 800386c:	65b9      	str	r1, [r7, #88]	; 0x58
 800386e:	415b      	adcs	r3, r3
 8003870:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003872:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003876:	4621      	mov	r1, r4
 8003878:	eb12 0801 	adds.w	r8, r2, r1
 800387c:	4629      	mov	r1, r5
 800387e:	eb43 0901 	adc.w	r9, r3, r1
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800388e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003892:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003896:	4690      	mov	r8, r2
 8003898:	4699      	mov	r9, r3
 800389a:	4623      	mov	r3, r4
 800389c:	eb18 0303 	adds.w	r3, r8, r3
 80038a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80038a4:	462b      	mov	r3, r5
 80038a6:	eb49 0303 	adc.w	r3, r9, r3
 80038aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80038ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80038ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80038be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80038c2:	460b      	mov	r3, r1
 80038c4:	18db      	adds	r3, r3, r3
 80038c6:	653b      	str	r3, [r7, #80]	; 0x50
 80038c8:	4613      	mov	r3, r2
 80038ca:	eb42 0303 	adc.w	r3, r2, r3
 80038ce:	657b      	str	r3, [r7, #84]	; 0x54
 80038d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80038d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80038d8:	f7fc fcd2 	bl	8000280 <__aeabi_uldivmod>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4b61      	ldr	r3, [pc, #388]	; (8003a68 <UART_SetConfig+0x2d4>)
 80038e2:	fba3 2302 	umull	r2, r3, r3, r2
 80038e6:	095b      	lsrs	r3, r3, #5
 80038e8:	011c      	lsls	r4, r3, #4
 80038ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038ee:	2200      	movs	r2, #0
 80038f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80038f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80038fc:	4642      	mov	r2, r8
 80038fe:	464b      	mov	r3, r9
 8003900:	1891      	adds	r1, r2, r2
 8003902:	64b9      	str	r1, [r7, #72]	; 0x48
 8003904:	415b      	adcs	r3, r3
 8003906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003908:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800390c:	4641      	mov	r1, r8
 800390e:	eb12 0a01 	adds.w	sl, r2, r1
 8003912:	4649      	mov	r1, r9
 8003914:	eb43 0b01 	adc.w	fp, r3, r1
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003924:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003928:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800392c:	4692      	mov	sl, r2
 800392e:	469b      	mov	fp, r3
 8003930:	4643      	mov	r3, r8
 8003932:	eb1a 0303 	adds.w	r3, sl, r3
 8003936:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800393a:	464b      	mov	r3, r9
 800393c:	eb4b 0303 	adc.w	r3, fp, r3
 8003940:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003950:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003954:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003958:	460b      	mov	r3, r1
 800395a:	18db      	adds	r3, r3, r3
 800395c:	643b      	str	r3, [r7, #64]	; 0x40
 800395e:	4613      	mov	r3, r2
 8003960:	eb42 0303 	adc.w	r3, r2, r3
 8003964:	647b      	str	r3, [r7, #68]	; 0x44
 8003966:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800396a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800396e:	f7fc fc87 	bl	8000280 <__aeabi_uldivmod>
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	4611      	mov	r1, r2
 8003978:	4b3b      	ldr	r3, [pc, #236]	; (8003a68 <UART_SetConfig+0x2d4>)
 800397a:	fba3 2301 	umull	r2, r3, r3, r1
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	2264      	movs	r2, #100	; 0x64
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	1acb      	subs	r3, r1, r3
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800398e:	4b36      	ldr	r3, [pc, #216]	; (8003a68 <UART_SetConfig+0x2d4>)
 8003990:	fba3 2302 	umull	r2, r3, r3, r2
 8003994:	095b      	lsrs	r3, r3, #5
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800399c:	441c      	add	r4, r3
 800399e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039a2:	2200      	movs	r2, #0
 80039a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80039a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80039ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80039b0:	4642      	mov	r2, r8
 80039b2:	464b      	mov	r3, r9
 80039b4:	1891      	adds	r1, r2, r2
 80039b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80039b8:	415b      	adcs	r3, r3
 80039ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80039c0:	4641      	mov	r1, r8
 80039c2:	1851      	adds	r1, r2, r1
 80039c4:	6339      	str	r1, [r7, #48]	; 0x30
 80039c6:	4649      	mov	r1, r9
 80039c8:	414b      	adcs	r3, r1
 80039ca:	637b      	str	r3, [r7, #52]	; 0x34
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80039d8:	4659      	mov	r1, fp
 80039da:	00cb      	lsls	r3, r1, #3
 80039dc:	4651      	mov	r1, sl
 80039de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039e2:	4651      	mov	r1, sl
 80039e4:	00ca      	lsls	r2, r1, #3
 80039e6:	4610      	mov	r0, r2
 80039e8:	4619      	mov	r1, r3
 80039ea:	4603      	mov	r3, r0
 80039ec:	4642      	mov	r2, r8
 80039ee:	189b      	adds	r3, r3, r2
 80039f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039f4:	464b      	mov	r3, r9
 80039f6:	460a      	mov	r2, r1
 80039f8:	eb42 0303 	adc.w	r3, r2, r3
 80039fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003a0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003a10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003a14:	460b      	mov	r3, r1
 8003a16:	18db      	adds	r3, r3, r3
 8003a18:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	eb42 0303 	adc.w	r3, r2, r3
 8003a20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003a26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003a2a:	f7fc fc29 	bl	8000280 <__aeabi_uldivmod>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	460b      	mov	r3, r1
 8003a32:	4b0d      	ldr	r3, [pc, #52]	; (8003a68 <UART_SetConfig+0x2d4>)
 8003a34:	fba3 1302 	umull	r1, r3, r3, r2
 8003a38:	095b      	lsrs	r3, r3, #5
 8003a3a:	2164      	movs	r1, #100	; 0x64
 8003a3c:	fb01 f303 	mul.w	r3, r1, r3
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	3332      	adds	r3, #50	; 0x32
 8003a46:	4a08      	ldr	r2, [pc, #32]	; (8003a68 <UART_SetConfig+0x2d4>)
 8003a48:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4c:	095b      	lsrs	r3, r3, #5
 8003a4e:	f003 0207 	and.w	r2, r3, #7
 8003a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4422      	add	r2, r4
 8003a5a:	609a      	str	r2, [r3, #8]
 8003a5c:	e105      	b.n	8003c6a <UART_SetConfig+0x4d6>
 8003a5e:	bf00      	nop
 8003a60:	40011000 	.word	0x40011000
 8003a64:	40011400 	.word	0x40011400
 8003a68:	51eb851f 	.word	0x51eb851f
 8003a6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a70:	2200      	movs	r2, #0
 8003a72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a7e:	4642      	mov	r2, r8
 8003a80:	464b      	mov	r3, r9
 8003a82:	1891      	adds	r1, r2, r2
 8003a84:	6239      	str	r1, [r7, #32]
 8003a86:	415b      	adcs	r3, r3
 8003a88:	627b      	str	r3, [r7, #36]	; 0x24
 8003a8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a8e:	4641      	mov	r1, r8
 8003a90:	1854      	adds	r4, r2, r1
 8003a92:	4649      	mov	r1, r9
 8003a94:	eb43 0501 	adc.w	r5, r3, r1
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	00eb      	lsls	r3, r5, #3
 8003aa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003aa6:	00e2      	lsls	r2, r4, #3
 8003aa8:	4614      	mov	r4, r2
 8003aaa:	461d      	mov	r5, r3
 8003aac:	4643      	mov	r3, r8
 8003aae:	18e3      	adds	r3, r4, r3
 8003ab0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ab4:	464b      	mov	r3, r9
 8003ab6:	eb45 0303 	adc.w	r3, r5, r3
 8003aba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003aca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003ace:	f04f 0200 	mov.w	r2, #0
 8003ad2:	f04f 0300 	mov.w	r3, #0
 8003ad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003ada:	4629      	mov	r1, r5
 8003adc:	008b      	lsls	r3, r1, #2
 8003ade:	4621      	mov	r1, r4
 8003ae0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ae4:	4621      	mov	r1, r4
 8003ae6:	008a      	lsls	r2, r1, #2
 8003ae8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003aec:	f7fc fbc8 	bl	8000280 <__aeabi_uldivmod>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4b60      	ldr	r3, [pc, #384]	; (8003c78 <UART_SetConfig+0x4e4>)
 8003af6:	fba3 2302 	umull	r2, r3, r3, r2
 8003afa:	095b      	lsrs	r3, r3, #5
 8003afc:	011c      	lsls	r4, r3, #4
 8003afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b02:	2200      	movs	r2, #0
 8003b04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003b10:	4642      	mov	r2, r8
 8003b12:	464b      	mov	r3, r9
 8003b14:	1891      	adds	r1, r2, r2
 8003b16:	61b9      	str	r1, [r7, #24]
 8003b18:	415b      	adcs	r3, r3
 8003b1a:	61fb      	str	r3, [r7, #28]
 8003b1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b20:	4641      	mov	r1, r8
 8003b22:	1851      	adds	r1, r2, r1
 8003b24:	6139      	str	r1, [r7, #16]
 8003b26:	4649      	mov	r1, r9
 8003b28:	414b      	adcs	r3, r1
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	f04f 0200 	mov.w	r2, #0
 8003b30:	f04f 0300 	mov.w	r3, #0
 8003b34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b38:	4659      	mov	r1, fp
 8003b3a:	00cb      	lsls	r3, r1, #3
 8003b3c:	4651      	mov	r1, sl
 8003b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b42:	4651      	mov	r1, sl
 8003b44:	00ca      	lsls	r2, r1, #3
 8003b46:	4610      	mov	r0, r2
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	4642      	mov	r2, r8
 8003b4e:	189b      	adds	r3, r3, r2
 8003b50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b54:	464b      	mov	r3, r9
 8003b56:	460a      	mov	r2, r1
 8003b58:	eb42 0303 	adc.w	r3, r2, r3
 8003b5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003b6c:	f04f 0200 	mov.w	r2, #0
 8003b70:	f04f 0300 	mov.w	r3, #0
 8003b74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b78:	4649      	mov	r1, r9
 8003b7a:	008b      	lsls	r3, r1, #2
 8003b7c:	4641      	mov	r1, r8
 8003b7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b82:	4641      	mov	r1, r8
 8003b84:	008a      	lsls	r2, r1, #2
 8003b86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b8a:	f7fc fb79 	bl	8000280 <__aeabi_uldivmod>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4b39      	ldr	r3, [pc, #228]	; (8003c78 <UART_SetConfig+0x4e4>)
 8003b94:	fba3 1302 	umull	r1, r3, r3, r2
 8003b98:	095b      	lsrs	r3, r3, #5
 8003b9a:	2164      	movs	r1, #100	; 0x64
 8003b9c:	fb01 f303 	mul.w	r3, r1, r3
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	011b      	lsls	r3, r3, #4
 8003ba4:	3332      	adds	r3, #50	; 0x32
 8003ba6:	4a34      	ldr	r2, [pc, #208]	; (8003c78 <UART_SetConfig+0x4e4>)
 8003ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bac:	095b      	lsrs	r3, r3, #5
 8003bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb2:	441c      	add	r4, r3
 8003bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bb8:	2200      	movs	r2, #0
 8003bba:	673b      	str	r3, [r7, #112]	; 0x70
 8003bbc:	677a      	str	r2, [r7, #116]	; 0x74
 8003bbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003bc2:	4642      	mov	r2, r8
 8003bc4:	464b      	mov	r3, r9
 8003bc6:	1891      	adds	r1, r2, r2
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	415b      	adcs	r3, r3
 8003bcc:	60fb      	str	r3, [r7, #12]
 8003bce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bd2:	4641      	mov	r1, r8
 8003bd4:	1851      	adds	r1, r2, r1
 8003bd6:	6039      	str	r1, [r7, #0]
 8003bd8:	4649      	mov	r1, r9
 8003bda:	414b      	adcs	r3, r1
 8003bdc:	607b      	str	r3, [r7, #4]
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003bea:	4659      	mov	r1, fp
 8003bec:	00cb      	lsls	r3, r1, #3
 8003bee:	4651      	mov	r1, sl
 8003bf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bf4:	4651      	mov	r1, sl
 8003bf6:	00ca      	lsls	r2, r1, #3
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	4642      	mov	r2, r8
 8003c00:	189b      	adds	r3, r3, r2
 8003c02:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c04:	464b      	mov	r3, r9
 8003c06:	460a      	mov	r2, r1
 8003c08:	eb42 0303 	adc.w	r3, r2, r3
 8003c0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	663b      	str	r3, [r7, #96]	; 0x60
 8003c18:	667a      	str	r2, [r7, #100]	; 0x64
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003c26:	4649      	mov	r1, r9
 8003c28:	008b      	lsls	r3, r1, #2
 8003c2a:	4641      	mov	r1, r8
 8003c2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c30:	4641      	mov	r1, r8
 8003c32:	008a      	lsls	r2, r1, #2
 8003c34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003c38:	f7fc fb22 	bl	8000280 <__aeabi_uldivmod>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <UART_SetConfig+0x4e4>)
 8003c42:	fba3 1302 	umull	r1, r3, r3, r2
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	2164      	movs	r1, #100	; 0x64
 8003c4a:	fb01 f303 	mul.w	r3, r1, r3
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	3332      	adds	r3, #50	; 0x32
 8003c54:	4a08      	ldr	r2, [pc, #32]	; (8003c78 <UART_SetConfig+0x4e4>)
 8003c56:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	f003 020f 	and.w	r2, r3, #15
 8003c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4422      	add	r2, r4
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	bf00      	nop
 8003c6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003c70:	46bd      	mov	sp, r7
 8003c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c76:	bf00      	nop
 8003c78:	51eb851f 	.word	0x51eb851f

08003c7c <__errno>:
 8003c7c:	4b01      	ldr	r3, [pc, #4]	; (8003c84 <__errno+0x8>)
 8003c7e:	6818      	ldr	r0, [r3, #0]
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	2000000c 	.word	0x2000000c

08003c88 <__libc_init_array>:
 8003c88:	b570      	push	{r4, r5, r6, lr}
 8003c8a:	4d0d      	ldr	r5, [pc, #52]	; (8003cc0 <__libc_init_array+0x38>)
 8003c8c:	4c0d      	ldr	r4, [pc, #52]	; (8003cc4 <__libc_init_array+0x3c>)
 8003c8e:	1b64      	subs	r4, r4, r5
 8003c90:	10a4      	asrs	r4, r4, #2
 8003c92:	2600      	movs	r6, #0
 8003c94:	42a6      	cmp	r6, r4
 8003c96:	d109      	bne.n	8003cac <__libc_init_array+0x24>
 8003c98:	4d0b      	ldr	r5, [pc, #44]	; (8003cc8 <__libc_init_array+0x40>)
 8003c9a:	4c0c      	ldr	r4, [pc, #48]	; (8003ccc <__libc_init_array+0x44>)
 8003c9c:	f000 fc8e 	bl	80045bc <_init>
 8003ca0:	1b64      	subs	r4, r4, r5
 8003ca2:	10a4      	asrs	r4, r4, #2
 8003ca4:	2600      	movs	r6, #0
 8003ca6:	42a6      	cmp	r6, r4
 8003ca8:	d105      	bne.n	8003cb6 <__libc_init_array+0x2e>
 8003caa:	bd70      	pop	{r4, r5, r6, pc}
 8003cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cb0:	4798      	blx	r3
 8003cb2:	3601      	adds	r6, #1
 8003cb4:	e7ee      	b.n	8003c94 <__libc_init_array+0xc>
 8003cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cba:	4798      	blx	r3
 8003cbc:	3601      	adds	r6, #1
 8003cbe:	e7f2      	b.n	8003ca6 <__libc_init_array+0x1e>
 8003cc0:	080046e4 	.word	0x080046e4
 8003cc4:	080046e4 	.word	0x080046e4
 8003cc8:	080046e4 	.word	0x080046e4
 8003ccc:	080046e8 	.word	0x080046e8

08003cd0 <memset>:
 8003cd0:	4402      	add	r2, r0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d100      	bne.n	8003cda <memset+0xa>
 8003cd8:	4770      	bx	lr
 8003cda:	f803 1b01 	strb.w	r1, [r3], #1
 8003cde:	e7f9      	b.n	8003cd4 <memset+0x4>

08003ce0 <siprintf>:
 8003ce0:	b40e      	push	{r1, r2, r3}
 8003ce2:	b500      	push	{lr}
 8003ce4:	b09c      	sub	sp, #112	; 0x70
 8003ce6:	ab1d      	add	r3, sp, #116	; 0x74
 8003ce8:	9002      	str	r0, [sp, #8]
 8003cea:	9006      	str	r0, [sp, #24]
 8003cec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003cf0:	4809      	ldr	r0, [pc, #36]	; (8003d18 <siprintf+0x38>)
 8003cf2:	9107      	str	r1, [sp, #28]
 8003cf4:	9104      	str	r1, [sp, #16]
 8003cf6:	4909      	ldr	r1, [pc, #36]	; (8003d1c <siprintf+0x3c>)
 8003cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cfc:	9105      	str	r1, [sp, #20]
 8003cfe:	6800      	ldr	r0, [r0, #0]
 8003d00:	9301      	str	r3, [sp, #4]
 8003d02:	a902      	add	r1, sp, #8
 8003d04:	f000 f868 	bl	8003dd8 <_svfiprintf_r>
 8003d08:	9b02      	ldr	r3, [sp, #8]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	701a      	strb	r2, [r3, #0]
 8003d0e:	b01c      	add	sp, #112	; 0x70
 8003d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d14:	b003      	add	sp, #12
 8003d16:	4770      	bx	lr
 8003d18:	2000000c 	.word	0x2000000c
 8003d1c:	ffff0208 	.word	0xffff0208

08003d20 <__ssputs_r>:
 8003d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d24:	688e      	ldr	r6, [r1, #8]
 8003d26:	429e      	cmp	r6, r3
 8003d28:	4682      	mov	sl, r0
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	4690      	mov	r8, r2
 8003d2e:	461f      	mov	r7, r3
 8003d30:	d838      	bhi.n	8003da4 <__ssputs_r+0x84>
 8003d32:	898a      	ldrh	r2, [r1, #12]
 8003d34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d38:	d032      	beq.n	8003da0 <__ssputs_r+0x80>
 8003d3a:	6825      	ldr	r5, [r4, #0]
 8003d3c:	6909      	ldr	r1, [r1, #16]
 8003d3e:	eba5 0901 	sub.w	r9, r5, r1
 8003d42:	6965      	ldr	r5, [r4, #20]
 8003d44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	444b      	add	r3, r9
 8003d50:	106d      	asrs	r5, r5, #1
 8003d52:	429d      	cmp	r5, r3
 8003d54:	bf38      	it	cc
 8003d56:	461d      	movcc	r5, r3
 8003d58:	0553      	lsls	r3, r2, #21
 8003d5a:	d531      	bpl.n	8003dc0 <__ssputs_r+0xa0>
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	f000 fb63 	bl	8004428 <_malloc_r>
 8003d62:	4606      	mov	r6, r0
 8003d64:	b950      	cbnz	r0, 8003d7c <__ssputs_r+0x5c>
 8003d66:	230c      	movs	r3, #12
 8003d68:	f8ca 3000 	str.w	r3, [sl]
 8003d6c:	89a3      	ldrh	r3, [r4, #12]
 8003d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d72:	81a3      	strh	r3, [r4, #12]
 8003d74:	f04f 30ff 	mov.w	r0, #4294967295
 8003d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7c:	6921      	ldr	r1, [r4, #16]
 8003d7e:	464a      	mov	r2, r9
 8003d80:	f000 fabe 	bl	8004300 <memcpy>
 8003d84:	89a3      	ldrh	r3, [r4, #12]
 8003d86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d8e:	81a3      	strh	r3, [r4, #12]
 8003d90:	6126      	str	r6, [r4, #16]
 8003d92:	6165      	str	r5, [r4, #20]
 8003d94:	444e      	add	r6, r9
 8003d96:	eba5 0509 	sub.w	r5, r5, r9
 8003d9a:	6026      	str	r6, [r4, #0]
 8003d9c:	60a5      	str	r5, [r4, #8]
 8003d9e:	463e      	mov	r6, r7
 8003da0:	42be      	cmp	r6, r7
 8003da2:	d900      	bls.n	8003da6 <__ssputs_r+0x86>
 8003da4:	463e      	mov	r6, r7
 8003da6:	6820      	ldr	r0, [r4, #0]
 8003da8:	4632      	mov	r2, r6
 8003daa:	4641      	mov	r1, r8
 8003dac:	f000 fab6 	bl	800431c <memmove>
 8003db0:	68a3      	ldr	r3, [r4, #8]
 8003db2:	1b9b      	subs	r3, r3, r6
 8003db4:	60a3      	str	r3, [r4, #8]
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	4433      	add	r3, r6
 8003dba:	6023      	str	r3, [r4, #0]
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	e7db      	b.n	8003d78 <__ssputs_r+0x58>
 8003dc0:	462a      	mov	r2, r5
 8003dc2:	f000 fba5 	bl	8004510 <_realloc_r>
 8003dc6:	4606      	mov	r6, r0
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	d1e1      	bne.n	8003d90 <__ssputs_r+0x70>
 8003dcc:	6921      	ldr	r1, [r4, #16]
 8003dce:	4650      	mov	r0, sl
 8003dd0:	f000 fabe 	bl	8004350 <_free_r>
 8003dd4:	e7c7      	b.n	8003d66 <__ssputs_r+0x46>
	...

08003dd8 <_svfiprintf_r>:
 8003dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ddc:	4698      	mov	r8, r3
 8003dde:	898b      	ldrh	r3, [r1, #12]
 8003de0:	061b      	lsls	r3, r3, #24
 8003de2:	b09d      	sub	sp, #116	; 0x74
 8003de4:	4607      	mov	r7, r0
 8003de6:	460d      	mov	r5, r1
 8003de8:	4614      	mov	r4, r2
 8003dea:	d50e      	bpl.n	8003e0a <_svfiprintf_r+0x32>
 8003dec:	690b      	ldr	r3, [r1, #16]
 8003dee:	b963      	cbnz	r3, 8003e0a <_svfiprintf_r+0x32>
 8003df0:	2140      	movs	r1, #64	; 0x40
 8003df2:	f000 fb19 	bl	8004428 <_malloc_r>
 8003df6:	6028      	str	r0, [r5, #0]
 8003df8:	6128      	str	r0, [r5, #16]
 8003dfa:	b920      	cbnz	r0, 8003e06 <_svfiprintf_r+0x2e>
 8003dfc:	230c      	movs	r3, #12
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	e0d1      	b.n	8003faa <_svfiprintf_r+0x1d2>
 8003e06:	2340      	movs	r3, #64	; 0x40
 8003e08:	616b      	str	r3, [r5, #20]
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e0e:	2320      	movs	r3, #32
 8003e10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e14:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e18:	2330      	movs	r3, #48	; 0x30
 8003e1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003fc4 <_svfiprintf_r+0x1ec>
 8003e1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e22:	f04f 0901 	mov.w	r9, #1
 8003e26:	4623      	mov	r3, r4
 8003e28:	469a      	mov	sl, r3
 8003e2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e2e:	b10a      	cbz	r2, 8003e34 <_svfiprintf_r+0x5c>
 8003e30:	2a25      	cmp	r2, #37	; 0x25
 8003e32:	d1f9      	bne.n	8003e28 <_svfiprintf_r+0x50>
 8003e34:	ebba 0b04 	subs.w	fp, sl, r4
 8003e38:	d00b      	beq.n	8003e52 <_svfiprintf_r+0x7a>
 8003e3a:	465b      	mov	r3, fp
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	4629      	mov	r1, r5
 8003e40:	4638      	mov	r0, r7
 8003e42:	f7ff ff6d 	bl	8003d20 <__ssputs_r>
 8003e46:	3001      	adds	r0, #1
 8003e48:	f000 80aa 	beq.w	8003fa0 <_svfiprintf_r+0x1c8>
 8003e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e4e:	445a      	add	r2, fp
 8003e50:	9209      	str	r2, [sp, #36]	; 0x24
 8003e52:	f89a 3000 	ldrb.w	r3, [sl]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80a2 	beq.w	8003fa0 <_svfiprintf_r+0x1c8>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e66:	f10a 0a01 	add.w	sl, sl, #1
 8003e6a:	9304      	str	r3, [sp, #16]
 8003e6c:	9307      	str	r3, [sp, #28]
 8003e6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e72:	931a      	str	r3, [sp, #104]	; 0x68
 8003e74:	4654      	mov	r4, sl
 8003e76:	2205      	movs	r2, #5
 8003e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e7c:	4851      	ldr	r0, [pc, #324]	; (8003fc4 <_svfiprintf_r+0x1ec>)
 8003e7e:	f7fc f9af 	bl	80001e0 <memchr>
 8003e82:	9a04      	ldr	r2, [sp, #16]
 8003e84:	b9d8      	cbnz	r0, 8003ebe <_svfiprintf_r+0xe6>
 8003e86:	06d0      	lsls	r0, r2, #27
 8003e88:	bf44      	itt	mi
 8003e8a:	2320      	movmi	r3, #32
 8003e8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e90:	0711      	lsls	r1, r2, #28
 8003e92:	bf44      	itt	mi
 8003e94:	232b      	movmi	r3, #43	; 0x2b
 8003e96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e9a:	f89a 3000 	ldrb.w	r3, [sl]
 8003e9e:	2b2a      	cmp	r3, #42	; 0x2a
 8003ea0:	d015      	beq.n	8003ece <_svfiprintf_r+0xf6>
 8003ea2:	9a07      	ldr	r2, [sp, #28]
 8003ea4:	4654      	mov	r4, sl
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	f04f 0c0a 	mov.w	ip, #10
 8003eac:	4621      	mov	r1, r4
 8003eae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003eb2:	3b30      	subs	r3, #48	; 0x30
 8003eb4:	2b09      	cmp	r3, #9
 8003eb6:	d94e      	bls.n	8003f56 <_svfiprintf_r+0x17e>
 8003eb8:	b1b0      	cbz	r0, 8003ee8 <_svfiprintf_r+0x110>
 8003eba:	9207      	str	r2, [sp, #28]
 8003ebc:	e014      	b.n	8003ee8 <_svfiprintf_r+0x110>
 8003ebe:	eba0 0308 	sub.w	r3, r0, r8
 8003ec2:	fa09 f303 	lsl.w	r3, r9, r3
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	9304      	str	r3, [sp, #16]
 8003eca:	46a2      	mov	sl, r4
 8003ecc:	e7d2      	b.n	8003e74 <_svfiprintf_r+0x9c>
 8003ece:	9b03      	ldr	r3, [sp, #12]
 8003ed0:	1d19      	adds	r1, r3, #4
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	9103      	str	r1, [sp, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	bfbb      	ittet	lt
 8003eda:	425b      	neglt	r3, r3
 8003edc:	f042 0202 	orrlt.w	r2, r2, #2
 8003ee0:	9307      	strge	r3, [sp, #28]
 8003ee2:	9307      	strlt	r3, [sp, #28]
 8003ee4:	bfb8      	it	lt
 8003ee6:	9204      	strlt	r2, [sp, #16]
 8003ee8:	7823      	ldrb	r3, [r4, #0]
 8003eea:	2b2e      	cmp	r3, #46	; 0x2e
 8003eec:	d10c      	bne.n	8003f08 <_svfiprintf_r+0x130>
 8003eee:	7863      	ldrb	r3, [r4, #1]
 8003ef0:	2b2a      	cmp	r3, #42	; 0x2a
 8003ef2:	d135      	bne.n	8003f60 <_svfiprintf_r+0x188>
 8003ef4:	9b03      	ldr	r3, [sp, #12]
 8003ef6:	1d1a      	adds	r2, r3, #4
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	9203      	str	r2, [sp, #12]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bfb8      	it	lt
 8003f00:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f04:	3402      	adds	r4, #2
 8003f06:	9305      	str	r3, [sp, #20]
 8003f08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003fd4 <_svfiprintf_r+0x1fc>
 8003f0c:	7821      	ldrb	r1, [r4, #0]
 8003f0e:	2203      	movs	r2, #3
 8003f10:	4650      	mov	r0, sl
 8003f12:	f7fc f965 	bl	80001e0 <memchr>
 8003f16:	b140      	cbz	r0, 8003f2a <_svfiprintf_r+0x152>
 8003f18:	2340      	movs	r3, #64	; 0x40
 8003f1a:	eba0 000a 	sub.w	r0, r0, sl
 8003f1e:	fa03 f000 	lsl.w	r0, r3, r0
 8003f22:	9b04      	ldr	r3, [sp, #16]
 8003f24:	4303      	orrs	r3, r0
 8003f26:	3401      	adds	r4, #1
 8003f28:	9304      	str	r3, [sp, #16]
 8003f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f2e:	4826      	ldr	r0, [pc, #152]	; (8003fc8 <_svfiprintf_r+0x1f0>)
 8003f30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f34:	2206      	movs	r2, #6
 8003f36:	f7fc f953 	bl	80001e0 <memchr>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d038      	beq.n	8003fb0 <_svfiprintf_r+0x1d8>
 8003f3e:	4b23      	ldr	r3, [pc, #140]	; (8003fcc <_svfiprintf_r+0x1f4>)
 8003f40:	bb1b      	cbnz	r3, 8003f8a <_svfiprintf_r+0x1b2>
 8003f42:	9b03      	ldr	r3, [sp, #12]
 8003f44:	3307      	adds	r3, #7
 8003f46:	f023 0307 	bic.w	r3, r3, #7
 8003f4a:	3308      	adds	r3, #8
 8003f4c:	9303      	str	r3, [sp, #12]
 8003f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f50:	4433      	add	r3, r6
 8003f52:	9309      	str	r3, [sp, #36]	; 0x24
 8003f54:	e767      	b.n	8003e26 <_svfiprintf_r+0x4e>
 8003f56:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f5a:	460c      	mov	r4, r1
 8003f5c:	2001      	movs	r0, #1
 8003f5e:	e7a5      	b.n	8003eac <_svfiprintf_r+0xd4>
 8003f60:	2300      	movs	r3, #0
 8003f62:	3401      	adds	r4, #1
 8003f64:	9305      	str	r3, [sp, #20]
 8003f66:	4619      	mov	r1, r3
 8003f68:	f04f 0c0a 	mov.w	ip, #10
 8003f6c:	4620      	mov	r0, r4
 8003f6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f72:	3a30      	subs	r2, #48	; 0x30
 8003f74:	2a09      	cmp	r2, #9
 8003f76:	d903      	bls.n	8003f80 <_svfiprintf_r+0x1a8>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0c5      	beq.n	8003f08 <_svfiprintf_r+0x130>
 8003f7c:	9105      	str	r1, [sp, #20]
 8003f7e:	e7c3      	b.n	8003f08 <_svfiprintf_r+0x130>
 8003f80:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f84:	4604      	mov	r4, r0
 8003f86:	2301      	movs	r3, #1
 8003f88:	e7f0      	b.n	8003f6c <_svfiprintf_r+0x194>
 8003f8a:	ab03      	add	r3, sp, #12
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	462a      	mov	r2, r5
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <_svfiprintf_r+0x1f8>)
 8003f92:	a904      	add	r1, sp, #16
 8003f94:	4638      	mov	r0, r7
 8003f96:	f3af 8000 	nop.w
 8003f9a:	1c42      	adds	r2, r0, #1
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	d1d6      	bne.n	8003f4e <_svfiprintf_r+0x176>
 8003fa0:	89ab      	ldrh	r3, [r5, #12]
 8003fa2:	065b      	lsls	r3, r3, #25
 8003fa4:	f53f af2c 	bmi.w	8003e00 <_svfiprintf_r+0x28>
 8003fa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003faa:	b01d      	add	sp, #116	; 0x74
 8003fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb0:	ab03      	add	r3, sp, #12
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	462a      	mov	r2, r5
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <_svfiprintf_r+0x1f8>)
 8003fb8:	a904      	add	r1, sp, #16
 8003fba:	4638      	mov	r0, r7
 8003fbc:	f000 f87a 	bl	80040b4 <_printf_i>
 8003fc0:	e7eb      	b.n	8003f9a <_svfiprintf_r+0x1c2>
 8003fc2:	bf00      	nop
 8003fc4:	080046a8 	.word	0x080046a8
 8003fc8:	080046b2 	.word	0x080046b2
 8003fcc:	00000000 	.word	0x00000000
 8003fd0:	08003d21 	.word	0x08003d21
 8003fd4:	080046ae 	.word	0x080046ae

08003fd8 <_printf_common>:
 8003fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fdc:	4616      	mov	r6, r2
 8003fde:	4699      	mov	r9, r3
 8003fe0:	688a      	ldr	r2, [r1, #8]
 8003fe2:	690b      	ldr	r3, [r1, #16]
 8003fe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	bfb8      	it	lt
 8003fec:	4613      	movlt	r3, r2
 8003fee:	6033      	str	r3, [r6, #0]
 8003ff0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ff4:	4607      	mov	r7, r0
 8003ff6:	460c      	mov	r4, r1
 8003ff8:	b10a      	cbz	r2, 8003ffe <_printf_common+0x26>
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	6033      	str	r3, [r6, #0]
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	0699      	lsls	r1, r3, #26
 8004002:	bf42      	ittt	mi
 8004004:	6833      	ldrmi	r3, [r6, #0]
 8004006:	3302      	addmi	r3, #2
 8004008:	6033      	strmi	r3, [r6, #0]
 800400a:	6825      	ldr	r5, [r4, #0]
 800400c:	f015 0506 	ands.w	r5, r5, #6
 8004010:	d106      	bne.n	8004020 <_printf_common+0x48>
 8004012:	f104 0a19 	add.w	sl, r4, #25
 8004016:	68e3      	ldr	r3, [r4, #12]
 8004018:	6832      	ldr	r2, [r6, #0]
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	42ab      	cmp	r3, r5
 800401e:	dc26      	bgt.n	800406e <_printf_common+0x96>
 8004020:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004024:	1e13      	subs	r3, r2, #0
 8004026:	6822      	ldr	r2, [r4, #0]
 8004028:	bf18      	it	ne
 800402a:	2301      	movne	r3, #1
 800402c:	0692      	lsls	r2, r2, #26
 800402e:	d42b      	bmi.n	8004088 <_printf_common+0xb0>
 8004030:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004034:	4649      	mov	r1, r9
 8004036:	4638      	mov	r0, r7
 8004038:	47c0      	blx	r8
 800403a:	3001      	adds	r0, #1
 800403c:	d01e      	beq.n	800407c <_printf_common+0xa4>
 800403e:	6823      	ldr	r3, [r4, #0]
 8004040:	68e5      	ldr	r5, [r4, #12]
 8004042:	6832      	ldr	r2, [r6, #0]
 8004044:	f003 0306 	and.w	r3, r3, #6
 8004048:	2b04      	cmp	r3, #4
 800404a:	bf08      	it	eq
 800404c:	1aad      	subeq	r5, r5, r2
 800404e:	68a3      	ldr	r3, [r4, #8]
 8004050:	6922      	ldr	r2, [r4, #16]
 8004052:	bf0c      	ite	eq
 8004054:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004058:	2500      	movne	r5, #0
 800405a:	4293      	cmp	r3, r2
 800405c:	bfc4      	itt	gt
 800405e:	1a9b      	subgt	r3, r3, r2
 8004060:	18ed      	addgt	r5, r5, r3
 8004062:	2600      	movs	r6, #0
 8004064:	341a      	adds	r4, #26
 8004066:	42b5      	cmp	r5, r6
 8004068:	d11a      	bne.n	80040a0 <_printf_common+0xc8>
 800406a:	2000      	movs	r0, #0
 800406c:	e008      	b.n	8004080 <_printf_common+0xa8>
 800406e:	2301      	movs	r3, #1
 8004070:	4652      	mov	r2, sl
 8004072:	4649      	mov	r1, r9
 8004074:	4638      	mov	r0, r7
 8004076:	47c0      	blx	r8
 8004078:	3001      	adds	r0, #1
 800407a:	d103      	bne.n	8004084 <_printf_common+0xac>
 800407c:	f04f 30ff 	mov.w	r0, #4294967295
 8004080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004084:	3501      	adds	r5, #1
 8004086:	e7c6      	b.n	8004016 <_printf_common+0x3e>
 8004088:	18e1      	adds	r1, r4, r3
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	2030      	movs	r0, #48	; 0x30
 800408e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004092:	4422      	add	r2, r4
 8004094:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004098:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800409c:	3302      	adds	r3, #2
 800409e:	e7c7      	b.n	8004030 <_printf_common+0x58>
 80040a0:	2301      	movs	r3, #1
 80040a2:	4622      	mov	r2, r4
 80040a4:	4649      	mov	r1, r9
 80040a6:	4638      	mov	r0, r7
 80040a8:	47c0      	blx	r8
 80040aa:	3001      	adds	r0, #1
 80040ac:	d0e6      	beq.n	800407c <_printf_common+0xa4>
 80040ae:	3601      	adds	r6, #1
 80040b0:	e7d9      	b.n	8004066 <_printf_common+0x8e>
	...

080040b4 <_printf_i>:
 80040b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040b8:	7e0f      	ldrb	r7, [r1, #24]
 80040ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040bc:	2f78      	cmp	r7, #120	; 0x78
 80040be:	4691      	mov	r9, r2
 80040c0:	4680      	mov	r8, r0
 80040c2:	460c      	mov	r4, r1
 80040c4:	469a      	mov	sl, r3
 80040c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040ca:	d807      	bhi.n	80040dc <_printf_i+0x28>
 80040cc:	2f62      	cmp	r7, #98	; 0x62
 80040ce:	d80a      	bhi.n	80040e6 <_printf_i+0x32>
 80040d0:	2f00      	cmp	r7, #0
 80040d2:	f000 80d8 	beq.w	8004286 <_printf_i+0x1d2>
 80040d6:	2f58      	cmp	r7, #88	; 0x58
 80040d8:	f000 80a3 	beq.w	8004222 <_printf_i+0x16e>
 80040dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040e4:	e03a      	b.n	800415c <_printf_i+0xa8>
 80040e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040ea:	2b15      	cmp	r3, #21
 80040ec:	d8f6      	bhi.n	80040dc <_printf_i+0x28>
 80040ee:	a101      	add	r1, pc, #4	; (adr r1, 80040f4 <_printf_i+0x40>)
 80040f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040f4:	0800414d 	.word	0x0800414d
 80040f8:	08004161 	.word	0x08004161
 80040fc:	080040dd 	.word	0x080040dd
 8004100:	080040dd 	.word	0x080040dd
 8004104:	080040dd 	.word	0x080040dd
 8004108:	080040dd 	.word	0x080040dd
 800410c:	08004161 	.word	0x08004161
 8004110:	080040dd 	.word	0x080040dd
 8004114:	080040dd 	.word	0x080040dd
 8004118:	080040dd 	.word	0x080040dd
 800411c:	080040dd 	.word	0x080040dd
 8004120:	0800426d 	.word	0x0800426d
 8004124:	08004191 	.word	0x08004191
 8004128:	0800424f 	.word	0x0800424f
 800412c:	080040dd 	.word	0x080040dd
 8004130:	080040dd 	.word	0x080040dd
 8004134:	0800428f 	.word	0x0800428f
 8004138:	080040dd 	.word	0x080040dd
 800413c:	08004191 	.word	0x08004191
 8004140:	080040dd 	.word	0x080040dd
 8004144:	080040dd 	.word	0x080040dd
 8004148:	08004257 	.word	0x08004257
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	1d1a      	adds	r2, r3, #4
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	602a      	str	r2, [r5, #0]
 8004154:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004158:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800415c:	2301      	movs	r3, #1
 800415e:	e0a3      	b.n	80042a8 <_printf_i+0x1f4>
 8004160:	6820      	ldr	r0, [r4, #0]
 8004162:	6829      	ldr	r1, [r5, #0]
 8004164:	0606      	lsls	r6, r0, #24
 8004166:	f101 0304 	add.w	r3, r1, #4
 800416a:	d50a      	bpl.n	8004182 <_printf_i+0xce>
 800416c:	680e      	ldr	r6, [r1, #0]
 800416e:	602b      	str	r3, [r5, #0]
 8004170:	2e00      	cmp	r6, #0
 8004172:	da03      	bge.n	800417c <_printf_i+0xc8>
 8004174:	232d      	movs	r3, #45	; 0x2d
 8004176:	4276      	negs	r6, r6
 8004178:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800417c:	485e      	ldr	r0, [pc, #376]	; (80042f8 <_printf_i+0x244>)
 800417e:	230a      	movs	r3, #10
 8004180:	e019      	b.n	80041b6 <_printf_i+0x102>
 8004182:	680e      	ldr	r6, [r1, #0]
 8004184:	602b      	str	r3, [r5, #0]
 8004186:	f010 0f40 	tst.w	r0, #64	; 0x40
 800418a:	bf18      	it	ne
 800418c:	b236      	sxthne	r6, r6
 800418e:	e7ef      	b.n	8004170 <_printf_i+0xbc>
 8004190:	682b      	ldr	r3, [r5, #0]
 8004192:	6820      	ldr	r0, [r4, #0]
 8004194:	1d19      	adds	r1, r3, #4
 8004196:	6029      	str	r1, [r5, #0]
 8004198:	0601      	lsls	r1, r0, #24
 800419a:	d501      	bpl.n	80041a0 <_printf_i+0xec>
 800419c:	681e      	ldr	r6, [r3, #0]
 800419e:	e002      	b.n	80041a6 <_printf_i+0xf2>
 80041a0:	0646      	lsls	r6, r0, #25
 80041a2:	d5fb      	bpl.n	800419c <_printf_i+0xe8>
 80041a4:	881e      	ldrh	r6, [r3, #0]
 80041a6:	4854      	ldr	r0, [pc, #336]	; (80042f8 <_printf_i+0x244>)
 80041a8:	2f6f      	cmp	r7, #111	; 0x6f
 80041aa:	bf0c      	ite	eq
 80041ac:	2308      	moveq	r3, #8
 80041ae:	230a      	movne	r3, #10
 80041b0:	2100      	movs	r1, #0
 80041b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041b6:	6865      	ldr	r5, [r4, #4]
 80041b8:	60a5      	str	r5, [r4, #8]
 80041ba:	2d00      	cmp	r5, #0
 80041bc:	bfa2      	ittt	ge
 80041be:	6821      	ldrge	r1, [r4, #0]
 80041c0:	f021 0104 	bicge.w	r1, r1, #4
 80041c4:	6021      	strge	r1, [r4, #0]
 80041c6:	b90e      	cbnz	r6, 80041cc <_printf_i+0x118>
 80041c8:	2d00      	cmp	r5, #0
 80041ca:	d04d      	beq.n	8004268 <_printf_i+0x1b4>
 80041cc:	4615      	mov	r5, r2
 80041ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80041d2:	fb03 6711 	mls	r7, r3, r1, r6
 80041d6:	5dc7      	ldrb	r7, [r0, r7]
 80041d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041dc:	4637      	mov	r7, r6
 80041de:	42bb      	cmp	r3, r7
 80041e0:	460e      	mov	r6, r1
 80041e2:	d9f4      	bls.n	80041ce <_printf_i+0x11a>
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d10b      	bne.n	8004200 <_printf_i+0x14c>
 80041e8:	6823      	ldr	r3, [r4, #0]
 80041ea:	07de      	lsls	r6, r3, #31
 80041ec:	d508      	bpl.n	8004200 <_printf_i+0x14c>
 80041ee:	6923      	ldr	r3, [r4, #16]
 80041f0:	6861      	ldr	r1, [r4, #4]
 80041f2:	4299      	cmp	r1, r3
 80041f4:	bfde      	ittt	le
 80041f6:	2330      	movle	r3, #48	; 0x30
 80041f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004200:	1b52      	subs	r2, r2, r5
 8004202:	6122      	str	r2, [r4, #16]
 8004204:	f8cd a000 	str.w	sl, [sp]
 8004208:	464b      	mov	r3, r9
 800420a:	aa03      	add	r2, sp, #12
 800420c:	4621      	mov	r1, r4
 800420e:	4640      	mov	r0, r8
 8004210:	f7ff fee2 	bl	8003fd8 <_printf_common>
 8004214:	3001      	adds	r0, #1
 8004216:	d14c      	bne.n	80042b2 <_printf_i+0x1fe>
 8004218:	f04f 30ff 	mov.w	r0, #4294967295
 800421c:	b004      	add	sp, #16
 800421e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004222:	4835      	ldr	r0, [pc, #212]	; (80042f8 <_printf_i+0x244>)
 8004224:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004228:	6829      	ldr	r1, [r5, #0]
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004230:	6029      	str	r1, [r5, #0]
 8004232:	061d      	lsls	r5, r3, #24
 8004234:	d514      	bpl.n	8004260 <_printf_i+0x1ac>
 8004236:	07df      	lsls	r7, r3, #31
 8004238:	bf44      	itt	mi
 800423a:	f043 0320 	orrmi.w	r3, r3, #32
 800423e:	6023      	strmi	r3, [r4, #0]
 8004240:	b91e      	cbnz	r6, 800424a <_printf_i+0x196>
 8004242:	6823      	ldr	r3, [r4, #0]
 8004244:	f023 0320 	bic.w	r3, r3, #32
 8004248:	6023      	str	r3, [r4, #0]
 800424a:	2310      	movs	r3, #16
 800424c:	e7b0      	b.n	80041b0 <_printf_i+0xfc>
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	f043 0320 	orr.w	r3, r3, #32
 8004254:	6023      	str	r3, [r4, #0]
 8004256:	2378      	movs	r3, #120	; 0x78
 8004258:	4828      	ldr	r0, [pc, #160]	; (80042fc <_printf_i+0x248>)
 800425a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800425e:	e7e3      	b.n	8004228 <_printf_i+0x174>
 8004260:	0659      	lsls	r1, r3, #25
 8004262:	bf48      	it	mi
 8004264:	b2b6      	uxthmi	r6, r6
 8004266:	e7e6      	b.n	8004236 <_printf_i+0x182>
 8004268:	4615      	mov	r5, r2
 800426a:	e7bb      	b.n	80041e4 <_printf_i+0x130>
 800426c:	682b      	ldr	r3, [r5, #0]
 800426e:	6826      	ldr	r6, [r4, #0]
 8004270:	6961      	ldr	r1, [r4, #20]
 8004272:	1d18      	adds	r0, r3, #4
 8004274:	6028      	str	r0, [r5, #0]
 8004276:	0635      	lsls	r5, r6, #24
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	d501      	bpl.n	8004280 <_printf_i+0x1cc>
 800427c:	6019      	str	r1, [r3, #0]
 800427e:	e002      	b.n	8004286 <_printf_i+0x1d2>
 8004280:	0670      	lsls	r0, r6, #25
 8004282:	d5fb      	bpl.n	800427c <_printf_i+0x1c8>
 8004284:	8019      	strh	r1, [r3, #0]
 8004286:	2300      	movs	r3, #0
 8004288:	6123      	str	r3, [r4, #16]
 800428a:	4615      	mov	r5, r2
 800428c:	e7ba      	b.n	8004204 <_printf_i+0x150>
 800428e:	682b      	ldr	r3, [r5, #0]
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	602a      	str	r2, [r5, #0]
 8004294:	681d      	ldr	r5, [r3, #0]
 8004296:	6862      	ldr	r2, [r4, #4]
 8004298:	2100      	movs	r1, #0
 800429a:	4628      	mov	r0, r5
 800429c:	f7fb ffa0 	bl	80001e0 <memchr>
 80042a0:	b108      	cbz	r0, 80042a6 <_printf_i+0x1f2>
 80042a2:	1b40      	subs	r0, r0, r5
 80042a4:	6060      	str	r0, [r4, #4]
 80042a6:	6863      	ldr	r3, [r4, #4]
 80042a8:	6123      	str	r3, [r4, #16]
 80042aa:	2300      	movs	r3, #0
 80042ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042b0:	e7a8      	b.n	8004204 <_printf_i+0x150>
 80042b2:	6923      	ldr	r3, [r4, #16]
 80042b4:	462a      	mov	r2, r5
 80042b6:	4649      	mov	r1, r9
 80042b8:	4640      	mov	r0, r8
 80042ba:	47d0      	blx	sl
 80042bc:	3001      	adds	r0, #1
 80042be:	d0ab      	beq.n	8004218 <_printf_i+0x164>
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	079b      	lsls	r3, r3, #30
 80042c4:	d413      	bmi.n	80042ee <_printf_i+0x23a>
 80042c6:	68e0      	ldr	r0, [r4, #12]
 80042c8:	9b03      	ldr	r3, [sp, #12]
 80042ca:	4298      	cmp	r0, r3
 80042cc:	bfb8      	it	lt
 80042ce:	4618      	movlt	r0, r3
 80042d0:	e7a4      	b.n	800421c <_printf_i+0x168>
 80042d2:	2301      	movs	r3, #1
 80042d4:	4632      	mov	r2, r6
 80042d6:	4649      	mov	r1, r9
 80042d8:	4640      	mov	r0, r8
 80042da:	47d0      	blx	sl
 80042dc:	3001      	adds	r0, #1
 80042de:	d09b      	beq.n	8004218 <_printf_i+0x164>
 80042e0:	3501      	adds	r5, #1
 80042e2:	68e3      	ldr	r3, [r4, #12]
 80042e4:	9903      	ldr	r1, [sp, #12]
 80042e6:	1a5b      	subs	r3, r3, r1
 80042e8:	42ab      	cmp	r3, r5
 80042ea:	dcf2      	bgt.n	80042d2 <_printf_i+0x21e>
 80042ec:	e7eb      	b.n	80042c6 <_printf_i+0x212>
 80042ee:	2500      	movs	r5, #0
 80042f0:	f104 0619 	add.w	r6, r4, #25
 80042f4:	e7f5      	b.n	80042e2 <_printf_i+0x22e>
 80042f6:	bf00      	nop
 80042f8:	080046b9 	.word	0x080046b9
 80042fc:	080046ca 	.word	0x080046ca

08004300 <memcpy>:
 8004300:	440a      	add	r2, r1
 8004302:	4291      	cmp	r1, r2
 8004304:	f100 33ff 	add.w	r3, r0, #4294967295
 8004308:	d100      	bne.n	800430c <memcpy+0xc>
 800430a:	4770      	bx	lr
 800430c:	b510      	push	{r4, lr}
 800430e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004312:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004316:	4291      	cmp	r1, r2
 8004318:	d1f9      	bne.n	800430e <memcpy+0xe>
 800431a:	bd10      	pop	{r4, pc}

0800431c <memmove>:
 800431c:	4288      	cmp	r0, r1
 800431e:	b510      	push	{r4, lr}
 8004320:	eb01 0402 	add.w	r4, r1, r2
 8004324:	d902      	bls.n	800432c <memmove+0x10>
 8004326:	4284      	cmp	r4, r0
 8004328:	4623      	mov	r3, r4
 800432a:	d807      	bhi.n	800433c <memmove+0x20>
 800432c:	1e43      	subs	r3, r0, #1
 800432e:	42a1      	cmp	r1, r4
 8004330:	d008      	beq.n	8004344 <memmove+0x28>
 8004332:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004336:	f803 2f01 	strb.w	r2, [r3, #1]!
 800433a:	e7f8      	b.n	800432e <memmove+0x12>
 800433c:	4402      	add	r2, r0
 800433e:	4601      	mov	r1, r0
 8004340:	428a      	cmp	r2, r1
 8004342:	d100      	bne.n	8004346 <memmove+0x2a>
 8004344:	bd10      	pop	{r4, pc}
 8004346:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800434a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800434e:	e7f7      	b.n	8004340 <memmove+0x24>

08004350 <_free_r>:
 8004350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004352:	2900      	cmp	r1, #0
 8004354:	d044      	beq.n	80043e0 <_free_r+0x90>
 8004356:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800435a:	9001      	str	r0, [sp, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	f1a1 0404 	sub.w	r4, r1, #4
 8004362:	bfb8      	it	lt
 8004364:	18e4      	addlt	r4, r4, r3
 8004366:	f000 f913 	bl	8004590 <__malloc_lock>
 800436a:	4a1e      	ldr	r2, [pc, #120]	; (80043e4 <_free_r+0x94>)
 800436c:	9801      	ldr	r0, [sp, #4]
 800436e:	6813      	ldr	r3, [r2, #0]
 8004370:	b933      	cbnz	r3, 8004380 <_free_r+0x30>
 8004372:	6063      	str	r3, [r4, #4]
 8004374:	6014      	str	r4, [r2, #0]
 8004376:	b003      	add	sp, #12
 8004378:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800437c:	f000 b90e 	b.w	800459c <__malloc_unlock>
 8004380:	42a3      	cmp	r3, r4
 8004382:	d908      	bls.n	8004396 <_free_r+0x46>
 8004384:	6825      	ldr	r5, [r4, #0]
 8004386:	1961      	adds	r1, r4, r5
 8004388:	428b      	cmp	r3, r1
 800438a:	bf01      	itttt	eq
 800438c:	6819      	ldreq	r1, [r3, #0]
 800438e:	685b      	ldreq	r3, [r3, #4]
 8004390:	1949      	addeq	r1, r1, r5
 8004392:	6021      	streq	r1, [r4, #0]
 8004394:	e7ed      	b.n	8004372 <_free_r+0x22>
 8004396:	461a      	mov	r2, r3
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	b10b      	cbz	r3, 80043a0 <_free_r+0x50>
 800439c:	42a3      	cmp	r3, r4
 800439e:	d9fa      	bls.n	8004396 <_free_r+0x46>
 80043a0:	6811      	ldr	r1, [r2, #0]
 80043a2:	1855      	adds	r5, r2, r1
 80043a4:	42a5      	cmp	r5, r4
 80043a6:	d10b      	bne.n	80043c0 <_free_r+0x70>
 80043a8:	6824      	ldr	r4, [r4, #0]
 80043aa:	4421      	add	r1, r4
 80043ac:	1854      	adds	r4, r2, r1
 80043ae:	42a3      	cmp	r3, r4
 80043b0:	6011      	str	r1, [r2, #0]
 80043b2:	d1e0      	bne.n	8004376 <_free_r+0x26>
 80043b4:	681c      	ldr	r4, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	6053      	str	r3, [r2, #4]
 80043ba:	4421      	add	r1, r4
 80043bc:	6011      	str	r1, [r2, #0]
 80043be:	e7da      	b.n	8004376 <_free_r+0x26>
 80043c0:	d902      	bls.n	80043c8 <_free_r+0x78>
 80043c2:	230c      	movs	r3, #12
 80043c4:	6003      	str	r3, [r0, #0]
 80043c6:	e7d6      	b.n	8004376 <_free_r+0x26>
 80043c8:	6825      	ldr	r5, [r4, #0]
 80043ca:	1961      	adds	r1, r4, r5
 80043cc:	428b      	cmp	r3, r1
 80043ce:	bf04      	itt	eq
 80043d0:	6819      	ldreq	r1, [r3, #0]
 80043d2:	685b      	ldreq	r3, [r3, #4]
 80043d4:	6063      	str	r3, [r4, #4]
 80043d6:	bf04      	itt	eq
 80043d8:	1949      	addeq	r1, r1, r5
 80043da:	6021      	streq	r1, [r4, #0]
 80043dc:	6054      	str	r4, [r2, #4]
 80043de:	e7ca      	b.n	8004376 <_free_r+0x26>
 80043e0:	b003      	add	sp, #12
 80043e2:	bd30      	pop	{r4, r5, pc}
 80043e4:	200004f8 	.word	0x200004f8

080043e8 <sbrk_aligned>:
 80043e8:	b570      	push	{r4, r5, r6, lr}
 80043ea:	4e0e      	ldr	r6, [pc, #56]	; (8004424 <sbrk_aligned+0x3c>)
 80043ec:	460c      	mov	r4, r1
 80043ee:	6831      	ldr	r1, [r6, #0]
 80043f0:	4605      	mov	r5, r0
 80043f2:	b911      	cbnz	r1, 80043fa <sbrk_aligned+0x12>
 80043f4:	f000 f8bc 	bl	8004570 <_sbrk_r>
 80043f8:	6030      	str	r0, [r6, #0]
 80043fa:	4621      	mov	r1, r4
 80043fc:	4628      	mov	r0, r5
 80043fe:	f000 f8b7 	bl	8004570 <_sbrk_r>
 8004402:	1c43      	adds	r3, r0, #1
 8004404:	d00a      	beq.n	800441c <sbrk_aligned+0x34>
 8004406:	1cc4      	adds	r4, r0, #3
 8004408:	f024 0403 	bic.w	r4, r4, #3
 800440c:	42a0      	cmp	r0, r4
 800440e:	d007      	beq.n	8004420 <sbrk_aligned+0x38>
 8004410:	1a21      	subs	r1, r4, r0
 8004412:	4628      	mov	r0, r5
 8004414:	f000 f8ac 	bl	8004570 <_sbrk_r>
 8004418:	3001      	adds	r0, #1
 800441a:	d101      	bne.n	8004420 <sbrk_aligned+0x38>
 800441c:	f04f 34ff 	mov.w	r4, #4294967295
 8004420:	4620      	mov	r0, r4
 8004422:	bd70      	pop	{r4, r5, r6, pc}
 8004424:	200004fc 	.word	0x200004fc

08004428 <_malloc_r>:
 8004428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800442c:	1ccd      	adds	r5, r1, #3
 800442e:	f025 0503 	bic.w	r5, r5, #3
 8004432:	3508      	adds	r5, #8
 8004434:	2d0c      	cmp	r5, #12
 8004436:	bf38      	it	cc
 8004438:	250c      	movcc	r5, #12
 800443a:	2d00      	cmp	r5, #0
 800443c:	4607      	mov	r7, r0
 800443e:	db01      	blt.n	8004444 <_malloc_r+0x1c>
 8004440:	42a9      	cmp	r1, r5
 8004442:	d905      	bls.n	8004450 <_malloc_r+0x28>
 8004444:	230c      	movs	r3, #12
 8004446:	603b      	str	r3, [r7, #0]
 8004448:	2600      	movs	r6, #0
 800444a:	4630      	mov	r0, r6
 800444c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004450:	4e2e      	ldr	r6, [pc, #184]	; (800450c <_malloc_r+0xe4>)
 8004452:	f000 f89d 	bl	8004590 <__malloc_lock>
 8004456:	6833      	ldr	r3, [r6, #0]
 8004458:	461c      	mov	r4, r3
 800445a:	bb34      	cbnz	r4, 80044aa <_malloc_r+0x82>
 800445c:	4629      	mov	r1, r5
 800445e:	4638      	mov	r0, r7
 8004460:	f7ff ffc2 	bl	80043e8 <sbrk_aligned>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	4604      	mov	r4, r0
 8004468:	d14d      	bne.n	8004506 <_malloc_r+0xde>
 800446a:	6834      	ldr	r4, [r6, #0]
 800446c:	4626      	mov	r6, r4
 800446e:	2e00      	cmp	r6, #0
 8004470:	d140      	bne.n	80044f4 <_malloc_r+0xcc>
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	4631      	mov	r1, r6
 8004476:	4638      	mov	r0, r7
 8004478:	eb04 0803 	add.w	r8, r4, r3
 800447c:	f000 f878 	bl	8004570 <_sbrk_r>
 8004480:	4580      	cmp	r8, r0
 8004482:	d13a      	bne.n	80044fa <_malloc_r+0xd2>
 8004484:	6821      	ldr	r1, [r4, #0]
 8004486:	3503      	adds	r5, #3
 8004488:	1a6d      	subs	r5, r5, r1
 800448a:	f025 0503 	bic.w	r5, r5, #3
 800448e:	3508      	adds	r5, #8
 8004490:	2d0c      	cmp	r5, #12
 8004492:	bf38      	it	cc
 8004494:	250c      	movcc	r5, #12
 8004496:	4629      	mov	r1, r5
 8004498:	4638      	mov	r0, r7
 800449a:	f7ff ffa5 	bl	80043e8 <sbrk_aligned>
 800449e:	3001      	adds	r0, #1
 80044a0:	d02b      	beq.n	80044fa <_malloc_r+0xd2>
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	442b      	add	r3, r5
 80044a6:	6023      	str	r3, [r4, #0]
 80044a8:	e00e      	b.n	80044c8 <_malloc_r+0xa0>
 80044aa:	6822      	ldr	r2, [r4, #0]
 80044ac:	1b52      	subs	r2, r2, r5
 80044ae:	d41e      	bmi.n	80044ee <_malloc_r+0xc6>
 80044b0:	2a0b      	cmp	r2, #11
 80044b2:	d916      	bls.n	80044e2 <_malloc_r+0xba>
 80044b4:	1961      	adds	r1, r4, r5
 80044b6:	42a3      	cmp	r3, r4
 80044b8:	6025      	str	r5, [r4, #0]
 80044ba:	bf18      	it	ne
 80044bc:	6059      	strne	r1, [r3, #4]
 80044be:	6863      	ldr	r3, [r4, #4]
 80044c0:	bf08      	it	eq
 80044c2:	6031      	streq	r1, [r6, #0]
 80044c4:	5162      	str	r2, [r4, r5]
 80044c6:	604b      	str	r3, [r1, #4]
 80044c8:	4638      	mov	r0, r7
 80044ca:	f104 060b 	add.w	r6, r4, #11
 80044ce:	f000 f865 	bl	800459c <__malloc_unlock>
 80044d2:	f026 0607 	bic.w	r6, r6, #7
 80044d6:	1d23      	adds	r3, r4, #4
 80044d8:	1af2      	subs	r2, r6, r3
 80044da:	d0b6      	beq.n	800444a <_malloc_r+0x22>
 80044dc:	1b9b      	subs	r3, r3, r6
 80044de:	50a3      	str	r3, [r4, r2]
 80044e0:	e7b3      	b.n	800444a <_malloc_r+0x22>
 80044e2:	6862      	ldr	r2, [r4, #4]
 80044e4:	42a3      	cmp	r3, r4
 80044e6:	bf0c      	ite	eq
 80044e8:	6032      	streq	r2, [r6, #0]
 80044ea:	605a      	strne	r2, [r3, #4]
 80044ec:	e7ec      	b.n	80044c8 <_malloc_r+0xa0>
 80044ee:	4623      	mov	r3, r4
 80044f0:	6864      	ldr	r4, [r4, #4]
 80044f2:	e7b2      	b.n	800445a <_malloc_r+0x32>
 80044f4:	4634      	mov	r4, r6
 80044f6:	6876      	ldr	r6, [r6, #4]
 80044f8:	e7b9      	b.n	800446e <_malloc_r+0x46>
 80044fa:	230c      	movs	r3, #12
 80044fc:	603b      	str	r3, [r7, #0]
 80044fe:	4638      	mov	r0, r7
 8004500:	f000 f84c 	bl	800459c <__malloc_unlock>
 8004504:	e7a1      	b.n	800444a <_malloc_r+0x22>
 8004506:	6025      	str	r5, [r4, #0]
 8004508:	e7de      	b.n	80044c8 <_malloc_r+0xa0>
 800450a:	bf00      	nop
 800450c:	200004f8 	.word	0x200004f8

08004510 <_realloc_r>:
 8004510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004514:	4680      	mov	r8, r0
 8004516:	4614      	mov	r4, r2
 8004518:	460e      	mov	r6, r1
 800451a:	b921      	cbnz	r1, 8004526 <_realloc_r+0x16>
 800451c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004520:	4611      	mov	r1, r2
 8004522:	f7ff bf81 	b.w	8004428 <_malloc_r>
 8004526:	b92a      	cbnz	r2, 8004534 <_realloc_r+0x24>
 8004528:	f7ff ff12 	bl	8004350 <_free_r>
 800452c:	4625      	mov	r5, r4
 800452e:	4628      	mov	r0, r5
 8004530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004534:	f000 f838 	bl	80045a8 <_malloc_usable_size_r>
 8004538:	4284      	cmp	r4, r0
 800453a:	4607      	mov	r7, r0
 800453c:	d802      	bhi.n	8004544 <_realloc_r+0x34>
 800453e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004542:	d812      	bhi.n	800456a <_realloc_r+0x5a>
 8004544:	4621      	mov	r1, r4
 8004546:	4640      	mov	r0, r8
 8004548:	f7ff ff6e 	bl	8004428 <_malloc_r>
 800454c:	4605      	mov	r5, r0
 800454e:	2800      	cmp	r0, #0
 8004550:	d0ed      	beq.n	800452e <_realloc_r+0x1e>
 8004552:	42bc      	cmp	r4, r7
 8004554:	4622      	mov	r2, r4
 8004556:	4631      	mov	r1, r6
 8004558:	bf28      	it	cs
 800455a:	463a      	movcs	r2, r7
 800455c:	f7ff fed0 	bl	8004300 <memcpy>
 8004560:	4631      	mov	r1, r6
 8004562:	4640      	mov	r0, r8
 8004564:	f7ff fef4 	bl	8004350 <_free_r>
 8004568:	e7e1      	b.n	800452e <_realloc_r+0x1e>
 800456a:	4635      	mov	r5, r6
 800456c:	e7df      	b.n	800452e <_realloc_r+0x1e>
	...

08004570 <_sbrk_r>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	4d06      	ldr	r5, [pc, #24]	; (800458c <_sbrk_r+0x1c>)
 8004574:	2300      	movs	r3, #0
 8004576:	4604      	mov	r4, r0
 8004578:	4608      	mov	r0, r1
 800457a:	602b      	str	r3, [r5, #0]
 800457c:	f7fd fb06 	bl	8001b8c <_sbrk>
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d102      	bne.n	800458a <_sbrk_r+0x1a>
 8004584:	682b      	ldr	r3, [r5, #0]
 8004586:	b103      	cbz	r3, 800458a <_sbrk_r+0x1a>
 8004588:	6023      	str	r3, [r4, #0]
 800458a:	bd38      	pop	{r3, r4, r5, pc}
 800458c:	20000500 	.word	0x20000500

08004590 <__malloc_lock>:
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <__malloc_lock+0x8>)
 8004592:	f000 b811 	b.w	80045b8 <__retarget_lock_acquire_recursive>
 8004596:	bf00      	nop
 8004598:	20000504 	.word	0x20000504

0800459c <__malloc_unlock>:
 800459c:	4801      	ldr	r0, [pc, #4]	; (80045a4 <__malloc_unlock+0x8>)
 800459e:	f000 b80c 	b.w	80045ba <__retarget_lock_release_recursive>
 80045a2:	bf00      	nop
 80045a4:	20000504 	.word	0x20000504

080045a8 <_malloc_usable_size_r>:
 80045a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ac:	1f18      	subs	r0, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bfbc      	itt	lt
 80045b2:	580b      	ldrlt	r3, [r1, r0]
 80045b4:	18c0      	addlt	r0, r0, r3
 80045b6:	4770      	bx	lr

080045b8 <__retarget_lock_acquire_recursive>:
 80045b8:	4770      	bx	lr

080045ba <__retarget_lock_release_recursive>:
 80045ba:	4770      	bx	lr

080045bc <_init>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	bf00      	nop
 80045c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045c2:	bc08      	pop	{r3}
 80045c4:	469e      	mov	lr, r3
 80045c6:	4770      	bx	lr

080045c8 <_fini>:
 80045c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ca:	bf00      	nop
 80045cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ce:	bc08      	pop	{r3}
 80045d0:	469e      	mov	lr, r3
 80045d2:	4770      	bx	lr
