
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000075b0  00100000  00100000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000364  001075b0  001075b0  0000f5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata.str1.4 000000df  00107914  00107914  0000f914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000834  00200000  001079f4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000011f0  00200834  00200834  00010834  2**2
                  ALLOC
  5 .int_data     00000000  00204000  00204000  00010834  2**2
                  CONTENTS, READONLY
  6 .comment      00000414  00000000  00000000  00010834  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000007c0  00000000  00000000  00010c48  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000d1f  00000000  00000000  00011408  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000171f6  00000000  00000000  00012127  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000050e1  00000000  00000000  0002931d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004808  00000000  00000000  0002e3fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000013fc  00000000  00000000  00032c08  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000281c  00000000  00000000  00034004  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a4b4  00000000  00000000  00036820  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .reset        00000000  00000000  00000000  00040cd4  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000008f0  00000000  00000000  00040cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00100000 <_startup>:
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
  100000:	ea000010 	b	100048 <InitReset>

00100004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
  100004:	eafffffe 	b	100004 <undefvec>

00100008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
  100008:	eafffffe 	b	100008 <swivec>

0010000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
  10000c:	eafffffe 	b	10000c <pabtvec>

00100010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
  100010:	eafffffe 	b	100010 <dabtvec>

00100014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
  100014:	eafffffe 	b	100014 <rsvdvec>

00100018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
  100018:	ea000027 	b	1000bc <IRQ_Handler_Entry>

0010001c <FIQ_Handler_Entry>:
fiqvec:               			            	/* 0x1c FIQ	*/
/*------------------------------------------------------------------------------
//*- Function             : FIQ_Handler_Entry
//*- Treatments           : FIQ Controller Interrupt Handler.
//*- Called Functions     : AIC_FVR[interrupt] 
//*------------------------------------------------------------------------------*/

FIQ_Handler_Entry:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
  10001c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
  100020:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
  100024:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
  100028:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
  10002c:	e1a0e00f 	mov	lr, pc
            bx          r0
  100030:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
  100034:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
  100038:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
  10003c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
  100040:	e25ef004 	subs	pc, lr, #4	; 0x4

00100044 <.RAM_TOP>:
  100044:	00204000 	eoreq	r4, r0, r0

00100048 <InitReset>:
	.align 0
.RAM_TOP:
	.word	Top_Stack

InitReset:
/*------------------------------------------------------------------------------
/*- Low level Init (PMC, AIC, ? ....) by C function AT91F_LowLevelInit
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
  100048:	e51fd00c 	ldr	sp, [pc, #-12]	; 100044 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
  10004c:	e59f00c4 	ldr	r0, [pc, #196]	; 100118 <.text+0x118>
            mov     lr, pc
  100050:	e1a0e00f 	mov	lr, pc
	        bx	    r0
  100054:	e12fff10 	bx	r0
/*------------------------------------------------------------------------------
//*- Stack Sizes Definition
//*------------------------
//*- Interrupt Stack requires 2 words x 8 priority level x 4 bytes when using
//*- the vectoring. This assume that the IRQ management.
//*- The Interrupt Stack must be adjusted depending on the interrupt handlers.
//*- Fast Interrupt not requires stack If in your application it required you must
//*- be definehere.
//*- The System stack size is not defined and is limited by the free internal
//*- SRAM.
//*------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------
//*- Top of Stack Definition
//*-------------------------
//*- Interrupt and Supervisor Stack are located at the top of internal memory in 
//*- order to speed the exception handling context saving and restoring.
//*- ARM_MODE_SVC (Application, C) Stack is located at the top of the external memory.
//*------------------------------------------------------------------------------*/

	  .EQU		IRQ_STACK_SIZE,    (3*8*4)
          .EQU		ARM_MODE_FIQ,       0x11
          .EQU		ARM_MODE_IRQ,       0x12
          .EQU		ARM_MODE_SVC,       0x13

          .EQU		I_BIT,              0x80
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
  100058:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
  10005c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
  100060:	e59f80b4 	ldr	r8, [pc, #180]	; 10011c <.text+0x11c>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
  100064:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
  100068:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
  10006c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
  100070:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
  100074:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
  100078:	e59f10a0 	ldr	r1, [pc, #160]	; 100120 <.text+0x120>
                LDR     R2, =_data
  10007c:	e59f20a0 	ldr	r2, [pc, #160]	; 100124 <.text+0x124>
                LDR     R3, =_edata
  100080:	e59f30a0 	ldr	r3, [pc, #160]	; 100128 <.text+0x128>

00100084 <LoopRel>:
LoopRel:        CMP     R2, R3
  100084:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
  100088:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
  10008c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
  100090:	3afffffb 	bcc	100084 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
  100094:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
  100098:	e59f108c 	ldr	r1, [pc, #140]	; 10012c <.text+0x12c>
                LDR     R2, =__bss_end__
  10009c:	e59f208c 	ldr	r2, [pc, #140]	; 100130 <.text+0x130>

001000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
  1000a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
  1000a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
  1000a8:	3afffffc 	bcc	1000a0 <LoopZI>

		ldr	lr,=exit
  1000ac:	e59fe080 	ldr	lr, [pc, #128]	; 100134 <.text+0x134>
		ldr	r0,=main
  1000b0:	e59f0080 	ldr	r0, [pc, #128]	; 100138 <.text+0x138>
		bx	r0
  1000b4:	e12fff10 	bx	r0

001000b8 <exit>:
		
        .size   _startup, . - _startup
        .endfunc
		
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
  1000b8:	eafffffe 	b	1000b8 <exit>

001000bc <IRQ_Handler_Entry>:
		.size   exit, . - exit
        .endfunc
		
/*------------------------------------------------------------------------------
//*- Manage exception
//*---------------
//*- This module The exception must be ensure in ARM mode
//*------------------------------------------------------------------------------
//*------------------------------------------------------------------------------
//*- Function             : IRQ_Handler_Entry
//*- Treatments           : IRQ Controller Interrupt Handler.
//*- Called Functions     : AIC_IVR[interrupt] 
//*------------------------------------------------------------------------------*/
        .global IRQ_Handler_Entry
        .func   IRQ_Handler_Entry

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
  1000bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
  1000c0:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
  1000c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
  1000c8:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
  1000cc:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
  1000d0:	e59fe044 	ldr	lr, [pc, #68]	; 10011c <.text+0x11c>
	    ldr         r0 , [r14, #AIC_IVR]
  1000d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
  1000d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
  1000dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
  1000e0:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
  1000e4:	e1a0e00f 	mov	lr, pc
            bx          r0
  1000e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
  1000ec:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
  1000f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
  1000f4:	e59fe020 	ldr	lr, [pc, #32]	; 10011c <.text+0x11c>
            str         r14, [r14, #AIC_EOICR]
  1000f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
  1000fc:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
  100100:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
  100104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
  100108:	e8fd8000 	ldmia	sp!, {pc}^

0010010c <AT91F_Default_FIQ_handler>:
	
        .size   IRQ_Handler_Entry, . - IRQ_Handler_Entry
        .endfunc
/*---------------------------------------------------------------
//* ?EXEPTION_VECTOR
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
  10010c:	eafffffe 	b	10010c <AT91F_Default_FIQ_handler>

00100110 <AT91F_Default_IRQ_handler>:
        .size   AT91F_Default_FIQ_handler, . - AT91F_Default_FIQ_handler
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
  100110:	eafffffe 	b	100110 <AT91F_Default_IRQ_handler>

00100114 <AT91F_Spurious_handler>:
        .size   AT91F_Default_IRQ_handler, . - AT91F_Default_IRQ_handler
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
  100114:	eafffffe 	b	100114 <AT91F_Spurious_handler>
  100118:	00100644 	andeqs	r0, r0, r4, asr #12
  10011c:	fffff000 	swinv	0x00fff000
  100120:	001079f4 	ldreqsh	r7, [r0], -r4
  100124:	00200000 	eoreq	r0, r0, r0
  100128:	00200834 	eoreq	r0, r0, r4, lsr r8
  10012c:	00200834 	eoreq	r0, r0, r4, lsr r8
  100130:	00201a24 	eoreq	r1, r0, r4, lsr #20
  100134:	001000b8 	ldreqh	r0, [r0], -r8
  100138:	001003c0 	andeqs	r0, r0, r0, asr #7

0010013c <AT91F_AIC_ConfigureIt>:
    unsigned int mask ;

    oldHandler = pAic->AIC_SVR[irq_id];

    mask = 0x1 << irq_id ;
  10013c:	e3a0c001 	mov	ip, #1	; 0x1
  100140:	e1a0c11c 	mov	ip, ip, lsl r1
  100144:	e92d4010 	stmdb	sp!, {r4, lr}
  100148:	e080e101 	add	lr, r0, r1, lsl #2
  10014c:	e59e4080 	ldr	r4, [lr, #128]
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Save the interrupt handler routine pointer and the interrupt priority
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
  100150:	e1833002 	orr	r3, r3, r2
  100154:	e59d2008 	ldr	r2, [sp, #8]
  100158:	e580c124 	str	ip, [r0, #292]
  10015c:	e58e2080 	str	r2, [lr, #128]
  100160:	e7803101 	str	r3, [r0, r1, lsl #2]
    //* Clear the interrupt on the interrupt controller
    pAic->AIC_ICCR = mask ;
  100164:	e580c128 	str	ip, [r0, #296]

	return oldHandler;
}
  100168:	e1a00004 	mov	r0, r4
  10016c:	e8bd4010 	ldmia	sp!, {r4, lr}
  100170:	e12fff1e 	bx	lr

00100174 <IRQ0Handler>:
//*----------------------------------------------------------------------------
__ramfunc void IRQ0Handler(void)
{

}
  100174:	e12fff1e 	bx	lr

00100178 <IRQ1Handler>:


//*----------------------------------------------------------------------------
//* Function Name       : IRQ0Handler
//* Object              : Interrupt Handler called by the IRQ1 interrupt with AT91
//*                       compatibility
//*----------------------------------------------------------------------------
__ramfunc void IRQ1Handler(void)
{

}
  100178:	e12fff1e 	bx	lr

0010017c <FIQHandler>:


//*----------------------------------------------------------------------------
//* Function Name       : FIQHandler
//* Object              : Interrupt Handler called by the FIQ interrupt with AT91
//*                       compatibility
//*----------------------------------------------------------------------------
__ramfunc void FIQHandler(void)
{

}
  10017c:	e12fff1e 	bx	lr

00100180 <getCDCMEssage>:


/*
 *  CDC Functions
 */

struct _AT91S_CDC               pCDC;
//*----------------------------------------------------------------------------
//* function     AT91F_USB_Open
//*              This function Open the USB device
//*----------------------------------------------------------------------------
void AT91FUSBOpen(void)
{
    // Set the PLL USB Divider
    AT91C_BASE_CKGR->CKGR_PLLR |= AT91C_CKGR_USBDIV_1 ;

    // Specific Chip USB Initialization
    // Enables the 48MHz USB clock UDPCK and System Peripheral USB Clock
    AT91C_BASE_PMC->PMC_SCER = AT91C_PMC_UDP;
    AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_UDP);

    // Enable UDP PullUp (USB_DP_PUP) : enable & Clear of the corresponding PIO
    // Set in PIO mode and Configure in Output
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);
    // Clear for set the Pull up resistor
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);

    // CDC Open by structure initialization
    AT91F_CDC_Open(&pCDC, AT91C_BASE_UDP);
}

#define CDC_MSG_SIZE            512

char *msg[CDC_MSG_SIZE];
char *cmd[CDC_MSG_SIZE];
/*
 * Structure to keep CDC message
 */
struct cdcMessage
{
    unsigned char data[CDC_MSG_SIZE];
    unsigned int length;
};

/*
 *  Fill-in CDC Message Structure
 */
struct cdcMessage getCDCMEssage(void)
{
  100180:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  100184:	e3a02000 	mov	r2, #0	; 0x0
  100188:	e24ddf81 	sub	sp, sp, #516	; 0x204
  10018c:	e1a05000 	mov	r5, r0
    struct cdcMessage cdcMessageObj;

    for(int r = 0; r < CDC_MSG_SIZE; r++)
    {
        cdcMessageObj.data[r] = '\0';
  100190:	e3a03000 	mov	r3, #0	; 0x0
  100194:	e7c2300d 	strb	r3, [r2, sp]
  100198:	e2822001 	add	r2, r2, #1	; 0x1
  10019c:	e3520c02 	cmp	r2, #512	; 0x200
  1001a0:	e1a0400d 	mov	r4, sp
  1001a4:	1afffff9 	bne	100190 <getCDCMEssage+0x10>
    }

    cdcMessageObj.length = pCDC.Read(&pCDC, (char *)cdcMessageObj.data, CDC_MSG_SIZE);
  1001a8:	e59f3034 	ldr	r3, [pc, #52]	; 1001e4 <.text+0x1e4>
  1001ac:	e1a0100d 	mov	r1, sp
  1001b0:	e1a00003 	mov	r0, r3
  1001b4:	e593c014 	ldr	ip, [r3, #20]
  1001b8:	e1a0e00f 	mov	lr, pc
  1001bc:	e12fff1c 	bx	ip

    return cdcMessageObj;
  1001c0:	e1a0100d 	mov	r1, sp
  1001c4:	e58d0200 	str	r0, [sp, #512]
  1001c8:	e3a02f81 	mov	r2, #516	; 0x204
  1001cc:	e1a00005 	mov	r0, r5
  1001d0:	eb001ce1 	bl	10755c <__memcpy_from_arm>
}
  1001d4:	e1a00005 	mov	r0, r5
  1001d8:	e28ddf81 	add	sp, sp, #516	; 0x204
  1001dc:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  1001e0:	e12fff1e 	bx	lr
  1001e4:	0020107c 	eoreq	r1, r0, ip, ror r0

001001e8 <AT91FUSBOpen>:
  1001e8:	e3e02c03 	mvn	r2, #768	; 0x300
  1001ec:	e51230d3 	ldr	r3, [r2, #-211]
  1001f0:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
  1001f4:	e50230d3 	str	r3, [r2, #-211]
  1001f8:	e3a03080 	mov	r3, #128	; 0x80
  1001fc:	e50230ff 	str	r3, [r2, #-255]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100200:	e3a0c801 	mov	ip, #65536	; 0x10000
  100204:	e52de004 	str	lr, [sp, #-4]!
  100208:	e2833d1e 	add	r3, r3, #1920	; 0x780
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  10020c:	e3e0ec0b 	mvn	lr, #2816	; 0xb00
  100210:	e50230ef 	str	r3, [r2, #-239]
  100214:	e59f1018 	ldr	r1, [pc, #24]	; 100234 <.text+0x234>
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100218:	e50ec0ff 	str	ip, [lr, #-255]
  10021c:	e59f0014 	ldr	r0, [pc, #20]	; 100238 <.text+0x238>
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
  100220:	e50ec0ef 	str	ip, [lr, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100224:	e50ec0cb 	str	ip, [lr, #-203]
  100228:	eb000185 	bl	100844 <AT91F_CDC_Open>
  10022c:	e49de004 	ldr	lr, [sp], #4
  100230:	e12fff1e 	bx	lr
  100234:	fffb0000 	swinv	0x00fb0000
  100238:	0020107c 	eoreq	r1, r0, ip, ror r0

0010023c <InitPIO>:
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  10023c:	e3e03c0b 	mvn	r3, #2816	; 0xb00

static void InitPWM(void)
{
    // enable PWM peripherals on PA0, PA1, PA2
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA0_PWM0, 0);
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA1_PWM1, 0);
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PA2_PWM2, 0);

    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_InterruptDisable(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);

    AT91F_PMC_EnablePeriphClock( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA);

    // enable PWM clock in PMC
    AT91F_PWMC_CfgPMC();

    // disable PWM channels 0, 1, 2
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);

    pwmFreqSet(0, 8000);
    pwmFreqSet(1, 8000);
    pwmFreqSet(2, 8000);

    pwmDutySet_u8(0, 1);
    pwmDutySet_u8(1, 1);
    pwmDutySet_u8(2, 1);

    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 0, AT91C_PWMC_CHID0);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 1, AT91C_PWMC_CHID1);
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, 2, AT91C_PWMC_CHID2);

    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    AT91F_PWMC_StopChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);

    // enable PWM channels 0, 1, 2
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID0);
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID1);
    //AT91F_PWMC_StartChannel(AT91C_BASE_PWMC, AT91C_PWMC_CHID2);
}

static void InitPIO(void)
{
  100240:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100244:	e3a02080 	mov	r2, #128	; 0x80
  100248:	e3a01301 	mov	r1, #67108864	; 0x4000000
  10024c:	e3a00302 	mov	r0, #134217728	; 0x8000000
  100250:	e3a0c201 	mov	ip, #268435456	; 0x10000000
  100254:	e3a0e202 	mov	lr, #536870912	; 0x20000000
  100258:	e50320ff 	str	r2, [r3, #-255]
  10025c:	e3a04001 	mov	r4, #1	; 0x1
	pPio->PIO_OER = pioEnable; // Configure in Output
  100260:	e50320ef 	str	r2, [r3, #-239]
  100264:	e3a05002 	mov	r5, #2	; 0x2
  100268:	e50310ff 	str	r1, [r3, #-255]
  10026c:	e3a06004 	mov	r6, #4	; 0x4
  100270:	e50310ef 	str	r1, [r3, #-239]
  100274:	e3a07020 	mov	r7, #32	; 0x20
  100278:	e50300ff 	str	r0, [r3, #-255]
  10027c:	e3a08040 	mov	r8, #64	; 0x40
  100280:	e50300ef 	str	r0, [r3, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
  100284:	e3a09601 	mov	r9, #1048576	; 0x100000
  100288:	e503c0ff 	str	ip, [r3, #-255]
  10028c:	e3a0a101 	mov	sl, #1073741824	; 0x40000000
  100290:	e503c0ef 	str	ip, [r3, #-239]
  100294:	e503e0ff 	str	lr, [r3, #-255]
  100298:	e503e0ef 	str	lr, [r3, #-239]
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  10029c:	e50320cf 	str	r2, [r3, #-207]
  1002a0:	e2822dfe 	add	r2, r2, #16256	; 0x3f80
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1002a4:	e50310cb 	str	r1, [r3, #-203]
  1002a8:	e50300cb 	str	r0, [r3, #-203]
  1002ac:	e503c0cb 	str	ip, [r3, #-203]
  1002b0:	e503e0cb 	str	lr, [r3, #-203]
  1002b4:	e50340ff 	str	r4, [r3, #-255]
  1002b8:	e50340ef 	str	r4, [r3, #-239]
  1002bc:	e50350ff 	str	r5, [r3, #-255]
  1002c0:	e50350ef 	str	r5, [r3, #-239]
  1002c4:	e50360ff 	str	r6, [r3, #-255]
  1002c8:	e50360ef 	str	r6, [r3, #-239]
  1002cc:	e50340cb 	str	r4, [r3, #-203]
  1002d0:	e50350cb 	str	r5, [r3, #-203]
  1002d4:	e50360cb 	str	r6, [r3, #-203]
  1002d8:	e50390eb 	str	r9, [r3, #-235]
  1002dc:	e50390ff 	str	r9, [r3, #-255]
  1002e0:	e503a0eb 	str	sl, [r3, #-235]
  1002e4:	e503a0ff 	str	sl, [r3, #-255]
  1002e8:	e50370ff 	str	r7, [r3, #-255]
  1002ec:	e50370ef 	str	r7, [r3, #-239]
  1002f0:	e50380ff 	str	r8, [r3, #-255]
  1002f4:	e50380ef 	str	r8, [r3, #-239]
  1002f8:	e50370cb 	str	r7, [r3, #-203]
  1002fc:	e50380cb 	str	r8, [r3, #-203]
  100300:	e50320ff 	str	r2, [r3, #-255]
  100304:	e50320ef 	str	r2, [r3, #-239]
  100308:	e2422a02 	sub	r2, r2, #8192	; 0x2000
  10030c:	e50320ff 	str	r2, [r3, #-255]
  100310:	e50320ef 	str	r2, [r3, #-239]
  100314:	e3a02401 	mov	r2, #16777216	; 0x1000000
  100318:	e50320ff 	str	r2, [r3, #-255]
  10031c:	e50320ef 	str	r2, [r3, #-239]
  100320:	e0822002 	add	r2, r2, r2
  100324:	e50320ff 	str	r2, [r3, #-255]
  100328:	e50320ef 	str	r2, [r3, #-239]
  10032c:	e3a02c01 	mov	r2, #256	; 0x100
  100330:	e50320ff 	str	r2, [r3, #-255]
  100334:	e50320ef 	str	r2, [r3, #-239]
  100338:	e0822002 	add	r2, r2, r2
  10033c:	e50320ff 	str	r2, [r3, #-255]
  100340:	e50320ef 	str	r2, [r3, #-239]
  100344:	e2822c02 	add	r2, r2, #512	; 0x200
  100348:	e50320ff 	str	r2, [r3, #-255]
  10034c:	e50320ef 	str	r2, [r3, #-239]
  100350:	e2822b03 	add	r2, r2, #3072	; 0xc00
  100354:	e50320ff 	str	r2, [r3, #-255]
  100358:	e50320ef 	str	r2, [r3, #-239]
  10035c:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
  100360:	e50320ff 	str	r2, [r3, #-255]
  100364:	e3a0bb02 	mov	fp, #2048	; 0x800
  100368:	e50320ef 	str	r2, [r3, #-239]
  10036c:	e3a02801 	mov	r2, #65536	; 0x10000
  100370:	e503b0ff 	str	fp, [r3, #-255]
  100374:	e503b0ef 	str	fp, [r3, #-239]
  100378:	e50320ff 	str	r2, [r3, #-255]
  10037c:	e50320ef 	str	r2, [r3, #-239]
  100380:	e2422902 	sub	r2, r2, #32768	; 0x8000
  100384:	e50320ff 	str	r2, [r3, #-255]
  100388:	e50320ef 	str	r2, [r3, #-239]
  10038c:	e2422a07 	sub	r2, r2, #28672	; 0x7000
  100390:	e50320cf 	str	r2, [r3, #-207]
    // U2, U3, U4, U8 PIO configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA7);   //U2, U3, U4, U8 EN
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);  //U2, U3, U4, U8 A
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27);  //U2, U3, U4, U8 B
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28);  //U2, U3, U4, U8 C
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29);  //U2, U3, U4, U8 D

    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA7); //U2, U3, U4, U8 EN - HIGH to disable

    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA26);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA27);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA28);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA29);

    // PWM configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA0);  //leftUSSonar  PWM0
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA1);  //rightUSSonar PWM1
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA2);  //usSensors    PWM2

    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA0);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA1);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA2);

    // US Sonars configuration
    // US Sonars interrupts
    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, AT91C_PIO_PA20);  // IRQ0
    AT91F_PIO_CfgInput(AT91C_BASE_PIOA, AT91C_PIO_PA30);  // IRQ1

    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5); //leftUSSonarTrigger
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6); //rightUSSonarTrigger

    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA5);
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA6);

    //Input channel 1 configuration
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA14);  //U12 A
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA13);  //U12 B
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA24);  //U12 C
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA25);  //U12 D

    // U7 Digital Pot control
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA8);    //U7 INC
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA9);    //U7 U/D
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA10);   //U7 CS

    // U9, U10, U11, U13, U14 Shift registers control pins
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12);   //U9, U10, U11, U13, U14 ST_CP
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);   //U9, U10, U11 DS
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11);   //U9, U10, U11 U7 SH_CP
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);   //U13, U14 DS
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA, AT91C_PIO_PA15);   //U13, U14 SH_CP

    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA12);
    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA31);
    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA11);
    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA16);
    AT91F_PIO_SetOutput(AT91C_BASE_PIOA, AT91C_PIO_PA15);

    // disable all pull-ups
    AT91C_BASE_PIOA->PIO_PPUDR = ~0;
  100394:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
  100398:	e50320cf 	str	r2, [r3, #-207]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  10039c:	e3a02801 	mov	r2, #65536	; 0x10000
  1003a0:	e503b0cf 	str	fp, [r3, #-207]
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  1003a4:	e50320cf 	str	r2, [r3, #-207]
  1003a8:	e2422902 	sub	r2, r2, #32768	; 0x8000
  1003ac:	e50320cf 	str	r2, [r3, #-207]
  1003b0:	e3e02000 	mvn	r2, #0	; 0x0
  1003b4:	e503209f 	str	r2, [r3, #-159]
}
  1003b8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  1003bc:	e12fff1e 	bx	lr

001003c0 <main>:

static void InitIRQ()
{
    // IRQ0 initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA20, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_IRQ0, AT91C_AIC_PRIOR_HIGHEST, AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, (void(*)(void)) IRQ0Handler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_IRQ0);

    // IRQ1 initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA30, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_IRQ1, AT91C_AIC_PRIOR_HIGHEST, AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, (void(*)(void)) IRQ1Handler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_IRQ1);

    // FIQ initialization
    AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, AT91C_PIO_PA19, 0);
    AT91F_AIC_ConfigureIt(AT91C_BASE_AIC, AT91C_ID_FIQ, FIQ_INTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_POSITIVE_EDGE, (void(*)(void)) FIQHandler);
    //AT91F_AIC_EnableIt(AT91C_BASE_AIC, AT91C_ID_FIQ);
}


//*----------------------------------------------------------------------------
//* Function Name       : DeviceInit
//* Object              : Device peripherals initialization
///*----------------------------------------------------------------------------
static void DeviceInit(void)
{
    InitPIO();

    // Enable User Reset and set its minimal assertion to 960 us
    AT91C_BASE_RSTC->RSTC_RMR = AT91C_RSTC_URSTEN | (0x4 << 8) | (unsigned int)(0xA5 << 24);

    // Set-up the PIO
    // First, enable the clock of the PIO and set the LEDs in output
    AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA );

    // Initialize USB device
    AT91FUSBOpen();
    // Wait for the end of enumeration
    while (!pCDC.IsConfigured(&pCDC));

    InitPIO();
    InitADC();
    InitPWM();
    InitIRQ();
}


/*
 * Main Entry Point and Main Loop
 */
int main(void)
{
  1003c0:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  1003c4:	e24ddb01 	sub	sp, sp, #1024	; 0x400
  1003c8:	e24dd00c 	sub	sp, sp, #12	; 0xc
  1003cc:	ebffff9a 	bl	10023c <InitPIO>
  1003d0:	e59f223c 	ldr	r2, [pc, #572]	; 100614 <.text+0x614>
  1003d4:	e3e03c02 	mvn	r3, #512	; 0x200
  1003d8:	e50320f7 	str	r2, [r3, #-247]
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  1003dc:	e3a02004 	mov	r2, #4	; 0x4
  1003e0:	e3e03c03 	mvn	r3, #768	; 0x300
  1003e4:	e50320ef 	str	r2, [r3, #-239]
  1003e8:	ebffff7e 	bl	1001e8 <AT91FUSBOpen>
  1003ec:	e59f3224 	ldr	r3, [pc, #548]	; 100618 <.text+0x618>
  1003f0:	e1a00003 	mov	r0, r3
  1003f4:	e593c00c 	ldr	ip, [r3, #12]
  1003f8:	e1a0e00f 	mov	lr, pc
  1003fc:	e12fff1c 	bx	ip
  100400:	e3500000 	cmp	r0, #0	; 0x0
  100404:	0afffff8 	beq	1003ec <main+0x2c>
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  100408:	e59f620c 	ldr	r6, [pc, #524]	; 10061c <.text+0x61c>
  10040c:	e3e04c0b 	mvn	r4, #2816	; 0xb00
  100410:	e3a05001 	mov	r5, #1	; 0x1
  100414:	e3a0a000 	mov	sl, #0	; 0x0
  100418:	e3a07002 	mov	r7, #2	; 0x2
  10041c:	e3a08004 	mov	r8, #4	; 0x4
  100420:	ebffff85 	bl	10023c <InitPIO>
  100424:	eb0002cf 	bl	100f68 <InitADC>
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  100428:	e3e02c03 	mvn	r2, #768	; 0x300
  10042c:	e3a03b01 	mov	r3, #1024	; 0x400
  100430:	e504508f 	str	r5, [r4, #-143]
  100434:	e3a01d7d 	mov	r1, #8000	; 0x1f40
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
  100438:	e504a08b 	str	sl, [r4, #-139]
  10043c:	e1a0000a 	mov	r0, sl

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  100440:	e50450fb 	str	r5, [r4, #-251]
  100444:	e504708f 	str	r7, [r4, #-143]
  100448:	e504a08b 	str	sl, [r4, #-139]
  10044c:	e50470fb 	str	r7, [r4, #-251]
  100450:	e504808f 	str	r8, [r4, #-143]
  100454:	e504a08b 	str	sl, [r4, #-139]
  100458:	e50480fb 	str	r8, [r4, #-251]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableRx
//* \brief Enable receiving characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableTx
//* \brief Enable sending characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable  transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetRx
//* \brief Reset Receiver and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset receiver
	pUSART->US_CR = AT91C_US_RSTRX;
    //* Re-Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetTx
//* \brief Reset Transmitter and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset transmitter
	pUSART->US_CR = AT91C_US_RSTTX;
    //* Enable transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableRx
//* \brief Disable Receiver
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable receiver
    pUSART->US_CR = AT91C_US_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableTx
//* \brief Disable Transmitter
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable transmitter
    pUSART->US_CR = AT91C_US_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Close
//* \brief Close USART: disable IT disable receiver and transmitter, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_US_Close (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Reset the baud rate divisor register
    pUSART->US_BRGR = 0 ;

    //* Reset the USART mode
    pUSART->US_MR = 0  ;

    //* Reset the Timeguard Register
    pUSART->US_TTGR = 0;

    //* Disable all interrupts
    pUSART->US_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pUSART->US_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pUSART->US_CR = AT91C_US_TXDIS | AT91C_US_RXDIS | AT91C_US_RSTTX | AT91C_US_RSTRX ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_TxReady
//* \brief Return 1 if a character can be written in US_THR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_RxReady
//* \brief Return 1 if a character can be read in US_RHR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Error
//* \brief Return the error flag
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Error (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR &
    	(AT91C_US_OVRE |  // Overrun error
    	 AT91C_US_FRAME | // Framing error
    	 AT91C_US_PARE));  // Parity error
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_SendFrame(
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_ReceiveFrame (
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetIrdaFilter
//* \brief Set the value of IrDa filter tregister
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetIrdaFilter (
	AT91PS_USART pUSART,
	unsigned char value
)
{
	pUSART->US_IF = value;
}

/* *****************************************************************************
                SOFTWARE API FOR TWI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_EnableIt
//* \brief Enable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_EnableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pTWI->TWI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_DisableIt
//* \brief Disable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_DisableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pTWI->TWI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_Configure
//* \brief Configure TWI in master mode
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          // \arg pointer to a TWI controller
{
    //* Disable interrupts
	pTWI->TWI_IDR = (unsigned int) -1;

    //* Reset peripheral
	pTWI->TWI_CR = AT91C_TWI_SWRST;

	//* Set Master mode
	pTWI->TWI_CR = AT91C_TWI_MSEN;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_GetInterruptMaskStatus
//* \brief Return TWI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Interrupt Mask Status
        AT91PS_TWI pTwi) // \arg  pointer to a TWI controller
{
        return pTwi->TWI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_IsInterruptMasked
//* \brief Test if TWI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TWI_IsInterruptMasked(
        AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TWI_GetInterruptMaskStatus(pTwi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR TC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptEnable
//* \brief Enable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptEnable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be enabled
{
        pTc->TC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptDisable
//* \brief Disable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptDisable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be disabled
{
        pTc->TC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_GetInterruptMaskStatus
//* \brief Return TC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interrupt Mask Status
        AT91PS_TC pTc) // \arg  pointer to a TC controller
{
        return pTc->TC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_IsInterruptMasked
//* \brief Test if TC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TC_IsInterruptMasked(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TC_GetInterruptMaskStatus(pTc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PWMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetStatus
//* \brief Return PWM Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetStatus( // \return PWM Interrupt Status
	AT91PS_PWMC pPWM) // pointer to a PWM controller
{
	return pPWM->PWMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptEnable
//* \brief Enable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptEnable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be enabled
{
        pPwm->PWMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptDisable
//* \brief Disable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
  10045c:	e50650eb 	str	r5, [r6, #-235]
  100460:	e50670eb 	str	r7, [r6, #-235]
  100464:	e50680eb 	str	r8, [r6, #-235]
  100468:	e50280ef 	str	r8, [r2, #-239]
  10046c:	e50230ef 	str	r3, [r2, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StartChannel
//* \brief Enable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StopChannel
//* \brief Disable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
  100470:	e50650f7 	str	r5, [r6, #-247]
  100474:	e50670f7 	str	r7, [r6, #-247]
  100478:	e50680f7 	str	r8, [r6, #-247]
  10047c:	eb000308 	bl	1010a4 <pwmFreqSet>
  100480:	e3a01d7d 	mov	r1, #8000	; 0x1f40
  100484:	e1a00005 	mov	r0, r5
  100488:	eb000305 	bl	1010a4 <pwmFreqSet>
  10048c:	e3a01d7d 	mov	r1, #8000	; 0x1f40
  100490:	e1a00007 	mov	r0, r7
  100494:	eb000302 	bl	1010a4 <pwmFreqSet>
  100498:	e1a0000a 	mov	r0, sl
  10049c:	e1a01005 	mov	r1, r5
  1004a0:	eb00032d 	bl	10115c <pwmDutySet_u8>
  1004a4:	e1a00005 	mov	r0, r5
  1004a8:	e1a01005 	mov	r1, r5
  1004ac:	eb00032a 	bl	10115c <pwmDutySet_u8>
  1004b0:	e1a00007 	mov	r0, r7
  1004b4:	e1a01005 	mov	r1, r5
  1004b8:	eb000327 	bl	10115c <pwmDutySet_u8>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  1004bc:	e3a0c601 	mov	ip, #1048576	; 0x100000
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));

    //* Define the USART mode
    pUSART->US_MR = mode  ;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableRx
//* \brief Enable receiving characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableTx
//* \brief Enable sending characters
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Enable  transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetRx
//* \brief Reset Receiver and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset receiver
	pUSART->US_CR = AT91C_US_RSTRX;
    //* Re-Enable receiver
    pUSART->US_CR = AT91C_US_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ResetTx
//* \brief Reset Transmitter and re-enable it
//*----------------------------------------------------------------------------
__inline void AT91F_US_ResetTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
	//* Reset transmitter
	pUSART->US_CR = AT91C_US_RSTTX;
    //* Enable transmitter
    pUSART->US_CR = AT91C_US_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableRx
//* \brief Disable Receiver
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableRx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable receiver
    pUSART->US_CR = AT91C_US_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableTx
//* \brief Disable Transmitter
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableTx (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Disable transmitter
    pUSART->US_CR = AT91C_US_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Close
//* \brief Close USART: disable IT disable receiver and transmitter, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_US_Close (
	AT91PS_USART pUSART)     // \arg pointer to a USART controller
{
    //* Reset the baud rate divisor register
    pUSART->US_BRGR = 0 ;

    //* Reset the USART mode
    pUSART->US_MR = 0  ;

    //* Reset the Timeguard Register
    pUSART->US_TTGR = 0;

    //* Disable all interrupts
    pUSART->US_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pUSART->US_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pUSART->US_CR = AT91C_US_TXDIS | AT91C_US_RXDIS | AT91C_US_RSTTX | AT91C_US_RSTRX ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_TxReady
//* \brief Return 1 if a character can be written in US_THR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_RxReady
//* \brief Return 1 if a character can be read in US_RHR
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Error
//* \brief Return the error flag
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Error (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR &
    	(AT91C_US_OVRE |  // Overrun error
    	 AT91C_US_FRAME | // Framing error
    	 AT91C_US_PARE));  // Parity error
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_SendFrame(
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_ReceiveFrame (
	AT91PS_USART pUSART,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pUSART->US_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetIrdaFilter
//* \brief Set the value of IrDa filter tregister
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetIrdaFilter (
	AT91PS_USART pUSART,
	unsigned char value
)
{
	pUSART->US_IF = value;
}

/* *****************************************************************************
                SOFTWARE API FOR TWI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_EnableIt
//* \brief Enable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_EnableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pTWI->TWI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_DisableIt
//* \brief Disable TWI IT
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_DisableIt (
	AT91PS_TWI pTWI, // \arg pointer to a TWI controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pTWI->TWI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_Configure
//* \brief Configure TWI in master mode
//*----------------------------------------------------------------------------
__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          // \arg pointer to a TWI controller
{
    //* Disable interrupts
	pTWI->TWI_IDR = (unsigned int) -1;

    //* Reset peripheral
	pTWI->TWI_CR = AT91C_TWI_SWRST;

	//* Set Master mode
	pTWI->TWI_CR = AT91C_TWI_MSEN;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_GetInterruptMaskStatus
//* \brief Return TWI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Interrupt Mask Status
        AT91PS_TWI pTwi) // \arg  pointer to a TWI controller
{
        return pTwi->TWI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TWI_IsInterruptMasked
//* \brief Test if TWI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TWI_IsInterruptMasked(
        AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TWI_GetInterruptMaskStatus(pTwi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR TC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptEnable
//* \brief Enable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptEnable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be enabled
{
        pTc->TC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_InterruptDisable
//* \brief Disable TC Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_TC_InterruptDisable(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  TC interrupt to be disabled
{
        pTc->TC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_GetInterruptMaskStatus
//* \brief Return TC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interrupt Mask Status
        AT91PS_TC pTc) // \arg  pointer to a TC controller
{
        return pTc->TC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_TC_IsInterruptMasked
//* \brief Test if TC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_TC_IsInterruptMasked(
        AT91PS_TC pTc,   // \arg  pointer to a TC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_TC_GetInterruptMaskStatus(pTc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PWMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetStatus
//* \brief Return PWM Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetStatus( // \return PWM Interrupt Status
	AT91PS_PWMC pPWM) // pointer to a PWM controller
{
	return pPWM->PWMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptEnable
//* \brief Enable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptEnable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be enabled
{
        pPwm->PWMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_InterruptDisable
//* \brief Disable PWM Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_InterruptDisable(
        AT91PS_PWMC pPwm,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  PWM interrupt to be disabled
{
        pPwm->PWMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_GetInterruptMaskStatus
//* \brief Return PWM Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( // \return PWM Interrupt Mask Status
        AT91PS_PWMC pPwm) // \arg  pointer to a PWM controller
{
        return pPwm->PWMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsInterruptMasked
//* \brief Test if PWM Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsInterruptMasked(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetInterruptMaskStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_IsStatusSet
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PWMC_IsStatusSet(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PWMC_GetStatus(pPWM) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_CfgChannel
//* \brief Test if PWM Interrupt is Set
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_CfgChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StartChannel
//* \brief Enable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StartChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_ENA = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_StopChannel
//* \brief Disable channel
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_StopChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int flag) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_DIS = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PWM_UpdateChannel
//* \brief Update Period or Duty Cycle
//*----------------------------------------------------------------------------
__inline void AT91F_PWMC_UpdateChannel(
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  1004c0:	e5865111 	str	r5, [r6, #273]
  1004c4:	e5867131 	str	r7, [r6, #305]
  1004c8:	e5868151 	str	r8, [r6, #337]
  1004cc:	e50650f7 	str	r5, [r6, #-247]
  1004d0:	e50670f7 	str	r7, [r6, #-247]
  1004d4:	e50680f7 	str	r8, [r6, #-247]
  1004d8:	e504c08f 	str	ip, [r4, #-143]
  1004dc:	e504a08b 	str	sl, [r4, #-139]
  1004e0:	e504c0fb 	str	ip, [r4, #-251]
  1004e4:	e59fc134 	ldr	ip, [pc, #308]	; 100620 <.text+0x620>
  1004e8:	e3a0101e 	mov	r1, #30	; 0x1e
  1004ec:	e3a02007 	mov	r2, #7	; 0x7
  1004f0:	e3a03020 	mov	r3, #32	; 0x20
  1004f4:	e59f0128 	ldr	r0, [pc, #296]	; 100624 <.text+0x624>
  1004f8:	e58dc000 	str	ip, [sp]
  1004fc:	ebffff0e 	bl	10013c <AT91F_AIC_ConfigureIt>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  100500:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
  100504:	e504c08f 	str	ip, [r4, #-143]
	pPio->PIO_BSR = periphBEnable;
  100508:	e504a08b 	str	sl, [r4, #-139]
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  10050c:	e504c0fb 	str	ip, [r4, #-251]
  100510:	e59fc110 	ldr	ip, [pc, #272]	; 100628 <.text+0x628>
  100514:	e3a0101f 	mov	r1, #31	; 0x1f
  100518:	e3a02007 	mov	r2, #7	; 0x7
  10051c:	e3a03020 	mov	r3, #32	; 0x20
  100520:	e59f00fc 	ldr	r0, [pc, #252]	; 100624 <.text+0x624>
  100524:	e58dc000 	str	ip, [sp]
  100528:	ebffff03 	bl	10013c <AT91F_AIC_ConfigureIt>
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
  10052c:	e3a0c702 	mov	ip, #524288	; 0x80000
  100530:	e504c08f 	str	ip, [r4, #-143]
	pPio->PIO_BSR = periphBEnable;
  100534:	e504a08b 	str	sl, [r4, #-139]
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
  100538:	e504c0fb 	str	ip, [r4, #-251]
  10053c:	e59fc0e8 	ldr	ip, [pc, #232]	; 10062c <.text+0x62c>
  100540:	e1a0100a 	mov	r1, sl
  100544:	e59f00d8 	ldr	r0, [pc, #216]	; 100624 <.text+0x624>
  100548:	e1a0200a 	mov	r2, sl
  10054c:	e3a03060 	mov	r3, #96	; 0x60
  100550:	e58dc000 	str	ip, [sp]
  100554:	ebfffef8 	bl	10013c <AT91F_AIC_ConfigureIt>
    struct cdcMessage cdcMessageObj;

    DeviceInit();

    while (1)
    {
        cdcMessageObj = getCDCMEssage();
  100558:	e28d400c 	add	r4, sp, #12	; 0xc
  10055c:	e2444008 	sub	r4, r4, #8	; 0x8
  100560:	e28d5f82 	add	r5, sp, #520	; 0x208
  100564:	e1a00004 	mov	r0, r4
  100568:	ebffff04 	bl	100180 <getCDCMEssage>
  10056c:	e1a01004 	mov	r1, r4
  100570:	e3a02f81 	mov	r2, #516	; 0x204
  100574:	e1a00005 	mov	r0, r5
  100578:	eb001bf7 	bl	10755c <__memcpy_from_arm>
        if (cdcMessageObj.length > 0)
  10057c:	e59d3408 	ldr	r3, [sp, #1032]
  100580:	e3530000 	cmp	r3, #0	; 0x0
        {
            sprintf((char *)msg,"MSG:%s\n", cdcMessageObj.data);
            pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  100584:	e59f608c 	ldr	r6, [pc, #140]	; 100618 <.text+0x618>
  100588:	e1a02005 	mov	r2, r5
  10058c:	e59f109c 	ldr	r1, [pc, #156]	; 100630 <.text+0x630>
  100590:	e59f009c 	ldr	r0, [pc, #156]	; 100634 <.text+0x634>
  100594:	0affffef 	beq	100558 <main+0x198>
  100598:	eb001bf2 	bl	107568 <__sprintf_from_arm>
  10059c:	e59f0090 	ldr	r0, [pc, #144]	; 100634 <.text+0x634>
  1005a0:	eb001bf3 	bl	107574 <__strlen_from_arm>
  1005a4:	e59f1088 	ldr	r1, [pc, #136]	; 100634 <.text+0x634>
  1005a8:	e1a02000 	mov	r2, r0
  1005ac:	e1a00006 	mov	r0, r6
  1005b0:	e596c010 	ldr	ip, [r6, #16]
  1005b4:	e1a0e00f 	mov	lr, pc
  1005b8:	e12fff1c 	bx	ip

            char *cmdParts;
            cmdParts = strtok((char*) cdcMessageObj.data, "#" );
  1005bc:	e59f1074 	ldr	r1, [pc, #116]	; 100638 <.text+0x638>
  1005c0:	e1a00005 	mov	r0, r5
  1005c4:	eb001bed 	bl	107580 <__strtok_from_arm>

            if (strcmp((char*) cmdParts, "DEMOP") == 0)
  1005c8:	e59f106c 	ldr	r1, [pc, #108]	; 10063c <.text+0x63c>
  1005cc:	eb001bee 	bl	10758c <__strcmp_from_arm>
  1005d0:	e3500000 	cmp	r0, #0	; 0x0
            {
                AT91F_PIO_ClearOutput(AT91C_BASE_PIOA, AT91C_PIO_PA7);
                sprintf((char *)msg,"PARALLEL EXECUTION MANIPULATOR DEMO\n");
  1005d4:	e59f1064 	ldr	r1, [pc, #100]	; 100640 <.text+0x640>
  1005d8:	e59f0054 	ldr	r0, [pc, #84]	; 100634 <.text+0x634>
  1005dc:	1affffdd 	bne	100558 <main+0x198>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1005e0:	e3a03080 	mov	r3, #128	; 0x80
  1005e4:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1005e8:	e50230cb 	str	r3, [r2, #-203]
  1005ec:	eb001be9 	bl	107598 <__strcpy_from_arm>
                pCDC.Write(&pCDC, (char *)msg, strlen((char *)msg));
  1005f0:	e59f003c 	ldr	r0, [pc, #60]	; 100634 <.text+0x634>
  1005f4:	eb001bde 	bl	107574 <__strlen_from_arm>
  1005f8:	e59f1034 	ldr	r1, [pc, #52]	; 100634 <.text+0x634>
  1005fc:	e1a02000 	mov	r2, r0
  100600:	e1a00006 	mov	r0, r6
  100604:	e596c010 	ldr	ip, [r6, #16]
  100608:	e1a0e00f 	mov	lr, pc
  10060c:	e12fff1c 	bx	ip
  100610:	eaffffd0 	b	100558 <main+0x198>
  100614:	a5000401 	strge	r0, [r0, #-1025]
  100618:	0020107c 	eoreq	r1, r0, ip, ror r0
  10061c:	fffcc0ff 	swinv	0x00fcc0ff
  100620:	00100174 	andeqs	r0, r0, r4, ror r1
  100624:	fffff000 	swinv	0x00fff000
  100628:	00100178 	andeqs	r0, r0, r8, ror r1
  10062c:	0010017c 	andeqs	r0, r0, ip, ror r1
  100630:	00107914 	andeqs	r7, r0, r4, lsl r9
  100634:	0020087c 	eoreq	r0, r0, ip, ror r8
  100638:	0010791c 	andeqs	r7, r0, ip, lsl r9
  10063c:	00107920 	andeqs	r7, r0, r0, lsr #18
  100640:	00107928 	andeqs	r7, r0, r8, lsr #18

00100644 <AT91F_LowLevelInit>:
 int            i;
 AT91PS_PMC     pPMC = AT91C_BASE_PMC;
    //* Set Flash Waite sate
	//  Single Cycle Access at Up to 30 MHz, or 40
	    AT91C_BASE_MC->MC_FMR = AT91C_MC_FWS_1FWS ;
  100644:	e3a02c01 	mov	r2, #256	; 0x100
  100648:	e3e03000 	mvn	r3, #0	; 0x0
  10064c:	e503209f 	str	r2, [r3, #-159]

    //* Watchdog Disable
        AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
  100650:	e2822c7f 	add	r2, r2, #32512	; 0x7f00
  100654:	e2433c02 	sub	r3, r3, #512	; 0x200
  100658:	e50320bb 	str	r2, [r3, #-187]

	//* Set MCK at 48 054 850
    // 1 Enabling the Main Oscillator:
        // SCK = 1/32768 = 30.51 uSecond
    	// Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
       // mthomas-avoid warning pPMC->PMC_MOR = (( AT91C_CKGR_OSCOUNT & (0x06 <<8) | AT91C_CKGR_MOSCEN ));
	   pPMC->PMC_MOR = ( (( AT91C_CKGR_OSCOUNT & (0x06 <<8)) | AT91C_CKGR_MOSCEN ));
  10065c:	e59f20a8 	ldr	r2, [pc, #168]	; 10070c <.text+0x70c>
  100660:	e3e03c03 	mvn	r3, #768	; 0x300
  100664:	e50320df 	str	r2, [r3, #-223]
        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
  100668:	e3e02c03 	mvn	r2, #768	; 0x300
  10066c:	e5123097 	ldr	r3, [r2, #-151]
  100670:	e3130001 	tst	r3, #1	; 0x1
  100674:	0afffffb 	beq	100668 <AT91F_LowLevelInit+0x24>
	// 2 Checking the Main Oscillator Frequency (Optional)
	// 3 Setting PLL and divider:
		// - div by 14 Fin = 1.3165 =(18,432 / 14)
		// - Mul 72+1: Fout =	96.1097 =(3,6864 *73)
		// for 96 MHz the erroe is 0.11%
		// Field out NOT USED = 0
		// PLLCOUNT pll startup time estimate at : 0.844 ms
		// PLLCOUNT 28 = 0.000844 /(1/32768)
       pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 14 ) |
  100678:	e59f3090 	ldr	r3, [pc, #144]	; 100710 <.text+0x710>
  10067c:	e50230d3 	str	r3, [r2, #-211]
                         (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                         (AT91C_CKGR_MUL & (72<<16)));


        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
  100680:	e3e03c03 	mvn	r3, #768	; 0x300
  100684:	e5133097 	ldr	r3, [r3, #-151]
  100688:	e3130004 	tst	r3, #4	; 0x4
  10068c:	0afffffb 	beq	100680 <AT91F_LowLevelInit+0x3c>
        while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  100690:	e3e02c03 	mvn	r2, #768	; 0x300
  100694:	e5123097 	ldr	r3, [r2, #-151]
  100698:	e3130008 	tst	r3, #8	; 0x8
  10069c:	0afffffb 	beq	100690 <AT91F_LowLevelInit+0x4c>
 	// 4. Selection of Master Clock and Processor Clock
 	// select the PLL clock divided by 2
 	    pPMC->PMC_MCKR =  AT91C_PMC_PRES_CLK_2 ;
  1006a0:	e3a03004 	mov	r3, #4	; 0x4
  1006a4:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  1006a8:	e3e02c03 	mvn	r2, #768	; 0x300
  1006ac:	e5123097 	ldr	r3, [r2, #-151]
  1006b0:	e3130008 	tst	r3, #8	; 0x8
  1006b4:	0afffffb 	beq	1006a8 <AT91F_LowLevelInit+0x64>

 	    pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK  ;
  1006b8:	e51230cf 	ldr	r3, [r2, #-207]
  1006bc:	e3833003 	orr	r3, r3, #3	; 0x3
  1006c0:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  1006c4:	e3e03c03 	mvn	r3, #768	; 0x300
  1006c8:	e5133097 	ldr	r3, [r3, #-151]
  1006cc:	e3130008 	tst	r3, #8	; 0x8
  1006d0:	0afffffb 	beq	1006c4 <AT91F_LowLevelInit+0x80>

	// Set up the default interrupts handler vectors
	AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
  1006d4:	e59f2038 	ldr	r2, [pc, #56]	; 100714 <.text+0x714>
  1006d8:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  1006dc:	e503207f 	str	r2, [r3, #-127]
  1006e0:	e3a01001 	mov	r1, #1	; 0x1
	for (i=1;i < 31; i++)
	{
	    AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
  1006e4:	e1a02101 	mov	r2, r1, lsl #2
  1006e8:	e59f3028 	ldr	r3, [pc, #40]	; 100718 <.text+0x718>
  1006ec:	e2811001 	add	r1, r1, #1	; 0x1
  1006f0:	e351001f 	cmp	r1, #31	; 0x1f
  1006f4:	e5023f80 	str	r3, [r2, #-3968]
  1006f8:	1afffff9 	bne	1006e4 <AT91F_LowLevelInit+0xa0>
	}
	AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
  1006fc:	e59f2018 	ldr	r2, [pc, #24]	; 10071c <.text+0x71c>
  100700:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  100704:	e5832035 	str	r2, [r3, #53]

}
  100708:	e12fff1e 	bx	lr
  10070c:	00000601 	andeq	r0, r0, r1, lsl #12
  100710:	00481c0e 	subeq	r1, r8, lr, lsl #24
  100714:	0010010c 	andeqs	r0, r0, ip, lsl #2
  100718:	00100110 	andeqs	r0, r0, r0, lsl r1
  10071c:	00100114 	andeqs	r0, r0, r4, lsl r1

00100720 <my_putc>:

#include "Board.h"

static void my_putc(char c) 
{
  100720:	e20000ff 	and	r0, r0, #255	; 0xff
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
  100724:	e3e02c0d 	mvn	r2, #3328	; 0xd00
  100728:	e51230eb 	ldr	r3, [r2, #-235]
	while (!AT91F_US_TxReady((AT91PS_USART)AT91C_BASE_DBGU));
  10072c:	e3130002 	tst	r3, #2	; 0x2
  100730:	0afffffb 	beq	100724 <my_putc+0x4>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  100734:	e1a03b80 	mov	r3, r0, lsl #23
  100738:	e1a03ba3 	mov	r3, r3, lsr #23
  10073c:	e50230e3 	str	r3, [r2, #-227]
	AT91F_US_PutChar((AT91PS_USART)AT91C_BASE_DBGU, c);
}
  100740:	e12fff1e 	bx	lr

00100744 <_read_r>:

static int  my_kbhit( void ) 
{
	if ((AT91F_US_RxReady((AT91PS_USART)AT91C_BASE_DBGU)) == 0) return 0;
	else return 1;
}

static char my_getc( void )
{
	return AT91F_US_GetChar((AT91PS_USART)AT91C_BASE_DBGU);
}

_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
  100744:	e52de004 	str	lr, [sp, #-4]!
  100748:	e1a00003 	mov	r0, r3
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
  10074c:	e3a01000 	mov	r1, #0	; 0x0
  100750:	ea000009 	b	10077c <_read_r+0x38>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
  100754:	e3e0cc0d 	mvn	ip, #3328	; 0xd00
  100758:	e51c30eb 	ldr	r3, [ip, #-235]
  10075c:	e3130001 	tst	r3, #1	; 0x1
  100760:	1a000009 	bne	10078c <_read_r+0x48>
  100764:	eafffffa 	b	100754 <_read_r+0x10>
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		// c = uart0GetchW();
		while ( !my_kbhit() ) ;
		c = (char) my_getc();
		if (c == 0x0D) {
			*p='\0';
  100768:	e3a03000 	mov	r3, #0	; 0x0
  10076c:	e5ce3000 	strb	r3, [lr]
  100770:	ea00000a 	b	1007a0 <_read_r+0x5c>
			break;
		}
		*p++ = c;
  100774:	e7c13002 	strb	r3, [r1, r2]
  100778:	e2811001 	add	r1, r1, #1	; 0x1
  10077c:	e1510000 	cmp	r1, r0
  100780:	e082e001 	add	lr, r2, r1
  100784:	1afffff2 	bne	100754 <_read_r+0x10>
  100788:	ea000004 	b	1007a0 <_read_r+0x5c>
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
  10078c:	e51c30e7 	ldr	r3, [ip, #-231]
  100790:	e20330ff 	and	r3, r3, #255	; 0xff
  100794:	e353000d 	cmp	r3, #13	; 0xd
  100798:	1afffff5 	bne	100774 <_read_r+0x30>
  10079c:	eafffff1 	b	100768 <_read_r+0x24>
		////// uart0_putc(c);
	}
	return len - i;
}
  1007a0:	e0610000 	rsb	r0, r1, r0
  1007a4:	e49de004 	ldr	lr, [sp], #4
  1007a8:	e12fff1e 	bx	lr

001007ac <_write_r>:


_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
  1007ac:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
  1007b0:	e1a05002 	mov	r5, r2
  1007b4:	e1a06003 	mov	r6, r3
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
  1007b8:	e3a04000 	mov	r4, #0	; 0x0
  1007bc:	ea000005 	b	1007d8 <_write_r+0x2c>
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) my_putc('\r');
  1007c0:	e7d43005 	ldrb	r3, [r4, r5]
  1007c4:	e353000a 	cmp	r3, #10	; 0xa
  1007c8:	0bffffd4 	bleq	100720 <my_putc>
		my_putc(*p++);
  1007cc:	e7d40005 	ldrb	r0, [r4, r5]
  1007d0:	e2844001 	add	r4, r4, #1	; 0x1
  1007d4:	ebffffd1 	bl	100720 <my_putc>
  1007d8:	e1540006 	cmp	r4, r6
  1007dc:	e3a0000d 	mov	r0, #13	; 0xd
  1007e0:	1afffff6 	bne	1007c0 <_write_r+0x14>
	}
	
	return len;
}
  1007e4:	e1a00004 	mov	r0, r4
  1007e8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
  1007ec:	e12fff1e 	bx	lr

001007f0 <_close_r>:


int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
  1007f0:	e3a00000 	mov	r0, #0	; 0x0
  1007f4:	e12fff1e 	bx	lr

001007f8 <_lseek_r>:


_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.  */
}
  1007f8:	e3a00000 	mov	r0, #0	; 0x0
  1007fc:	e12fff1e 	bx	lr

00100800 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;
  100800:	e3a03a02 	mov	r3, #8192	; 0x2000
	/* assigned to strong type with implicit 	*/
	/* signed/unsigned conversion.  Required by 	*/
	/* newlib.					*/

	return 0;
}
  100804:	e3a00000 	mov	r0, #0	; 0x0
  100808:	e5823004 	str	r3, [r2, #4]
  10080c:	e12fff1e 	bx	lr

00100810 <isatty>:


int isatty(int file); /* avoid warning */

int isatty(int file)
{
	return 1;
}
  100810:	e3a00001 	mov	r0, #1	; 0x1
  100814:	e12fff1e 	bx	lr

00100818 <_sbrk_r>:


#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 


/* "malloc clue function" from newlib-lpc/Keil-Demo/"generic" */

/**** Locally used variables. ****/
// mt: "cleaner": extern char* end;
extern char end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************
 * Support function. Adjusts end of heap to provide more memory to
 * memory allocator. Simple and dumb with no sanity checks.

 *  struct _reent *r -- re-entrancy structure, used by newlib to
 *                      support multiple threads of operation.
 *  ptrdiff_t nbytes -- number of bytes to add.
 *                      Returns pointer to start of new heap area.
 *
 *  Note:  This implementation is not thread safe (despite taking a
 *         _reent structure as a parameter).
 *         Since _s_r is not used in the current implementation, 
 *         the following messages must be suppressed.
 */
void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error  */

	if (!heap_ptr) {	/*  Initialize if first time through.  */
  100818:	e59f201c 	ldr	r2, [pc, #28]	; 10083c <.text+0x83c>
  10081c:	e5923000 	ldr	r3, [r2]
  100820:	e3530000 	cmp	r3, #0	; 0x0
		heap_ptr = end;
  100824:	059f3014 	ldreq	r3, [pc, #20]	; 100840 <.text+0x840>
  100828:	05823000 	streq	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.  */
  10082c:	e5920000 	ldr	r0, [r2]
	heap_ptr += nbytes;	/*  Increase heap.  */
  100830:	e0803001 	add	r3, r0, r1
  100834:	e5823000 	str	r3, [r2]
	
	return base;		/*  Return pointer to start of new heap area.  */
}
  100838:	e12fff1e 	bx	lr
  10083c:	00200834 	eoreq	r0, r0, r4, lsr r8
  100840:	00201a24 	eoreq	r1, r0, r4, lsr #20

00100844 <AT91F_CDC_Open>:
	pCdc->currentConnection    = 0;
	pCdc->currentRcvBank       = AT91C_UDP_RX_DATA_BK0;
	pCdc->IsConfigured = AT91F_UDP_IsConfigured;
	pCdc->Write        = AT91F_UDP_Write;
	pCdc->Read         = AT91F_UDP_Read;
  100844:	e59f202c 	ldr	r2, [pc, #44]	; 100878 <.text+0x878>
  100848:	e5802014 	str	r2, [r0, #20]
  10084c:	e3a02002 	mov	r2, #2	; 0x2
  100850:	e5802008 	str	r2, [r0, #8]
  100854:	e59f2020 	ldr	r2, [pc, #32]	; 10087c <.text+0x87c>
  100858:	e580200c 	str	r2, [r0, #12]
  10085c:	e59f201c 	ldr	r2, [pc, #28]	; 100880 <.text+0x880>
  100860:	e3a0c000 	mov	ip, #0	; 0x0
  100864:	e5801000 	str	r1, [r0]
  100868:	e5c0c005 	strb	ip, [r0, #5]
  10086c:	e5802010 	str	r2, [r0, #16]
  100870:	e5c0c004 	strb	ip, [r0, #4]
	return pCdc;
}
  100874:	e12fff1e 	bx	lr
  100878:	00100eb8 	ldreqh	r0, [r0], -r8
  10087c:	001009ac 	andeqs	r0, r0, ip, lsr #19
  100880:	00100dc4 	andeqs	r0, r0, r4, asr #27

00100884 <AT91F_USB_SendData>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_IsConfigured
//* \brief Test if the device is configured and handle enumeration
//*----------------------------------------------------------------------------
static uchar AT91F_UDP_IsConfigured(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	AT91_REG isr = pUDP->UDP_ISR;

	if (isr & AT91C_UDP_ENDBUSRES) {
		pUDP->UDP_ICR = AT91C_UDP_ENDBUSRES;
		// reset all endpoints
		pUDP->UDP_RSTEP  = (unsigned int)-1;
		pUDP->UDP_RSTEP  = 0;
		// Enable the function
		pUDP->UDP_FADDR = AT91C_UDP_FEN;
		// Configure endpoint 0
		pUDP->UDP_CSR[0] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_CTRL);
	}
	else if (isr & AT91C_UDP_EPINT0) {
		pUDP->UDP_ICR = AT91C_UDP_EPINT0;
		AT91F_CDC_Enumerate(pCdc);
	}
	return pCdc->currentConfiguration;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_Read
//* \brief Read available data from Endpoint OUT
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Read(AT91PS_CDC pCdc, char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint packetSize, nbBytesRcv = 0, currentReceiveBank = pCdc->currentRcvBank;

	while (length) {
		if ( !AT91F_UDP_IsConfigured(pCdc) )
			break;
		if ( pUdp->UDP_CSR[AT91C_EP_OUT] & currentReceiveBank ) {
			packetSize = MIN(pUdp->UDP_CSR[AT91C_EP_OUT] >> 16, length);
			length -= packetSize;
			if (packetSize < AT91C_EP_OUT_SIZE)
				length = 0;
			while(packetSize--)
				pData[nbBytesRcv++] = pUdp->UDP_FDR[AT91C_EP_OUT];
			pUdp->UDP_CSR[AT91C_EP_OUT] &= ~(currentReceiveBank);
			if (currentReceiveBank == AT91C_UDP_RX_DATA_BK0)
				currentReceiveBank = AT91C_UDP_RX_DATA_BK1;
			else
				currentReceiveBank = AT91C_UDP_RX_DATA_BK0;

		}
		else
		{
		    break;
		}
	}
	pCdc->currentRcvBank = currentReceiveBank;
	return nbBytesRcv;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Write
//* \brief Send through endpoint 2
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Write(AT91PS_CDC pCdc, const char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint cpt = 0;

	// Send the first packet
	cpt = MIN(length, AT91C_EP_IN_SIZE);
	length -= cpt;
	while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
	pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;

	while (length) {
		// Fill the second bank
		cpt = MIN(length, AT91C_EP_IN_SIZE);
		length -= cpt;
		while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
		// Wait for the the first bank to be sent
		while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
			if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
		pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
		while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);
		pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;
	}
	// Wait for the end of transfer
	while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
		if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
	pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
	while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);

	return length;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendData
//* \brief Send Data through the control endpoint
//*----------------------------------------------------------------------------
unsigned int csrTab[100];
unsigned char csrIdx = 0;

static void AT91F_USB_SendData(AT91PS_UDP pUdp, const char *pData, uint length)
{
  100884:	e52de004 	str	lr, [sp, #-4]!
  100888:	e24dd004 	sub	sp, sp, #4	; 0x4
	uint cpt = 0;
	AT91_REG csr;

	do {
		cpt = MIN(length, 8);
  10088c:	e3520008 	cmp	r2, #8	; 0x8
  100890:	31a0e002 	movcc	lr, r2
  100894:	23a0e008 	movcs	lr, #8	; 0x8
  100898:	e1a0c00e 	mov	ip, lr
  10089c:	ea000001 	b	1008a8 <AT91F_USB_SendData+0x24>
		length -= cpt;

		while (cpt--)
			pUdp->UDP_FDR[0] = *pData++;
  1008a0:	e4d13001 	ldrb	r3, [r1], #1
  1008a4:	e5803050 	str	r3, [r0, #80]
  1008a8:	e25cc001 	subs	ip, ip, #1	; 0x1
  1008ac:	2afffffb 	bcs	1008a0 <AT91F_USB_SendData+0x1c>

		if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  1008b0:	e5903030 	ldr	r3, [r0, #48]
  1008b4:	e3130001 	tst	r3, #1	; 0x1
  1008b8:	0a000005 	beq	1008d4 <AT91F_USB_SendData+0x50>
			pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  1008bc:	e5903030 	ldr	r3, [r0, #48]
  1008c0:	e3c33001 	bic	r3, r3, #1	; 0x1
  1008c4:	e5803030 	str	r3, [r0, #48]
			while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  1008c8:	e5903030 	ldr	r3, [r0, #48]
  1008cc:	e3130001 	tst	r3, #1	; 0x1
  1008d0:	1afffffc 	bne	1008c8 <AT91F_USB_SendData+0x44>
		}

		pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  1008d4:	e5903030 	ldr	r3, [r0, #48]
  1008d8:	e3833010 	orr	r3, r3, #16	; 0x10
  1008dc:	e5803030 	str	r3, [r0, #48]
		do {
			csr = pUdp->UDP_CSR[0];
  1008e0:	e5903030 	ldr	r3, [r0, #48]
  1008e4:	e58d3000 	str	r3, [sp]

			// Data IN stage has been stopped by a status OUT
			if (csr & AT91C_UDP_RX_DATA_BK0) {
  1008e8:	e59d3000 	ldr	r3, [sp]
  1008ec:	e3130002 	tst	r3, #2	; 0x2
				pUdp->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  1008f0:	15903030 	ldrne	r3, [r0, #48]
  1008f4:	13c33002 	bicne	r3, r3, #2	; 0x2
  1008f8:	15803030 	strne	r3, [r0, #48]
  1008fc:	1a00000d 	bne	100938 <AT91F_USB_SendData+0xb4>
				return;
			}
		} while ( !(csr & AT91C_UDP_TXCOMP) );
  100900:	e59d3000 	ldr	r3, [sp]
  100904:	e3130001 	tst	r3, #1	; 0x1
  100908:	0afffff4 	beq	1008e0 <AT91F_USB_SendData+0x5c>

	} while (length);
  10090c:	e052200e 	subs	r2, r2, lr
  100910:	1affffdd 	bne	10088c <AT91F_USB_SendData+0x8>

	if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  100914:	e5903030 	ldr	r3, [r0, #48]
  100918:	e3130001 	tst	r3, #1	; 0x1
  10091c:	0a000005 	beq	100938 <AT91F_USB_SendData+0xb4>
		pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  100920:	e5903030 	ldr	r3, [r0, #48]
  100924:	e3c33001 	bic	r3, r3, #1	; 0x1
  100928:	e5803030 	str	r3, [r0, #48]
		while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  10092c:	e5903030 	ldr	r3, [r0, #48]
  100930:	e3130001 	tst	r3, #1	; 0x1
  100934:	1afffffc 	bne	10092c <AT91F_USB_SendData+0xa8>
	}
}
  100938:	e28dd004 	add	sp, sp, #4	; 0x4
  10093c:	e49de004 	ldr	lr, [sp], #4
  100940:	e12fff1e 	bx	lr

00100944 <AT91F_USB_SendZlp>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendZlp
//* \brief Send zero length packet through the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendZlp(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  100944:	e5903030 	ldr	r3, [r0, #48]
  100948:	e3833010 	orr	r3, r3, #16	; 0x10
  10094c:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) );
  100950:	e5903030 	ldr	r3, [r0, #48]
  100954:	e3130001 	tst	r3, #1	; 0x1
  100958:	0afffffc 	beq	100950 <AT91F_USB_SendZlp+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  10095c:	e5903030 	ldr	r3, [r0, #48]
  100960:	e3c33001 	bic	r3, r3, #1	; 0x1
  100964:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  100968:	e5903030 	ldr	r3, [r0, #48]
  10096c:	e3130001 	tst	r3, #1	; 0x1
  100970:	1afffffc 	bne	100968 <AT91F_USB_SendZlp+0x24>
}
  100974:	e12fff1e 	bx	lr

00100978 <AT91F_USB_SendStall>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendStall
//* \brief Stall the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendStall(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_FORCESTALL;
  100978:	e5903030 	ldr	r3, [r0, #48]
  10097c:	e3833020 	orr	r3, r3, #32	; 0x20
  100980:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_ISOERROR) );
  100984:	e5903030 	ldr	r3, [r0, #48]
  100988:	e3130008 	tst	r3, #8	; 0x8
  10098c:	0afffffc 	beq	100984 <AT91F_USB_SendStall+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR);
  100990:	e5903030 	ldr	r3, [r0, #48]
  100994:	e3c33028 	bic	r3, r3, #40	; 0x28
  100998:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & (AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR));
  10099c:	e5903030 	ldr	r3, [r0, #48]
  1009a0:	e3130028 	tst	r3, #40	; 0x28
  1009a4:	1afffffc 	bne	10099c <AT91F_USB_SendStall+0x24>
}
  1009a8:	e12fff1e 	bx	lr

001009ac <AT91F_UDP_IsConfigured>:
  1009ac:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  1009b0:	e5905000 	ldr	r5, [r0]
  1009b4:	e595301c 	ldr	r3, [r5, #28]
  1009b8:	e24dd008 	sub	sp, sp, #8	; 0x8
  1009bc:	e58d3000 	str	r3, [sp]
  1009c0:	e59d3000 	ldr	r3, [sp]
  1009c4:	e3130a01 	tst	r3, #4096	; 0x1000
  1009c8:	e1a08000 	mov	r8, r0
  1009cc:	0a00000a 	beq	1009fc <AT91F_UDP_IsConfigured+0x50>
  1009d0:	e3a03a01 	mov	r3, #4096	; 0x1000
  1009d4:	e5853020 	str	r3, [r5, #32]
  1009d8:	e3e03000 	mvn	r3, #0	; 0x0
  1009dc:	e5853028 	str	r3, [r5, #40]
  1009e0:	e2833001 	add	r3, r3, #1	; 0x1
  1009e4:	e5853028 	str	r3, [r5, #40]
  1009e8:	e2833c01 	add	r3, r3, #256	; 0x100
  1009ec:	e5853008 	str	r3, [r5, #8]
  1009f0:	e2833c7f 	add	r3, r3, #32512	; 0x7f00
  1009f4:	e5853030 	str	r3, [r5, #48]
  1009f8:	ea0000e5 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
  1009fc:	e59d3000 	ldr	r3, [sp]
  100a00:	e3130001 	tst	r3, #1	; 0x1
  100a04:	0a0000e2 	beq	100d94 <AT91F_UDP_IsConfigured+0x3e8>
  100a08:	e3a03001 	mov	r3, #1	; 0x1
  100a0c:	e5853020 	str	r3, [r5, #32]

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Enumerate
//* \brief This function is a callback invoked when a SETUP packet is received
//*----------------------------------------------------------------------------
static void AT91F_CDC_Enumerate(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	uchar bmRequestType, bRequest;
	ushort wValue, wIndex, wLength, wStatus;


	if ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RXSETUP) )
  100a10:	e5953030 	ldr	r3, [r5, #48]
  100a14:	e3130004 	tst	r3, #4	; 0x4
  100a18:	0a0000dd 	beq	100d94 <AT91F_UDP_IsConfigured+0x3e8>
		return;

	bmRequestType = pUDP->UDP_FDR[0];
  100a1c:	e5954050 	ldr	r4, [r5, #80]
	bRequest      = pUDP->UDP_FDR[0];
  100a20:	e5957050 	ldr	r7, [r5, #80]
	wValue        = (pUDP->UDP_FDR[0] & 0xFF);
  100a24:	e5951050 	ldr	r1, [r5, #80]
	wValue       |= (pUDP->UDP_FDR[0] << 8);
  100a28:	e595e050 	ldr	lr, [r5, #80]
	wIndex        = (pUDP->UDP_FDR[0] & 0xFF);
  100a2c:	e5952050 	ldr	r2, [r5, #80]
	wIndex       |= (pUDP->UDP_FDR[0] << 8);
  100a30:	e595c050 	ldr	ip, [r5, #80]
	wLength       = (pUDP->UDP_FDR[0] & 0xFF);
  100a34:	e5953050 	ldr	r3, [r5, #80]
	wLength      |= (pUDP->UDP_FDR[0] << 8);
  100a38:	e5950050 	ldr	r0, [r5, #80]
  100a3c:	e20110ff 	and	r1, r1, #255	; 0xff
  100a40:	e20220ff 	and	r2, r2, #255	; 0xff
  100a44:	e20330ff 	and	r3, r3, #255	; 0xff
  100a48:	e181140e 	orr	r1, r1, lr, lsl #8
  100a4c:	e182240c 	orr	r2, r2, ip, lsl #8
  100a50:	e1833400 	orr	r3, r3, r0, lsl #8
  100a54:	e20440ff 	and	r4, r4, #255	; 0xff
  100a58:	e1a01801 	mov	r1, r1, lsl #16
  100a5c:	e1a02802 	mov	r2, r2, lsl #16
  100a60:	e1a03803 	mov	r3, r3, lsl #16

	if (bmRequestType & 0x80) {
  100a64:	e3140080 	tst	r4, #128	; 0x80
  100a68:	e1a06821 	mov	r6, r1, lsr #16
  100a6c:	e1a02822 	mov	r2, r2, lsr #16
  100a70:	e1a01823 	mov	r1, r3, lsr #16
  100a74:	0a000005 	beq	100a90 <AT91F_UDP_IsConfigured+0xe4>
		pUDP->UDP_CSR[0] |= AT91C_UDP_DIR;
  100a78:	e5953030 	ldr	r3, [r5, #48]
  100a7c:	e3833080 	orr	r3, r3, #128	; 0x80
  100a80:	e5853030 	str	r3, [r5, #48]
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_DIR) );
  100a84:	e5953030 	ldr	r3, [r5, #48]
  100a88:	e3130080 	tst	r3, #128	; 0x80
  100a8c:	0afffffc 	beq	100a84 <AT91F_UDP_IsConfigured+0xd8>
	}
	pUDP->UDP_CSR[0] &= ~AT91C_UDP_RXSETUP;
  100a90:	e5953030 	ldr	r3, [r5, #48]
  100a94:	e3c33004 	bic	r3, r3, #4	; 0x4
  100a98:	e5853030 	str	r3, [r5, #48]
	while ( (pUDP->UDP_CSR[0]  & AT91C_UDP_RXSETUP)  );
  100a9c:	e5953030 	ldr	r3, [r5, #48]
  100aa0:	e2130004 	ands	r0, r3, #4	; 0x4
  100aa4:	1afffffc 	bne	100a9c <AT91F_UDP_IsConfigured+0xf0>

	// Handle supported standard device request Cf Table 9-3 in USB specification Rev 1.1
	switch ((bRequest << 8) | bmRequestType) {
  100aa8:	e20730ff 	and	r3, r7, #255	; 0xff
  100aac:	e1844403 	orr	r4, r4, r3, lsl #8
  100ab0:	e59f32ec 	ldr	r3, [pc, #748]	; 100da4 <.text+0xda4>
  100ab4:	e1540003 	cmp	r4, r3
  100ab8:	0a0000a9 	beq	100d64 <AT91F_UDP_IsConfigured+0x3b8>
  100abc:	ca00000e 	bgt	100afc <AT91F_UDP_IsConfigured+0x150>
  100ac0:	e3540c01 	cmp	r4, #256	; 0x100
  100ac4:	0a0000a9 	beq	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100ac8:	ca000006 	bgt	100ae8 <AT91F_UDP_IsConfigured+0x13c>
  100acc:	e3540081 	cmp	r4, #129	; 0x81
  100ad0:	0a000050 	beq	100c18 <AT91F_UDP_IsConfigured+0x26c>
  100ad4:	e3540082 	cmp	r4, #130	; 0x82
  100ad8:	0a000051 	beq	100c24 <AT91F_UDP_IsConfigured+0x278>
  100adc:	e3540080 	cmp	r4, #128	; 0x80
  100ae0:	1a0000a2 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100ae4:	ea000048 	b	100c0c <AT91F_UDP_IsConfigured+0x260>
  100ae8:	e59f32b8 	ldr	r3, [pc, #696]	; 100da8 <.text+0xda8>
  100aec:	e1540003 	cmp	r4, r3
  100af0:	0a000077 	beq	100cd4 <AT91F_UDP_IsConfigured+0x328>
  100af4:	ba00009a 	blt	100d64 <AT91F_UDP_IsConfigured+0x3b8>
  100af8:	ea00009c 	b	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100afc:	e3540d22 	cmp	r4, #2176	; 0x880
  100b00:	0a00003d 	beq	100bfc <AT91F_UDP_IsConfigured+0x250>
  100b04:	ca000007 	bgt	100b28 <AT91F_UDP_IsConfigured+0x17c>
  100b08:	e3540c05 	cmp	r4, #1280	; 0x500
  100b0c:	0a000024 	beq	100ba4 <AT91F_UDP_IsConfigured+0x1f8>
  100b10:	e3540d1a 	cmp	r4, #1664	; 0x680
  100b14:	0a000011 	beq	100b60 <AT91F_UDP_IsConfigured+0x1b4>
  100b18:	e59f328c 	ldr	r3, [pc, #652]	; 100dac <.text+0xdac>
  100b1c:	e1540003 	cmp	r4, r3
  100b20:	1a000092 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100b24:	ea00005d 	b	100ca0 <AT91F_UDP_IsConfigured+0x2f4>
  100b28:	e59f3280 	ldr	r3, [pc, #640]	; 100db0 <.text+0xdb0>
  100b2c:	e1540003 	cmp	r4, r3
  100b30:	0a00007d 	beq	100d2c <AT91F_UDP_IsConfigured+0x380>
  100b34:	ca000002 	bgt	100b44 <AT91F_UDP_IsConfigured+0x198>
  100b38:	e3540c09 	cmp	r4, #2304	; 0x900
  100b3c:	1a00008b 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100b40:	ea00001f 	b	100bc4 <AT91F_UDP_IsConfigured+0x218>
  100b44:	e59f3268 	ldr	r3, [pc, #616]	; 100db4 <.text+0xdb4>
  100b48:	e1540003 	cmp	r4, r3
  100b4c:	0a00007d 	beq	100d48 <AT91F_UDP_IsConfigured+0x39c>
  100b50:	e2833080 	add	r3, r3, #128	; 0x80
  100b54:	e1540003 	cmp	r4, r3
  100b58:	1a000084 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100b5c:	ea00007f 	b	100d60 <AT91F_UDP_IsConfigured+0x3b4>
	case STD_GET_DESCRIPTOR:
		if (wValue == 0x100)       // Return Device Descriptor
  100b60:	e3560c01 	cmp	r6, #256	; 0x100
  100b64:	1a000005 	bne	100b80 <AT91F_UDP_IsConfigured+0x1d4>
			AT91F_USB_SendData(pUDP, devDescriptor, MIN(sizeof(devDescriptor), wLength));
  100b68:	e3510012 	cmp	r1, #18	; 0x12
  100b6c:	31a02001 	movcc	r2, r1
  100b70:	23a02012 	movcs	r2, #18	; 0x12
  100b74:	e59f123c 	ldr	r1, [pc, #572]	; 100db8 <.text+0xdb8>
  100b78:	e1a00005 	mov	r0, r5
  100b7c:	ea000006 	b	100b9c <AT91F_UDP_IsConfigured+0x1f0>
		else if (wValue == 0x200)  // Return Configuration Descriptor
  100b80:	e3560c02 	cmp	r6, #512	; 0x200
  100b84:	1a000079 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendData(pUDP, cfgDescriptor, MIN(sizeof(cfgDescriptor), wLength));
  100b88:	e3510043 	cmp	r1, #67	; 0x43
  100b8c:	31a02001 	movcc	r2, r1
  100b90:	23a02043 	movcs	r2, #67	; 0x43
  100b94:	e59f1220 	ldr	r1, [pc, #544]	; 100dbc <.text+0xdbc>
  100b98:	e1a00005 	mov	r0, r5
  100b9c:	ebffff38 	bl	100884 <AT91F_USB_SendData>
  100ba0:	ea00007b 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_ADDRESS:
		AT91F_USB_SendZlp(pUDP);
  100ba4:	e1a00005 	mov	r0, r5
  100ba8:	ebffff65 	bl	100944 <AT91F_USB_SendZlp>
		pUDP->UDP_FADDR = (AT91C_UDP_FEN | wValue);
  100bac:	e2562000 	subs	r2, r6, #0	; 0x0
  100bb0:	13a02001 	movne	r2, #1	; 0x1
  100bb4:	e3863c01 	orr	r3, r6, #256	; 0x100
  100bb8:	e5853008 	str	r3, [r5, #8]
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_FADDEN : 0;
  100bbc:	e5852004 	str	r2, [r5, #4]
  100bc0:	ea000073 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_SET_CONFIGURATION:
		pCdc->currentConfiguration = wValue;
  100bc4:	e5c86004 	strb	r6, [r8, #4]
		AT91F_USB_SendZlp(pUDP);
  100bc8:	e1a00005 	mov	r0, r5
  100bcc:	ebffff5c 	bl	100944 <AT91F_USB_SendZlp>
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_CONFG : AT91C_UDP_FADDEN;
  100bd0:	e3560000 	cmp	r6, #0	; 0x0
  100bd4:	0a000068 	beq	100d7c <AT91F_UDP_IsConfigured+0x3d0>
  100bd8:	e3a03002 	mov	r3, #2	; 0x2
  100bdc:	e5853004 	str	r3, [r5, #4]
		pUDP->UDP_CSR[1] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT) : 0;
  100be0:	e3a03c82 	mov	r3, #33280	; 0x8200
  100be4:	e5853034 	str	r3, [r5, #52]
		pUDP->UDP_CSR[2] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN)  : 0;
  100be8:	e2833b01 	add	r3, r3, #1024	; 0x400
  100bec:	e5853038 	str	r3, [r5, #56]
  100bf0:	e3a02c87 	mov	r2, #34560	; 0x8700
		pUDP->UDP_CSR[3] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_INT_IN)   : 0;
  100bf4:	e585203c 	str	r2, [r5, #60]
  100bf8:	ea000065 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_GET_CONFIGURATION:
		AT91F_USB_SendData(pUDP, (char *) &(pCdc->currentConfiguration), sizeof(pCdc->currentConfiguration));
  100bfc:	e1a00005 	mov	r0, r5
  100c00:	e2881004 	add	r1, r8, #4	; 0x4
  100c04:	e3a02001 	mov	r2, #1	; 0x1
  100c08:	eaffffe3 	b	100b9c <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case STD_GET_STATUS_ZERO:
		wStatus = 0;
  100c0c:	e28d1008 	add	r1, sp, #8	; 0x8
  100c10:	e3a03000 	mov	r3, #0	; 0x0
  100c14:	ea00000f 	b	100c58 <AT91F_UDP_IsConfigured+0x2ac>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_INTERFACE:
		wStatus = 0;
  100c18:	e28d1008 	add	r1, sp, #8	; 0x8
  100c1c:	e16100b2 	strh	r0, [r1, #-2]!
  100c20:	ea00000d 	b	100c5c <AT91F_UDP_IsConfigured+0x2b0>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_ENDPOINT:
		wStatus = 0;
		wIndex &= 0x0F;
		if ((pUDP->UDP_GLBSTATE & AT91C_UDP_CONFG) && (wIndex <= 3)) {
  100c24:	e5953004 	ldr	r3, [r5, #4]
  100c28:	e3130002 	tst	r3, #2	; 0x2
  100c2c:	e1cd00b6 	strh	r0, [sp, #6]
  100c30:	e202200f 	and	r2, r2, #15	; 0xf
  100c34:	0a00000b 	beq	100c68 <AT91F_UDP_IsConfigured+0x2bc>
  100c38:	e3520003 	cmp	r2, #3	; 0x3
  100c3c:	8a000009 	bhi	100c68 <AT91F_UDP_IsConfigured+0x2bc>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  100c40:	e0853102 	add	r3, r5, r2, lsl #2
  100c44:	e5933030 	ldr	r3, [r3, #48]
  100c48:	e1a037a3 	mov	r3, r3, lsr #15
  100c4c:	e2233001 	eor	r3, r3, #1	; 0x1
  100c50:	e2033001 	and	r3, r3, #1	; 0x1
  100c54:	e28d1008 	add	r1, sp, #8	; 0x8
  100c58:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  100c5c:	e1a00005 	mov	r0, r5
  100c60:	e3a02002 	mov	r2, #2	; 0x2
  100c64:	eaffffcc 	b	100b9c <AT91F_UDP_IsConfigured+0x1f0>
		}
		else if ((pUDP->UDP_GLBSTATE & AT91C_UDP_FADDEN) && (wIndex == 0)) {
  100c68:	e5953004 	ldr	r3, [r5, #4]
  100c6c:	e3130001 	tst	r3, #1	; 0x1
  100c70:	0a00003e 	beq	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100c74:	e3520000 	cmp	r2, #0	; 0x0
  100c78:	1a00003c 	bne	100d70 <AT91F_UDP_IsConfigured+0x3c4>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  100c7c:	e5953030 	ldr	r3, [r5, #48]
  100c80:	e1a037a3 	mov	r3, r3, lsr #15
  100c84:	e2233001 	eor	r3, r3, #1	; 0x1
  100c88:	e2033001 	and	r3, r3, #1	; 0x1
  100c8c:	e28d1008 	add	r1, sp, #8	; 0x8
  100c90:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  100c94:	e1a00005 	mov	r0, r5
  100c98:	e2822002 	add	r2, r2, #2	; 0x2
  100c9c:	eaffffbe 	b	100b9c <AT91F_UDP_IsConfigured+0x1f0>
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_SET_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_SET_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  100ca0:	e212300f 	ands	r3, r2, #15	; 0xf
  100ca4:	13a03001 	movne	r3, #1	; 0x1
  100ca8:	e3560000 	cmp	r6, #0	; 0x0
  100cac:	13a03000 	movne	r3, #0	; 0x0
  100cb0:	02033001 	andeq	r3, r3, #1	; 0x1
  100cb4:	e3530000 	cmp	r3, #0	; 0x0
  100cb8:	e202200f 	and	r2, r2, #15	; 0xf
  100cbc:	0a00002b 	beq	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100cc0:	e3520003 	cmp	r2, #3	; 0x3
			pUDP->UDP_CSR[wIndex] = 0;
  100cc4:	90853102 	addls	r3, r5, r2, lsl #2
  100cc8:	95830030 	strls	r0, [r3, #48]
  100ccc:	9a000024 	bls	100d64 <AT91F_UDP_IsConfigured+0x3b8>
  100cd0:	ea000026 	b	100d70 <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_CLEAR_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_CLEAR_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_CLEAR_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  100cd4:	e212300f 	ands	r3, r2, #15	; 0xf
  100cd8:	13a03001 	movne	r3, #1	; 0x1
  100cdc:	e3560000 	cmp	r6, #0	; 0x0
  100ce0:	13a03000 	movne	r3, #0	; 0x0
  100ce4:	02033001 	andeq	r3, r3, #1	; 0x1
  100ce8:	e3530000 	cmp	r3, #0	; 0x0
  100cec:	e202200f 	and	r2, r2, #15	; 0xf
  100cf0:	0a00001e 	beq	100d70 <AT91F_UDP_IsConfigured+0x3c4>
  100cf4:	e3520003 	cmp	r2, #3	; 0x3
  100cf8:	8a00001c 	bhi	100d70 <AT91F_UDP_IsConfigured+0x3c4>
			if (wIndex == 1)
  100cfc:	e3520001 	cmp	r2, #1	; 0x1
				pUDP->UDP_CSR[1] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT);
  100d00:	03a03c82 	moveq	r3, #33280	; 0x8200
  100d04:	05853034 	streq	r3, [r5, #52]
  100d08:	0a000015 	beq	100d64 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 2)
  100d0c:	e3520002 	cmp	r2, #2	; 0x2
				pUDP->UDP_CSR[2] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN);
  100d10:	03a03c86 	moveq	r3, #34304	; 0x8600
  100d14:	05853038 	streq	r3, [r5, #56]
  100d18:	0a000011 	beq	100d64 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 3)
  100d1c:	e3520003 	cmp	r2, #3	; 0x3
				pUDP->UDP_CSR[3] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_ISO_IN);
  100d20:	03a03c85 	moveq	r3, #34048	; 0x8500
  100d24:	0585303c 	streq	r3, [r5, #60]
  100d28:	ea00000d 	b	100d64 <AT91F_UDP_IsConfigured+0x3b8>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;

	// handle CDC class requests
	case SET_LINE_CODING:
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RX_DATA_BK0) );
  100d2c:	e5953030 	ldr	r3, [r5, #48]
  100d30:	e3130002 	tst	r3, #2	; 0x2
  100d34:	0afffffc 	beq	100d2c <AT91F_UDP_IsConfigured+0x380>
		pUDP->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  100d38:	e5953030 	ldr	r3, [r5, #48]
  100d3c:	e3c33002 	bic	r3, r3, #2	; 0x2
  100d40:	e5853030 	str	r3, [r5, #48]
  100d44:	ea000006 	b	100d64 <AT91F_UDP_IsConfigured+0x3b8>
		AT91F_USB_SendZlp(pUDP);
		break;
	case GET_LINE_CODING:
		AT91F_USB_SendData(pUDP, (char *) &line, MIN(sizeof(line), wLength));
  100d48:	e3510008 	cmp	r1, #8	; 0x8
  100d4c:	31a02001 	movcc	r2, r1
  100d50:	23a02008 	movcs	r2, #8	; 0x8
  100d54:	e59f1064 	ldr	r1, [pc, #100]	; 100dc0 <.text+0xdc0>
  100d58:	e1a00005 	mov	r0, r5
  100d5c:	eaffff8e 	b	100b9c <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case SET_CONTROL_LINE_STATE:
		pCdc->currentConnection = wValue;
  100d60:	e5c86005 	strb	r6, [r8, #5]
		AT91F_USB_SendZlp(pUDP);
  100d64:	e1a00005 	mov	r0, r5
  100d68:	ebfffef5 	bl	100944 <AT91F_USB_SendZlp>
  100d6c:	ea000008 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	default:
		AT91F_USB_SendStall(pUDP);
  100d70:	e1a00005 	mov	r0, r5
  100d74:	ebfffeff 	bl	100978 <AT91F_USB_SendStall>
  100d78:	ea000005 	b	100d94 <AT91F_UDP_IsConfigured+0x3e8>
  100d7c:	e3a03001 	mov	r3, #1	; 0x1
  100d80:	e1a02006 	mov	r2, r6
  100d84:	e5853004 	str	r3, [r5, #4]
  100d88:	e5856034 	str	r6, [r5, #52]
  100d8c:	e5856038 	str	r6, [r5, #56]
  100d90:	eaffff97 	b	100bf4 <AT91F_UDP_IsConfigured+0x248>
  100d94:	e5d80004 	ldrb	r0, [r8, #4]
  100d98:	e28dd008 	add	sp, sp, #8	; 0x8
  100d9c:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
  100da0:	e12fff1e 	bx	lr
  100da4:	00000301 	andeq	r0, r0, r1, lsl #6
  100da8:	00000102 	andeq	r0, r0, r2, lsl #2
  100dac:	00000302 	andeq	r0, r0, r2, lsl #6
  100db0:	00002021 	andeq	r2, r0, r1, lsr #32
  100db4:	000021a1 	andeq	r2, r0, r1, lsr #3
  100db8:	001075b0 	ldreqh	r7, [r0], -r0
  100dbc:	001075c2 	andeqs	r7, r0, r2, asr #11
  100dc0:	00200000 	eoreq	r0, r0, r0

00100dc4 <AT91F_UDP_Write>:
  100dc4:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
  100dc8:	e1a07000 	mov	r7, r0
  100dcc:	e5974000 	ldr	r4, [r7]
  100dd0:	e3520040 	cmp	r2, #64	; 0x40
  100dd4:	31a00002 	movcc	r0, r2
  100dd8:	23a00040 	movcs	r0, #64	; 0x40
  100ddc:	e1a06001 	mov	r6, r1
  100de0:	e1a01000 	mov	r1, r0
  100de4:	ea000001 	b	100df0 <AT91F_UDP_Write+0x2c>
  100de8:	e4d63001 	ldrb	r3, [r6], #1
  100dec:	e5843058 	str	r3, [r4, #88]
  100df0:	e2511001 	subs	r1, r1, #1	; 0x1
  100df4:	2afffffb 	bcs	100de8 <AT91F_UDP_Write+0x24>
  100df8:	e5943038 	ldr	r3, [r4, #56]
  100dfc:	e0605002 	rsb	r5, r0, r2
  100e00:	ea000017 	b	100e64 <AT91F_UDP_Write+0xa0>
  100e04:	e3550040 	cmp	r5, #64	; 0x40
  100e08:	31a02005 	movcc	r2, r5
  100e0c:	23a02040 	movcs	r2, #64	; 0x40
  100e10:	e0625005 	rsb	r5, r2, r5
  100e14:	ea000001 	b	100e20 <AT91F_UDP_Write+0x5c>
  100e18:	e4d63001 	ldrb	r3, [r6], #1
  100e1c:	e5843058 	str	r3, [r4, #88]
  100e20:	e2522001 	subs	r2, r2, #1	; 0x1
  100e24:	2afffffb 	bcs	100e18 <AT91F_UDP_Write+0x54>
  100e28:	ea000002 	b	100e38 <AT91F_UDP_Write+0x74>
  100e2c:	ebfffede 	bl	1009ac <AT91F_UDP_IsConfigured>
  100e30:	e3500000 	cmp	r0, #0	; 0x0
  100e34:	0a00001c 	beq	100eac <AT91F_UDP_Write+0xe8>
  100e38:	e5943038 	ldr	r3, [r4, #56]
  100e3c:	e3130001 	tst	r3, #1	; 0x1
  100e40:	e1a00007 	mov	r0, r7
  100e44:	0afffff8 	beq	100e2c <AT91F_UDP_Write+0x68>
  100e48:	e5943038 	ldr	r3, [r4, #56]
  100e4c:	e3c33001 	bic	r3, r3, #1	; 0x1
  100e50:	e5843038 	str	r3, [r4, #56]
  100e54:	e5943038 	ldr	r3, [r4, #56]
  100e58:	e3130001 	tst	r3, #1	; 0x1
  100e5c:	1afffffc 	bne	100e54 <AT91F_UDP_Write+0x90>
  100e60:	e5943038 	ldr	r3, [r4, #56]
  100e64:	e3833010 	orr	r3, r3, #16	; 0x10
  100e68:	e3550000 	cmp	r5, #0	; 0x0
  100e6c:	e5843038 	str	r3, [r4, #56]
  100e70:	1affffe3 	bne	100e04 <AT91F_UDP_Write+0x40>
  100e74:	ea000002 	b	100e84 <AT91F_UDP_Write+0xc0>
  100e78:	ebfffecb 	bl	1009ac <AT91F_UDP_IsConfigured>
  100e7c:	e3500000 	cmp	r0, #0	; 0x0
  100e80:	0a000009 	beq	100eac <AT91F_UDP_Write+0xe8>
  100e84:	e5943038 	ldr	r3, [r4, #56]
  100e88:	e3130001 	tst	r3, #1	; 0x1
  100e8c:	e1a00007 	mov	r0, r7
  100e90:	0afffff8 	beq	100e78 <AT91F_UDP_Write+0xb4>
  100e94:	e5943038 	ldr	r3, [r4, #56]
  100e98:	e3c33001 	bic	r3, r3, #1	; 0x1
  100e9c:	e5843038 	str	r3, [r4, #56]
  100ea0:	e5943038 	ldr	r3, [r4, #56]
  100ea4:	e3130001 	tst	r3, #1	; 0x1
  100ea8:	1afffffc 	bne	100ea0 <AT91F_UDP_Write+0xdc>
  100eac:	e1a00005 	mov	r0, r5
  100eb0:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
  100eb4:	e12fff1e 	bx	lr

00100eb8 <AT91F_UDP_Read>:
  100eb8:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  100ebc:	e5905000 	ldr	r5, [r0]
  100ec0:	e5906008 	ldr	r6, [r0, #8]
  100ec4:	e1a07000 	mov	r7, r0
  100ec8:	e1a0a001 	mov	sl, r1
  100ecc:	e1a04002 	mov	r4, r2
  100ed0:	e3a08000 	mov	r8, #0	; 0x0
  100ed4:	ea00001d 	b	100f50 <AT91F_UDP_Read+0x98>
  100ed8:	e1a00007 	mov	r0, r7
  100edc:	ebfffeb2 	bl	1009ac <AT91F_UDP_IsConfigured>
  100ee0:	e3500000 	cmp	r0, #0	; 0x0
  100ee4:	0a00001b 	beq	100f58 <AT91F_UDP_Read+0xa0>
  100ee8:	e5953034 	ldr	r3, [r5, #52]
  100eec:	e1130006 	tst	r3, r6
  100ef0:	0a000018 	beq	100f58 <AT91F_UDP_Read+0xa0>
  100ef4:	e5953034 	ldr	r3, [r5, #52]
  100ef8:	e1540823 	cmp	r4, r3, lsr #16
  100efc:	85953034 	ldrhi	r3, [r5, #52]
  100f00:	91a01004 	movls	r1, r4
  100f04:	81a01823 	movhi	r1, r3, lsr #16
  100f08:	e351003f 	cmp	r1, #63	; 0x3f
  100f0c:	93a04000 	movls	r4, #0	; 0x0
  100f10:	80614004 	rsbhi	r4, r1, r4
  100f14:	e08a2008 	add	r2, sl, r8
  100f18:	ea000002 	b	100f28 <AT91F_UDP_Read+0x70>
  100f1c:	e5953054 	ldr	r3, [r5, #84]
  100f20:	e5423001 	strb	r3, [r2, #-1]
  100f24:	e2888001 	add	r8, r8, #1	; 0x1
  100f28:	e2411001 	sub	r1, r1, #1	; 0x1
  100f2c:	e3710001 	cmn	r1, #1	; 0x1
  100f30:	e2822001 	add	r2, r2, #1	; 0x1
  100f34:	1afffff8 	bne	100f1c <AT91F_UDP_Read+0x64>
  100f38:	e5953034 	ldr	r3, [r5, #52]
  100f3c:	e1c33006 	bic	r3, r3, r6
  100f40:	e3560002 	cmp	r6, #2	; 0x2
  100f44:	e5853034 	str	r3, [r5, #52]
  100f48:	13a06002 	movne	r6, #2	; 0x2
  100f4c:	03a06040 	moveq	r6, #64	; 0x40
  100f50:	e3540000 	cmp	r4, #0	; 0x0
  100f54:	1affffdf 	bne	100ed8 <AT91F_UDP_Read+0x20>
  100f58:	e1a00008 	mov	r0, r8
  100f5c:	e5876008 	str	r6, [r7, #8]
  100f60:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
  100f64:	e12fff1e 	bx	lr

00100f68 <InitADC>:

void InitADC(void)
{
    // enable clock frequency for ADC
    a_pPMC->PMC_PCER = 1 << AT91C_ID_ADC;
  100f68:	e59f3038 	ldr	r3, [pc, #56]	; 100fa8 <.text+0xfa8>
  100f6c:	e5931000 	ldr	r1, [r3]

    // reset ADC
    a_pADC->ADC_CR = 0x1;
  100f70:	e59f3034 	ldr	r3, [pc, #52]	; 100fac <.text+0xfac>
  100f74:	e5932000 	ldr	r2, [r3]
  100f78:	e3a00010 	mov	r0, #16	; 0x10
  100f7c:	e3a03001 	mov	r3, #1	; 0x1
  100f80:	e5810010 	str	r0, [r1, #16]
  100f84:	e5823000 	str	r3, [r2]
    a_pADC->ADC_CR = 0x0;
  100f88:	e3a03000 	mov	r3, #0	; 0x0
  100f8c:	e5823000 	str	r3, [r2]

    // max for startup time  hold time
    a_pADC->ADC_MR = 0x0F1F0F00;
  100f90:	e59f3018 	ldr	r3, [pc, #24]	; 100fb0 <.text+0xfb0>
  100f94:	e5823004 	str	r3, [r2, #4]

    // enable all needed channels
    //a_pADC->ADC_CHER = AT91C_ADC_CH0;
    //a_pADC->ADC_CHER = AT91C_ADC_CH1;
    //a_pADC->ADC_CHER = AT91C_ADC_CH2;
    a_pADC->ADC_CHER = AT91C_ADC_CH4;
    a_pADC->ADC_CHER = AT91C_ADC_CH5;
  100f98:	e3a03020 	mov	r3, #32	; 0x20
  100f9c:	e5820010 	str	r0, [r2, #16]
  100fa0:	e5823010 	str	r3, [r2, #16]
    //a_pADC->ADC_CHER = AT91C_ADC_CH6;
}
  100fa4:	e12fff1e 	bx	lr
  100fa8:	0020000c 	eoreq	r0, r0, ip
  100fac:	00200008 	eoreq	r0, r0, r8
  100fb0:	0f1f0f00 	swieq	0x001f0f00

00100fb4 <getValueChannel0>:

unsigned int getValueChannel0()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  100fb4:	e59f301c 	ldr	r3, [pc, #28]	; 100fd8 <.text+0xfd8>
  100fb8:	e5932000 	ldr	r2, [r3]
  100fbc:	e3a03002 	mov	r3, #2	; 0x2
  100fc0:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_0)); //wait until conversion complete
  100fc4:	e592301c 	ldr	r3, [r2, #28]
  100fc8:	e3130001 	tst	r3, #1	; 0x1
  100fcc:	0afffffc 	beq	100fc4 <getValueChannel0+0x10>
  return a_pADC->ADC_CDR0;
  100fd0:	e5920030 	ldr	r0, [r2, #48]
}
  100fd4:	e12fff1e 	bx	lr
  100fd8:	00200008 	eoreq	r0, r0, r8

00100fdc <getValueChannel1>:

unsigned int getValueChannel1()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  100fdc:	e59f301c 	ldr	r3, [pc, #28]	; 101000 <.text+0x1000>
  100fe0:	e5932000 	ldr	r2, [r3]
  100fe4:	e3a03002 	mov	r3, #2	; 0x2
  100fe8:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_1)); //wait until conversion complete
  100fec:	e592301c 	ldr	r3, [r2, #28]
  100ff0:	e3130002 	tst	r3, #2	; 0x2
  100ff4:	0afffffc 	beq	100fec <getValueChannel1+0x10>
  return a_pADC->ADC_CDR1;
  100ff8:	e5920034 	ldr	r0, [r2, #52]
}
  100ffc:	e12fff1e 	bx	lr
  101000:	00200008 	eoreq	r0, r0, r8

00101004 <getValueChannel2>:

unsigned int getValueChannel2()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  101004:	e59f301c 	ldr	r3, [pc, #28]	; 101028 <.text+0x1028>
  101008:	e5932000 	ldr	r2, [r3]
  10100c:	e3a03002 	mov	r3, #2	; 0x2
  101010:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_2)); //wait until conversion complete
  101014:	e592301c 	ldr	r3, [r2, #28]
  101018:	e3130004 	tst	r3, #4	; 0x4
  10101c:	0afffffc 	beq	101014 <getValueChannel2+0x10>
  return a_pADC->ADC_CDR2;
  101020:	e5920038 	ldr	r0, [r2, #56]
}
  101024:	e12fff1e 	bx	lr
  101028:	00200008 	eoreq	r0, r0, r8

0010102c <getValueChannel4>:

unsigned int getValueChannel4()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  10102c:	e59f301c 	ldr	r3, [pc, #28]	; 101050 <.text+0x1050>
  101030:	e5932000 	ldr	r2, [r3]
  101034:	e3a03002 	mov	r3, #2	; 0x2
  101038:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_4)); //wait until conversion complete
  10103c:	e592301c 	ldr	r3, [r2, #28]
  101040:	e3130010 	tst	r3, #16	; 0x10
  101044:	0afffffc 	beq	10103c <getValueChannel4+0x10>
  return a_pADC->ADC_CDR4;
  101048:	e5920040 	ldr	r0, [r2, #64]
}
  10104c:	e12fff1e 	bx	lr
  101050:	00200008 	eoreq	r0, r0, r8

00101054 <getValueChannel5>:

unsigned int getValueChannel5()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  101054:	e59f301c 	ldr	r3, [pc, #28]	; 101078 <.text+0x1078>
  101058:	e5932000 	ldr	r2, [r3]
  10105c:	e3a03002 	mov	r3, #2	; 0x2
  101060:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_5)); //wait until conversion complete
  101064:	e592301c 	ldr	r3, [r2, #28]
  101068:	e3130020 	tst	r3, #32	; 0x20
  10106c:	0afffffc 	beq	101064 <getValueChannel5+0x10>
  return a_pADC->ADC_CDR5;
  101070:	e5920044 	ldr	r0, [r2, #68]
}
  101074:	e12fff1e 	bx	lr
  101078:	00200008 	eoreq	r0, r0, r8

0010107c <getValueChannel6>:

unsigned int getValueChannel6()
{
  a_pADC->ADC_CR = 0x2; // set Start Bit
  10107c:	e59f301c 	ldr	r3, [pc, #28]	; 1010a0 <.text+0x10a0>
  101080:	e5932000 	ldr	r2, [r3]
  101084:	e3a03002 	mov	r3, #2	; 0x2
  101088:	e5823000 	str	r3, [r2]
  while(!(a_pADC->ADC_SR & ADC_CHN_6)); //wait until conversion complete
  10108c:	e592301c 	ldr	r3, [r2, #28]
  101090:	e3130040 	tst	r3, #64	; 0x40
  101094:	0afffffc 	beq	10108c <getValueChannel6+0x10>
  return a_pADC->ADC_CDR6;
  101098:	e5920048 	ldr	r0, [r2, #72]
}
  10109c:	e12fff1e 	bx	lr
  1010a0:	00200008 	eoreq	r0, r0, r8

001010a4 <pwmFreqSet>:
    uint32_t presc_total;
    uint8_t cpre = 0;
    uint16_t cprd;

    if (freq > MCK)
  1010a4:	e59f30a8 	ldr	r3, [pc, #168]	; 101154 <.text+0x1154>
  1010a8:	e1510003 	cmp	r1, r3
  1010ac:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  1010b0:	e1a05000 	mov	r5, r0
  1010b4:	83e00000 	mvnhi	r0, #0	; 0x0
  1010b8:	8a000023 	bhi	10114c <pwmFreqSet+0xa8>
  1010bc:	ea000001 	b	1010c8 <pwmFreqSet+0x24>
  1010c0:	e1a04002 	mov	r4, r2
  1010c4:	ea000012 	b	101114 <pwmFreqSet+0x70>
        return -1;
    overall_div = MCK / freq;
  1010c8:	e1a00003 	mov	r0, r3
  1010cc:	eb001934 	bl	1075a4 <____udivsi3_from_arm>

    if (overall_div > 0x7fff)
  1010d0:	e3500902 	cmp	r0, #32768	; 0x8000
    {
        // divisor is larger than half the maximum CPRD register, we
        // have to configure prescalers
        presc_total = overall_div >> 15;
        // find highest 2^n fitting in prescaler (highest bit set)
        cpre = fhs(presc_total);
        if (cpre > 0)
        {
            // subtract one, because of fhs semantics //
            cpre--;
        }
        cprd = overall_div / (1 << cpre);
    }
    else
        cprd = overall_div;
  1010d4:	31a03800 	movcc	r3, r0, lsl #16
  1010d8:	31a00823 	movcc	r0, r3, lsr #16
  1010dc:	33a04000 	movcc	r4, #0	; 0x0
  1010e0:	3a000010 	bcc	101128 <pwmFreqSet+0x84>
  1010e4:	e1a0c7a0 	mov	ip, r0, lsr #15
  1010e8:	e3a01020 	mov	r1, #32	; 0x20
  1010ec:	e2412001 	sub	r2, r1, #1	; 0x1
  1010f0:	e3a03001 	mov	r3, #1	; 0x1
  1010f4:	e01c3213 	ands	r3, ip, r3, lsl r2
  1010f8:	1a000002 	bne	101108 <pwmFreqSet+0x64>
  1010fc:	e2521000 	subs	r1, r2, #0	; 0x0
  101100:	0affffee 	beq	1010c0 <pwmFreqSet+0x1c>
  101104:	eafffff8 	b	1010ec <pwmFreqSet+0x48>
  101108:	e21140ff 	ands	r4, r1, #255	; 0xff
  10110c:	12443001 	subne	r3, r4, #1	; 0x1
  101110:	120340ff 	andne	r4, r3, #255	; 0xff
  101114:	e3a01001 	mov	r1, #1	; 0x1
  101118:	e1a01411 	mov	r1, r1, lsl r4
  10111c:	eb001920 	bl	1075a4 <____udivsi3_from_arm>
  101120:	e1a00800 	mov	r0, r0, lsl #16
  101124:	e1a00820 	mov	r0, r0, lsr #16
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
  101128:	e59f2028 	ldr	r2, [pc, #40]	; 101158 <.text+0x1158>
  10112c:	e1a03285 	mov	r3, r5, lsl #5
  101130:	e0832002 	add	r2, r3, r2

    AT91F_PWMC_CfgChannel(AT91C_BASE_PWMC, channel, cpre|AT91C_PWMC_CPOL, cprd, 2);
  101134:	e3843c02 	orr	r3, r4, #512	; 0x200
        unsigned int mode, // \arg  PWM mode
        unsigned int period, // \arg PWM period
        unsigned int duty) // \arg PWM duty cycle
{
	pPWM->PWMC_CH[channelId].PWMC_CMR = mode;
  101138:	e5823101 	str	r3, [r2, #257]
	pPWM->PWMC_CH[channelId].PWMC_CDTYR = duty;
  10113c:	e3a03002 	mov	r3, #2	; 0x2
  101140:	e5823105 	str	r3, [r2, #261]
	pPWM->PWMC_CH[channelId].PWMC_CPRDR = period;
  101144:	e5820109 	str	r0, [r2, #265]
  101148:	e3a00000 	mov	r0, #0	; 0x0

    return 0;
}
  10114c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  101150:	e12fff1e 	bx	lr
  101154:	02dd4249 	sbceqs	r4, sp, #-1879048188	; 0x90000004
  101158:	fffcc0ff 	swinv	0x00fcc0ff

0010115c <pwmDutySet_u8>:

void pwmDutySetPercent(int channel, uint16_t duty)
{
    uint32_t tmp = pwm->PWMC_CH[channel].PWMC_CPRDR & 0xffff;

    tmp = tmp << 16;    /* extend value by 2^16 */
    tmp = tmp / 100;    /* tmp = 1 % of extended cprd */
    tmp = duty * tmp;   /* tmp = 'duty' % of extended cprd */
    tmp = tmp >> 16;    /* un-extend tmp (divide by 2^16) */

    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, channel, tmp);
}

void pwmDutySet_u8(int channel, uint16_t duty)
{
    //while (pwm->PWMC_CH[channel].PWMC_CCNTR<3);
    //if (duty<2) duty = 2;
    uint32_t tmp = pwm->PWMC_CH[channel].PWMC_CPRDR & 0xffff;
  10115c:	e59f2028 	ldr	r2, [pc, #40]	; 10118c <.text+0x118c>
  101160:	e1a00280 	mov	r0, r0, lsl #5
  101164:	e0802002 	add	r2, r0, r2
  101168:	e5923109 	ldr	r3, [r2, #265]
  10116c:	e1a01801 	mov	r1, r1, lsl #16

    tmp = tmp << 16;    /* extend value by 2^16 */
  101170:	e1a03803 	mov	r3, r3, lsl #16
  101174:	e1a01821 	mov	r1, r1, lsr #16
    tmp = tmp / 256;    /* tmp = 1 % of extended cprd */
  101178:	e1a03423 	mov	r3, r3, lsr #8
    tmp = duty * tmp;   /* tmp = 'duty' % of extended cprd */
  10117c:	e0030391 	mul	r3, r1, r3
    tmp = tmp >> 16;    /* un-extend tmp (divide by 2^16) */
  101180:	e1a03823 	mov	r3, r3, lsr #16
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  101184:	e5823111 	str	r3, [r2, #273]
    AT91F_PWMC_UpdateChannel(AT91C_BASE_PWMC, channel, tmp);
}
  101188:	e12fff1e 	bx	lr
  10118c:	fffcc0ff 	swinv	0x00fcc0ff

00101190 <pwmDutySetPercent>:
  101190:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  101194:	e59f5030 	ldr	r5, [pc, #48]	; 1011cc <.text+0x11cc>
  101198:	e1a00280 	mov	r0, r0, lsl #5
  10119c:	e0805005 	add	r5, r0, r5
  1011a0:	e5950109 	ldr	r0, [r5, #265]
  1011a4:	e1a04801 	mov	r4, r1, lsl #16
  1011a8:	e1a00800 	mov	r0, r0, lsl #16
  1011ac:	e3a01064 	mov	r1, #100	; 0x64
  1011b0:	eb0018fb 	bl	1075a4 <____udivsi3_from_arm>
  1011b4:	e1a04824 	mov	r4, r4, lsr #16
  1011b8:	e0030490 	mul	r3, r0, r4
  1011bc:	e1a03823 	mov	r3, r3, lsr #16
        AT91PS_PWMC pPWM,   // \arg  pointer to a PWM controller
        unsigned int channelId, // \arg PWM channel ID
        unsigned int update) // \arg  Channels IDs to be enabled
{
	pPWM->PWMC_CH[channelId].PWMC_CUPDR = update;
  1011c0:	e5853111 	str	r3, [r5, #273]
  1011c4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  1011c8:	e12fff1e 	bx	lr
  1011cc:	fffcc0ff 	swinv	0x00fcc0ff

001011d0 <AIC_ConfigureIT>:
    unsigned int mode,
    void (*handler)(void))
{
    // Disable the interrupt first
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
  1011d0:	e3a03001 	mov	r3, #1	; 0x1
  1011d4:	e1a03013 	mov	r3, r3, lsl r0
  1011d8:	e52de004 	str	lr, [sp, #-4]!

    // Configure mode and handler
    AT91C_BASE_AIC->AIC_SMR[source] = mode;
  1011dc:	e1a00100 	mov	r0, r0, lsl #2
  1011e0:	e3e0ec0f 	mvn	lr, #3840	; 0xf00
  1011e4:	e240ca01 	sub	ip, r0, #4096	; 0x1000
  1011e8:	e58e3025 	str	r3, [lr, #37]
  1011ec:	e58c1000 	str	r1, [ip]
    AT91C_BASE_AIC->AIC_SVR[source] = (unsigned int) handler;
  1011f0:	e5002f80 	str	r2, [r0, #-3968]

    // Clear interrupt
    AT91C_BASE_AIC->AIC_ICCR = 1 << source;
  1011f4:	e58e3029 	str	r3, [lr, #41]
}
  1011f8:	e49de004 	ldr	lr, [sp], #4
  1011fc:	e12fff1e 	bx	lr

00101200 <AIC_EnableIT>:

//------------------------------------------------------------------------------
/// Enables interrupts coming from the given (unique) source (AT91C_ID_xxx).
/// \param source  Interrupt source to enable.
//------------------------------------------------------------------------------
void AIC_EnableIT(unsigned int source)
{
    AT91C_BASE_AIC->AIC_IECR = 1 << source;
  101200:	e3a03001 	mov	r3, #1	; 0x1
  101204:	e1a03013 	mov	r3, r3, lsl r0
  101208:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  10120c:	e5823021 	str	r3, [r2, #33]
}
  101210:	e12fff1e 	bx	lr

00101214 <AIC_DisableIT>:

//------------------------------------------------------------------------------
/// Disables interrupts coming from the given (unique) source (AT91C_ID_xxx).
/// \param source  Interrupt source to enable.
//------------------------------------------------------------------------------
void AIC_DisableIT(unsigned int source)
{
    AT91C_BASE_AIC->AIC_IDCR = 1 << source;
  101214:	e3a03001 	mov	r3, #1	; 0x1
  101218:	e1a03013 	mov	r3, r3, lsl r0
  10121c:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  101220:	e5823025 	str	r3, [r2, #37]
}
  101224:	e12fff1e 	bx	lr

00101228 <ASYNC_IsFinished>:
/// \param pAsync  Pointer to an Async instance.
//------------------------------------------------------------------------------
unsigned char ASYNC_IsFinished(Async *pAsync)
{
    return (pAsync->status != ASYNC_STATUS_PENDING);
  101228:	e5d00000 	ldrb	r0, [r0]
}
  10122c:	e25000ff 	subs	r0, r0, #255	; 0xff
  101230:	13a00001 	movne	r0, #1	; 0x1
  101234:	e12fff1e 	bx	lr

00101238 <delay_us>:
#include "delay.h"

void delay_us(int delay)
{
  101238:	ea00000c 	b	101270 <delay_us+0x38>
  while(delay--)
  {
      __asm ("NOP");
  10123c:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101240:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101244:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101248:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  10124c:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101250:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101254:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101258:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  10125c:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101260:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101264:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  101268:	e1a00000 	nop			(mov r0,r0)
      __asm ("NOP");
  10126c:	e1a00000 	nop			(mov r0,r0)
  101270:	e2500001 	subs	r0, r0, #1	; 0x1
  101274:	2afffff0 	bcs	10123c <delay_us+0x4>
  }
}
  101278:	e12fff1e 	bx	lr

0010127c <delay_ms>:

void delay_ms(int delay)
{
  10127c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  101280:	e1a04000 	mov	r4, r0
  101284:	ea000006 	b	1012a4 <delay_ms+0x28>
  char i;
  while(delay--)
  101288:	e3a05000 	mov	r5, #0	; 0x0
  {
    for(i = 0; i < 4; i++)
    {
      delay_us(250);
  10128c:	e3a000fa 	mov	r0, #250	; 0xfa
  101290:	ebffffe8 	bl	101238 <delay_us>
  101294:	e2853001 	add	r3, r5, #1	; 0x1
  101298:	e20350ff 	and	r5, r3, #255	; 0xff
  10129c:	e3550004 	cmp	r5, #4	; 0x4
  1012a0:	1afffff9 	bne	10128c <delay_ms+0x10>
  1012a4:	e2544001 	subs	r4, r4, #1	; 0x1
  1012a8:	2afffff6 	bcs	101288 <delay_ms+0xc>
    }
  }
}
  1012ac:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  1012b0:	e12fff1e 	bx	lr

001012b4 <min>:
    else {

        return b;
    }
}
  1012b4:	e1500001 	cmp	r0, r1
  1012b8:	21a00001 	movcs	r0, r1
  1012bc:	e12fff1e 	bx	lr

001012c0 <absv>:

//------------------------------------------------------------------------------
/// Returns the absolute value of an integer.
/// \param value  Integer value.
//------------------------------------------------------------------------------
// Do not call this function "abs", problem with gcc !
unsigned int absv(signed int value)
{
    if (value < 0) {

        return -value;
    }
    else {

        return value;
    }
}
  1012c0:	e3500000 	cmp	r0, #0	; 0x0
  1012c4:	b2600000 	rsblt	r0, r0, #0	; 0x0
  1012c8:	e12fff1e 	bx	lr

001012cc <power>:

//------------------------------------------------------------------------------
/// Computes and returns x power of y.
/// \param x  Value.
/// \param y  Power.
//------------------------------------------------------------------------------
unsigned int power(unsigned int x, unsigned int y)
{
  1012cc:	e1a03000 	mov	r3, r0
  1012d0:	e3a00001 	mov	r0, #1	; 0x1
  1012d4:	ea000001 	b	1012e0 <power+0x14>
    unsigned int result = 1;
    
    while (y > 0) {

        result *= x;
  1012d8:	e0000093 	mul	r0, r3, r0
        y--;
  1012dc:	e2411001 	sub	r1, r1, #1	; 0x1
  1012e0:	e3510000 	cmp	r1, #0	; 0x0
  1012e4:	1afffffb 	bne	1012d8 <power+0xc>
    } 
    return result;
}
  1012e8:	e12fff1e 	bx	lr

001012ec <memcpy>:
  1012ec:	b510      	push	{r4, lr}
  1012ee:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1012f0:	46a4      	mov	ip, r4
  1012f2:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1012f4:	2a0f      	cmp	r2, #15
  1012f6:	d904      	bls	101302 <memcpy+0x16>
  1012f8:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  1012fa:	4322      	orr	r2, r4
  1012fc:	2303      	mov	r3, #3
  1012fe:	421a      	tst	r2, r3
  101300:	d00e      	beq	101320 <memcpy+0x34>
  101302:	1e43      	sub	r3, r0, #1
  101304:	d308      	bcc	101318 <memcpy+0x2c>
  101306:	4662      	mov	r2, ip
  101308:	189b      	add	r3, r3, r2
  10130a:	1c58      	add	r0, r3, #1
  10130c:	780b      	ldrb	r3, [r1, #0]
  10130e:	7013      	strb	r3, [r2, #0]
  101310:	3201      	add	r2, #1
  101312:	3101      	add	r1, #1
  101314:	4282      	cmp	r2, r0
  101316:	d1f9      	bne	10130c <memcpy+0x20>
  101318:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10131a:	bc10      	pop	{r4}
  10131c:	bc02      	pop	{r1}
  10131e:	4708      	bx	r1
  101320:	1c22      	mov	r2, r4		(add r2, r4, #0)
  101322:	680b      	ldr	r3, [r1, #0]
  101324:	6013      	str	r3, [r2, #0]
  101326:	684b      	ldr	r3, [r1, #4]
  101328:	6053      	str	r3, [r2, #4]
  10132a:	688b      	ldr	r3, [r1, #8]
  10132c:	6093      	str	r3, [r2, #8]
  10132e:	68cb      	ldr	r3, [r1, #12]
  101330:	3810      	sub	r0, #16
  101332:	60d3      	str	r3, [r2, #12]
  101334:	3110      	add	r1, #16
  101336:	3210      	add	r2, #16
  101338:	280f      	cmp	r0, #15
  10133a:	d8f2      	bhi	101322 <memcpy+0x36>
  10133c:	2803      	cmp	r0, #3
  10133e:	d904      	bls	10134a <memcpy+0x5e>
  101340:	c908      	ldmia	r1!,{r3}
  101342:	3804      	sub	r0, #4
  101344:	c208      	stmia	r2!,{r3}
  101346:	2803      	cmp	r0, #3
  101348:	d8fa      	bhi	101340 <memcpy+0x54>
  10134a:	4694      	mov	ip, r2
  10134c:	e7d9      	b	101302 <memcpy+0x16>
  10134e:	46c0      	nop			(mov r8, r8)

00101350 <sprintf>:
  101350:	b40e      	push	{r1, r2, r3}
  101352:	b510      	push	{r4, lr}
  101354:	b098      	sub	sp, #96
  101356:	9000      	str	r0, [sp, #0]
  101358:	9004      	str	r0, [sp, #16]
  10135a:	480c      	ldr	r0, [pc, #48]	(10138c <.text+0x138c>)
  10135c:	9002      	str	r0, [sp, #8]
  10135e:	9005      	str	r0, [sp, #20]
  101360:	2001      	mov	r0, #1
  101362:	4669      	mov	r1, sp
  101364:	4240      	neg	r0, r0
  101366:	ab1a      	add	r3, sp, #104
  101368:	81c8      	strh	r0, [r1, #14]
  10136a:	2482      	mov	r4, #130
  10136c:	4808      	ldr	r0, [pc, #32]	(101390 <.text+0x1390>)
  10136e:	cb04      	ldmia	r3!,{r2}
  101370:	00a4      	lsl	r4, r4, #2
  101372:	818c      	strh	r4, [r1, #12]
  101374:	6800      	ldr	r0, [r0, #0]
  101376:	9317      	str	r3, [sp, #92]
  101378:	f90af000 	bl	101590 <_vfprintf_r>
  10137c:	9a00      	ldr	r2, [sp, #0]
  10137e:	2300      	mov	r3, #0
  101380:	b018      	add	sp, #96
  101382:	7013      	strb	r3, [r2, #0]
  101384:	bc10      	pop	{r4}
  101386:	bc08      	pop	{r3}
  101388:	b003      	add	sp, #12
  10138a:	4718      	bx	r3
  10138c:	ffff      	second half of BL instruction 0xffff
  10138e:	7fff      	ldrb	r7, [r7, #31]
  101390:	0010      	lsl	r0, r2, #0
  101392:	0020      	lsl	r0, r4, #0

00101394 <_sprintf_r>:
  101394:	b40c      	push	{r2, r3}
  101396:	b530      	push	{r4, r5, lr}
  101398:	b098      	sub	sp, #96
  10139a:	9100      	str	r1, [sp, #0]
  10139c:	9104      	str	r1, [sp, #16]
  10139e:	490c      	ldr	r1, [pc, #48]	(1013d0 <.text+0x13d0>)
  1013a0:	ab1b      	add	r3, sp, #108
  1013a2:	9102      	str	r1, [sp, #8]
  1013a4:	9105      	str	r1, [sp, #20]
  1013a6:	2101      	mov	r1, #1
  1013a8:	466d      	mov	r5, sp
  1013aa:	cb04      	ldmia	r3!,{r2}
  1013ac:	4249      	neg	r1, r1
  1013ae:	2482      	mov	r4, #130
  1013b0:	81e9      	strh	r1, [r5, #14]
  1013b2:	00a4      	lsl	r4, r4, #2
  1013b4:	4669      	mov	r1, sp
  1013b6:	81ac      	strh	r4, [r5, #12]
  1013b8:	9317      	str	r3, [sp, #92]
  1013ba:	f8e9f000 	bl	101590 <_vfprintf_r>
  1013be:	9a00      	ldr	r2, [sp, #0]
  1013c0:	2300      	mov	r3, #0
  1013c2:	b018      	add	sp, #96
  1013c4:	7013      	strb	r3, [r2, #0]
  1013c6:	bc30      	pop	{r4, r5}
  1013c8:	bc08      	pop	{r3}
  1013ca:	b002      	add	sp, #8
  1013cc:	4718      	bx	r3
  1013ce:	0000      	lsl	r0, r0, #0
  1013d0:	ffff      	second half of BL instruction 0xffff
  1013d2:	7fff      	ldrb	r7, [r7, #31]

001013d4 <strcmp>:
  1013d4:	b530      	push	{r4, r5, lr}
  1013d6:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1013d8:	430a      	orr	r2, r1
  1013da:	2303      	mov	r3, #3
  1013dc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1013de:	421a      	tst	r2, r3
  1013e0:	d11e      	bne	101420 <strcmp+0x4c>
  1013e2:	6802      	ldr	r2, [r0, #0]
  1013e4:	680b      	ldr	r3, [r1, #0]
  1013e6:	429a      	cmp	r2, r3
  1013e8:	d111      	bne	10140e <strcmp+0x3a>
  1013ea:	4c12      	ldr	r4, [pc, #72]	(101434 <.text+0x1434>)
  1013ec:	1913      	add	r3, r2, r4
  1013ee:	4c12      	ldr	r4, [pc, #72]	(101438 <.text+0x1438>)
  1013f0:	4023      	and	r3, r4
  1013f2:	4393      	bic	r3, r2
  1013f4:	d005      	beq	101402 <strcmp+0x2e>
  1013f6:	e01b      	b	101430 <strcmp+0x5c>
  1013f8:	4d0e      	ldr	r5, [pc, #56]	(101434 <.text+0x1434>)
  1013fa:	1953      	add	r3, r2, r5
  1013fc:	4023      	and	r3, r4
  1013fe:	4393      	bic	r3, r2
  101400:	d116      	bne	101430 <strcmp+0x5c>
  101402:	3004      	add	r0, #4
  101404:	3104      	add	r1, #4
  101406:	6802      	ldr	r2, [r0, #0]
  101408:	680b      	ldr	r3, [r1, #0]
  10140a:	429a      	cmp	r2, r3
  10140c:	d0f4      	beq	1013f8 <strcmp+0x24>
  10140e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101410:	7823      	ldrb	r3, [r4, #0]
  101412:	2b00      	cmp	r3, #0
  101414:	d007      	beq	101426 <strcmp+0x52>
  101416:	7808      	ldrb	r0, [r1, #0]
  101418:	4298      	cmp	r0, r3
  10141a:	d105      	bne	101428 <strcmp+0x54>
  10141c:	3401      	add	r4, #1
  10141e:	3101      	add	r1, #1
  101420:	7823      	ldrb	r3, [r4, #0]
  101422:	2b00      	cmp	r3, #0
  101424:	d1f7      	bne	101416 <strcmp+0x42>
  101426:	7808      	ldrb	r0, [r1, #0]
  101428:	1a18      	sub	r0, r3, r0
  10142a:	bc30      	pop	{r4, r5}
  10142c:	bc02      	pop	{r1}
  10142e:	4708      	bx	r1
  101430:	2000      	mov	r0, #0
  101432:	e7fa      	b	10142a <strcmp+0x56>
  101434:	feff      	second half of BL instruction 0xfeff
  101436:	fefe      	second half of BL instruction 0xfefe
  101438:	8080      	strh	r0, [r0, #4]
  10143a:	8080      	strh	r0, [r0, #4]

0010143c <strcpy>:
  10143c:	b570      	push	{r4, r5, r6, lr}
  10143e:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  101440:	4302      	orr	r2, r0
  101442:	2303      	mov	r3, #3
  101444:	1c05      	mov	r5, r0		(add r5, r0, #0)
  101446:	421a      	tst	r2, r3
  101448:	d00a      	beq	101460 <strcpy+0x24>
  10144a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10144c:	780b      	ldrb	r3, [r1, #0]
  10144e:	3101      	add	r1, #1
  101450:	7013      	strb	r3, [r2, #0]
  101452:	3201      	add	r2, #1
  101454:	2b00      	cmp	r3, #0
  101456:	d1f9      	bne	10144c <strcpy+0x10>
  101458:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10145a:	bc70      	pop	{r4, r5, r6}
  10145c:	bc02      	pop	{r1}
  10145e:	4708      	bx	r1
  101460:	680a      	ldr	r2, [r1, #0]
  101462:	4c08      	ldr	r4, [pc, #32]	(101484 <.text+0x1484>)
  101464:	1913      	add	r3, r2, r4
  101466:	4c08      	ldr	r4, [pc, #32]	(101488 <.text+0x1488>)
  101468:	4393      	bic	r3, r2
  10146a:	4223      	tst	r3, r4
  10146c:	d107      	bne	10147e <strcpy+0x42>
  10146e:	c004      	stmia	r0!,{r2}
  101470:	3104      	add	r1, #4
  101472:	680a      	ldr	r2, [r1, #0]
  101474:	4e03      	ldr	r6, [pc, #12]	(101484 <.text+0x1484>)
  101476:	1993      	add	r3, r2, r6
  101478:	4393      	bic	r3, r2
  10147a:	4223      	tst	r3, r4
  10147c:	d0f7      	beq	10146e <strcpy+0x32>
  10147e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  101480:	e7e4      	b	10144c <strcpy+0x10>
  101482:	0000      	lsl	r0, r0, #0
  101484:	feff      	second half of BL instruction 0xfeff
  101486:	fefe      	second half of BL instruction 0xfefe
  101488:	8080      	strh	r0, [r0, #4]
  10148a:	8080      	strh	r0, [r0, #4]

0010148c <strlen>:
  10148c:	b530      	push	{r4, r5, lr}
  10148e:	2303      	mov	r3, #3
  101490:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101492:	4218      	tst	r0, r3
  101494:	d116      	bne	1014c4 <strlen+0x38>
  101496:	490f      	ldr	r1, [pc, #60]	(1014d4 <.text+0x14d4>)
  101498:	6802      	ldr	r2, [r0, #0]
  10149a:	1853      	add	r3, r2, r1
  10149c:	490e      	ldr	r1, [pc, #56]	(1014d8 <.text+0x14d8>)
  10149e:	400b      	and	r3, r1
  1014a0:	4393      	bic	r3, r2
  1014a2:	d10f      	bne	1014c4 <strlen+0x38>
  1014a4:	3004      	add	r0, #4
  1014a6:	6802      	ldr	r2, [r0, #0]
  1014a8:	4d0a      	ldr	r5, [pc, #40]	(1014d4 <.text+0x14d4>)
  1014aa:	1953      	add	r3, r2, r5
  1014ac:	400b      	and	r3, r1
  1014ae:	4393      	bic	r3, r2
  1014b0:	d108      	bne	1014c4 <strlen+0x38>
  1014b2:	3004      	add	r0, #4
  1014b4:	6802      	ldr	r2, [r0, #0]
  1014b6:	4d07      	ldr	r5, [pc, #28]	(1014d4 <.text+0x14d4>)
  1014b8:	1953      	add	r3, r2, r5
  1014ba:	400b      	and	r3, r1
  1014bc:	4393      	bic	r3, r2
  1014be:	d0f1      	beq	1014a4 <strlen+0x18>
  1014c0:	e000      	b	1014c4 <strlen+0x38>
  1014c2:	3001      	add	r0, #1
  1014c4:	7803      	ldrb	r3, [r0, #0]
  1014c6:	2b00      	cmp	r3, #0
  1014c8:	d1fb      	bne	1014c2 <strlen+0x36>
  1014ca:	1b00      	sub	r0, r0, r4
  1014cc:	bc30      	pop	{r4, r5}
  1014ce:	bc02      	pop	{r1}
  1014d0:	4708      	bx	r1
  1014d2:	0000      	lsl	r0, r0, #0
  1014d4:	feff      	second half of BL instruction 0xfeff
  1014d6:	fefe      	second half of BL instruction 0xfefe
  1014d8:	8080      	strh	r0, [r0, #4]
  1014da:	8080      	strh	r0, [r0, #4]

001014dc <strtok>:
  1014dc:	b500      	push	{lr}
  1014de:	4b04      	ldr	r3, [pc, #16]	(1014f0 <.text+0x14f0>)
  1014e0:	681a      	ldr	r2, [r3, #0]
  1014e2:	2301      	mov	r3, #1
  1014e4:	325c      	add	r2, #92
  1014e6:	f805f000 	bl	1014f4 <__strtok_r>
  1014ea:	bc02      	pop	{r1}
  1014ec:	4708      	bx	r1
  1014ee:	0000      	lsl	r0, r0, #0
  1014f0:	0010      	lsl	r0, r2, #0
  1014f2:	0020      	lsl	r0, r4, #0

001014f4 <__strtok_r>:
  1014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1014f6:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1014f8:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1014fa:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1014fc:	2800      	cmp	r0, #0
  1014fe:	d02c      	beq	10155a <__strtok_r+0x66>
  101500:	7801      	ldrb	r1, [r0, #0]
  101502:	3001      	add	r0, #1
  101504:	1c32      	mov	r2, r6		(add r2, r6, #0)
  101506:	1e44      	sub	r4, r0, #1
  101508:	7813      	ldrb	r3, [r2, #0]
  10150a:	3201      	add	r2, #1
  10150c:	2b00      	cmp	r3, #0
  10150e:	d007      	beq	101520 <__strtok_r+0x2c>
  101510:	4299      	cmp	r1, r3
  101512:	d1f9      	bne	101508 <__strtok_r+0x14>
  101514:	2d00      	cmp	r5, #0
  101516:	d1f3      	bne	101500 <__strtok_r+0xc>
  101518:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10151a:	6038      	str	r0, [r7, #0]
  10151c:	7025      	strb	r5, [r4, #0]
  10151e:	e012      	b	101546 <__strtok_r+0x52>
  101520:	1c05      	mov	r5, r0		(add r5, r0, #0)
  101522:	2900      	cmp	r1, #0
  101524:	d017      	beq	101556 <__strtok_r+0x62>
  101526:	7801      	ldrb	r1, [r0, #0]
  101528:	1c32      	mov	r2, r6		(add r2, r6, #0)
  10152a:	3001      	add	r0, #1
  10152c:	1e6c      	sub	r4, r5, #1
  10152e:	e001      	b	101534 <__strtok_r+0x40>
  101530:	2b00      	cmp	r3, #0
  101532:	d0f8      	beq	101526 <__strtok_r+0x32>
  101534:	7813      	ldrb	r3, [r2, #0]
  101536:	3201      	add	r2, #1
  101538:	4299      	cmp	r1, r3
  10153a:	d1f9      	bne	101530 <__strtok_r+0x3c>
  10153c:	2b00      	cmp	r3, #0
  10153e:	d106      	bne	10154e <__strtok_r+0x5a>
  101540:	2000      	mov	r0, #0
  101542:	6038      	str	r0, [r7, #0]
  101544:	1c23      	mov	r3, r4		(add r3, r4, #0)
  101546:	1c18      	mov	r0, r3		(add r0, r3, #0)
  101548:	bcf0      	pop	{r4, r5, r6, r7}
  10154a:	bc02      	pop	{r1}
  10154c:	4708      	bx	r1
  10154e:	1e42      	sub	r2, r0, #1
  101550:	2300      	mov	r3, #0
  101552:	7013      	strb	r3, [r2, #0]
  101554:	e7f5      	b	101542 <__strtok_r+0x4e>
  101556:	6039      	str	r1, [r7, #0]
  101558:	e7f5      	b	101546 <__strtok_r+0x52>
  10155a:	6810      	ldr	r0, [r2, #0]
  10155c:	2800      	cmp	r0, #0
  10155e:	d1cf      	bne	101500 <__strtok_r+0xc>
  101560:	2300      	mov	r3, #0
  101562:	e7f0      	b	101546 <__strtok_r+0x52>

00101564 <strtok_r>:
  101564:	b500      	push	{lr}
  101566:	2301      	mov	r3, #1
  101568:	ffc4f7ff 	bl	1014f4 <__strtok_r>
  10156c:	bc02      	pop	{r1}
  10156e:	4708      	bx	r1

00101570 <__sprint>:
  101570:	b510      	push	{r4, lr}
  101572:	688b      	ldr	r3, [r1, #8]
  101574:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  101576:	2b00      	cmp	r3, #0
  101578:	d104      	bne	101584 <__sprint+0x14>
  10157a:	604b      	str	r3, [r1, #4]
  10157c:	2000      	mov	r0, #0
  10157e:	bc10      	pop	{r4}
  101580:	bc02      	pop	{r1}
  101582:	4708      	bx	r1
  101584:	f972f003 	bl	10486c <__sfvwrite>
  101588:	2300      	mov	r3, #0
  10158a:	60a3      	str	r3, [r4, #8]
  10158c:	6063      	str	r3, [r4, #4]
  10158e:	e7f6      	b	10157e <__sprint+0xe>

00101590 <_vfprintf_r>:
  101590:	b5f0      	push	{r4, r5, r6, r7, lr}
  101592:	465f      	mov	r7, fp
  101594:	4656      	mov	r6, sl
  101596:	464d      	mov	r5, r9
  101598:	4644      	mov	r4, r8
  10159a:	b4f0      	push	{r4, r5, r6, r7}
  10159c:	4cb9      	ldr	r4, [pc, #740]	(101884 <.text+0x1884>)
  10159e:	44a5      	add	sp, r4
  1015a0:	9005      	str	r0, [sp, #20]
  1015a2:	4689      	mov	r9, r1
  1015a4:	1c15      	mov	r5, r2		(add r5, r2, #0)
  1015a6:	469a      	mov	sl, r3
  1015a8:	fb2ef003 	bl	104c08 <localeconv>
  1015ac:	6800      	ldr	r0, [r0, #0]
  1015ae:	900c      	str	r0, [sp, #48]
  1015b0:	9805      	ldr	r0, [sp, #20]
  1015b2:	2800      	cmp	r0, #0
  1015b4:	d003      	beq	1015be <_vfprintf_r+0x2e>
  1015b6:	6b83      	ldr	r3, [r0, #56]
  1015b8:	2b00      	cmp	r3, #0
  1015ba:	d100      	bne	1015be <_vfprintf_r+0x2e>
  1015bc:	e329      	b	101c12 <.text+0x1c12>
  1015be:	4649      	mov	r1, r9
  1015c0:	898a      	ldrh	r2, [r1, #12]
  1015c2:	0713      	lsl	r3, r2, #28
  1015c4:	d400      	bmi	1015c8 <_vfprintf_r+0x38>
  1015c6:	e32b      	b	101c20 <.text+0x1c20>
  1015c8:	690b      	ldr	r3, [r1, #16]
  1015ca:	2b00      	cmp	r3, #0
  1015cc:	d100      	bne	1015d0 <_vfprintf_r+0x40>
  1015ce:	e327      	b	101c20 <.text+0x1c20>
  1015d0:	231a      	mov	r3, #26
  1015d2:	4013      	and	r3, r2
  1015d4:	2b0a      	cmp	r3, #10
  1015d6:	d14b      	bne	101670 <_vfprintf_r+0xe0>
  1015d8:	4648      	mov	r0, r9
  1015da:	210e      	mov	r1, #14
  1015dc:	5e43      	ldrsh	r3, [r0, r1]
  1015de:	2b00      	cmp	r3, #0
  1015e0:	db46      	blt	101670 <_vfprintf_r+0xe0>
  1015e2:	24b7      	mov	r4, #183
  1015e4:	2302      	mov	r3, #2
  1015e6:	00e4      	lsl	r4, r4, #3
  1015e8:	446c      	add	r4, sp
  1015ea:	439a      	bic	r2, r3
  1015ec:	81a2      	strh	r2, [r4, #12]
  1015ee:	89c3      	ldrh	r3, [r0, #14]
  1015f0:	4aa5      	ldr	r2, [pc, #660]	(101888 <.text+0x1888>)
  1015f2:	81e3      	strh	r3, [r4, #14]
  1015f4:	69c3      	ldr	r3, [r0, #28]
  1015f6:	446a      	add	r2, sp
  1015f8:	6013      	str	r3, [r2, #0]
  1015fa:	6a43      	ldr	r3, [r0, #36]
  1015fc:	48a3      	ldr	r0, [pc, #652]	(10188c <.text+0x188c>)
  1015fe:	22b9      	mov	r2, #185
  101600:	4468      	add	r0, sp
  101602:	00d2      	lsl	r2, r2, #3
  101604:	6003      	str	r3, [r0, #0]
  101606:	446a      	add	r2, sp
  101608:	ab17      	add	r3, sp, #92
  10160a:	20b8      	mov	r0, #184
  10160c:	49a0      	ldr	r1, [pc, #640]	(101890 <.text+0x1890>)
  10160e:	6013      	str	r3, [r2, #0]
  101610:	6023      	str	r3, [r4, #0]
  101612:	00c0      	lsl	r0, r0, #3
  101614:	2380      	mov	r3, #128
  101616:	22ba      	mov	r2, #186
  101618:	00db      	lsl	r3, r3, #3
  10161a:	4468      	add	r0, sp
  10161c:	4469      	add	r1, sp
  10161e:	00d2      	lsl	r2, r2, #3
  101620:	6003      	str	r3, [r0, #0]
  101622:	600b      	str	r3, [r1, #0]
  101624:	446a      	add	r2, sp
  101626:	2300      	mov	r3, #0
  101628:	6013      	str	r3, [r2, #0]
  10162a:	9805      	ldr	r0, [sp, #20]
  10162c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10162e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  101630:	4653      	mov	r3, sl
  101632:	ffadf7ff 	bl	101590 <_vfprintf_r>
  101636:	900a      	str	r0, [sp, #40]
  101638:	2800      	cmp	r0, #0
  10163a:	db05      	blt	101648 <_vfprintf_r+0xb8>
  10163c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10163e:	feb7f002 	bl	1043b0 <fflush>
  101642:	2800      	cmp	r0, #0
  101644:	d000      	beq	101648 <_vfprintf_r+0xb8>
  101646:	e372      	b	101d2e <.text+0x1d2e>
  101648:	89a3      	ldrh	r3, [r4, #12]
  10164a:	065c      	lsl	r4, r3, #25
  10164c:	d505      	bpl	10165a <_vfprintf_r+0xca>
  10164e:	4648      	mov	r0, r9
  101650:	8983      	ldrh	r3, [r0, #12]
  101652:	2240      	mov	r2, #64
  101654:	4313      	orr	r3, r2
  101656:	4649      	mov	r1, r9
  101658:	818b      	strh	r3, [r1, #12]
  10165a:	4b8e      	ldr	r3, [pc, #568]	(101894 <.text+0x1894>)
  10165c:	980a      	ldr	r0, [sp, #40]
  10165e:	449d      	add	sp, r3
  101660:	bc3c      	pop	{r2, r3, r4, r5}
  101662:	4690      	mov	r8, r2
  101664:	4699      	mov	r9, r3
  101666:	46a2      	mov	sl, r4
  101668:	46ab      	mov	fp, r5
  10166a:	bcf0      	pop	{r4, r5, r6, r7}
  10166c:	bc02      	pop	{r1}
  10166e:	4708      	bx	r1
  101670:	4a89      	ldr	r2, [pc, #548]	(101898 <.text+0x1898>)
  101672:	4b8a      	ldr	r3, [pc, #552]	(10189c <.text+0x189c>)
  101674:	446a      	add	r2, sp
  101676:	446b      	add	r3, sp
  101678:	601a      	str	r2, [r3, #0]
  10167a:	4989      	ldr	r1, [pc, #548]	(1018a0 <.text+0x18a0>)
  10167c:	4a89      	ldr	r2, [pc, #548]	(1018a4 <.text+0x18a4>)
  10167e:	4c8a      	ldr	r4, [pc, #552]	(1018a8 <.text+0x18a8>)
  101680:	20d0      	mov	r0, #208
  101682:	00c0      	lsl	r0, r0, #3
  101684:	9113      	str	r1, [sp, #76]
  101686:	9214      	str	r2, [sp, #80]
  101688:	4a83      	ldr	r2, [pc, #524]	(101898 <.text+0x1898>)
  10168a:	9507      	str	r5, [sp, #28]
  10168c:	2700      	mov	r7, #0
  10168e:	2500      	mov	r5, #0
  101690:	446c      	add	r4, sp
  101692:	4468      	add	r0, sp
  101694:	446a      	add	r2, sp
  101696:	6027      	str	r7, [r4, #0]
  101698:	6005      	str	r5, [r0, #0]
  10169a:	950a      	str	r5, [sp, #40]
  10169c:	950e      	str	r5, [sp, #56]
  10169e:	9511      	str	r5, [sp, #68]
  1016a0:	9512      	str	r5, [sp, #72]
  1016a2:	4690      	mov	r8, r2
  1016a4:	9907      	ldr	r1, [sp, #28]
  1016a6:	780a      	ldrb	r2, [r1, #0]
  1016a8:	2a00      	cmp	r2, #0
  1016aa:	d101      	bne	1016b0 <_vfprintf_r+0x120>
  1016ac:	fcb2f000 	bl	102014 <.text+0x2014>
  1016b0:	2a25      	cmp	r2, #37
  1016b2:	d028      	beq	101706 <_vfprintf_r+0x176>
  1016b4:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1016b6:	e002      	b	1016be <_vfprintf_r+0x12e>
  1016b8:	2b25      	cmp	r3, #37
  1016ba:	d100      	bne	1016be <_vfprintf_r+0x12e>
  1016bc:	e28e      	b	101bdc <.text+0x1bdc>
  1016be:	3401      	add	r4, #1
  1016c0:	7823      	ldrb	r3, [r4, #0]
  1016c2:	2b00      	cmp	r3, #0
  1016c4:	d1f8      	bne	1016b8 <_vfprintf_r+0x128>
  1016c6:	9b07      	ldr	r3, [sp, #28]
  1016c8:	1ae6      	sub	r6, r4, r3
  1016ca:	2e00      	cmp	r6, #0
  1016cc:	d019      	beq	101702 <_vfprintf_r+0x172>
  1016ce:	9b07      	ldr	r3, [sp, #28]
  1016d0:	4640      	mov	r0, r8
  1016d2:	6003      	str	r3, [r0, #0]
  1016d4:	4a74      	ldr	r2, [pc, #464]	(1018a8 <.text+0x18a8>)
  1016d6:	23d0      	mov	r3, #208
  1016d8:	00db      	lsl	r3, r3, #3
  1016da:	446a      	add	r2, sp
  1016dc:	446b      	add	r3, sp
  1016de:	6817      	ldr	r7, [r2, #0]
  1016e0:	681d      	ldr	r5, [r3, #0]
  1016e2:	496e      	ldr	r1, [pc, #440]	(10189c <.text+0x189c>)
  1016e4:	19f7      	add	r7, r6, r7
  1016e6:	4469      	add	r1, sp
  1016e8:	3501      	add	r5, #1
  1016ea:	6046      	str	r6, [r0, #4]
  1016ec:	9104      	str	r1, [sp, #16]
  1016ee:	6017      	str	r7, [r2, #0]
  1016f0:	601d      	str	r5, [r3, #0]
  1016f2:	2d07      	cmp	r5, #7
  1016f4:	dd00      	ble	1016f8 <_vfprintf_r+0x168>
  1016f6:	e365      	b	101dc4 <.text+0x1dc4>
  1016f8:	2008      	mov	r0, #8
  1016fa:	4480      	add	r8, r0
  1016fc:	9a0a      	ldr	r2, [sp, #40]
  1016fe:	1992      	add	r2, r2, r6
  101700:	920a      	str	r2, [sp, #40]
  101702:	9407      	str	r4, [sp, #28]
  101704:	7822      	ldrb	r2, [r4, #0]
  101706:	2a00      	cmp	r2, #0
  101708:	d101      	bne	10170e <_vfprintf_r+0x17e>
  10170a:	fc83f000 	bl	102014 <.text+0x2014>
  10170e:	9b07      	ldr	r3, [sp, #28]
  101710:	4c66      	ldr	r4, [pc, #408]	(1018ac <.text+0x18ac>)
  101712:	3301      	add	r3, #1
  101714:	9307      	str	r3, [sp, #28]
  101716:	446c      	add	r4, sp
  101718:	2300      	mov	r3, #0
  10171a:	7023      	strb	r3, [r4, #0]
  10171c:	9807      	ldr	r0, [sp, #28]
  10171e:	9315      	str	r3, [sp, #84]
  101720:	930b      	str	r3, [sp, #44]
  101722:	2601      	mov	r6, #1
  101724:	7802      	ldrb	r2, [r0, #0]
  101726:	4276      	neg	r6, r6
  101728:	9807      	ldr	r0, [sp, #28]
  10172a:	3001      	add	r0, #1
  10172c:	9208      	str	r2, [sp, #32]
  10172e:	9007      	str	r0, [sp, #28]
  101730:	9b08      	ldr	r3, [sp, #32]
  101732:	3b20      	sub	r3, #32
  101734:	2b58      	cmp	r3, #88
  101736:	d803      	bhi	101740 <_vfprintf_r+0x1b0>
  101738:	4a5d      	ldr	r2, [pc, #372]	(1018b0 <.text+0x18b0>)
  10173a:	009b      	lsl	r3, r3, #2
  10173c:	589b      	ldr	r3, [r3, r2]
  10173e:	469f      	mov	pc, r3
  101740:	9908      	ldr	r1, [sp, #32]
  101742:	2900      	cmp	r1, #0
  101744:	d101      	bne	10174a <_vfprintf_r+0x1ba>
  101746:	fc65f000 	bl	102014 <.text+0x2014>
  10174a:	4d5a      	ldr	r5, [pc, #360]	(1018b4 <.text+0x18b4>)
  10174c:	4c57      	ldr	r4, [pc, #348]	(1018ac <.text+0x18ac>)
  10174e:	4650      	mov	r0, sl
  101750:	446d      	add	r5, sp
  101752:	2300      	mov	r3, #0
  101754:	446c      	add	r4, sp
  101756:	7029      	strb	r1, [r5, #0]
  101758:	7023      	strb	r3, [r4, #0]
  10175a:	9016      	str	r0, [sp, #88]
  10175c:	9509      	str	r5, [sp, #36]
  10175e:	2001      	mov	r0, #1
  101760:	4683      	mov	fp, r0
  101762:	4682      	mov	sl, r0
  101764:	494d      	ldr	r1, [pc, #308]	(10189c <.text+0x189c>)
  101766:	2000      	mov	r0, #0
  101768:	4469      	add	r1, sp
  10176a:	9010      	str	r0, [sp, #64]
  10176c:	9104      	str	r1, [sp, #16]
  10176e:	9a15      	ldr	r2, [sp, #84]
  101770:	0792      	lsl	r2, r2, #30
  101772:	d501      	bpl	101778 <_vfprintf_r+0x1e8>
  101774:	2302      	mov	r3, #2
  101776:	449a      	add	sl, r3
  101778:	9c15      	ldr	r4, [sp, #84]
  10177a:	2384      	mov	r3, #132
  10177c:	401c      	and	r4, r3
  10177e:	9406      	str	r4, [sp, #24]
  101780:	d000      	beq	101784 <_vfprintf_r+0x1f4>
  101782:	e164      	b	101a4e <.text+0x1a4e>
  101784:	980b      	ldr	r0, [sp, #44]
  101786:	4651      	mov	r1, sl
  101788:	1a44      	sub	r4, r0, r1
  10178a:	2c00      	cmp	r4, #0
  10178c:	dc00      	bgt	101790 <_vfprintf_r+0x200>
  10178e:	e34b      	b	101e28 <.text+0x1e28>
  101790:	2c10      	cmp	r4, #16
  101792:	dc01      	bgt	101798 <_vfprintf_r+0x208>
  101794:	ff8bf000 	bl	1026ae <.text+0x26ae>
  101798:	4a43      	ldr	r2, [pc, #268]	(1018a8 <.text+0x18a8>)
  10179a:	23d0      	mov	r3, #208
  10179c:	00db      	lsl	r3, r3, #3
  10179e:	446a      	add	r2, sp
  1017a0:	446b      	add	r3, sp
  1017a2:	6817      	ldr	r7, [r2, #0]
  1017a4:	681d      	ldr	r5, [r3, #0]
  1017a6:	4e44      	ldr	r6, [pc, #272]	(1018b8 <.text+0x18b8>)
  1017a8:	e004      	b	1017b4 <_vfprintf_r+0x224>
  1017aa:	2308      	mov	r3, #8
  1017ac:	3c10      	sub	r4, #16
  1017ae:	4498      	add	r8, r3
  1017b0:	2c10      	cmp	r4, #16
  1017b2:	dd23      	ble	1017fc <_vfprintf_r+0x26c>
  1017b4:	493c      	ldr	r1, [pc, #240]	(1018a8 <.text+0x18a8>)
  1017b6:	22d0      	mov	r2, #208
  1017b8:	00d2      	lsl	r2, r2, #3
  1017ba:	4640      	mov	r0, r8
  1017bc:	2310      	mov	r3, #16
  1017be:	3710      	add	r7, #16
  1017c0:	4469      	add	r1, sp
  1017c2:	3501      	add	r5, #1
  1017c4:	446a      	add	r2, sp
  1017c6:	6006      	str	r6, [r0, #0]
  1017c8:	6043      	str	r3, [r0, #4]
  1017ca:	600f      	str	r7, [r1, #0]
  1017cc:	6015      	str	r5, [r2, #0]
  1017ce:	2d07      	cmp	r5, #7
  1017d0:	ddeb      	ble	1017aa <_vfprintf_r+0x21a>
  1017d2:	4932      	ldr	r1, [pc, #200]	(10189c <.text+0x189c>)
  1017d4:	4648      	mov	r0, r9
  1017d6:	4469      	add	r1, sp
  1017d8:	fecaf7ff 	bl	101570 <__sprint>
  1017dc:	2800      	cmp	r0, #0
  1017de:	d000      	beq	1017e2 <_vfprintf_r+0x252>
  1017e0:	e207      	b	101bf2 <.text+0x1bf2>
  1017e2:	482d      	ldr	r0, [pc, #180]	(101898 <.text+0x1898>)
  1017e4:	4930      	ldr	r1, [pc, #192]	(1018a8 <.text+0x18a8>)
  1017e6:	22d0      	mov	r2, #208
  1017e8:	00d2      	lsl	r2, r2, #3
  1017ea:	4468      	add	r0, sp
  1017ec:	4469      	add	r1, sp
  1017ee:	446a      	add	r2, sp
  1017f0:	3c10      	sub	r4, #16
  1017f2:	4680      	mov	r8, r0
  1017f4:	680f      	ldr	r7, [r1, #0]
  1017f6:	6815      	ldr	r5, [r2, #0]
  1017f8:	2c10      	cmp	r4, #16
  1017fa:	dcdb      	bgt	1017b4 <_vfprintf_r+0x224>
  1017fc:	4a2a      	ldr	r2, [pc, #168]	(1018a8 <.text+0x18a8>)
  1017fe:	23d0      	mov	r3, #208
  101800:	00db      	lsl	r3, r3, #3
  101802:	4641      	mov	r1, r8
  101804:	193f      	add	r7, r7, r4
  101806:	446a      	add	r2, sp
  101808:	3501      	add	r5, #1
  10180a:	446b      	add	r3, sp
  10180c:	600e      	str	r6, [r1, #0]
  10180e:	604c      	str	r4, [r1, #4]
  101810:	6017      	str	r7, [r2, #0]
  101812:	601d      	str	r5, [r3, #0]
  101814:	2d07      	cmp	r5, #7
  101816:	dd00      	ble	10181a <_vfprintf_r+0x28a>
  101818:	e30e      	b	101e38 <.text+0x1e38>
  10181a:	4a24      	ldr	r2, [pc, #144]	(1018ac <.text+0x18ac>)
  10181c:	446a      	add	r2, sp
  10181e:	7813      	ldrb	r3, [r2, #0]
  101820:	2408      	mov	r4, #8
  101822:	44a0      	add	r8, r4
  101824:	2b00      	cmp	r3, #0
  101826:	d000      	beq	10182a <_vfprintf_r+0x29a>
  101828:	e11e      	b	101a68 <.text+0x1a68>
  10182a:	9a15      	ldr	r2, [sp, #84]
  10182c:	2102      	mov	r1, #2
  10182e:	420a      	tst	r2, r1
  101830:	d100      	bne	101834 <_vfprintf_r+0x2a4>
  101832:	e12c      	b	101a8e <.text+0x1a8e>
  101834:	4b21      	ldr	r3, [pc, #132]	(1018bc <.text+0x18bc>)
  101836:	2230      	mov	r2, #48
  101838:	446b      	add	r3, sp
  10183a:	701a      	strb	r2, [r3, #0]
  10183c:	ac08      	add	r4, sp, #32
  10183e:	7824      	ldrb	r4, [r4, #0]
  101840:	4640      	mov	r0, r8
  101842:	705c      	strb	r4, [r3, #1]
  101844:	22d0      	mov	r2, #208
  101846:	6041      	str	r1, [r0, #4]
  101848:	4917      	ldr	r1, [pc, #92]	(1018a8 <.text+0x18a8>)
  10184a:	00d2      	lsl	r2, r2, #3
  10184c:	3702      	add	r7, #2
  10184e:	4469      	add	r1, sp
  101850:	3501      	add	r5, #1
  101852:	446a      	add	r2, sp
  101854:	6003      	str	r3, [r0, #0]
  101856:	600f      	str	r7, [r1, #0]
  101858:	6015      	str	r5, [r2, #0]
  10185a:	2d07      	cmp	r5, #7
  10185c:	dd00      	ble	101860 <_vfprintf_r+0x2d0>
  10185e:	e29e      	b	101d9e <.text+0x1d9e>
  101860:	9a06      	ldr	r2, [sp, #24]
  101862:	2308      	mov	r3, #8
  101864:	4498      	add	r8, r3
  101866:	2a80      	cmp	r2, #128
  101868:	d000      	beq	10186c <_vfprintf_r+0x2dc>
  10186a:	e114      	b	101a96 <.text+0x1a96>
  10186c:	9b0b      	ldr	r3, [sp, #44]
  10186e:	4650      	mov	r0, sl
  101870:	1a1c      	sub	r4, r3, r0
  101872:	2c00      	cmp	r4, #0
  101874:	dc00      	bgt	101878 <_vfprintf_r+0x2e8>
  101876:	e10e      	b	101a96 <.text+0x1a96>
  101878:	2c10      	cmp	r4, #16
  10187a:	dc01      	bgt	101880 <_vfprintf_r+0x2f0>
  10187c:	f88ff001 	bl	10299e <.text+0x299e>
  101880:	4e0f      	ldr	r6, [pc, #60]	(1018c0 <.text+0x18c0>)
  101882:	e024      	b	1018ce <.text+0x18ce>
  101884:	f94c      	second half of BL instruction 0xf94c
  101886:	ffff      	second half of BL instruction 0xffff
  101888:	05d4      	lsl	r4, r2, #23
  10188a:	0000      	lsl	r0, r0, #0
  10188c:	05dc      	lsl	r4, r3, #23
  10188e:	0000      	lsl	r0, r0, #0
  101890:	05cc      	lsl	r4, r1, #23
  101892:	0000      	lsl	r0, r0, #0
  101894:	06b4      	lsl	r4, r6, #26
  101896:	0000      	lsl	r0, r0, #0
  101898:	0614      	lsl	r4, r2, #24
  10189a:	0000      	lsl	r0, r0, #0
  10189c:	067c      	lsl	r4, r7, #25
	...
  1018a6:	0000      	lsl	r0, r0, #0
  1018a8:	0684      	lsl	r4, r0, #26
  1018aa:	0000      	lsl	r0, r0, #0
  1018ac:	06b3      	lsl	r3, r6, #26
  1018ae:	0000      	lsl	r0, r0, #0
  1018b0:	7608      	strb	r0, [r1, #24]
  1018b2:	0010      	lsl	r0, r2, #0
  1018b4:	045c      	lsl	r4, r3, #17
  1018b6:	0000      	lsl	r0, r0, #0
  1018b8:	777c      	strb	r4, [r7, #29]
  1018ba:	0010      	lsl	r0, r2, #0
  1018bc:	06b1      	lsl	r1, r6, #26
  1018be:	0000      	lsl	r0, r0, #0
  1018c0:	776c      	strb	r4, [r5, #29]
  1018c2:	0010      	lsl	r0, r2, #0
  1018c4:	2008      	mov	r0, #8
  1018c6:	3c10      	sub	r4, #16
  1018c8:	4480      	add	r8, r0
  1018ca:	2c10      	cmp	r4, #16
  1018cc:	dd23      	ble	101916 <.text+0x1916>
  1018ce:	4641      	mov	r1, r8
  1018d0:	2310      	mov	r3, #16
  1018d2:	604b      	str	r3, [r1, #4]
  1018d4:	4ad6      	ldr	r2, [pc, #856]	(101c30 <.text+0x1c30>)
  1018d6:	23d0      	mov	r3, #208
  1018d8:	00db      	lsl	r3, r3, #3
  1018da:	3710      	add	r7, #16
  1018dc:	446a      	add	r2, sp
  1018de:	3501      	add	r5, #1
  1018e0:	446b      	add	r3, sp
  1018e2:	600e      	str	r6, [r1, #0]
  1018e4:	6017      	str	r7, [r2, #0]
  1018e6:	601d      	str	r5, [r3, #0]
  1018e8:	2d07      	cmp	r5, #7
  1018ea:	ddeb      	ble	1018c4 <.text+0x18c4>
  1018ec:	49d1      	ldr	r1, [pc, #836]	(101c34 <.text+0x1c34>)
  1018ee:	4648      	mov	r0, r9
  1018f0:	4469      	add	r1, sp
  1018f2:	fe3df7ff 	bl	101570 <__sprint>
  1018f6:	2800      	cmp	r0, #0
  1018f8:	d000      	beq	1018fc <.text+0x18fc>
  1018fa:	e17a      	b	101bf2 <.text+0x1bf2>
  1018fc:	49ce      	ldr	r1, [pc, #824]	(101c38 <.text+0x1c38>)
  1018fe:	4acc      	ldr	r2, [pc, #816]	(101c30 <.text+0x1c30>)
  101900:	23d0      	mov	r3, #208
  101902:	00db      	lsl	r3, r3, #3
  101904:	4469      	add	r1, sp
  101906:	446a      	add	r2, sp
  101908:	446b      	add	r3, sp
  10190a:	3c10      	sub	r4, #16
  10190c:	4688      	mov	r8, r1
  10190e:	6817      	ldr	r7, [r2, #0]
  101910:	681d      	ldr	r5, [r3, #0]
  101912:	2c10      	cmp	r4, #16
  101914:	dcdb      	bgt	1018ce <.text+0x18ce>
  101916:	49c6      	ldr	r1, [pc, #792]	(101c30 <.text+0x1c30>)
  101918:	22d0      	mov	r2, #208
  10191a:	00d2      	lsl	r2, r2, #3
  10191c:	4640      	mov	r0, r8
  10191e:	193f      	add	r7, r7, r4
  101920:	4469      	add	r1, sp
  101922:	3501      	add	r5, #1
  101924:	446a      	add	r2, sp
  101926:	6006      	str	r6, [r0, #0]
  101928:	6044      	str	r4, [r0, #4]
  10192a:	600f      	str	r7, [r1, #0]
  10192c:	6015      	str	r5, [r2, #0]
  10192e:	2d07      	cmp	r5, #7
  101930:	dd01      	ble	101936 <.text+0x1936>
  101932:	fde4f000 	bl	1024fe <.text+0x24fe>
  101936:	2308      	mov	r3, #8
  101938:	9a10      	ldr	r2, [sp, #64]
  10193a:	4498      	add	r8, r3
  10193c:	465b      	mov	r3, fp
  10193e:	1ad4      	sub	r4, r2, r3
  101940:	2c00      	cmp	r4, #0
  101942:	dd00      	ble	101946 <.text+0x1946>
  101944:	e0ad      	b	101aa2 <.text+0x1aa2>
  101946:	9815      	ldr	r0, [sp, #84]
  101948:	05c0      	lsl	r0, r0, #23
  10194a:	d500      	bpl	10194e <.text+0x194e>
  10194c:	e0ed      	b	101b2a <.text+0x1b2a>
  10194e:	4cb8      	ldr	r4, [pc, #736]	(101c30 <.text+0x1c30>)
  101950:	20d0      	mov	r0, #208
  101952:	9909      	ldr	r1, [sp, #36]
  101954:	00c0      	lsl	r0, r0, #3
  101956:	4642      	mov	r2, r8
  101958:	465b      	mov	r3, fp
  10195a:	445f      	add	r7, fp
  10195c:	446c      	add	r4, sp
  10195e:	3501      	add	r5, #1
  101960:	4468      	add	r0, sp
  101962:	6011      	str	r1, [r2, #0]
  101964:	6053      	str	r3, [r2, #4]
  101966:	6027      	str	r7, [r4, #0]
  101968:	6005      	str	r5, [r0, #0]
  10196a:	2d07      	cmp	r5, #7
  10196c:	dd00      	ble	101970 <.text+0x1970>
  10196e:	e208      	b	101d82 <.text+0x1d82>
  101970:	3208      	add	r2, #8
  101972:	9c15      	ldr	r4, [sp, #84]
  101974:	0764      	lsl	r4, r4, #29
  101976:	d54c      	bpl	101a12 <.text+0x1a12>
  101978:	980b      	ldr	r0, [sp, #44]
  10197a:	4651      	mov	r1, sl
  10197c:	1a44      	sub	r4, r0, r1
  10197e:	2c00      	cmp	r4, #0
  101980:	dd47      	ble	101a12 <.text+0x1a12>
  101982:	2c10      	cmp	r4, #16
  101984:	dc01      	bgt	10198a <.text+0x198a>
  101986:	ff56f000 	bl	102836 <.text+0x2836>
  10198a:	23d0      	mov	r3, #208
  10198c:	00db      	lsl	r3, r3, #3
  10198e:	446b      	add	r3, sp
  101990:	681d      	ldr	r5, [r3, #0]
  101992:	4eaa      	ldr	r6, [pc, #680]	(101c3c <.text+0x1c3c>)
  101994:	e003      	b	10199e <.text+0x199e>
  101996:	3c10      	sub	r4, #16
  101998:	3208      	add	r2, #8
  10199a:	2c10      	cmp	r4, #16
  10199c:	dd21      	ble	1019e2 <.text+0x19e2>
  10199e:	48a4      	ldr	r0, [pc, #656]	(101c30 <.text+0x1c30>)
  1019a0:	21d0      	mov	r1, #208
  1019a2:	00c9      	lsl	r1, r1, #3
  1019a4:	2310      	mov	r3, #16
  1019a6:	3710      	add	r7, #16
  1019a8:	4468      	add	r0, sp
  1019aa:	3501      	add	r5, #1
  1019ac:	4469      	add	r1, sp
  1019ae:	6016      	str	r6, [r2, #0]
  1019b0:	6053      	str	r3, [r2, #4]
  1019b2:	6007      	str	r7, [r0, #0]
  1019b4:	600d      	str	r5, [r1, #0]
  1019b6:	2d07      	cmp	r5, #7
  1019b8:	dded      	ble	101996 <.text+0x1996>
  1019ba:	499e      	ldr	r1, [pc, #632]	(101c34 <.text+0x1c34>)
  1019bc:	4648      	mov	r0, r9
  1019be:	4469      	add	r1, sp
  1019c0:	fdd6f7ff 	bl	101570 <__sprint>
  1019c4:	2800      	cmp	r0, #0
  1019c6:	d000      	beq	1019ca <.text+0x19ca>
  1019c8:	e113      	b	101bf2 <.text+0x1bf2>
  1019ca:	4b99      	ldr	r3, [pc, #612]	(101c30 <.text+0x1c30>)
  1019cc:	20d0      	mov	r0, #208
  1019ce:	4a9a      	ldr	r2, [pc, #616]	(101c38 <.text+0x1c38>)
  1019d0:	00c0      	lsl	r0, r0, #3
  1019d2:	446b      	add	r3, sp
  1019d4:	4468      	add	r0, sp
  1019d6:	3c10      	sub	r4, #16
  1019d8:	446a      	add	r2, sp
  1019da:	681f      	ldr	r7, [r3, #0]
  1019dc:	6805      	ldr	r5, [r0, #0]
  1019de:	2c10      	cmp	r4, #16
  1019e0:	dcdd      	bgt	10199e <.text+0x199e>
  1019e2:	6016      	str	r6, [r2, #0]
  1019e4:	6054      	str	r4, [r2, #4]
  1019e6:	23d0      	mov	r3, #208
  1019e8:	4a91      	ldr	r2, [pc, #580]	(101c30 <.text+0x1c30>)
  1019ea:	00db      	lsl	r3, r3, #3
  1019ec:	193f      	add	r7, r7, r4
  1019ee:	446a      	add	r2, sp
  1019f0:	3501      	add	r5, #1
  1019f2:	446b      	add	r3, sp
  1019f4:	6017      	str	r7, [r2, #0]
  1019f6:	601d      	str	r5, [r3, #0]
  1019f8:	2d07      	cmp	r5, #7
  1019fa:	dd0a      	ble	101a12 <.text+0x1a12>
  1019fc:	498d      	ldr	r1, [pc, #564]	(101c34 <.text+0x1c34>)
  1019fe:	4648      	mov	r0, r9
  101a00:	4469      	add	r1, sp
  101a02:	fdb5f7ff 	bl	101570 <__sprint>
  101a06:	2800      	cmp	r0, #0
  101a08:	d000      	beq	101a0c <.text+0x1a0c>
  101a0a:	e0f2      	b	101bf2 <.text+0x1bf2>
  101a0c:	4c88      	ldr	r4, [pc, #544]	(101c30 <.text+0x1c30>)
  101a0e:	446c      	add	r4, sp
  101a10:	6827      	ldr	r7, [r4, #0]
  101a12:	9b0b      	ldr	r3, [sp, #44]
  101a14:	4553      	cmp	r3, sl
  101a16:	da00      	bge	101a1a <.text+0x1a1a>
  101a18:	4653      	mov	r3, sl
  101a1a:	980a      	ldr	r0, [sp, #40]
  101a1c:	18c0      	add	r0, r0, r3
  101a1e:	900a      	str	r0, [sp, #40]
  101a20:	2f00      	cmp	r7, #0
  101a22:	d000      	beq	101a26 <.text+0x1a26>
  101a24:	e0dd      	b	101be2 <.text+0x1be2>
  101a26:	21d0      	mov	r1, #208
  101a28:	00c9      	lsl	r1, r1, #3
  101a2a:	9a12      	ldr	r2, [sp, #72]
  101a2c:	2500      	mov	r5, #0
  101a2e:	4469      	add	r1, sp
  101a30:	600d      	str	r5, [r1, #0]
  101a32:	2a00      	cmp	r2, #0
  101a34:	d100      	bne	101a38 <.text+0x1a38>
  101a36:	e0ef      	b	101c18 <.text+0x1c18>
  101a38:	9805      	ldr	r0, [sp, #20]
  101a3a:	1c11      	mov	r1, r2		(add r1, r2, #0)
  101a3c:	fe32f002 	bl	1046a4 <_free_r>
  101a40:	4b7d      	ldr	r3, [pc, #500]	(101c38 <.text+0x1c38>)
  101a42:	9512      	str	r5, [sp, #72]
  101a44:	446b      	add	r3, sp
  101a46:	4698      	mov	r8, r3
  101a48:	9816      	ldr	r0, [sp, #88]
  101a4a:	4682      	mov	sl, r0
  101a4c:	e62a      	b	1016a4 <_vfprintf_r+0x114>
  101a4e:	4b78      	ldr	r3, [pc, #480]	(101c30 <.text+0x1c30>)
  101a50:	24d0      	mov	r4, #208
  101a52:	00e4      	lsl	r4, r4, #3
  101a54:	446b      	add	r3, sp
  101a56:	446c      	add	r4, sp
  101a58:	681f      	ldr	r7, [r3, #0]
  101a5a:	6825      	ldr	r5, [r4, #0]
  101a5c:	4a78      	ldr	r2, [pc, #480]	(101c40 <.text+0x1c40>)
  101a5e:	446a      	add	r2, sp
  101a60:	7813      	ldrb	r3, [r2, #0]
  101a62:	2b00      	cmp	r3, #0
  101a64:	d100      	bne	101a68 <.text+0x1a68>
  101a66:	e6e0      	b	10182a <_vfprintf_r+0x29a>
  101a68:	4871      	ldr	r0, [pc, #452]	(101c30 <.text+0x1c30>)
  101a6a:	21d0      	mov	r1, #208
  101a6c:	4643      	mov	r3, r8
  101a6e:	00c9      	lsl	r1, r1, #3
  101a70:	601a      	str	r2, [r3, #0]
  101a72:	4644      	mov	r4, r8
  101a74:	2301      	mov	r3, #1
  101a76:	3701      	add	r7, #1
  101a78:	4468      	add	r0, sp
  101a7a:	3501      	add	r5, #1
  101a7c:	4469      	add	r1, sp
  101a7e:	6063      	str	r3, [r4, #4]
  101a80:	6007      	str	r7, [r0, #0]
  101a82:	600d      	str	r5, [r1, #0]
  101a84:	2d07      	cmp	r5, #7
  101a86:	dd00      	ble	101a8a <.text+0x1a8a>
  101a88:	e1bb      	b	101e02 <.text+0x1e02>
  101a8a:	2208      	mov	r2, #8
  101a8c:	4490      	add	r8, r2
  101a8e:	9a06      	ldr	r2, [sp, #24]
  101a90:	2a80      	cmp	r2, #128
  101a92:	d100      	bne	101a96 <.text+0x1a96>
  101a94:	e6ea      	b	10186c <_vfprintf_r+0x2dc>
  101a96:	9a10      	ldr	r2, [sp, #64]
  101a98:	465b      	mov	r3, fp
  101a9a:	1ad4      	sub	r4, r2, r3
  101a9c:	2c00      	cmp	r4, #0
  101a9e:	dc00      	bgt	101aa2 <.text+0x1aa2>
  101aa0:	e751      	b	101946 <.text+0x1946>
  101aa2:	2c10      	cmp	r4, #16
  101aa4:	dc01      	bgt	101aaa <.text+0x1aaa>
  101aa6:	fda2f000 	bl	1025ee <.text+0x25ee>
  101aaa:	4e66      	ldr	r6, [pc, #408]	(101c44 <.text+0x1c44>)
  101aac:	e004      	b	101ab8 <.text+0x1ab8>
  101aae:	2308      	mov	r3, #8
  101ab0:	3c10      	sub	r4, #16
  101ab2:	4498      	add	r8, r3
  101ab4:	2c10      	cmp	r4, #16
  101ab6:	dd23      	ble	101b00 <.text+0x1b00>
  101ab8:	495d      	ldr	r1, [pc, #372]	(101c30 <.text+0x1c30>)
  101aba:	22d0      	mov	r2, #208
  101abc:	00d2      	lsl	r2, r2, #3
  101abe:	4640      	mov	r0, r8
  101ac0:	2310      	mov	r3, #16
  101ac2:	3710      	add	r7, #16
  101ac4:	4469      	add	r1, sp
  101ac6:	3501      	add	r5, #1
  101ac8:	446a      	add	r2, sp
  101aca:	6006      	str	r6, [r0, #0]
  101acc:	6043      	str	r3, [r0, #4]
  101ace:	600f      	str	r7, [r1, #0]
  101ad0:	6015      	str	r5, [r2, #0]
  101ad2:	2d07      	cmp	r5, #7
  101ad4:	ddeb      	ble	101aae <.text+0x1aae>
  101ad6:	4957      	ldr	r1, [pc, #348]	(101c34 <.text+0x1c34>)
  101ad8:	4648      	mov	r0, r9
  101ada:	4469      	add	r1, sp
  101adc:	fd48f7ff 	bl	101570 <__sprint>
  101ae0:	2800      	cmp	r0, #0
  101ae2:	d000      	beq	101ae6 <.text+0x1ae6>
  101ae4:	e085      	b	101bf2 <.text+0x1bf2>
  101ae6:	4854      	ldr	r0, [pc, #336]	(101c38 <.text+0x1c38>)
  101ae8:	4951      	ldr	r1, [pc, #324]	(101c30 <.text+0x1c30>)
  101aea:	22d0      	mov	r2, #208
  101aec:	00d2      	lsl	r2, r2, #3
  101aee:	4468      	add	r0, sp
  101af0:	4469      	add	r1, sp
  101af2:	446a      	add	r2, sp
  101af4:	3c10      	sub	r4, #16
  101af6:	4680      	mov	r8, r0
  101af8:	680f      	ldr	r7, [r1, #0]
  101afa:	6815      	ldr	r5, [r2, #0]
  101afc:	2c10      	cmp	r4, #16
  101afe:	dcdb      	bgt	101ab8 <.text+0x1ab8>
  101b00:	4643      	mov	r3, r8
  101b02:	193f      	add	r7, r7, r4
  101b04:	605c      	str	r4, [r3, #4]
  101b06:	20d0      	mov	r0, #208
  101b08:	4c49      	ldr	r4, [pc, #292]	(101c30 <.text+0x1c30>)
  101b0a:	00c0      	lsl	r0, r0, #3
  101b0c:	446c      	add	r4, sp
  101b0e:	3501      	add	r5, #1
  101b10:	4468      	add	r0, sp
  101b12:	601e      	str	r6, [r3, #0]
  101b14:	6027      	str	r7, [r4, #0]
  101b16:	6005      	str	r5, [r0, #0]
  101b18:	2d07      	cmp	r5, #7
  101b1a:	dd00      	ble	101b1e <.text+0x1b1e>
  101b1c:	e15e      	b	101ddc <.text+0x1ddc>
  101b1e:	9815      	ldr	r0, [sp, #84]
  101b20:	2108      	mov	r1, #8
  101b22:	4488      	add	r8, r1
  101b24:	05c0      	lsl	r0, r0, #23
  101b26:	d400      	bmi	101b2a <.text+0x1b2a>
  101b28:	e711      	b	10194e <.text+0x194e>
  101b2a:	9a08      	ldr	r2, [sp, #32]
  101b2c:	2a65      	cmp	r2, #101
  101b2e:	dd00      	ble	101b32 <.text+0x1b32>
  101b30:	e092      	b	101c58 <.text+0x1c58>
  101b32:	9c0f      	ldr	r4, [sp, #60]
  101b34:	2c01      	cmp	r4, #1
  101b36:	dc01      	bgt	101b3c <.text+0x1b3c>
  101b38:	fd3ff000 	bl	1025ba <.text+0x25ba>
  101b3c:	9909      	ldr	r1, [sp, #36]
  101b3e:	4a42      	ldr	r2, [pc, #264]	(101c48 <.text+0x1c48>)
  101b40:	780b      	ldrb	r3, [r1, #0]
  101b42:	446a      	add	r2, sp
  101b44:	7013      	strb	r3, [r2, #0]
  101b46:	483a      	ldr	r0, [pc, #232]	(101c30 <.text+0x1c30>)
  101b48:	232e      	mov	r3, #46
  101b4a:	21d0      	mov	r1, #208
  101b4c:	7053      	strb	r3, [r2, #1]
  101b4e:	00c9      	lsl	r1, r1, #3
  101b50:	4643      	mov	r3, r8
  101b52:	601a      	str	r2, [r3, #0]
  101b54:	4644      	mov	r4, r8
  101b56:	2302      	mov	r3, #2
  101b58:	3702      	add	r7, #2
  101b5a:	4468      	add	r0, sp
  101b5c:	3501      	add	r5, #1
  101b5e:	4469      	add	r1, sp
  101b60:	6063      	str	r3, [r4, #4]
  101b62:	6007      	str	r7, [r0, #0]
  101b64:	600d      	str	r5, [r1, #0]
  101b66:	2d07      	cmp	r5, #7
  101b68:	dd01      	ble	101b6e <.text+0x1b6e>
  101b6a:	fcddf000 	bl	102528 <.text+0x2528>
  101b6e:	2208      	mov	r2, #8
  101b70:	4490      	add	r8, r2
  101b72:	9813      	ldr	r0, [sp, #76]
  101b74:	9914      	ldr	r1, [sp, #80]
  101b76:	4a35      	ldr	r2, [pc, #212]	(101c4c <.text+0x1c4c>)
  101b78:	4b35      	ldr	r3, [pc, #212]	(101c50 <.text+0x1c50>)
  101b7a:	f927f005 	bl	106dcc <__nedf2>
  101b7e:	2800      	cmp	r0, #0
  101b80:	d100      	bne	101b84 <.text+0x1b84>
  101b82:	e1bc      	b	101efe <.text+0x1efe>
  101b84:	9b09      	ldr	r3, [sp, #36]
  101b86:	4641      	mov	r1, r8
  101b88:	3301      	add	r3, #1
  101b8a:	600b      	str	r3, [r1, #0]
  101b8c:	9b0f      	ldr	r3, [sp, #60]
  101b8e:	9a0f      	ldr	r2, [sp, #60]
  101b90:	3b01      	sub	r3, #1
  101b92:	604b      	str	r3, [r1, #4]
  101b94:	19d3      	add	r3, r2, r7
  101b96:	1e5f      	sub	r7, r3, #1
  101b98:	24d0      	mov	r4, #208
  101b9a:	4b25      	ldr	r3, [pc, #148]	(101c30 <.text+0x1c30>)
  101b9c:	00e4      	lsl	r4, r4, #3
  101b9e:	446b      	add	r3, sp
  101ba0:	3501      	add	r5, #1
  101ba2:	446c      	add	r4, sp
  101ba4:	601f      	str	r7, [r3, #0]
  101ba6:	6025      	str	r5, [r4, #0]
  101ba8:	2d07      	cmp	r5, #7
  101baa:	dd01      	ble	101bb0 <.text+0x1bb0>
  101bac:	fd53f000 	bl	102656 <.text+0x2656>
  101bb0:	2008      	mov	r0, #8
  101bb2:	4480      	add	r8, r0
  101bb4:	980e      	ldr	r0, [sp, #56]
  101bb6:	4b27      	ldr	r3, [pc, #156]	(101c54 <.text+0x1c54>)
  101bb8:	491d      	ldr	r1, [pc, #116]	(101c30 <.text+0x1c30>)
  101bba:	22d0      	mov	r2, #208
  101bbc:	00d2      	lsl	r2, r2, #3
  101bbe:	4644      	mov	r4, r8
  101bc0:	446b      	add	r3, sp
  101bc2:	183f      	add	r7, r7, r0
  101bc4:	4469      	add	r1, sp
  101bc6:	3501      	add	r5, #1
  101bc8:	446a      	add	r2, sp
  101bca:	6023      	str	r3, [r4, #0]
  101bcc:	6060      	str	r0, [r4, #4]
  101bce:	600f      	str	r7, [r1, #0]
  101bd0:	6015      	str	r5, [r2, #0]
  101bd2:	2d07      	cmp	r5, #7
  101bd4:	dd00      	ble	101bd8 <.text+0x1bd8>
  101bd6:	e1fc      	b	101fd2 <.text+0x1fd2>
  101bd8:	4642      	mov	r2, r8
  101bda:	e6c9      	b	101970 <.text+0x1970>
  101bdc:	9a07      	ldr	r2, [sp, #28]
  101bde:	1aa6      	sub	r6, r4, r2
  101be0:	e573      	b	1016ca <_vfprintf_r+0x13a>
  101be2:	4914      	ldr	r1, [pc, #80]	(101c34 <.text+0x1c34>)
  101be4:	4648      	mov	r0, r9
  101be6:	4469      	add	r1, sp
  101be8:	fcc2f7ff 	bl	101570 <__sprint>
  101bec:	2800      	cmp	r0, #0
  101bee:	d100      	bne	101bf2 <.text+0x1bf2>
  101bf0:	e719      	b	101a26 <.text+0x1a26>
  101bf2:	9b12      	ldr	r3, [sp, #72]
  101bf4:	2b00      	cmp	r3, #0
  101bf6:	d003      	beq	101c00 <.text+0x1c00>
  101bf8:	9805      	ldr	r0, [sp, #20]
  101bfa:	9912      	ldr	r1, [sp, #72]
  101bfc:	fd52f002 	bl	1046a4 <_free_r>
  101c00:	464c      	mov	r4, r9
  101c02:	89a3      	ldrh	r3, [r4, #12]
  101c04:	0658      	lsl	r0, r3, #25
  101c06:	d400      	bmi	101c0a <.text+0x1c0a>
  101c08:	e527      	b	10165a <_vfprintf_r+0xca>
  101c0a:	2101      	mov	r1, #1
  101c0c:	4249      	neg	r1, r1
  101c0e:	910a      	str	r1, [sp, #40]
  101c10:	e523      	b	10165a <_vfprintf_r+0xca>
  101c12:	fc39f002 	bl	104488 <__sinit>
  101c16:	e4d2      	b	1015be <_vfprintf_r+0x2e>
  101c18:	4c07      	ldr	r4, [pc, #28]	(101c38 <.text+0x1c38>)
  101c1a:	446c      	add	r4, sp
  101c1c:	46a0      	mov	r8, r4
  101c1e:	e713      	b	101a48 <.text+0x1a48>
  101c20:	4648      	mov	r0, r9
  101c22:	fbe1f001 	bl	1033e8 <__swsetup>
  101c26:	2800      	cmp	r0, #0
  101c28:	d1ef      	bne	101c0a <.text+0x1c0a>
  101c2a:	464c      	mov	r4, r9
  101c2c:	89a2      	ldrh	r2, [r4, #12]
  101c2e:	e4cf      	b	1015d0 <_vfprintf_r+0x40>
  101c30:	0684      	lsl	r4, r0, #26
  101c32:	0000      	lsl	r0, r0, #0
  101c34:	067c      	lsl	r4, r7, #25
  101c36:	0000      	lsl	r0, r0, #0
  101c38:	0614      	lsl	r4, r2, #24
  101c3a:	0000      	lsl	r0, r0, #0
  101c3c:	777c      	strb	r4, [r7, #29]
  101c3e:	0010      	lsl	r0, r2, #0
  101c40:	06b3      	lsl	r3, r6, #26
  101c42:	0000      	lsl	r0, r0, #0
  101c44:	776c      	strb	r4, [r5, #29]
  101c46:	0010      	lsl	r0, r2, #0
  101c48:	06b1      	lsl	r1, r6, #26
	...
  101c52:	0000      	lsl	r0, r0, #0
  101c54:	0699      	lsl	r1, r3, #26
  101c56:	0000      	lsl	r0, r0, #0
  101c58:	9813      	ldr	r0, [sp, #76]
  101c5a:	9914      	ldr	r1, [sp, #80]
  101c5c:	4be5      	ldr	r3, [pc, #916]	(101ff4 <.text+0x1ff4>)
  101c5e:	4ae4      	ldr	r2, [pc, #912]	(101ff0 <.text+0x1ff0>)
  101c60:	f888f005 	bl	106d74 <__eqdf2>
  101c64:	2800      	cmp	r0, #0
  101c66:	d000      	beq	101c6a <.text+0x1c6a>
  101c68:	e0f9      	b	101e5e <.text+0x1e5e>
  101c6a:	4be3      	ldr	r3, [pc, #908]	(101ff8 <.text+0x1ff8>)
  101c6c:	48e3      	ldr	r0, [pc, #908]	(101ffc <.text+0x1ffc>)
  101c6e:	21d0      	mov	r1, #208
  101c70:	4644      	mov	r4, r8
  101c72:	00c9      	lsl	r1, r1, #3
  101c74:	6023      	str	r3, [r4, #0]
  101c76:	3701      	add	r7, #1
  101c78:	2301      	mov	r3, #1
  101c7a:	4468      	add	r0, sp
  101c7c:	3501      	add	r5, #1
  101c7e:	4469      	add	r1, sp
  101c80:	6063      	str	r3, [r4, #4]
  101c82:	6007      	str	r7, [r0, #0]
  101c84:	600d      	str	r5, [r1, #0]
  101c86:	2d07      	cmp	r5, #7
  101c88:	dd01      	ble	101c8e <.text+0x1c8e>
  101c8a:	fcbef000 	bl	10260a <.text+0x260a>
  101c8e:	4642      	mov	r2, r8
  101c90:	3208      	add	r2, #8
  101c92:	4cdb      	ldr	r4, [pc, #876]	(102000 <.text+0x2000>)
  101c94:	446c      	add	r4, sp
  101c96:	6823      	ldr	r3, [r4, #0]
  101c98:	980f      	ldr	r0, [sp, #60]
  101c9a:	4298      	cmp	r0, r3
  101c9c:	dc00      	bgt	101ca0 <.text+0x1ca0>
  101c9e:	e1c5      	b	10202c <.text+0x202c>
  101ca0:	20d0      	mov	r0, #208
  101ca2:	00c0      	lsl	r0, r0, #3
  101ca4:	4468      	add	r0, sp
  101ca6:	9b0c      	ldr	r3, [sp, #48]
  101ca8:	6805      	ldr	r5, [r0, #0]
  101caa:	4cd4      	ldr	r4, [pc, #848]	(101ffc <.text+0x1ffc>)
  101cac:	6013      	str	r3, [r2, #0]
  101cae:	3701      	add	r7, #1
  101cb0:	2301      	mov	r3, #1
  101cb2:	446c      	add	r4, sp
  101cb4:	3501      	add	r5, #1
  101cb6:	6053      	str	r3, [r2, #4]
  101cb8:	6027      	str	r7, [r4, #0]
  101cba:	6005      	str	r5, [r0, #0]
  101cbc:	2d07      	cmp	r5, #7
  101cbe:	dd00      	ble	101cc2 <.text+0x1cc2>
  101cc0:	e384      	b	1023cc <.text+0x23cc>
  101cc2:	3208      	add	r2, #8
  101cc4:	9c0f      	ldr	r4, [sp, #60]
  101cc6:	3c01      	sub	r4, #1
  101cc8:	2c00      	cmp	r4, #0
  101cca:	dc00      	bgt	101cce <.text+0x1cce>
  101ccc:	e651      	b	101972 <.text+0x1972>
  101cce:	2c10      	cmp	r4, #16
  101cd0:	dc01      	bgt	101cd6 <.text+0x1cd6>
  101cd2:	fc3ef000 	bl	102552 <.text+0x2552>
  101cd6:	23d0      	mov	r3, #208
  101cd8:	00db      	lsl	r3, r3, #3
  101cda:	446b      	add	r3, sp
  101cdc:	681d      	ldr	r5, [r3, #0]
  101cde:	4ec9      	ldr	r6, [pc, #804]	(102004 <.text+0x2004>)
  101ce0:	e005      	b	101cee <.text+0x1cee>
  101ce2:	3208      	add	r2, #8
  101ce4:	3c10      	sub	r4, #16
  101ce6:	2c10      	cmp	r4, #16
  101ce8:	dc01      	bgt	101cee <.text+0x1cee>
  101cea:	fc37f000 	bl	10255c <.text+0x255c>
  101cee:	48c3      	ldr	r0, [pc, #780]	(101ffc <.text+0x1ffc>)
  101cf0:	21d0      	mov	r1, #208
  101cf2:	00c9      	lsl	r1, r1, #3
  101cf4:	2310      	mov	r3, #16
  101cf6:	3710      	add	r7, #16
  101cf8:	4468      	add	r0, sp
  101cfa:	3501      	add	r5, #1
  101cfc:	4469      	add	r1, sp
  101cfe:	6016      	str	r6, [r2, #0]
  101d00:	6053      	str	r3, [r2, #4]
  101d02:	6007      	str	r7, [r0, #0]
  101d04:	600d      	str	r5, [r1, #0]
  101d06:	2d07      	cmp	r5, #7
  101d08:	ddeb      	ble	101ce2 <.text+0x1ce2>
  101d0a:	49bf      	ldr	r1, [pc, #764]	(102008 <.text+0x2008>)
  101d0c:	4648      	mov	r0, r9
  101d0e:	4469      	add	r1, sp
  101d10:	fc2ef7ff 	bl	101570 <__sprint>
  101d14:	2800      	cmp	r0, #0
  101d16:	d000      	beq	101d1a <.text+0x1d1a>
  101d18:	e76b      	b	101bf2 <.text+0x1bf2>
  101d1a:	4bb8      	ldr	r3, [pc, #736]	(101ffc <.text+0x1ffc>)
  101d1c:	20d0      	mov	r0, #208
  101d1e:	00c0      	lsl	r0, r0, #3
  101d20:	4aba      	ldr	r2, [pc, #744]	(10200c <.text+0x200c>)
  101d22:	446b      	add	r3, sp
  101d24:	4468      	add	r0, sp
  101d26:	681f      	ldr	r7, [r3, #0]
  101d28:	6805      	ldr	r5, [r0, #0]
  101d2a:	446a      	add	r2, sp
  101d2c:	e7da      	b	101ce4 <.text+0x1ce4>
  101d2e:	2301      	mov	r3, #1
  101d30:	425b      	neg	r3, r3
  101d32:	930a      	str	r3, [sp, #40]
  101d34:	89a3      	ldrh	r3, [r4, #12]
  101d36:	065c      	lsl	r4, r3, #25
  101d38:	d500      	bpl	101d3c <.text+0x1d3c>
  101d3a:	e488      	b	10164e <_vfprintf_r+0xbe>
  101d3c:	e48d      	b	10165a <_vfprintf_r+0xca>
  101d3e:	49b2      	ldr	r1, [pc, #712]	(102008 <.text+0x2008>)
  101d40:	4648      	mov	r0, r9
  101d42:	4469      	add	r1, sp
  101d44:	fc14f7ff 	bl	101570 <__sprint>
  101d48:	2800      	cmp	r0, #0
  101d4a:	d000      	beq	101d4e <.text+0x1d4e>
  101d4c:	e751      	b	101bf2 <.text+0x1bf2>
  101d4e:	48ab      	ldr	r0, [pc, #684]	(101ffc <.text+0x1ffc>)
  101d50:	4aae      	ldr	r2, [pc, #696]	(10200c <.text+0x200c>)
  101d52:	4468      	add	r0, sp
  101d54:	6807      	ldr	r7, [r0, #0]
  101d56:	446a      	add	r2, sp
  101d58:	9b15      	ldr	r3, [sp, #84]
  101d5a:	2101      	mov	r1, #1
  101d5c:	420b      	tst	r3, r1
  101d5e:	d100      	bne	101d62 <.text+0x1d62>
  101d60:	e607      	b	101972 <.text+0x1972>
  101d62:	20d0      	mov	r0, #208
  101d64:	00c0      	lsl	r0, r0, #3
  101d66:	4468      	add	r0, sp
  101d68:	6805      	ldr	r5, [r0, #0]
  101d6a:	4ca4      	ldr	r4, [pc, #656]	(101ffc <.text+0x1ffc>)
  101d6c:	4ba8      	ldr	r3, [pc, #672]	(102010 <.text+0x2010>)
  101d6e:	3701      	add	r7, #1
  101d70:	446c      	add	r4, sp
  101d72:	3501      	add	r5, #1
  101d74:	6013      	str	r3, [r2, #0]
  101d76:	6051      	str	r1, [r2, #4]
  101d78:	6027      	str	r7, [r4, #0]
  101d7a:	6005      	str	r5, [r0, #0]
  101d7c:	2d07      	cmp	r5, #7
  101d7e:	dc00      	bgt	101d82 <.text+0x1d82>
  101d80:	e5f6      	b	101970 <.text+0x1970>
  101d82:	49a1      	ldr	r1, [pc, #644]	(102008 <.text+0x2008>)
  101d84:	4648      	mov	r0, r9
  101d86:	4469      	add	r1, sp
  101d88:	fbf2f7ff 	bl	101570 <__sprint>
  101d8c:	2800      	cmp	r0, #0
  101d8e:	d000      	beq	101d92 <.text+0x1d92>
  101d90:	e72f      	b	101bf2 <.text+0x1bf2>
  101d92:	499a      	ldr	r1, [pc, #616]	(101ffc <.text+0x1ffc>)
  101d94:	4a9d      	ldr	r2, [pc, #628]	(10200c <.text+0x200c>)
  101d96:	4469      	add	r1, sp
  101d98:	680f      	ldr	r7, [r1, #0]
  101d9a:	446a      	add	r2, sp
  101d9c:	e5e9      	b	101972 <.text+0x1972>
  101d9e:	499a      	ldr	r1, [pc, #616]	(102008 <.text+0x2008>)
  101da0:	4648      	mov	r0, r9
  101da2:	4469      	add	r1, sp
  101da4:	fbe4f7ff 	bl	101570 <__sprint>
  101da8:	2800      	cmp	r0, #0
  101daa:	d000      	beq	101dae <.text+0x1dae>
  101dac:	e721      	b	101bf2 <.text+0x1bf2>
  101dae:	4893      	ldr	r0, [pc, #588]	(101ffc <.text+0x1ffc>)
  101db0:	21d0      	mov	r1, #208
  101db2:	4c96      	ldr	r4, [pc, #600]	(10200c <.text+0x200c>)
  101db4:	00c9      	lsl	r1, r1, #3
  101db6:	4468      	add	r0, sp
  101db8:	4469      	add	r1, sp
  101dba:	446c      	add	r4, sp
  101dbc:	6807      	ldr	r7, [r0, #0]
  101dbe:	680d      	ldr	r5, [r1, #0]
  101dc0:	46a0      	mov	r8, r4
  101dc2:	e664      	b	101a8e <.text+0x1a8e>
  101dc4:	4990      	ldr	r1, [pc, #576]	(102008 <.text+0x2008>)
  101dc6:	4648      	mov	r0, r9
  101dc8:	4469      	add	r1, sp
  101dca:	fbd1f7ff 	bl	101570 <__sprint>
  101dce:	2800      	cmp	r0, #0
  101dd0:	d000      	beq	101dd4 <.text+0x1dd4>
  101dd2:	e715      	b	101c00 <.text+0x1c00>
  101dd4:	498d      	ldr	r1, [pc, #564]	(10200c <.text+0x200c>)
  101dd6:	4469      	add	r1, sp
  101dd8:	4688      	mov	r8, r1
  101dda:	e48f      	b	1016fc <_vfprintf_r+0x16c>
  101ddc:	498a      	ldr	r1, [pc, #552]	(102008 <.text+0x2008>)
  101dde:	4648      	mov	r0, r9
  101de0:	4469      	add	r1, sp
  101de2:	fbc5f7ff 	bl	101570 <__sprint>
  101de6:	2800      	cmp	r0, #0
  101de8:	d000      	beq	101dec <.text+0x1dec>
  101dea:	e702      	b	101bf2 <.text+0x1bf2>
  101dec:	4b83      	ldr	r3, [pc, #524]	(101ffc <.text+0x1ffc>)
  101dee:	24d0      	mov	r4, #208
  101df0:	4a86      	ldr	r2, [pc, #536]	(10200c <.text+0x200c>)
  101df2:	00e4      	lsl	r4, r4, #3
  101df4:	446b      	add	r3, sp
  101df6:	446c      	add	r4, sp
  101df8:	446a      	add	r2, sp
  101dfa:	681f      	ldr	r7, [r3, #0]
  101dfc:	6825      	ldr	r5, [r4, #0]
  101dfe:	4690      	mov	r8, r2
  101e00:	e5a1      	b	101946 <.text+0x1946>
  101e02:	4981      	ldr	r1, [pc, #516]	(102008 <.text+0x2008>)
  101e04:	4648      	mov	r0, r9
  101e06:	4469      	add	r1, sp
  101e08:	fbb2f7ff 	bl	101570 <__sprint>
  101e0c:	2800      	cmp	r0, #0
  101e0e:	d000      	beq	101e12 <.text+0x1e12>
  101e10:	e6ef      	b	101bf2 <.text+0x1bf2>
  101e12:	4c7a      	ldr	r4, [pc, #488]	(101ffc <.text+0x1ffc>)
  101e14:	20d0      	mov	r0, #208
  101e16:	4b7d      	ldr	r3, [pc, #500]	(10200c <.text+0x200c>)
  101e18:	00c0      	lsl	r0, r0, #3
  101e1a:	446c      	add	r4, sp
  101e1c:	4468      	add	r0, sp
  101e1e:	446b      	add	r3, sp
  101e20:	6827      	ldr	r7, [r4, #0]
  101e22:	6805      	ldr	r5, [r0, #0]
  101e24:	4698      	mov	r8, r3
  101e26:	e632      	b	101a8e <.text+0x1a8e>
  101e28:	4874      	ldr	r0, [pc, #464]	(101ffc <.text+0x1ffc>)
  101e2a:	21d0      	mov	r1, #208
  101e2c:	00c9      	lsl	r1, r1, #3
  101e2e:	4468      	add	r0, sp
  101e30:	4469      	add	r1, sp
  101e32:	6807      	ldr	r7, [r0, #0]
  101e34:	680d      	ldr	r5, [r1, #0]
  101e36:	e611      	b	101a5c <.text+0x1a5c>
  101e38:	4973      	ldr	r1, [pc, #460]	(102008 <.text+0x2008>)
  101e3a:	4648      	mov	r0, r9
  101e3c:	4469      	add	r1, sp
  101e3e:	fb97f7ff 	bl	101570 <__sprint>
  101e42:	2800      	cmp	r0, #0
  101e44:	d000      	beq	101e48 <.text+0x1e48>
  101e46:	e6d4      	b	101bf2 <.text+0x1bf2>
  101e48:	496c      	ldr	r1, [pc, #432]	(101ffc <.text+0x1ffc>)
  101e4a:	22d0      	mov	r2, #208
  101e4c:	486f      	ldr	r0, [pc, #444]	(10200c <.text+0x200c>)
  101e4e:	00d2      	lsl	r2, r2, #3
  101e50:	4469      	add	r1, sp
  101e52:	446a      	add	r2, sp
  101e54:	4468      	add	r0, sp
  101e56:	680f      	ldr	r7, [r1, #0]
  101e58:	6815      	ldr	r5, [r2, #0]
  101e5a:	4680      	mov	r8, r0
  101e5c:	e5fe      	b	101a5c <.text+0x1a5c>
  101e5e:	4968      	ldr	r1, [pc, #416]	(102000 <.text+0x2000>)
  101e60:	4469      	add	r1, sp
  101e62:	6808      	ldr	r0, [r1, #0]
  101e64:	2800      	cmp	r0, #0
  101e66:	dc01      	bgt	101e6c <.text+0x1e6c>
  101e68:	fc2bf000 	bl	1026c2 <.text+0x26c2>
  101e6c:	990f      	ldr	r1, [sp, #60]
  101e6e:	4281      	cmp	r1, r0
  101e70:	dc77      	bgt	101f62 <.text+0x1f62>
  101e72:	4643      	mov	r3, r8
  101e74:	19cf      	add	r7, r1, r7
  101e76:	6059      	str	r1, [r3, #4]
  101e78:	4c60      	ldr	r4, [pc, #384]	(101ffc <.text+0x1ffc>)
  101e7a:	21d0      	mov	r1, #208
  101e7c:	9a09      	ldr	r2, [sp, #36]
  101e7e:	00c9      	lsl	r1, r1, #3
  101e80:	446c      	add	r4, sp
  101e82:	3501      	add	r5, #1
  101e84:	4469      	add	r1, sp
  101e86:	601a      	str	r2, [r3, #0]
  101e88:	6027      	str	r7, [r4, #0]
  101e8a:	600d      	str	r5, [r1, #0]
  101e8c:	2d07      	cmp	r5, #7
  101e8e:	dd01      	ble	101e94 <.text+0x1e94>
  101e90:	fd88f000 	bl	1029a4 <.text+0x29a4>
  101e94:	4642      	mov	r2, r8
  101e96:	3208      	add	r2, #8
  101e98:	990f      	ldr	r1, [sp, #60]
  101e9a:	1a44      	sub	r4, r0, r1
  101e9c:	2c00      	cmp	r4, #0
  101e9e:	dc00      	bgt	101ea2 <.text+0x1ea2>
  101ea0:	e75a      	b	101d58 <.text+0x1d58>
  101ea2:	2c10      	cmp	r4, #16
  101ea4:	dc00      	bgt	101ea8 <.text+0x1ea8>
  101ea6:	e3eb      	b	102680 <.text+0x2680>
  101ea8:	23d0      	mov	r3, #208
  101eaa:	00db      	lsl	r3, r3, #3
  101eac:	446b      	add	r3, sp
  101eae:	681d      	ldr	r5, [r3, #0]
  101eb0:	4e54      	ldr	r6, [pc, #336]	(102004 <.text+0x2004>)
  101eb2:	e004      	b	101ebe <.text+0x1ebe>
  101eb4:	3208      	add	r2, #8
  101eb6:	3c10      	sub	r4, #16
  101eb8:	2c10      	cmp	r4, #16
  101eba:	dc00      	bgt	101ebe <.text+0x1ebe>
  101ebc:	e3e5      	b	10268a <.text+0x268a>
  101ebe:	484f      	ldr	r0, [pc, #316]	(101ffc <.text+0x1ffc>)
  101ec0:	21d0      	mov	r1, #208
  101ec2:	00c9      	lsl	r1, r1, #3
  101ec4:	2310      	mov	r3, #16
  101ec6:	3710      	add	r7, #16
  101ec8:	4468      	add	r0, sp
  101eca:	3501      	add	r5, #1
  101ecc:	4469      	add	r1, sp
  101ece:	6016      	str	r6, [r2, #0]
  101ed0:	6053      	str	r3, [r2, #4]
  101ed2:	6007      	str	r7, [r0, #0]
  101ed4:	600d      	str	r5, [r1, #0]
  101ed6:	2d07      	cmp	r5, #7
  101ed8:	ddec      	ble	101eb4 <.text+0x1eb4>
  101eda:	494b      	ldr	r1, [pc, #300]	(102008 <.text+0x2008>)
  101edc:	4648      	mov	r0, r9
  101ede:	4469      	add	r1, sp
  101ee0:	fb46f7ff 	bl	101570 <__sprint>
  101ee4:	2800      	cmp	r0, #0
  101ee6:	d000      	beq	101eea <.text+0x1eea>
  101ee8:	e683      	b	101bf2 <.text+0x1bf2>
  101eea:	4b44      	ldr	r3, [pc, #272]	(101ffc <.text+0x1ffc>)
  101eec:	20d0      	mov	r0, #208
  101eee:	00c0      	lsl	r0, r0, #3
  101ef0:	4a46      	ldr	r2, [pc, #280]	(10200c <.text+0x200c>)
  101ef2:	446b      	add	r3, sp
  101ef4:	4468      	add	r0, sp
  101ef6:	681f      	ldr	r7, [r3, #0]
  101ef8:	6805      	ldr	r5, [r0, #0]
  101efa:	446a      	add	r2, sp
  101efc:	e7db      	b	101eb6 <.text+0x1eb6>
  101efe:	9c0f      	ldr	r4, [sp, #60]
  101f00:	3c01      	sub	r4, #1
  101f02:	2c00      	cmp	r4, #0
  101f04:	dc00      	bgt	101f08 <.text+0x1f08>
  101f06:	e655      	b	101bb4 <.text+0x1bb4>
  101f08:	2c10      	cmp	r4, #16
  101f0a:	dc00      	bgt	101f0e <.text+0x1f0e>
  101f0c:	e2e3      	b	1024d6 <.text+0x24d6>
  101f0e:	4e3d      	ldr	r6, [pc, #244]	(102004 <.text+0x2004>)
  101f10:	e005      	b	101f1e <.text+0x1f1e>
  101f12:	2308      	mov	r3, #8
  101f14:	4498      	add	r8, r3
  101f16:	3c10      	sub	r4, #16
  101f18:	2c10      	cmp	r4, #16
  101f1a:	dc00      	bgt	101f1e <.text+0x1f1e>
  101f1c:	e2dc      	b	1024d8 <.text+0x24d8>
  101f1e:	4937      	ldr	r1, [pc, #220]	(101ffc <.text+0x1ffc>)
  101f20:	22d0      	mov	r2, #208
  101f22:	00d2      	lsl	r2, r2, #3
  101f24:	4640      	mov	r0, r8
  101f26:	2310      	mov	r3, #16
  101f28:	3710      	add	r7, #16
  101f2a:	4469      	add	r1, sp
  101f2c:	3501      	add	r5, #1
  101f2e:	446a      	add	r2, sp
  101f30:	6006      	str	r6, [r0, #0]
  101f32:	6043      	str	r3, [r0, #4]
  101f34:	600f      	str	r7, [r1, #0]
  101f36:	6015      	str	r5, [r2, #0]
  101f38:	2d07      	cmp	r5, #7
  101f3a:	ddea      	ble	101f12 <.text+0x1f12>
  101f3c:	4932      	ldr	r1, [pc, #200]	(102008 <.text+0x2008>)
  101f3e:	4648      	mov	r0, r9
  101f40:	4469      	add	r1, sp
  101f42:	fb15f7ff 	bl	101570 <__sprint>
  101f46:	2800      	cmp	r0, #0
  101f48:	d000      	beq	101f4c <.text+0x1f4c>
  101f4a:	e652      	b	101bf2 <.text+0x1bf2>
  101f4c:	492b      	ldr	r1, [pc, #172]	(101ffc <.text+0x1ffc>)
  101f4e:	22d0      	mov	r2, #208
  101f50:	482e      	ldr	r0, [pc, #184]	(10200c <.text+0x200c>)
  101f52:	00d2      	lsl	r2, r2, #3
  101f54:	4469      	add	r1, sp
  101f56:	446a      	add	r2, sp
  101f58:	4468      	add	r0, sp
  101f5a:	680f      	ldr	r7, [r1, #0]
  101f5c:	6815      	ldr	r5, [r2, #0]
  101f5e:	4680      	mov	r8, r0
  101f60:	e7d9      	b	101f16 <.text+0x1f16>
  101f62:	4c26      	ldr	r4, [pc, #152]	(101ffc <.text+0x1ffc>)
  101f64:	21d0      	mov	r1, #208
  101f66:	9a09      	ldr	r2, [sp, #36]
  101f68:	00c9      	lsl	r1, r1, #3
  101f6a:	4643      	mov	r3, r8
  101f6c:	183f      	add	r7, r7, r0
  101f6e:	446c      	add	r4, sp
  101f70:	3501      	add	r5, #1
  101f72:	4469      	add	r1, sp
  101f74:	601a      	str	r2, [r3, #0]
  101f76:	6058      	str	r0, [r3, #4]
  101f78:	6027      	str	r7, [r4, #0]
  101f7a:	600d      	str	r5, [r1, #0]
  101f7c:	2d07      	cmp	r5, #7
  101f7e:	dd01      	ble	101f84 <.text+0x1f84>
  101f80:	fcf6f000 	bl	102970 <.text+0x2970>
  101f84:	4642      	mov	r2, r8
  101f86:	3208      	add	r2, #8
  101f88:	4b21      	ldr	r3, [pc, #132]	(102010 <.text+0x2010>)
  101f8a:	6013      	str	r3, [r2, #0]
  101f8c:	2301      	mov	r3, #1
  101f8e:	6053      	str	r3, [r2, #4]
  101f90:	21d0      	mov	r1, #208
  101f92:	4b1a      	ldr	r3, [pc, #104]	(101ffc <.text+0x1ffc>)
  101f94:	00c9      	lsl	r1, r1, #3
  101f96:	3701      	add	r7, #1
  101f98:	446b      	add	r3, sp
  101f9a:	3501      	add	r5, #1
  101f9c:	4469      	add	r1, sp
  101f9e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101fa0:	601f      	str	r7, [r3, #0]
  101fa2:	600d      	str	r5, [r1, #0]
  101fa4:	2d07      	cmp	r5, #7
  101fa6:	dd01      	ble	101fac <.text+0x1fac>
  101fa8:	fccbf000 	bl	102942 <.text+0x2942>
  101fac:	3208      	add	r2, #8
  101fae:	9909      	ldr	r1, [sp, #36]
  101fb0:	1863      	add	r3, r4, r1
  101fb2:	9c0f      	ldr	r4, [sp, #60]
  101fb4:	6013      	str	r3, [r2, #0]
  101fb6:	21d0      	mov	r1, #208
  101fb8:	1a23      	sub	r3, r4, r0
  101fba:	4810      	ldr	r0, [pc, #64]	(101ffc <.text+0x1ffc>)
  101fbc:	00c9      	lsl	r1, r1, #3
  101fbe:	18ff      	add	r7, r7, r3
  101fc0:	4468      	add	r0, sp
  101fc2:	3501      	add	r5, #1
  101fc4:	4469      	add	r1, sp
  101fc6:	6053      	str	r3, [r2, #4]
  101fc8:	6007      	str	r7, [r0, #0]
  101fca:	600d      	str	r5, [r1, #0]
  101fcc:	2d07      	cmp	r5, #7
  101fce:	dc00      	bgt	101fd2 <.text+0x1fd2>
  101fd0:	e4ce      	b	101970 <.text+0x1970>
  101fd2:	490d      	ldr	r1, [pc, #52]	(102008 <.text+0x2008>)
  101fd4:	4648      	mov	r0, r9
  101fd6:	4469      	add	r1, sp
  101fd8:	facaf7ff 	bl	101570 <__sprint>
  101fdc:	2800      	cmp	r0, #0
  101fde:	d000      	beq	101fe2 <.text+0x1fe2>
  101fe0:	e607      	b	101bf2 <.text+0x1bf2>
  101fe2:	4b06      	ldr	r3, [pc, #24]	(101ffc <.text+0x1ffc>)
  101fe4:	4a09      	ldr	r2, [pc, #36]	(10200c <.text+0x200c>)
  101fe6:	446b      	add	r3, sp
  101fe8:	681f      	ldr	r7, [r3, #0]
  101fea:	446a      	add	r2, sp
  101fec:	e4c1      	b	101972 <.text+0x1972>
	...
  101ff6:	0000      	lsl	r0, r0, #0
  101ff8:	79a4      	ldrb	r4, [r4, #6]
  101ffa:	0010      	lsl	r0, r2, #0
  101ffc:	0684      	lsl	r4, r0, #26
  101ffe:	0000      	lsl	r0, r0, #0
  102000:	06ac      	lsl	r4, r5, #26
  102002:	0000      	lsl	r0, r0, #0
  102004:	776c      	strb	r4, [r5, #29]
  102006:	0010      	lsl	r0, r2, #0
  102008:	067c      	lsl	r4, r7, #25
  10200a:	0000      	lsl	r0, r0, #0
  10200c:	0614      	lsl	r4, r2, #24
  10200e:	0000      	lsl	r0, r0, #0
  102010:	79a8      	ldrb	r0, [r5, #6]
  102012:	0010      	lsl	r0, r2, #0
  102014:	49e3      	ldr	r1, [pc, #908]	(1023a4 <.text+0x23a4>)
  102016:	4469      	add	r1, sp
  102018:	680b      	ldr	r3, [r1, #0]
  10201a:	2b00      	cmp	r3, #0
  10201c:	d000      	beq	102020 <.text+0x2020>
  10201e:	e1e4      	b	1023ea <.text+0x23ea>
  102020:	22d0      	mov	r2, #208
  102022:	00d2      	lsl	r2, r2, #3
  102024:	2300      	mov	r3, #0
  102026:	446a      	add	r2, sp
  102028:	6013      	str	r3, [r2, #0]
  10202a:	e5e9      	b	101c00 <.text+0x1c00>
  10202c:	9915      	ldr	r1, [sp, #84]
  10202e:	07c9      	lsl	r1, r1, #31
  102030:	d400      	bmi	102034 <.text+0x2034>
  102032:	e49e      	b	101972 <.text+0x1972>
  102034:	e634      	b	101ca0 <.text+0x1ca0>
  102036:	9c15      	ldr	r4, [sp, #84]
  102038:	2310      	mov	r3, #16
  10203a:	431c      	orr	r4, r3
  10203c:	9415      	str	r4, [sp, #84]
  10203e:	9815      	ldr	r0, [sp, #84]
  102040:	06c0      	lsl	r0, r0, #27
  102042:	d500      	bpl	102046 <.text+0x2046>
  102044:	e2a9      	b	10259a <.text+0x259a>
  102046:	9b15      	ldr	r3, [sp, #84]
  102048:	065b      	lsl	r3, r3, #25
  10204a:	d400      	bmi	10204e <.text+0x204e>
  10204c:	e2a5      	b	10259a <.text+0x259a>
  10204e:	4654      	mov	r4, sl
  102050:	3404      	add	r4, #4
  102052:	4650      	mov	r0, sl
  102054:	9416      	str	r4, [sp, #88]
  102056:	8804      	ldrh	r4, [r0, #0]
  102058:	2201      	mov	r2, #1
  10205a:	49d3      	ldr	r1, [pc, #844]	(1023a8 <.text+0x23a8>)
  10205c:	2300      	mov	r3, #0
  10205e:	4469      	add	r1, sp
  102060:	700b      	strb	r3, [r1, #0]
  102062:	2e00      	cmp	r6, #0
  102064:	db03      	blt	10206e <.text+0x206e>
  102066:	9815      	ldr	r0, [sp, #84]
  102068:	2380      	mov	r3, #128
  10206a:	4398      	bic	r0, r3
  10206c:	9015      	str	r0, [sp, #84]
  10206e:	2c00      	cmp	r4, #0
  102070:	d000      	beq	102074 <.text+0x2074>
  102072:	e1cf      	b	102414 <.text+0x2414>
  102074:	2e00      	cmp	r6, #0
  102076:	d000      	beq	10207a <.text+0x207a>
  102078:	e1cc      	b	102414 <.text+0x2414>
  10207a:	2a00      	cmp	r2, #0
  10207c:	d100      	bne	102080 <.text+0x2080>
  10207e:	e2b9      	b	1025f4 <.text+0x25f4>
  102080:	23b7      	mov	r3, #183
  102082:	00db      	lsl	r3, r3, #3
  102084:	446b      	add	r3, sp
  102086:	4dc9      	ldr	r5, [pc, #804]	(1023ac <.text+0x23ac>)
  102088:	9309      	str	r3, [sp, #36]
  10208a:	446d      	add	r5, sp
  10208c:	9a09      	ldr	r2, [sp, #36]
  10208e:	24ae      	mov	r4, #174
  102090:	1aab      	sub	r3, r5, r2
  102092:	0064      	lsl	r4, r4, #1
  102094:	18e4      	add	r4, r4, r3
  102096:	46b2      	mov	sl, r6
  102098:	46a3      	mov	fp, r4
  10209a:	45a2      	cmp	sl, r4
  10209c:	da00      	bge	1020a0 <.text+0x20a0>
  10209e:	46a2      	mov	sl, r4
  1020a0:	48c3      	ldr	r0, [pc, #780]	(1023b0 <.text+0x23b0>)
  1020a2:	4468      	add	r0, sp
  1020a4:	9610      	str	r6, [sp, #64]
  1020a6:	9004      	str	r0, [sp, #16]
  1020a8:	48bf      	ldr	r0, [pc, #764]	(1023a8 <.text+0x23a8>)
  1020aa:	4468      	add	r0, sp
  1020ac:	7803      	ldrb	r3, [r0, #0]
  1020ae:	2b00      	cmp	r3, #0
  1020b0:	d101      	bne	1020b6 <.text+0x20b6>
  1020b2:	fb5cf7ff 	bl	10176e <_vfprintf_r+0x1de>
  1020b6:	2101      	mov	r1, #1
  1020b8:	448a      	add	sl, r1
  1020ba:	fb5df7ff 	bl	101778 <_vfprintf_r+0x1e8>
  1020be:	9815      	ldr	r0, [sp, #84]
  1020c0:	2310      	mov	r3, #16
  1020c2:	4318      	orr	r0, r3
  1020c4:	9015      	str	r0, [sp, #84]
  1020c6:	9915      	ldr	r1, [sp, #84]
  1020c8:	06c9      	lsl	r1, r1, #27
  1020ca:	d500      	bpl	1020ce <.text+0x20ce>
  1020cc:	e26e      	b	1025ac <.text+0x25ac>
  1020ce:	9c15      	ldr	r4, [sp, #84]
  1020d0:	0664      	lsl	r4, r4, #25
  1020d2:	d400      	bmi	1020d6 <.text+0x20d6>
  1020d4:	e26a      	b	1025ac <.text+0x25ac>
  1020d6:	4651      	mov	r1, sl
  1020d8:	4650      	mov	r0, sl
  1020da:	880c      	ldrh	r4, [r1, #0]
  1020dc:	3004      	add	r0, #4
  1020de:	2200      	mov	r2, #0
  1020e0:	9016      	str	r0, [sp, #88]
  1020e2:	e7ba      	b	10205a <.text+0x205a>
  1020e4:	9915      	ldr	r1, [sp, #84]
  1020e6:	2310      	mov	r3, #16
  1020e8:	4319      	orr	r1, r3
  1020ea:	9115      	str	r1, [sp, #84]
  1020ec:	9a15      	ldr	r2, [sp, #84]
  1020ee:	06d2      	lsl	r2, r2, #27
  1020f0:	d400      	bmi	1020f4 <.text+0x20f4>
  1020f2:	e2a4      	b	10263e <.text+0x263e>
  1020f4:	4653      	mov	r3, sl
  1020f6:	3304      	add	r3, #4
  1020f8:	4650      	mov	r0, sl
  1020fa:	9316      	str	r3, [sp, #88]
  1020fc:	6804      	ldr	r4, [r0, #0]
  1020fe:	2c00      	cmp	r4, #0
  102100:	da00      	bge	102104 <.text+0x2104>
  102102:	e17c      	b	1023fe <.text+0x23fe>
  102104:	2201      	mov	r2, #1
  102106:	e7ac      	b	102062 <.text+0x2062>
  102108:	4249      	neg	r1, r1
  10210a:	910b      	str	r1, [sp, #44]
  10210c:	469a      	mov	sl, r3
  10210e:	2304      	mov	r3, #4
  102110:	9a15      	ldr	r2, [sp, #84]
  102112:	431a      	orr	r2, r3
  102114:	9215      	str	r2, [sp, #84]
  102116:	9b07      	ldr	r3, [sp, #28]
  102118:	781a      	ldrb	r2, [r3, #0]
  10211a:	fb05f7ff 	bl	101728 <_vfprintf_r+0x198>
  10211e:	4ca2      	ldr	r4, [pc, #648]	(1023a8 <.text+0x23a8>)
  102120:	2300      	mov	r3, #0
  102122:	446c      	add	r4, sp
  102124:	7023      	strb	r3, [r4, #0]
  102126:	4651      	mov	r1, sl
  102128:	4650      	mov	r0, sl
  10212a:	6809      	ldr	r1, [r1, #0]
  10212c:	3004      	add	r0, #4
  10212e:	9016      	str	r0, [sp, #88]
  102130:	9109      	str	r1, [sp, #36]
  102132:	2900      	cmp	r1, #0
  102134:	d101      	bne	10213a <.text+0x213a>
  102136:	fcc0f000 	bl	102aba <.text+0x2aba>
  10213a:	9a08      	ldr	r2, [sp, #32]
  10213c:	2a53      	cmp	r2, #83
  10213e:	d100      	bne	102142 <.text+0x2142>
  102140:	e392      	b	102868 <.text+0x2868>
  102142:	9b15      	ldr	r3, [sp, #84]
  102144:	06db      	lsl	r3, r3, #27
  102146:	d500      	bpl	10214a <.text+0x214a>
  102148:	e38e      	b	102868 <.text+0x2868>
  10214a:	2e00      	cmp	r6, #0
  10214c:	da01      	bge	102152 <.text+0x2152>
  10214e:	fdfdf000 	bl	102d4c <.text+0x2d4c>
  102152:	9809      	ldr	r0, [sp, #36]
  102154:	2100      	mov	r1, #0
  102156:	1c32      	mov	r2, r6		(add r2, r6, #0)
  102158:	f89af003 	bl	105290 <memchr>
  10215c:	2800      	cmp	r0, #0
  10215e:	d101      	bne	102164 <.text+0x2164>
  102160:	fe49f000 	bl	102df6 <.text+0x2df6>
  102164:	9b09      	ldr	r3, [sp, #36]
  102166:	1ac3      	sub	r3, r0, r3
  102168:	469b      	mov	fp, r3
  10216a:	455e      	cmp	r6, fp
  10216c:	da01      	bge	102172 <.text+0x2172>
  10216e:	fdb9f000 	bl	102ce4 <.text+0x2ce4>
  102172:	2b00      	cmp	r3, #0
  102174:	469a      	mov	sl, r3
  102176:	da01      	bge	10217c <.text+0x217c>
  102178:	2400      	mov	r4, #0
  10217a:	46a2      	mov	sl, r4
  10217c:	498c      	ldr	r1, [pc, #560]	(1023b0 <.text+0x23b0>)
  10217e:	2000      	mov	r0, #0
  102180:	4469      	add	r1, sp
  102182:	9010      	str	r0, [sp, #64]
  102184:	9104      	str	r1, [sp, #16]
  102186:	e78f      	b	1020a8 <.text+0x20a8>
  102188:	9815      	ldr	r0, [sp, #84]
  10218a:	2310      	mov	r3, #16
  10218c:	4318      	orr	r0, r3
  10218e:	9015      	str	r0, [sp, #84]
  102190:	9907      	ldr	r1, [sp, #28]
  102192:	780a      	ldrb	r2, [r1, #0]
  102194:	fac8f7ff 	bl	101728 <_vfprintf_r+0x198>
  102198:	1c73      	add	r3, r6, #1
  10219a:	d101      	bne	1021a0 <.text+0x21a0>
  10219c:	fc5af000 	bl	102a54 <.text+0x2a54>
  1021a0:	9c08      	ldr	r4, [sp, #32]
  1021a2:	2c67      	cmp	r4, #103
  1021a4:	d101      	bne	1021aa <.text+0x21aa>
  1021a6:	fc10f000 	bl	1029ca <.text+0x29ca>
  1021aa:	2c47      	cmp	r4, #71
  1021ac:	d101      	bne	1021b2 <.text+0x21b2>
  1021ae:	fc0cf000 	bl	1029ca <.text+0x29ca>
  1021b2:	9815      	ldr	r0, [sp, #84]
  1021b4:	0700      	lsl	r0, r0, #28
  1021b6:	d400      	bmi	1021ba <.text+0x21ba>
  1021b8:	e32e      	b	102818 <.text+0x2818>
  1021ba:	4653      	mov	r3, sl
  1021bc:	681a      	ldr	r2, [r3, #0]
  1021be:	685b      	ldr	r3, [r3, #4]
  1021c0:	4651      	mov	r1, sl
  1021c2:	3108      	add	r1, #8
  1021c4:	9213      	str	r2, [sp, #76]
  1021c6:	9314      	str	r3, [sp, #80]
  1021c8:	9116      	str	r1, [sp, #88]
  1021ca:	9813      	ldr	r0, [sp, #76]
  1021cc:	9914      	ldr	r1, [sp, #80]
  1021ce:	ff85f003 	bl	1060dc <isinf>
  1021d2:	2800      	cmp	r0, #0
  1021d4:	d101      	bne	1021da <.text+0x21da>
  1021d6:	fc1cf000 	bl	102a12 <.text+0x2a12>
  1021da:	9813      	ldr	r0, [sp, #76]
  1021dc:	9914      	ldr	r1, [sp, #80]
  1021de:	4a75      	ldr	r2, [pc, #468]	(1023b4 <.text+0x23b4>)
  1021e0:	4b75      	ldr	r3, [pc, #468]	(1023b8 <.text+0x23b8>)
  1021e2:	fe77f004 	bl	106ed4 <__ltdf2>
  1021e6:	2800      	cmp	r0, #0
  1021e8:	da01      	bge	1021ee <.text+0x21ee>
  1021ea:	fc71f000 	bl	102ad0 <.text+0x2ad0>
  1021ee:	9b08      	ldr	r3, [sp, #32]
  1021f0:	3b45      	sub	r3, #69
  1021f2:	2b02      	cmp	r3, #2
  1021f4:	d900      	bls	1021f8 <.text+0x21f8>
  1021f6:	e3ef      	b	1029d8 <.text+0x29d8>
  1021f8:	496d      	ldr	r1, [pc, #436]	(1023b0 <.text+0x23b0>)
  1021fa:	2003      	mov	r0, #3
  1021fc:	4b6f      	ldr	r3, [pc, #444]	(1023bc <.text+0x23bc>)
  1021fe:	2400      	mov	r4, #0
  102200:	4469      	add	r1, sp
  102202:	4683      	mov	fp, r0
  102204:	4682      	mov	sl, r0
  102206:	9309      	str	r3, [sp, #36]
  102208:	9410      	str	r4, [sp, #64]
  10220a:	9104      	str	r1, [sp, #16]
  10220c:	e74c      	b	1020a8 <.text+0x20a8>
  10220e:	9a08      	ldr	r2, [sp, #32]
  102210:	2a43      	cmp	r2, #67
  102212:	d100      	bne	102216 <.text+0x2216>
  102214:	e2d7      	b	1027c6 <.text+0x27c6>
  102216:	9b15      	ldr	r3, [sp, #84]
  102218:	06db      	lsl	r3, r3, #27
  10221a:	d500      	bpl	10221e <.text+0x221e>
  10221c:	e2d3      	b	1027c6 <.text+0x27c6>
  10221e:	4d63      	ldr	r5, [pc, #396]	(1023ac <.text+0x23ac>)
  102220:	4652      	mov	r2, sl
  102222:	6813      	ldr	r3, [r2, #0]
  102224:	4651      	mov	r1, sl
  102226:	3104      	add	r1, #4
  102228:	446d      	add	r5, sp
  10222a:	9116      	str	r1, [sp, #88]
  10222c:	702b      	strb	r3, [r5, #0]
  10222e:	2301      	mov	r3, #1
  102230:	469b      	mov	fp, r3
  102232:	4c5d      	ldr	r4, [pc, #372]	(1023a8 <.text+0x23a8>)
  102234:	2300      	mov	r3, #0
  102236:	446c      	add	r4, sp
  102238:	4658      	mov	r0, fp
  10223a:	7023      	strb	r3, [r4, #0]
  10223c:	2800      	cmp	r0, #0
  10223e:	4682      	mov	sl, r0
  102240:	da00      	bge	102244 <.text+0x2244>
  102242:	e0e3      	b	10240c <.text+0x240c>
  102244:	9509      	str	r5, [sp, #36]
  102246:	fa8df7ff 	bl	101764 <_vfprintf_r+0x1d4>
  10224a:	4b5d      	ldr	r3, [pc, #372]	(1023c0 <.text+0x23c0>)
  10224c:	9311      	str	r3, [sp, #68]
  10224e:	9c15      	ldr	r4, [sp, #84]
  102250:	06e4      	lsl	r4, r4, #27
  102252:	d400      	bmi	102256 <.text+0x2256>
  102254:	e1e9      	b	10262a <.text+0x262a>
  102256:	4650      	mov	r0, sl
  102258:	3004      	add	r0, #4
  10225a:	4651      	mov	r1, sl
  10225c:	9016      	str	r0, [sp, #88]
  10225e:	680c      	ldr	r4, [r1, #0]
  102260:	9b15      	ldr	r3, [sp, #84]
  102262:	07db      	lsl	r3, r3, #31
  102264:	d400      	bmi	102268 <.text+0x2268>
  102266:	e19f      	b	1025a8 <.text+0x25a8>
  102268:	2c00      	cmp	r4, #0
  10226a:	d100      	bne	10226e <.text+0x226e>
  10226c:	e19c      	b	1025a8 <.text+0x25a8>
  10226e:	9815      	ldr	r0, [sp, #84]
  102270:	2302      	mov	r3, #2
  102272:	4318      	orr	r0, r3
  102274:	2202      	mov	r2, #2
  102276:	9015      	str	r0, [sp, #84]
  102278:	e6ef      	b	10205a <.text+0x205a>
  10227a:	2200      	mov	r2, #0
  10227c:	0093      	lsl	r3, r2, #2
  10227e:	9807      	ldr	r0, [sp, #28]
  102280:	189b      	add	r3, r3, r2
  102282:	9c08      	ldr	r4, [sp, #32]
  102284:	7800      	ldrb	r0, [r0, #0]
  102286:	005b      	lsl	r3, r3, #1
  102288:	18e3      	add	r3, r4, r3
  10228a:	9907      	ldr	r1, [sp, #28]
  10228c:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  10228e:	1c03      	mov	r3, r0		(add r3, r0, #0)
  102290:	3101      	add	r1, #1
  102292:	3b30      	sub	r3, #48
  102294:	3a30      	sub	r2, #48
  102296:	9008      	str	r0, [sp, #32]
  102298:	9107      	str	r1, [sp, #28]
  10229a:	2b09      	cmp	r3, #9
  10229c:	d9ee      	bls	10227c <.text+0x227c>
  10229e:	920b      	str	r2, [sp, #44]
  1022a0:	fa46f7ff 	bl	101730 <_vfprintf_r+0x1a0>
  1022a4:	2380      	mov	r3, #128
  1022a6:	e733      	b	102110 <.text+0x2110>
  1022a8:	9907      	ldr	r1, [sp, #28]
  1022aa:	780b      	ldrb	r3, [r1, #0]
  1022ac:	3101      	add	r1, #1
  1022ae:	9107      	str	r1, [sp, #28]
  1022b0:	2b2a      	cmp	r3, #42
  1022b2:	d101      	bne	1022b8 <.text+0x22b8>
  1022b4:	fe42f000 	bl	102f3c <.text+0x2f3c>
  1022b8:	9308      	str	r3, [sp, #32]
  1022ba:	3b30      	sub	r3, #48
  1022bc:	2b09      	cmp	r3, #9
  1022be:	d901      	bls	1022c4 <.text+0x22c4>
  1022c0:	fd1df000 	bl	102cfe <.text+0x2cfe>
  1022c4:	2200      	mov	r2, #0
  1022c6:	0093      	lsl	r3, r2, #2
  1022c8:	9807      	ldr	r0, [sp, #28]
  1022ca:	189b      	add	r3, r3, r2
  1022cc:	9c08      	ldr	r4, [sp, #32]
  1022ce:	7800      	ldrb	r0, [r0, #0]
  1022d0:	005b      	lsl	r3, r3, #1
  1022d2:	191b      	add	r3, r3, r4
  1022d4:	9907      	ldr	r1, [sp, #28]
  1022d6:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  1022d8:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1022da:	3101      	add	r1, #1
  1022dc:	3b30      	sub	r3, #48
  1022de:	3a30      	sub	r2, #48
  1022e0:	9008      	str	r0, [sp, #32]
  1022e2:	9107      	str	r1, [sp, #28]
  1022e4:	2b09      	cmp	r3, #9
  1022e6:	d9ee      	bls	1022c6 <.text+0x22c6>
  1022e8:	1e16      	sub	r6, r2, #0
  1022ea:	db01      	blt	1022f0 <.text+0x22f0>
  1022ec:	fa20f7ff 	bl	101730 <_vfprintf_r+0x1a0>
  1022f0:	2601      	mov	r6, #1
  1022f2:	4276      	neg	r6, r6
  1022f4:	fa1cf7ff 	bl	101730 <_vfprintf_r+0x1a0>
  1022f8:	4a2b      	ldr	r2, [pc, #172]	(1023a8 <.text+0x23a8>)
  1022fa:	446a      	add	r2, sp
  1022fc:	7813      	ldrb	r3, [r2, #0]
  1022fe:	2b00      	cmp	r3, #0
  102300:	d000      	beq	102304 <.text+0x2304>
  102302:	e29f      	b	102844 <.text+0x2844>
  102304:	2320      	mov	r3, #32
  102306:	7013      	strb	r3, [r2, #0]
  102308:	9b07      	ldr	r3, [sp, #28]
  10230a:	781a      	ldrb	r2, [r3, #0]
  10230c:	fa0cf7ff 	bl	101728 <_vfprintf_r+0x198>
  102310:	4651      	mov	r1, sl
  102312:	6809      	ldr	r1, [r1, #0]
  102314:	4653      	mov	r3, sl
  102316:	3304      	add	r3, #4
  102318:	910b      	str	r1, [sp, #44]
  10231a:	2900      	cmp	r1, #0
  10231c:	da00      	bge	102320 <.text+0x2320>
  10231e:	e6f3      	b	102108 <.text+0x2108>
  102320:	469a      	mov	sl, r3
  102322:	9b07      	ldr	r3, [sp, #28]
  102324:	781a      	ldrb	r2, [r3, #0]
  102326:	f9fff7ff 	bl	101728 <_vfprintf_r+0x198>
  10232a:	4c1f      	ldr	r4, [pc, #124]	(1023a8 <.text+0x23a8>)
  10232c:	232b      	mov	r3, #43
  10232e:	446c      	add	r4, sp
  102330:	7023      	strb	r3, [r4, #0]
  102332:	9807      	ldr	r0, [sp, #28]
  102334:	7802      	ldrb	r2, [r0, #0]
  102336:	f9f7f7ff 	bl	101728 <_vfprintf_r+0x198>
  10233a:	2301      	mov	r3, #1
  10233c:	9c15      	ldr	r4, [sp, #84]
  10233e:	431c      	orr	r4, r3
  102340:	9415      	str	r4, [sp, #84]
  102342:	9807      	ldr	r0, [sp, #28]
  102344:	7802      	ldrb	r2, [r0, #0]
  102346:	f9eff7ff 	bl	101728 <_vfprintf_r+0x198>
  10234a:	491e      	ldr	r1, [pc, #120]	(1023c4 <.text+0x23c4>)
  10234c:	9111      	str	r1, [sp, #68]
  10234e:	e77e      	b	10224e <.text+0x224e>
  102350:	9915      	ldr	r1, [sp, #84]
  102352:	06c9      	lsl	r1, r1, #27
  102354:	d400      	bmi	102358 <.text+0x2358>
  102356:	e279      	b	10284c <.text+0x284c>
  102358:	4654      	mov	r4, sl
  10235a:	4652      	mov	r2, sl
  10235c:	6823      	ldr	r3, [r4, #0]
  10235e:	980a      	ldr	r0, [sp, #40]
  102360:	3204      	add	r2, #4
  102362:	9216      	str	r2, [sp, #88]
  102364:	6018      	str	r0, [r3, #0]
  102366:	fb6ff7ff 	bl	101a48 <.text+0x1a48>
  10236a:	9907      	ldr	r1, [sp, #28]
  10236c:	780a      	ldrb	r2, [r1, #0]
  10236e:	2a6c      	cmp	r2, #108
  102370:	d100      	bne	102374 <.text+0x2374>
  102372:	e366      	b	102a42 <.text+0x2a42>
  102374:	9c15      	ldr	r4, [sp, #84]
  102376:	2310      	mov	r3, #16
  102378:	431c      	orr	r4, r3
  10237a:	9415      	str	r4, [sp, #84]
  10237c:	f9d4f7ff 	bl	101728 <_vfprintf_r+0x198>
  102380:	2308      	mov	r3, #8
  102382:	e6c5      	b	102110 <.text+0x2110>
  102384:	9915      	ldr	r1, [sp, #84]
  102386:	4654      	mov	r4, sl
  102388:	3404      	add	r4, #4
  10238a:	2302      	mov	r3, #2
  10238c:	4650      	mov	r0, sl
  10238e:	4319      	orr	r1, r3
  102390:	2278      	mov	r2, #120
  102392:	9416      	str	r4, [sp, #88]
  102394:	4b0b      	ldr	r3, [pc, #44]	(1023c4 <.text+0x23c4>)
  102396:	6804      	ldr	r4, [r0, #0]
  102398:	9208      	str	r2, [sp, #32]
  10239a:	2202      	mov	r2, #2
  10239c:	9115      	str	r1, [sp, #84]
  10239e:	9311      	str	r3, [sp, #68]
  1023a0:	e65b      	b	10205a <.text+0x205a>
  1023a2:	0000      	lsl	r0, r0, #0
  1023a4:	0684      	lsl	r4, r0, #26
  1023a6:	0000      	lsl	r0, r0, #0
  1023a8:	06b3      	lsl	r3, r6, #26
  1023aa:	0000      	lsl	r0, r0, #0
  1023ac:	045c      	lsl	r4, r3, #17
  1023ae:	0000      	lsl	r0, r0, #0
  1023b0:	067c      	lsl	r4, r7, #25
	...
  1023ba:	0000      	lsl	r0, r0, #0
  1023bc:	7964      	ldrb	r4, [r4, #5]
  1023be:	0010      	lsl	r0, r2, #0
  1023c0:	7970      	ldrb	r0, [r6, #5]
  1023c2:	0010      	lsl	r0, r2, #0
  1023c4:	7950      	ldrb	r0, [r2, #5]
  1023c6:	0010      	lsl	r0, r2, #0
  1023c8:	2340      	mov	r3, #64
  1023ca:	e7b7      	b	10233c <.text+0x233c>
  1023cc:	49d7      	ldr	r1, [pc, #860]	(10272c <.text+0x272c>)
  1023ce:	4648      	mov	r0, r9
  1023d0:	4469      	add	r1, sp
  1023d2:	f8cdf7ff 	bl	101570 <__sprint>
  1023d6:	2800      	cmp	r0, #0
  1023d8:	d001      	beq	1023de <.text+0x23de>
  1023da:	fc0af7ff 	bl	101bf2 <.text+0x1bf2>
  1023de:	49d4      	ldr	r1, [pc, #848]	(102730 <.text+0x2730>)
  1023e0:	4ad4      	ldr	r2, [pc, #848]	(102734 <.text+0x2734>)
  1023e2:	4469      	add	r1, sp
  1023e4:	680f      	ldr	r7, [r1, #0]
  1023e6:	446a      	add	r2, sp
  1023e8:	e46c      	b	101cc4 <.text+0x1cc4>
  1023ea:	49d0      	ldr	r1, [pc, #832]	(10272c <.text+0x272c>)
  1023ec:	4648      	mov	r0, r9
  1023ee:	4469      	add	r1, sp
  1023f0:	f8bef7ff 	bl	101570 <__sprint>
  1023f4:	2800      	cmp	r0, #0
  1023f6:	d001      	beq	1023fc <.text+0x23fc>
  1023f8:	fc02f7ff 	bl	101c00 <.text+0x1c00>
  1023fc:	e610      	b	102020 <.text+0x2020>
  1023fe:	4ace      	ldr	r2, [pc, #824]	(102738 <.text+0x2738>)
  102400:	232d      	mov	r3, #45
  102402:	446a      	add	r2, sp
  102404:	7013      	strb	r3, [r2, #0]
  102406:	4264      	neg	r4, r4
  102408:	2201      	mov	r2, #1
  10240a:	e62a      	b	102062 <.text+0x2062>
  10240c:	469a      	mov	sl, r3
  10240e:	9509      	str	r5, [sp, #36]
  102410:	f9a8f7ff 	bl	101764 <_vfprintf_r+0x1d4>
  102414:	2a01      	cmp	r2, #1
  102416:	d041      	beq	10249c <.text+0x249c>
  102418:	2a01      	cmp	r2, #1
  10241a:	d310      	bcc	10243e <.text+0x243e>
  10241c:	2a02      	cmp	r2, #2
  10241e:	d02a      	beq	102476 <.text+0x2476>
  102420:	4cc6      	ldr	r4, [pc, #792]	(10273c <.text+0x273c>)
  102422:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102424:	f832f7ff 	bl	10148c <strlen>
  102428:	46b2      	mov	sl, r6
  10242a:	4683      	mov	fp, r0
  10242c:	4582      	cmp	sl, r0
  10242e:	da00      	bge	102432 <.text+0x2432>
  102430:	4682      	mov	sl, r0
  102432:	4abe      	ldr	r2, [pc, #760]	(10272c <.text+0x272c>)
  102434:	446a      	add	r2, sp
  102436:	9610      	str	r6, [sp, #64]
  102438:	9409      	str	r4, [sp, #36]
  10243a:	9204      	str	r2, [sp, #16]
  10243c:	e634      	b	1020a8 <.text+0x20a8>
  10243e:	22b7      	mov	r2, #183
  102440:	00d2      	lsl	r2, r2, #3
  102442:	446a      	add	r2, sp
  102444:	9209      	str	r2, [sp, #36]
  102446:	2207      	mov	r2, #7
  102448:	9b09      	ldr	r3, [sp, #36]
  10244a:	3b01      	sub	r3, #1
  10244c:	9309      	str	r3, [sp, #36]
  10244e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102450:	4013      	and	r3, r2
  102452:	9809      	ldr	r0, [sp, #36]
  102454:	3330      	add	r3, #48
  102456:	08e4      	lsr	r4, r4, #3
  102458:	7003      	strb	r3, [r0, #0]
  10245a:	2c00      	cmp	r4, #0
  10245c:	d1f4      	bne	102448 <.text+0x2448>
  10245e:	9915      	ldr	r1, [sp, #84]
  102460:	07c9      	lsl	r1, r1, #31
  102462:	d518      	bpl	102496 <.text+0x2496>
  102464:	2b30      	cmp	r3, #48
  102466:	d016      	beq	102496 <.text+0x2496>
  102468:	4db5      	ldr	r5, [pc, #724]	(102740 <.text+0x2740>)
  10246a:	3801      	sub	r0, #1
  10246c:	2330      	mov	r3, #48
  10246e:	446d      	add	r5, sp
  102470:	9009      	str	r0, [sp, #36]
  102472:	7003      	strb	r3, [r0, #0]
  102474:	e60a      	b	10208c <.text+0x208c>
  102476:	23b7      	mov	r3, #183
  102478:	00db      	lsl	r3, r3, #3
  10247a:	446b      	add	r3, sp
  10247c:	9309      	str	r3, [sp, #36]
  10247e:	220f      	mov	r2, #15
  102480:	9809      	ldr	r0, [sp, #36]
  102482:	3801      	sub	r0, #1
  102484:	9009      	str	r0, [sp, #36]
  102486:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102488:	9911      	ldr	r1, [sp, #68]
  10248a:	4013      	and	r3, r2
  10248c:	5ccb      	ldrb	r3, [r1, r3]
  10248e:	0924      	lsr	r4, r4, #4
  102490:	7003      	strb	r3, [r0, #0]
  102492:	2c00      	cmp	r4, #0
  102494:	d1f4      	bne	102480 <.text+0x2480>
  102496:	4daa      	ldr	r5, [pc, #680]	(102740 <.text+0x2740>)
  102498:	446d      	add	r5, sp
  10249a:	e5f7      	b	10208c <.text+0x208c>
  10249c:	2c09      	cmp	r4, #9
  10249e:	d800      	bhi	1024a2 <.text+0x24a2>
  1024a0:	e312      	b	102ac8 <.text+0x2ac8>
  1024a2:	25b7      	mov	r5, #183
  1024a4:	00ed      	lsl	r5, r5, #3
  1024a6:	446d      	add	r5, sp
  1024a8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1024aa:	210a      	mov	r1, #10
  1024ac:	ffc8f003 	bl	106440 <__umodsi3>
  1024b0:	3d01      	sub	r5, #1
  1024b2:	3030      	add	r0, #48
  1024b4:	7028      	strb	r0, [r5, #0]
  1024b6:	210a      	mov	r1, #10
  1024b8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1024ba:	ff29f003 	bl	106310 <__aeabi_uidiv>
  1024be:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1024c0:	2809      	cmp	r0, #9
  1024c2:	d8f1      	bhi	1024a8 <.text+0x24a8>
  1024c4:	3d01      	sub	r5, #1
  1024c6:	9509      	str	r5, [sp, #36]
  1024c8:	4d9d      	ldr	r5, [pc, #628]	(102740 <.text+0x2740>)
  1024ca:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1024cc:	9a09      	ldr	r2, [sp, #36]
  1024ce:	3330      	add	r3, #48
  1024d0:	446d      	add	r5, sp
  1024d2:	7013      	strb	r3, [r2, #0]
  1024d4:	e5da      	b	10208c <.text+0x208c>
  1024d6:	4e9b      	ldr	r6, [pc, #620]	(102744 <.text+0x2744>)
  1024d8:	4643      	mov	r3, r8
  1024da:	193f      	add	r7, r7, r4
  1024dc:	605c      	str	r4, [r3, #4]
  1024de:	20d0      	mov	r0, #208
  1024e0:	4c93      	ldr	r4, [pc, #588]	(102730 <.text+0x2730>)
  1024e2:	00c0      	lsl	r0, r0, #3
  1024e4:	446c      	add	r4, sp
  1024e6:	3501      	add	r5, #1
  1024e8:	4468      	add	r0, sp
  1024ea:	601e      	str	r6, [r3, #0]
  1024ec:	6027      	str	r7, [r4, #0]
  1024ee:	6005      	str	r5, [r0, #0]
  1024f0:	2d07      	cmp	r5, #7
  1024f2:	dd00      	ble	1024f6 <.text+0x24f6>
  1024f4:	e152      	b	10279c <.text+0x279c>
  1024f6:	2108      	mov	r1, #8
  1024f8:	4488      	add	r8, r1
  1024fa:	fb5bf7ff 	bl	101bb4 <.text+0x1bb4>
  1024fe:	498b      	ldr	r1, [pc, #556]	(10272c <.text+0x272c>)
  102500:	4648      	mov	r0, r9
  102502:	4469      	add	r1, sp
  102504:	f834f7ff 	bl	101570 <__sprint>
  102508:	2800      	cmp	r0, #0
  10250a:	d001      	beq	102510 <.text+0x2510>
  10250c:	fb71f7ff 	bl	101bf2 <.text+0x1bf2>
  102510:	4887      	ldr	r0, [pc, #540]	(102730 <.text+0x2730>)
  102512:	21d0      	mov	r1, #208
  102514:	4c87      	ldr	r4, [pc, #540]	(102734 <.text+0x2734>)
  102516:	00c9      	lsl	r1, r1, #3
  102518:	4468      	add	r0, sp
  10251a:	4469      	add	r1, sp
  10251c:	446c      	add	r4, sp
  10251e:	6807      	ldr	r7, [r0, #0]
  102520:	680d      	ldr	r5, [r1, #0]
  102522:	46a0      	mov	r8, r4
  102524:	fab7f7ff 	bl	101a96 <.text+0x1a96>
  102528:	4980      	ldr	r1, [pc, #512]	(10272c <.text+0x272c>)
  10252a:	4648      	mov	r0, r9
  10252c:	4469      	add	r1, sp
  10252e:	f81ff7ff 	bl	101570 <__sprint>
  102532:	2800      	cmp	r0, #0
  102534:	d001      	beq	10253a <.text+0x253a>
  102536:	fb5cf7ff 	bl	101bf2 <.text+0x1bf2>
  10253a:	4c7d      	ldr	r4, [pc, #500]	(102730 <.text+0x2730>)
  10253c:	20d0      	mov	r0, #208
  10253e:	4b7d      	ldr	r3, [pc, #500]	(102734 <.text+0x2734>)
  102540:	00c0      	lsl	r0, r0, #3
  102542:	446c      	add	r4, sp
  102544:	4468      	add	r0, sp
  102546:	446b      	add	r3, sp
  102548:	6827      	ldr	r7, [r4, #0]
  10254a:	6805      	ldr	r5, [r0, #0]
  10254c:	4698      	mov	r8, r3
  10254e:	fb10f7ff 	bl	101b72 <.text+0x1b72>
  102552:	21d0      	mov	r1, #208
  102554:	00c9      	lsl	r1, r1, #3
  102556:	4469      	add	r1, sp
  102558:	680d      	ldr	r5, [r1, #0]
  10255a:	4e7a      	ldr	r6, [pc, #488]	(102744 <.text+0x2744>)
  10255c:	193f      	add	r7, r7, r4
  10255e:	6054      	str	r4, [r2, #4]
  102560:	4b73      	ldr	r3, [pc, #460]	(102730 <.text+0x2730>)
  102562:	24d0      	mov	r4, #208
  102564:	00e4      	lsl	r4, r4, #3
  102566:	446b      	add	r3, sp
  102568:	3501      	add	r5, #1
  10256a:	446c      	add	r4, sp
  10256c:	6016      	str	r6, [r2, #0]
  10256e:	601f      	str	r7, [r3, #0]
  102570:	6025      	str	r5, [r4, #0]
  102572:	2d07      	cmp	r5, #7
  102574:	dc01      	bgt	10257a <.text+0x257a>
  102576:	f9fbf7ff 	bl	101970 <.text+0x1970>
  10257a:	496c      	ldr	r1, [pc, #432]	(10272c <.text+0x272c>)
  10257c:	4648      	mov	r0, r9
  10257e:	4469      	add	r1, sp
  102580:	fff6f7fe 	bl	101570 <__sprint>
  102584:	2800      	cmp	r0, #0
  102586:	d001      	beq	10258c <.text+0x258c>
  102588:	fb33f7ff 	bl	101bf2 <.text+0x1bf2>
  10258c:	4868      	ldr	r0, [pc, #416]	(102730 <.text+0x2730>)
  10258e:	4a69      	ldr	r2, [pc, #420]	(102734 <.text+0x2734>)
  102590:	4468      	add	r0, sp
  102592:	6807      	ldr	r7, [r0, #0]
  102594:	446a      	add	r2, sp
  102596:	f9ecf7ff 	bl	101972 <.text+0x1972>
  10259a:	4651      	mov	r1, sl
  10259c:	3104      	add	r1, #4
  10259e:	9116      	str	r1, [sp, #88]
  1025a0:	4652      	mov	r2, sl
  1025a2:	6814      	ldr	r4, [r2, #0]
  1025a4:	2201      	mov	r2, #1
  1025a6:	e558      	b	10205a <.text+0x205a>
  1025a8:	2202      	mov	r2, #2
  1025aa:	e556      	b	10205a <.text+0x205a>
  1025ac:	4652      	mov	r2, sl
  1025ae:	3204      	add	r2, #4
  1025b0:	9216      	str	r2, [sp, #88]
  1025b2:	4653      	mov	r3, sl
  1025b4:	681c      	ldr	r4, [r3, #0]
  1025b6:	2200      	mov	r2, #0
  1025b8:	e54f      	b	10205a <.text+0x205a>
  1025ba:	9815      	ldr	r0, [sp, #84]
  1025bc:	2301      	mov	r3, #1
  1025be:	4218      	tst	r0, r3
  1025c0:	d001      	beq	1025c6 <.text+0x25c6>
  1025c2:	fabbf7ff 	bl	101b3c <.text+0x1b3c>
  1025c6:	4641      	mov	r1, r8
  1025c8:	604b      	str	r3, [r1, #4]
  1025ca:	4a59      	ldr	r2, [pc, #356]	(102730 <.text+0x2730>)
  1025cc:	23d0      	mov	r3, #208
  1025ce:	9809      	ldr	r0, [sp, #36]
  1025d0:	00db      	lsl	r3, r3, #3
  1025d2:	3701      	add	r7, #1
  1025d4:	446a      	add	r2, sp
  1025d6:	3501      	add	r5, #1
  1025d8:	446b      	add	r3, sp
  1025da:	6008      	str	r0, [r1, #0]
  1025dc:	6017      	str	r7, [r2, #0]
  1025de:	601d      	str	r5, [r3, #0]
  1025e0:	2d07      	cmp	r5, #7
  1025e2:	dd00      	ble	1025e6 <.text+0x25e6>
  1025e4:	e239      	b	102a5a <.text+0x2a5a>
  1025e6:	2408      	mov	r4, #8
  1025e8:	44a0      	add	r8, r4
  1025ea:	fae3f7ff 	bl	101bb4 <.text+0x1bb4>
  1025ee:	4e55      	ldr	r6, [pc, #340]	(102744 <.text+0x2744>)
  1025f0:	fa86f7ff 	bl	101b00 <.text+0x1b00>
  1025f4:	9c15      	ldr	r4, [sp, #84]
  1025f6:	07e4      	lsl	r4, r4, #31
  1025f8:	d500      	bpl	1025fc <.text+0x25fc>
  1025fa:	e0fe      	b	1027fa <.text+0x27fa>
  1025fc:	20b7      	mov	r0, #183
  1025fe:	4d50      	ldr	r5, [pc, #320]	(102740 <.text+0x2740>)
  102600:	00c0      	lsl	r0, r0, #3
  102602:	4468      	add	r0, sp
  102604:	446d      	add	r5, sp
  102606:	9009      	str	r0, [sp, #36]
  102608:	e540      	b	10208c <.text+0x208c>
  10260a:	4948      	ldr	r1, [pc, #288]	(10272c <.text+0x272c>)
  10260c:	4648      	mov	r0, r9
  10260e:	4469      	add	r1, sp
  102610:	ffaef7fe 	bl	101570 <__sprint>
  102614:	2800      	cmp	r0, #0
  102616:	d001      	beq	10261c <.text+0x261c>
  102618:	faebf7ff 	bl	101bf2 <.text+0x1bf2>
  10261c:	4b44      	ldr	r3, [pc, #272]	(102730 <.text+0x2730>)
  10261e:	4a45      	ldr	r2, [pc, #276]	(102734 <.text+0x2734>)
  102620:	446b      	add	r3, sp
  102622:	681f      	ldr	r7, [r3, #0]
  102624:	446a      	add	r2, sp
  102626:	fb34f7ff 	bl	101c92 <.text+0x1c92>
  10262a:	9a15      	ldr	r2, [sp, #84]
  10262c:	0652      	lsl	r2, r2, #25
  10262e:	d400      	bmi	102632 <.text+0x2632>
  102630:	e0ec      	b	10280c <.text+0x280c>
  102632:	4650      	mov	r0, sl
  102634:	4653      	mov	r3, sl
  102636:	8804      	ldrh	r4, [r0, #0]
  102638:	3304      	add	r3, #4
  10263a:	9316      	str	r3, [sp, #88]
  10263c:	e610      	b	102260 <.text+0x2260>
  10263e:	9915      	ldr	r1, [sp, #84]
  102640:	0649      	lsl	r1, r1, #25
  102642:	d400      	bmi	102646 <.text+0x2646>
  102644:	e0f1      	b	10282a <.text+0x282a>
  102646:	4654      	mov	r4, sl
  102648:	6823      	ldr	r3, [r4, #0]
  10264a:	4652      	mov	r2, sl
  10264c:	041b      	lsl	r3, r3, #16
  10264e:	3204      	add	r2, #4
  102650:	141c      	asr	r4, r3, #16
  102652:	9216      	str	r2, [sp, #88]
  102654:	e553      	b	1020fe <.text+0x20fe>
  102656:	4935      	ldr	r1, [pc, #212]	(10272c <.text+0x272c>)
  102658:	4648      	mov	r0, r9
  10265a:	4469      	add	r1, sp
  10265c:	ff88f7fe 	bl	101570 <__sprint>
  102660:	2800      	cmp	r0, #0
  102662:	d001      	beq	102668 <.text+0x2668>
  102664:	fac5f7ff 	bl	101bf2 <.text+0x1bf2>
  102668:	4a31      	ldr	r2, [pc, #196]	(102730 <.text+0x2730>)
  10266a:	23d0      	mov	r3, #208
  10266c:	4931      	ldr	r1, [pc, #196]	(102734 <.text+0x2734>)
  10266e:	00db      	lsl	r3, r3, #3
  102670:	446a      	add	r2, sp
  102672:	446b      	add	r3, sp
  102674:	4469      	add	r1, sp
  102676:	6817      	ldr	r7, [r2, #0]
  102678:	681d      	ldr	r5, [r3, #0]
  10267a:	4688      	mov	r8, r1
  10267c:	fa9af7ff 	bl	101bb4 <.text+0x1bb4>
  102680:	21d0      	mov	r1, #208
  102682:	00c9      	lsl	r1, r1, #3
  102684:	4469      	add	r1, sp
  102686:	680d      	ldr	r5, [r1, #0]
  102688:	4e2e      	ldr	r6, [pc, #184]	(102744 <.text+0x2744>)
  10268a:	193f      	add	r7, r7, r4
  10268c:	6054      	str	r4, [r2, #4]
  10268e:	4b28      	ldr	r3, [pc, #160]	(102730 <.text+0x2730>)
  102690:	24d0      	mov	r4, #208
  102692:	00e4      	lsl	r4, r4, #3
  102694:	446b      	add	r3, sp
  102696:	3501      	add	r5, #1
  102698:	446c      	add	r4, sp
  10269a:	6016      	str	r6, [r2, #0]
  10269c:	601f      	str	r7, [r3, #0]
  10269e:	6025      	str	r5, [r4, #0]
  1026a0:	2d07      	cmp	r5, #7
  1026a2:	dd01      	ble	1026a8 <.text+0x26a8>
  1026a4:	fb4bf7ff 	bl	101d3e <.text+0x1d3e>
  1026a8:	3208      	add	r2, #8
  1026aa:	fb55f7ff 	bl	101d58 <.text+0x1d58>
  1026ae:	4b20      	ldr	r3, [pc, #128]	(102730 <.text+0x2730>)
  1026b0:	20d0      	mov	r0, #208
  1026b2:	00c0      	lsl	r0, r0, #3
  1026b4:	446b      	add	r3, sp
  1026b6:	4468      	add	r0, sp
  1026b8:	681f      	ldr	r7, [r3, #0]
  1026ba:	6805      	ldr	r5, [r0, #0]
  1026bc:	4e22      	ldr	r6, [pc, #136]	(102748 <.text+0x2748>)
  1026be:	f89df7ff 	bl	1017fc <_vfprintf_r+0x26c>
  1026c2:	4b22      	ldr	r3, [pc, #136]	(10274c <.text+0x274c>)
  1026c4:	4642      	mov	r2, r8
  1026c6:	6013      	str	r3, [r2, #0]
  1026c8:	2301      	mov	r3, #1
  1026ca:	6053      	str	r3, [r2, #4]
  1026cc:	24d0      	mov	r4, #208
  1026ce:	4b18      	ldr	r3, [pc, #96]	(102730 <.text+0x2730>)
  1026d0:	00e4      	lsl	r4, r4, #3
  1026d2:	3701      	add	r7, #1
  1026d4:	446b      	add	r3, sp
  1026d6:	3501      	add	r5, #1
  1026d8:	446c      	add	r4, sp
  1026da:	601f      	str	r7, [r3, #0]
  1026dc:	6025      	str	r5, [r4, #0]
  1026de:	2d07      	cmp	r5, #7
  1026e0:	dd00      	ble	1026e4 <.text+0x26e4>
  1026e2:	e1cf      	b	102a84 <.text+0x2a84>
  1026e4:	3208      	add	r2, #8
  1026e6:	2800      	cmp	r0, #0
  1026e8:	d104      	bne	1026f4 <.text+0x26f4>
  1026ea:	9b0f      	ldr	r3, [sp, #60]
  1026ec:	2b00      	cmp	r3, #0
  1026ee:	d101      	bne	1026f4 <.text+0x26f4>
  1026f0:	f93ff7ff 	bl	101972 <.text+0x1972>
  1026f4:	2301      	mov	r3, #1
  1026f6:	6053      	str	r3, [r2, #4]
  1026f8:	23d0      	mov	r3, #208
  1026fa:	00db      	lsl	r3, r3, #3
  1026fc:	446b      	add	r3, sp
  1026fe:	681d      	ldr	r5, [r3, #0]
  102700:	490b      	ldr	r1, [pc, #44]	(102730 <.text+0x2730>)
  102702:	9c0c      	ldr	r4, [sp, #48]
  102704:	3701      	add	r7, #1
  102706:	4469      	add	r1, sp
  102708:	3501      	add	r5, #1
  10270a:	6014      	str	r4, [r2, #0]
  10270c:	600f      	str	r7, [r1, #0]
  10270e:	601d      	str	r5, [r3, #0]
  102710:	2d07      	cmp	r5, #7
  102712:	dd00      	ble	102716 <.text+0x2716>
  102714:	e1e2      	b	102adc <.text+0x2adc>
  102716:	3208      	add	r2, #8
  102718:	4244      	neg	r4, r0
  10271a:	2c00      	cmp	r4, #0
  10271c:	dc00      	bgt	102720 <.text+0x2720>
  10271e:	e0ef      	b	102900 <.text+0x2900>
  102720:	2c10      	cmp	r4, #16
  102722:	dc00      	bgt	102726 <.text+0x2726>
  102724:	e164      	b	1029f0 <.text+0x29f0>
  102726:	4e07      	ldr	r6, [pc, #28]	(102744 <.text+0x2744>)
  102728:	e017      	b	10275a <.text+0x275a>
  10272a:	0000      	lsl	r0, r0, #0
  10272c:	067c      	lsl	r4, r7, #25
  10272e:	0000      	lsl	r0, r0, #0
  102730:	0684      	lsl	r4, r0, #26
  102732:	0000      	lsl	r0, r0, #0
  102734:	0614      	lsl	r4, r2, #24
  102736:	0000      	lsl	r0, r0, #0
  102738:	06b3      	lsl	r3, r6, #26
  10273a:	0000      	lsl	r0, r0, #0
  10273c:	7984      	ldrb	r4, [r0, #6]
  10273e:	0010      	lsl	r0, r2, #0
  102740:	045c      	lsl	r4, r3, #17
  102742:	0000      	lsl	r0, r0, #0
  102744:	776c      	strb	r4, [r5, #29]
  102746:	0010      	lsl	r0, r2, #0
  102748:	777c      	strb	r4, [r7, #29]
  10274a:	0010      	lsl	r0, r2, #0
  10274c:	79a4      	ldrb	r4, [r4, #6]
  10274e:	0010      	lsl	r0, r2, #0
  102750:	3208      	add	r2, #8
  102752:	3c10      	sub	r4, #16
  102754:	2c10      	cmp	r4, #16
  102756:	dc00      	bgt	10275a <.text+0x275a>
  102758:	e14b      	b	1029f2 <.text+0x29f2>
  10275a:	2310      	mov	r3, #16
  10275c:	6053      	str	r3, [r2, #4]
  10275e:	20d0      	mov	r0, #208
  102760:	4be9      	ldr	r3, [pc, #932]	(102b08 <.text+0x2b08>)
  102762:	00c0      	lsl	r0, r0, #3
  102764:	3710      	add	r7, #16
  102766:	446b      	add	r3, sp
  102768:	3501      	add	r5, #1
  10276a:	4468      	add	r0, sp
  10276c:	6016      	str	r6, [r2, #0]
  10276e:	601f      	str	r7, [r3, #0]
  102770:	6005      	str	r5, [r0, #0]
  102772:	2d07      	cmp	r5, #7
  102774:	ddec      	ble	102750 <.text+0x2750>
  102776:	49e5      	ldr	r1, [pc, #916]	(102b0c <.text+0x2b0c>)
  102778:	4648      	mov	r0, r9
  10277a:	4469      	add	r1, sp
  10277c:	fef8f7fe 	bl	101570 <__sprint>
  102780:	2800      	cmp	r0, #0
  102782:	d001      	beq	102788 <.text+0x2788>
  102784:	fa35f7ff 	bl	101bf2 <.text+0x1bf2>
  102788:	49df      	ldr	r1, [pc, #892]	(102b08 <.text+0x2b08>)
  10278a:	23d0      	mov	r3, #208
  10278c:	00db      	lsl	r3, r3, #3
  10278e:	4ae0      	ldr	r2, [pc, #896]	(102b10 <.text+0x2b10>)
  102790:	4469      	add	r1, sp
  102792:	446b      	add	r3, sp
  102794:	680f      	ldr	r7, [r1, #0]
  102796:	681d      	ldr	r5, [r3, #0]
  102798:	446a      	add	r2, sp
  10279a:	e7da      	b	102752 <.text+0x2752>
  10279c:	49db      	ldr	r1, [pc, #876]	(102b0c <.text+0x2b0c>)
  10279e:	4648      	mov	r0, r9
  1027a0:	4469      	add	r1, sp
  1027a2:	fee5f7fe 	bl	101570 <__sprint>
  1027a6:	2800      	cmp	r0, #0
  1027a8:	d001      	beq	1027ae <.text+0x27ae>
  1027aa:	fa22f7ff 	bl	101bf2 <.text+0x1bf2>
  1027ae:	4bd6      	ldr	r3, [pc, #856]	(102b08 <.text+0x2b08>)
  1027b0:	24d0      	mov	r4, #208
  1027b2:	4ad7      	ldr	r2, [pc, #860]	(102b10 <.text+0x2b10>)
  1027b4:	00e4      	lsl	r4, r4, #3
  1027b6:	446b      	add	r3, sp
  1027b8:	446c      	add	r4, sp
  1027ba:	446a      	add	r2, sp
  1027bc:	681f      	ldr	r7, [r3, #0]
  1027be:	6825      	ldr	r5, [r4, #0]
  1027c0:	4690      	mov	r8, r2
  1027c2:	f9f7f7ff 	bl	101bb4 <.text+0x1bb4>
  1027c6:	24d2      	mov	r4, #210
  1027c8:	00e4      	lsl	r4, r4, #3
  1027ca:	446c      	add	r4, sp
  1027cc:	4dd1      	ldr	r5, [pc, #836]	(102b14 <.text+0x2b14>)
  1027ce:	2100      	mov	r1, #0
  1027d0:	2208      	mov	r2, #8
  1027d2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1027d4:	fe00f002 	bl	1053d8 <memset>
  1027d8:	446d      	add	r5, sp
  1027da:	4650      	mov	r0, sl
  1027dc:	6802      	ldr	r2, [r0, #0]
  1027de:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1027e0:	9805      	ldr	r0, [sp, #20]
  1027e2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1027e4:	fbf4f000 	bl	102fd0 <_wcrtomb_r>
  1027e8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1027ea:	4683      	mov	fp, r0
  1027ec:	3101      	add	r1, #1
  1027ee:	d100      	bne	1027f2 <.text+0x27f2>
  1027f0:	e33d      	b	102e6e <.text+0x2e6e>
  1027f2:	4652      	mov	r2, sl
  1027f4:	3204      	add	r2, #4
  1027f6:	9216      	str	r2, [sp, #88]
  1027f8:	e51b      	b	102232 <.text+0x2232>
  1027fa:	4dc6      	ldr	r5, [pc, #792]	(102b14 <.text+0x2b14>)
  1027fc:	49c6      	ldr	r1, [pc, #792]	(102b18 <.text+0x2b18>)
  1027fe:	4bc7      	ldr	r3, [pc, #796]	(102b1c <.text+0x2b1c>)
  102800:	446d      	add	r5, sp
  102802:	2230      	mov	r2, #48
  102804:	4469      	add	r1, sp
  102806:	54ea      	strb	r2, [r5, r3]
  102808:	9109      	str	r1, [sp, #36]
  10280a:	e43f      	b	10208c <.text+0x208c>
  10280c:	4652      	mov	r2, sl
  10280e:	4651      	mov	r1, sl
  102810:	6814      	ldr	r4, [r2, #0]
  102812:	3104      	add	r1, #4
  102814:	9116      	str	r1, [sp, #88]
  102816:	e523      	b	102260 <.text+0x2260>
  102818:	4651      	mov	r1, sl
  10281a:	4654      	mov	r4, sl
  10281c:	6808      	ldr	r0, [r1, #0]
  10281e:	6849      	ldr	r1, [r1, #4]
  102820:	3408      	add	r4, #8
  102822:	9416      	str	r4, [sp, #88]
  102824:	9013      	str	r0, [sp, #76]
  102826:	9114      	str	r1, [sp, #80]
  102828:	e4cf      	b	1021ca <.text+0x21ca>
  10282a:	4651      	mov	r1, sl
  10282c:	4650      	mov	r0, sl
  10282e:	680c      	ldr	r4, [r1, #0]
  102830:	3004      	add	r0, #4
  102832:	9016      	str	r0, [sp, #88]
  102834:	e463      	b	1020fe <.text+0x20fe>
  102836:	21d0      	mov	r1, #208
  102838:	00c9      	lsl	r1, r1, #3
  10283a:	4469      	add	r1, sp
  10283c:	680d      	ldr	r5, [r1, #0]
  10283e:	4eb8      	ldr	r6, [pc, #736]	(102b20 <.text+0x2b20>)
  102840:	f8cff7ff 	bl	1019e2 <.text+0x19e2>
  102844:	9c07      	ldr	r4, [sp, #28]
  102846:	7822      	ldrb	r2, [r4, #0]
  102848:	ff6ef7fe 	bl	101728 <_vfprintf_r+0x198>
  10284c:	9915      	ldr	r1, [sp, #84]
  10284e:	0649      	lsl	r1, r1, #25
  102850:	d400      	bmi	102854 <.text+0x2854>
  102852:	e129      	b	102aa8 <.text+0x2aa8>
  102854:	4654      	mov	r4, sl
  102856:	4668      	mov	r0, sp
  102858:	4652      	mov	r2, sl
  10285a:	6823      	ldr	r3, [r4, #0]
  10285c:	8d00      	ldrh	r0, [r0, #40]
  10285e:	3204      	add	r2, #4
  102860:	9216      	str	r2, [sp, #88]
  102862:	8018      	strh	r0, [r3, #0]
  102864:	f8f0f7ff 	bl	101a48 <.text+0x1a48>
  102868:	20d5      	mov	r0, #213
  10286a:	27d1      	mov	r7, #209
  10286c:	9c09      	ldr	r4, [sp, #36]
  10286e:	00c0      	lsl	r0, r0, #3
  102870:	00ff      	lsl	r7, r7, #3
  102872:	4468      	add	r0, sp
  102874:	446f      	add	r7, sp
  102876:	6004      	str	r4, [r0, #0]
  102878:	2100      	mov	r1, #0
  10287a:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10287c:	2208      	mov	r2, #8
  10287e:	fdabf002 	bl	1053d8 <memset>
  102882:	2e00      	cmp	r6, #0
  102884:	da00      	bge	102888 <.text+0x2888>
  102886:	e2df      	b	102e48 <.text+0x2e48>
  102888:	4aa2      	ldr	r2, [pc, #648]	(102b14 <.text+0x2b14>)
  10288a:	2100      	mov	r1, #0
  10288c:	446a      	add	r2, sp
  10288e:	468b      	mov	fp, r1
  102890:	2400      	mov	r4, #0
  102892:	4692      	mov	sl, r2
  102894:	e000      	b	102898 <.text+0x2898>
  102896:	4683      	mov	fp, r0
  102898:	20d5      	mov	r0, #213
  10289a:	00c0      	lsl	r0, r0, #3
  10289c:	4468      	add	r0, sp
  10289e:	6803      	ldr	r3, [r0, #0]
  1028a0:	591a      	ldr	r2, [r3, r4]
  1028a2:	2a00      	cmp	r2, #0
  1028a4:	d00e      	beq	1028c4 <.text+0x28c4>
  1028a6:	4651      	mov	r1, sl
  1028a8:	9805      	ldr	r0, [sp, #20]
  1028aa:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  1028ac:	fb90f000 	bl	102fd0 <_wcrtomb_r>
  1028b0:	1c41      	add	r1, r0, #1
  1028b2:	d100      	bne	1028b6 <.text+0x28b6>
  1028b4:	e2db      	b	102e6e <.text+0x2e6e>
  1028b6:	4458      	add	r0, fp
  1028b8:	4286      	cmp	r6, r0
  1028ba:	db03      	blt	1028c4 <.text+0x28c4>
  1028bc:	3404      	add	r4, #4
  1028be:	4286      	cmp	r6, r0
  1028c0:	d1e9      	bne	102896 <.text+0x2896>
  1028c2:	46b3      	mov	fp, r6
  1028c4:	465b      	mov	r3, fp
  1028c6:	2b00      	cmp	r3, #0
  1028c8:	d000      	beq	1028cc <.text+0x28cc>
  1028ca:	e1e0      	b	102c8e <.text+0x2c8e>
  1028cc:	488f      	ldr	r0, [pc, #572]	(102b0c <.text+0x2b0c>)
  1028ce:	2400      	mov	r4, #0
  1028d0:	4468      	add	r0, sp
  1028d2:	46a2      	mov	sl, r4
  1028d4:	9410      	str	r4, [sp, #64]
  1028d6:	9004      	str	r0, [sp, #16]
  1028d8:	fbe6f7ff 	bl	1020a8 <.text+0x20a8>
  1028dc:	498b      	ldr	r1, [pc, #556]	(102b0c <.text+0x2b0c>)
  1028de:	4648      	mov	r0, r9
  1028e0:	4469      	add	r1, sp
  1028e2:	fe45f7fe 	bl	101570 <__sprint>
  1028e6:	2800      	cmp	r0, #0
  1028e8:	d001      	beq	1028ee <.text+0x28ee>
  1028ea:	f982f7ff 	bl	101bf2 <.text+0x1bf2>
  1028ee:	4986      	ldr	r1, [pc, #536]	(102b08 <.text+0x2b08>)
  1028f0:	23d0      	mov	r3, #208
  1028f2:	00db      	lsl	r3, r3, #3
  1028f4:	4a86      	ldr	r2, [pc, #536]	(102b10 <.text+0x2b10>)
  1028f6:	4469      	add	r1, sp
  1028f8:	446b      	add	r3, sp
  1028fa:	680f      	ldr	r7, [r1, #0]
  1028fc:	681d      	ldr	r5, [r3, #0]
  1028fe:	446a      	add	r2, sp
  102900:	980f      	ldr	r0, [sp, #60]
  102902:	4981      	ldr	r1, [pc, #516]	(102b08 <.text+0x2b08>)
  102904:	23d0      	mov	r3, #208
  102906:	9c09      	ldr	r4, [sp, #36]
  102908:	00db      	lsl	r3, r3, #3
  10290a:	19c7      	add	r7, r0, r7
  10290c:	4469      	add	r1, sp
  10290e:	3501      	add	r5, #1
  102910:	446b      	add	r3, sp
  102912:	6014      	str	r4, [r2, #0]
  102914:	6050      	str	r0, [r2, #4]
  102916:	600f      	str	r7, [r1, #0]
  102918:	601d      	str	r5, [r3, #0]
  10291a:	2d07      	cmp	r5, #7
  10291c:	dc01      	bgt	102922 <.text+0x2922>
  10291e:	f827f7ff 	bl	101970 <.text+0x1970>
  102922:	497a      	ldr	r1, [pc, #488]	(102b0c <.text+0x2b0c>)
  102924:	4648      	mov	r0, r9
  102926:	4469      	add	r1, sp
  102928:	fe22f7fe 	bl	101570 <__sprint>
  10292c:	2800      	cmp	r0, #0
  10292e:	d001      	beq	102934 <.text+0x2934>
  102930:	f95ff7ff 	bl	101bf2 <.text+0x1bf2>
  102934:	4c74      	ldr	r4, [pc, #464]	(102b08 <.text+0x2b08>)
  102936:	4a76      	ldr	r2, [pc, #472]	(102b10 <.text+0x2b10>)
  102938:	446c      	add	r4, sp
  10293a:	6827      	ldr	r7, [r4, #0]
  10293c:	446a      	add	r2, sp
  10293e:	f818f7ff 	bl	101972 <.text+0x1972>
  102942:	4972      	ldr	r1, [pc, #456]	(102b0c <.text+0x2b0c>)
  102944:	4648      	mov	r0, r9
  102946:	4469      	add	r1, sp
  102948:	fe12f7fe 	bl	101570 <__sprint>
  10294c:	2800      	cmp	r0, #0
  10294e:	d001      	beq	102954 <.text+0x2954>
  102950:	f94ff7ff 	bl	101bf2 <.text+0x1bf2>
  102954:	4b6c      	ldr	r3, [pc, #432]	(102b08 <.text+0x2b08>)
  102956:	20d0      	mov	r0, #208
  102958:	4972      	ldr	r1, [pc, #456]	(102b24 <.text+0x2b24>)
  10295a:	00c0      	lsl	r0, r0, #3
  10295c:	4468      	add	r0, sp
  10295e:	4a6c      	ldr	r2, [pc, #432]	(102b10 <.text+0x2b10>)
  102960:	446b      	add	r3, sp
  102962:	4469      	add	r1, sp
  102964:	6805      	ldr	r5, [r0, #0]
  102966:	681f      	ldr	r7, [r3, #0]
  102968:	6808      	ldr	r0, [r1, #0]
  10296a:	446a      	add	r2, sp
  10296c:	fb1ff7ff 	bl	101fae <.text+0x1fae>
  102970:	4966      	ldr	r1, [pc, #408]	(102b0c <.text+0x2b0c>)
  102972:	4648      	mov	r0, r9
  102974:	4469      	add	r1, sp
  102976:	fdfbf7fe 	bl	101570 <__sprint>
  10297a:	2800      	cmp	r0, #0
  10297c:	d001      	beq	102982 <.text+0x2982>
  10297e:	f938f7ff 	bl	101bf2 <.text+0x1bf2>
  102982:	4b61      	ldr	r3, [pc, #388]	(102b08 <.text+0x2b08>)
  102984:	24d0      	mov	r4, #208
  102986:	4967      	ldr	r1, [pc, #412]	(102b24 <.text+0x2b24>)
  102988:	00e4      	lsl	r4, r4, #3
  10298a:	4a61      	ldr	r2, [pc, #388]	(102b10 <.text+0x2b10>)
  10298c:	446b      	add	r3, sp
  10298e:	446c      	add	r4, sp
  102990:	4469      	add	r1, sp
  102992:	681f      	ldr	r7, [r3, #0]
  102994:	6825      	ldr	r5, [r4, #0]
  102996:	6808      	ldr	r0, [r1, #0]
  102998:	446a      	add	r2, sp
  10299a:	faf5f7ff 	bl	101f88 <.text+0x1f88>
  10299e:	4e62      	ldr	r6, [pc, #392]	(102b28 <.text+0x2b28>)
  1029a0:	ffb9f7fe 	bl	101916 <.text+0x1916>
  1029a4:	4959      	ldr	r1, [pc, #356]	(102b0c <.text+0x2b0c>)
  1029a6:	4648      	mov	r0, r9
  1029a8:	4469      	add	r1, sp
  1029aa:	fde1f7fe 	bl	101570 <__sprint>
  1029ae:	2800      	cmp	r0, #0
  1029b0:	d001      	beq	1029b6 <.text+0x29b6>
  1029b2:	f91ef7ff 	bl	101bf2 <.text+0x1bf2>
  1029b6:	4b54      	ldr	r3, [pc, #336]	(102b08 <.text+0x2b08>)
  1029b8:	4c5a      	ldr	r4, [pc, #360]	(102b24 <.text+0x2b24>)
  1029ba:	4a55      	ldr	r2, [pc, #340]	(102b10 <.text+0x2b10>)
  1029bc:	446b      	add	r3, sp
  1029be:	446c      	add	r4, sp
  1029c0:	681f      	ldr	r7, [r3, #0]
  1029c2:	6820      	ldr	r0, [r4, #0]
  1029c4:	446a      	add	r2, sp
  1029c6:	fa67f7ff 	bl	101e98 <.text+0x1e98>
  1029ca:	2e00      	cmp	r6, #0
  1029cc:	d001      	beq	1029d2 <.text+0x29d2>
  1029ce:	fbf0f7ff 	bl	1021b2 <.text+0x21b2>
  1029d2:	2601      	mov	r6, #1
  1029d4:	fbedf7ff 	bl	1021b2 <.text+0x21b2>
  1029d8:	4954      	ldr	r1, [pc, #336]	(102b2c <.text+0x2b2c>)
  1029da:	4c4c      	ldr	r4, [pc, #304]	(102b0c <.text+0x2b0c>)
  1029dc:	2303      	mov	r3, #3
  1029de:	2200      	mov	r2, #0
  1029e0:	446c      	add	r4, sp
  1029e2:	469b      	mov	fp, r3
  1029e4:	469a      	mov	sl, r3
  1029e6:	9109      	str	r1, [sp, #36]
  1029e8:	9210      	str	r2, [sp, #64]
  1029ea:	9404      	str	r4, [sp, #16]
  1029ec:	fb5cf7ff 	bl	1020a8 <.text+0x20a8>
  1029f0:	4e4d      	ldr	r6, [pc, #308]	(102b28 <.text+0x2b28>)
  1029f2:	193f      	add	r7, r7, r4
  1029f4:	6054      	str	r4, [r2, #4]
  1029f6:	20d0      	mov	r0, #208
  1029f8:	4c43      	ldr	r4, [pc, #268]	(102b08 <.text+0x2b08>)
  1029fa:	00c0      	lsl	r0, r0, #3
  1029fc:	446c      	add	r4, sp
  1029fe:	3501      	add	r5, #1
  102a00:	4468      	add	r0, sp
  102a02:	6016      	str	r6, [r2, #0]
  102a04:	6027      	str	r7, [r4, #0]
  102a06:	6005      	str	r5, [r0, #0]
  102a08:	2d07      	cmp	r5, #7
  102a0a:	dd00      	ble	102a0e <.text+0x2a0e>
  102a0c:	e766      	b	1028dc <.text+0x28dc>
  102a0e:	3208      	add	r2, #8
  102a10:	e776      	b	102900 <.text+0x2900>
  102a12:	9813      	ldr	r0, [sp, #76]
  102a14:	9914      	ldr	r1, [sp, #80]
  102a16:	fb73f003 	bl	106100 <isnan>
  102a1a:	2800      	cmp	r0, #0
  102a1c:	d100      	bne	102a20 <.text+0x2a20>
  102a1e:	e08d      	b	102b3c <.text+0x2b3c>
  102a20:	9b08      	ldr	r3, [sp, #32]
  102a22:	3b45      	sub	r3, #69
  102a24:	2b02      	cmp	r3, #2
  102a26:	d900      	bls	102a2a <.text+0x2a2a>
  102a28:	e1a8      	b	102d7c <.text+0x2d7c>
  102a2a:	4838      	ldr	r0, [pc, #224]	(102b0c <.text+0x2b0c>)
  102a2c:	2403      	mov	r4, #3
  102a2e:	4a40      	ldr	r2, [pc, #256]	(102b30 <.text+0x2b30>)
  102a30:	2300      	mov	r3, #0
  102a32:	4468      	add	r0, sp
  102a34:	46a3      	mov	fp, r4
  102a36:	46a2      	mov	sl, r4
  102a38:	9209      	str	r2, [sp, #36]
  102a3a:	9310      	str	r3, [sp, #64]
  102a3c:	9004      	str	r0, [sp, #16]
  102a3e:	fb33f7ff 	bl	1020a8 <.text+0x20a8>
  102a42:	9a15      	ldr	r2, [sp, #84]
  102a44:	2310      	mov	r3, #16
  102a46:	3101      	add	r1, #1
  102a48:	431a      	orr	r2, r3
  102a4a:	9107      	str	r1, [sp, #28]
  102a4c:	9215      	str	r2, [sp, #84]
  102a4e:	780a      	ldrb	r2, [r1, #0]
  102a50:	fe6af7fe 	bl	101728 <_vfprintf_r+0x198>
  102a54:	2606      	mov	r6, #6
  102a56:	fbacf7ff 	bl	1021b2 <.text+0x21b2>
  102a5a:	492c      	ldr	r1, [pc, #176]	(102b0c <.text+0x2b0c>)
  102a5c:	4648      	mov	r0, r9
  102a5e:	4469      	add	r1, sp
  102a60:	fd86f7fe 	bl	101570 <__sprint>
  102a64:	2800      	cmp	r0, #0
  102a66:	d001      	beq	102a6c <.text+0x2a6c>
  102a68:	f8c3f7ff 	bl	101bf2 <.text+0x1bf2>
  102a6c:	4926      	ldr	r1, [pc, #152]	(102b08 <.text+0x2b08>)
  102a6e:	22d0      	mov	r2, #208
  102a70:	4827      	ldr	r0, [pc, #156]	(102b10 <.text+0x2b10>)
  102a72:	00d2      	lsl	r2, r2, #3
  102a74:	4469      	add	r1, sp
  102a76:	446a      	add	r2, sp
  102a78:	4468      	add	r0, sp
  102a7a:	680f      	ldr	r7, [r1, #0]
  102a7c:	6815      	ldr	r5, [r2, #0]
  102a7e:	4680      	mov	r8, r0
  102a80:	f898f7ff 	bl	101bb4 <.text+0x1bb4>
  102a84:	4921      	ldr	r1, [pc, #132]	(102b0c <.text+0x2b0c>)
  102a86:	4648      	mov	r0, r9
  102a88:	4469      	add	r1, sp
  102a8a:	fd71f7fe 	bl	101570 <__sprint>
  102a8e:	2800      	cmp	r0, #0
  102a90:	d001      	beq	102a96 <.text+0x2a96>
  102a92:	f8aef7ff 	bl	101bf2 <.text+0x1bf2>
  102a96:	481c      	ldr	r0, [pc, #112]	(102b08 <.text+0x2b08>)
  102a98:	4922      	ldr	r1, [pc, #136]	(102b24 <.text+0x2b24>)
  102a9a:	4468      	add	r0, sp
  102a9c:	4a1c      	ldr	r2, [pc, #112]	(102b10 <.text+0x2b10>)
  102a9e:	4469      	add	r1, sp
  102aa0:	6807      	ldr	r7, [r0, #0]
  102aa2:	6808      	ldr	r0, [r1, #0]
  102aa4:	446a      	add	r2, sp
  102aa6:	e61e      	b	1026e6 <.text+0x26e6>
  102aa8:	4652      	mov	r2, sl
  102aaa:	4651      	mov	r1, sl
  102aac:	6813      	ldr	r3, [r2, #0]
  102aae:	9c0a      	ldr	r4, [sp, #40]
  102ab0:	3104      	add	r1, #4
  102ab2:	9116      	str	r1, [sp, #88]
  102ab4:	601c      	str	r4, [r3, #0]
  102ab6:	ffc7f7fe 	bl	101a48 <.text+0x1a48>
  102aba:	2406      	mov	r4, #6
  102abc:	4b1d      	ldr	r3, [pc, #116]	(102b34 <.text+0x2b34>)
  102abe:	46a3      	mov	fp, r4
  102ac0:	46a2      	mov	sl, r4
  102ac2:	9309      	str	r3, [sp, #36]
  102ac4:	fe4ef7fe 	bl	101764 <_vfprintf_r+0x1d4>
  102ac8:	4913      	ldr	r1, [pc, #76]	(102b18 <.text+0x2b18>)
  102aca:	4469      	add	r1, sp
  102acc:	9109      	str	r1, [sp, #36]
  102ace:	e4fb      	b	1024c8 <.text+0x24c8>
  102ad0:	4a19      	ldr	r2, [pc, #100]	(102b38 <.text+0x2b38>)
  102ad2:	232d      	mov	r3, #45
  102ad4:	446a      	add	r2, sp
  102ad6:	7013      	strb	r3, [r2, #0]
  102ad8:	fb89f7ff 	bl	1021ee <.text+0x21ee>
  102adc:	490b      	ldr	r1, [pc, #44]	(102b0c <.text+0x2b0c>)
  102ade:	4648      	mov	r0, r9
  102ae0:	4469      	add	r1, sp
  102ae2:	fd45f7fe 	bl	101570 <__sprint>
  102ae6:	2800      	cmp	r0, #0
  102ae8:	d001      	beq	102aee <.text+0x2aee>
  102aea:	f882f7ff 	bl	101bf2 <.text+0x1bf2>
  102aee:	4c06      	ldr	r4, [pc, #24]	(102b08 <.text+0x2b08>)
  102af0:	20d0      	mov	r0, #208
  102af2:	490c      	ldr	r1, [pc, #48]	(102b24 <.text+0x2b24>)
  102af4:	00c0      	lsl	r0, r0, #3
  102af6:	4468      	add	r0, sp
  102af8:	4a05      	ldr	r2, [pc, #20]	(102b10 <.text+0x2b10>)
  102afa:	446c      	add	r4, sp
  102afc:	4469      	add	r1, sp
  102afe:	6805      	ldr	r5, [r0, #0]
  102b00:	6827      	ldr	r7, [r4, #0]
  102b02:	6808      	ldr	r0, [r1, #0]
  102b04:	446a      	add	r2, sp
  102b06:	e607      	b	102718 <.text+0x2718>
  102b08:	0684      	lsl	r4, r0, #26
  102b0a:	0000      	lsl	r0, r0, #0
  102b0c:	067c      	lsl	r4, r7, #25
  102b0e:	0000      	lsl	r0, r0, #0
  102b10:	0614      	lsl	r4, r2, #24
  102b12:	0000      	lsl	r0, r0, #0
  102b14:	045c      	lsl	r4, r3, #17
  102b16:	0000      	lsl	r0, r0, #0
  102b18:	05b7      	lsl	r7, r6, #22
  102b1a:	0000      	lsl	r0, r0, #0
  102b1c:	015b      	lsl	r3, r3, #5
  102b1e:	0000      	lsl	r0, r0, #0
  102b20:	777c      	strb	r4, [r7, #29]
  102b22:	0010      	lsl	r0, r2, #0
  102b24:	06ac      	lsl	r4, r5, #26
  102b26:	0000      	lsl	r0, r0, #0
  102b28:	776c      	strb	r4, [r5, #29]
  102b2a:	0010      	lsl	r0, r2, #0
  102b2c:	79a0      	ldrb	r0, [r4, #6]
  102b2e:	0010      	lsl	r0, r2, #0
  102b30:	7968      	ldrb	r0, [r5, #5]
  102b32:	0010      	lsl	r0, r2, #0
  102b34:	79ac      	ldrb	r4, [r5, #6]
  102b36:	0010      	lsl	r0, r2, #0
  102b38:	06b3      	lsl	r3, r6, #26
  102b3a:	0000      	lsl	r0, r0, #0
  102b3c:	9815      	ldr	r0, [sp, #84]
  102b3e:	2380      	mov	r3, #128
  102b40:	005b      	lsl	r3, r3, #1
  102b42:	9908      	ldr	r1, [sp, #32]
  102b44:	4318      	orr	r0, r3
  102b46:	9015      	str	r0, [sp, #84]
  102b48:	2966      	cmp	r1, #102
  102b4a:	d100      	bne	102b4e <.text+0x2b4e>
  102b4c:	e179      	b	102e42 <.text+0x2e42>
  102b4e:	9a08      	ldr	r2, [sp, #32]
  102b50:	2a65      	cmp	r2, #101
  102b52:	d100      	bne	102b56 <.text+0x2b56>
  102b54:	e171      	b	102e3a <.text+0x2e3a>
  102b56:	2a45      	cmp	r2, #69
  102b58:	d100      	bne	102b5c <.text+0x2b5c>
  102b5a:	e16e      	b	102e3a <.text+0x2e3a>
  102b5c:	46b2      	mov	sl, r6
  102b5e:	2702      	mov	r7, #2
  102b60:	9b13      	ldr	r3, [sp, #76]
  102b62:	9c14      	ldr	r4, [sp, #80]
  102b64:	2b00      	cmp	r3, #0
  102b66:	da00      	bge	102b6a <.text+0x2b6a>
  102b68:	e10a      	b	102d80 <.text+0x2d80>
  102b6a:	2000      	mov	r0, #0
  102b6c:	900d      	str	r0, [sp, #52]
  102b6e:	1c25      	mov	r5, r4		(add r5, r4, #0)
  102b70:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  102b72:	4bce      	ldr	r3, [pc, #824]	(102eac <.text+0x2eac>)
  102b74:	446b      	add	r3, sp
  102b76:	9301      	str	r3, [sp, #4]
  102b78:	4bcd      	ldr	r3, [pc, #820]	(102eb0 <.text+0x2eb0>)
  102b7a:	446b      	add	r3, sp
  102b7c:	9302      	str	r3, [sp, #8]
  102b7e:	23d4      	mov	r3, #212
  102b80:	00db      	lsl	r3, r3, #3
  102b82:	4651      	mov	r1, sl
  102b84:	446b      	add	r3, sp
  102b86:	9100      	str	r1, [sp, #0]
  102b88:	9303      	str	r3, [sp, #12]
  102b8a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102b8c:	9805      	ldr	r0, [sp, #20]
  102b8e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  102b90:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  102b92:	fd21f000 	bl	1035d8 <_dtoa_r>
  102b96:	9a08      	ldr	r2, [sp, #32]
  102b98:	9009      	str	r0, [sp, #36]
  102b9a:	2a67      	cmp	r2, #103
  102b9c:	d100      	bne	102ba0 <.text+0x2ba0>
  102b9e:	e0cc      	b	102d3a <.text+0x2d3a>
  102ba0:	2a47      	cmp	r2, #71
  102ba2:	d100      	bne	102ba6 <.text+0x2ba6>
  102ba4:	e0c9      	b	102d3a <.text+0x2d3a>
  102ba6:	9f09      	ldr	r7, [sp, #36]
  102ba8:	9808      	ldr	r0, [sp, #32]
  102baa:	4457      	add	r7, sl
  102bac:	2866      	cmp	r0, #102
  102bae:	d100      	bne	102bb2 <.text+0x2bb2>
  102bb0:	e101      	b	102db6 <.text+0x2db6>
  102bb2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102bb4:	1c29      	mov	r1, r5		(add r1, r5, #0)
  102bb6:	4abf      	ldr	r2, [pc, #764]	(102eb4 <.text+0x2eb4>)
  102bb8:	4bbf      	ldr	r3, [pc, #764]	(102eb8 <.text+0x2eb8>)
  102bba:	f8dbf004 	bl	106d74 <__eqdf2>
  102bbe:	2800      	cmp	r0, #0
  102bc0:	d000      	beq	102bc4 <.text+0x2bc4>
  102bc2:	e0e6      	b	102d92 <.text+0x2d92>
  102bc4:	22d4      	mov	r2, #212
  102bc6:	00d2      	lsl	r2, r2, #3
  102bc8:	446a      	add	r2, sp
  102bca:	6017      	str	r7, [r2, #0]
  102bcc:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  102bce:	9a09      	ldr	r2, [sp, #36]
  102bd0:	1a9f      	sub	r7, r3, r2
  102bd2:	9b08      	ldr	r3, [sp, #32]
  102bd4:	2b67      	cmp	r3, #103
  102bd6:	d100      	bne	102bda <.text+0x2bda>
  102bd8:	e094      	b	102d04 <.text+0x2d04>
  102bda:	2b47      	cmp	r3, #71
  102bdc:	d100      	bne	102be0 <.text+0x2be0>
  102bde:	e091      	b	102d04 <.text+0x2d04>
  102be0:	9c08      	ldr	r4, [sp, #32]
  102be2:	2c65      	cmp	r4, #101
  102be4:	dd00      	ble	102be8 <.text+0x2be8>
  102be6:	e0ff      	b	102de8 <.text+0x2de8>
  102be8:	49b0      	ldr	r1, [pc, #704]	(102eac <.text+0x2eac>)
  102bea:	4469      	add	r1, sp
  102bec:	0623      	lsl	r3, r4, #24
  102bee:	6808      	ldr	r0, [r1, #0]
  102bf0:	0e1b      	lsr	r3, r3, #24
  102bf2:	4aae      	ldr	r2, [pc, #696]	(102eac <.text+0x2eac>)
  102bf4:	4eb1      	ldr	r6, [pc, #708]	(102ebc <.text+0x2ebc>)
  102bf6:	3801      	sub	r0, #1
  102bf8:	446a      	add	r2, sp
  102bfa:	446e      	add	r6, sp
  102bfc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102bfe:	6010      	str	r0, [r2, #0]
  102c00:	7033      	strb	r3, [r6, #0]
  102c02:	2800      	cmp	r0, #0
  102c04:	da00      	bge	102c08 <.text+0x2c08>
  102c06:	e0eb      	b	102de0 <.text+0x2de0>
  102c08:	232b      	mov	r3, #43
  102c0a:	7073      	strb	r3, [r6, #1]
  102c0c:	2c09      	cmp	r4, #9
  102c0e:	dc00      	bgt	102c12 <.text+0x2c12>
  102c10:	e0db      	b	102dca <.text+0x2dca>
  102c12:	4bab      	ldr	r3, [pc, #684]	(102ec0 <.text+0x2ec0>)
  102c14:	446b      	add	r3, sp
  102c16:	9304      	str	r3, [sp, #16]
  102c18:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  102c1a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102c1c:	210a      	mov	r1, #10
  102c1e:	fc73f003 	bl	106508 <__modsi3>
  102c22:	3d01      	sub	r5, #1
  102c24:	3030      	add	r0, #48
  102c26:	7028      	strb	r0, [r5, #0]
  102c28:	210a      	mov	r1, #10
  102c2a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102c2c:	fbb6f003 	bl	10639c <__aeabi_idiv>
  102c30:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102c32:	2809      	cmp	r0, #9
  102c34:	dcf1      	bgt	102c1a <.text+0x2c1a>
  102c36:	1c03      	mov	r3, r0		(add r3, r0, #0)
  102c38:	1e6a      	sub	r2, r5, #1
  102c3a:	3330      	add	r3, #48
  102c3c:	7013      	strb	r3, [r2, #0]
  102c3e:	9c04      	ldr	r4, [sp, #16]
  102c40:	42a2      	cmp	r2, r4
  102c42:	d300      	bcc	102c46 <.text+0x2c46>
  102c44:	e11b      	b	102e7e <.text+0x2e7e>
  102c46:	499f      	ldr	r1, [pc, #636]	(102ec4 <.text+0x2ec4>)
  102c48:	4469      	add	r1, sp
  102c4a:	7813      	ldrb	r3, [r2, #0]
  102c4c:	700b      	strb	r3, [r1, #0]
  102c4e:	9804      	ldr	r0, [sp, #16]
  102c50:	3201      	add	r2, #1
  102c52:	3101      	add	r1, #1
  102c54:	4282      	cmp	r2, r0
  102c56:	d3f8      	bcc	102c4a <.text+0x2c4a>
  102c58:	1b89      	sub	r1, r1, r6
  102c5a:	910e      	str	r1, [sp, #56]
  102c5c:	19c9      	add	r1, r1, r7
  102c5e:	468b      	mov	fp, r1
  102c60:	2f01      	cmp	r7, #1
  102c62:	dc00      	bgt	102c66 <.text+0x2c66>
  102c64:	e0de      	b	102e24 <.text+0x2e24>
  102c66:	2001      	mov	r0, #1
  102c68:	4458      	add	r0, fp
  102c6a:	4682      	mov	sl, r0
  102c6c:	4683      	mov	fp, r0
  102c6e:	2800      	cmp	r0, #0
  102c70:	da00      	bge	102c74 <.text+0x2c74>
  102c72:	e155      	b	102f20 <.text+0x2f20>
  102c74:	9c0d      	ldr	r4, [sp, #52]
  102c76:	2c00      	cmp	r4, #0
  102c78:	d177      	bne	102d6a <.text+0x2d6a>
  102c7a:	4658      	mov	r0, fp
  102c7c:	2800      	cmp	r0, #0
  102c7e:	4682      	mov	sl, r0
  102c80:	da00      	bge	102c84 <.text+0x2c84>
  102c82:	e147      	b	102f14 <.text+0x2f14>
  102c84:	2200      	mov	r2, #0
  102c86:	970f      	str	r7, [sp, #60]
  102c88:	9210      	str	r2, [sp, #64]
  102c8a:	fa0df7ff 	bl	1020a8 <.text+0x20a8>
  102c8e:	4659      	mov	r1, fp
  102c90:	3101      	add	r1, #1
  102c92:	9805      	ldr	r0, [sp, #20]
  102c94:	f860f002 	bl	104d58 <_malloc_r>
  102c98:	2800      	cmp	r0, #0
  102c9a:	d100      	bne	102c9e <.text+0x2c9e>
  102c9c:	e0fe      	b	102e9c <.text+0x2e9c>
  102c9e:	9012      	str	r0, [sp, #72]
  102ca0:	2100      	mov	r1, #0
  102ca2:	2208      	mov	r2, #8
  102ca4:	1c38      	mov	r0, r7		(add r0, r7, #0)
  102ca6:	fb97f002 	bl	1053d8 <memset>
  102caa:	22d5      	mov	r2, #213
  102cac:	00d2      	lsl	r2, r2, #3
  102cae:	9805      	ldr	r0, [sp, #20]
  102cb0:	9912      	ldr	r1, [sp, #72]
  102cb2:	446a      	add	r2, sp
  102cb4:	465b      	mov	r3, fp
  102cb6:	9700      	str	r7, [sp, #0]
  102cb8:	f9b4f000 	bl	103024 <_wcsrtombs_r>
  102cbc:	4583      	cmp	fp, r0
  102cbe:	d000      	beq	102cc2 <.text+0x2cc2>
  102cc0:	e134      	b	102f2c <.text+0x2f2c>
  102cc2:	9912      	ldr	r1, [sp, #72]
  102cc4:	2300      	mov	r3, #0
  102cc6:	465a      	mov	r2, fp
  102cc8:	548b      	strb	r3, [r1, r2]
  102cca:	2a00      	cmp	r2, #0
  102ccc:	4692      	mov	sl, r2
  102cce:	da00      	bge	102cd2 <.text+0x2cd2>
  102cd0:	469a      	mov	sl, r3
  102cd2:	487b      	ldr	r0, [pc, #492]	(102ec0 <.text+0x2ec0>)
  102cd4:	9b12      	ldr	r3, [sp, #72]
  102cd6:	2400      	mov	r4, #0
  102cd8:	4468      	add	r0, sp
  102cda:	9309      	str	r3, [sp, #36]
  102cdc:	9410      	str	r4, [sp, #64]
  102cde:	9004      	str	r0, [sp, #16]
  102ce0:	f9e2f7ff 	bl	1020a8 <.text+0x20a8>
  102ce4:	2e00      	cmp	r6, #0
  102ce6:	46b2      	mov	sl, r6
  102ce8:	da01      	bge	102cee <.text+0x2cee>
  102cea:	2200      	mov	r2, #0
  102cec:	4692      	mov	sl, r2
  102cee:	4c74      	ldr	r4, [pc, #464]	(102ec0 <.text+0x2ec0>)
  102cf0:	2300      	mov	r3, #0
  102cf2:	446c      	add	r4, sp
  102cf4:	46b3      	mov	fp, r6
  102cf6:	9310      	str	r3, [sp, #64]
  102cf8:	9404      	str	r4, [sp, #16]
  102cfa:	f9d5f7ff 	bl	1020a8 <.text+0x20a8>
  102cfe:	2600      	mov	r6, #0
  102d00:	fd16f7fe 	bl	101730 <_vfprintf_r+0x1a0>
  102d04:	4c69      	ldr	r4, [pc, #420]	(102eac <.text+0x2eac>)
  102d06:	446c      	add	r4, sp
  102d08:	6820      	ldr	r0, [r4, #0]
  102d0a:	1d01      	add	r1, r0, #4
  102d0c:	dc00      	bgt	102d10 <.text+0x2d10>
  102d0e:	e081      	b	102e14 <.text+0x2e14>
  102d10:	4286      	cmp	r6, r0
  102d12:	db7f      	blt	102e14 <.text+0x2e14>
  102d14:	2367      	mov	r3, #103
  102d16:	9308      	str	r3, [sp, #32]
  102d18:	4683      	mov	fp, r0
  102d1a:	455f      	cmp	r7, fp
  102d1c:	dc6e      	bgt	102dfc <.text+0x2dfc>
  102d1e:	9815      	ldr	r0, [sp, #84]
  102d20:	07c0      	lsl	r0, r0, #31
  102d22:	d500      	bpl	102d26 <.text+0x2d26>
  102d24:	e0ae      	b	102e84 <.text+0x2e84>
  102d26:	4659      	mov	r1, fp
  102d28:	2900      	cmp	r1, #0
  102d2a:	468a      	mov	sl, r1
  102d2c:	da01      	bge	102d32 <.text+0x2d32>
  102d2e:	2200      	mov	r2, #0
  102d30:	4692      	mov	sl, r2
  102d32:	4b63      	ldr	r3, [pc, #396]	(102ec0 <.text+0x2ec0>)
  102d34:	446b      	add	r3, sp
  102d36:	9304      	str	r3, [sp, #16]
  102d38:	e79c      	b	102c74 <.text+0x2c74>
  102d3a:	9b15      	ldr	r3, [sp, #84]
  102d3c:	07db      	lsl	r3, r3, #31
  102d3e:	d500      	bpl	102d42 <.text+0x2d42>
  102d40:	e731      	b	102ba6 <.text+0x2ba6>
  102d42:	21d4      	mov	r1, #212
  102d44:	00c9      	lsl	r1, r1, #3
  102d46:	4469      	add	r1, sp
  102d48:	680b      	ldr	r3, [r1, #0]
  102d4a:	e740      	b	102bce <.text+0x2bce>
  102d4c:	9809      	ldr	r0, [sp, #36]
  102d4e:	fb9df7fe 	bl	10148c <strlen>
  102d52:	4682      	mov	sl, r0
  102d54:	4683      	mov	fp, r0
  102d56:	2800      	cmp	r0, #0
  102d58:	da00      	bge	102d5c <.text+0x2d5c>
  102d5a:	e0de      	b	102f1a <.text+0x2f1a>
  102d5c:	4a58      	ldr	r2, [pc, #352]	(102ec0 <.text+0x2ec0>)
  102d5e:	2100      	mov	r1, #0
  102d60:	446a      	add	r2, sp
  102d62:	9110      	str	r1, [sp, #64]
  102d64:	9204      	str	r2, [sp, #16]
  102d66:	f99ff7ff 	bl	1020a8 <.text+0x20a8>
  102d6a:	4c57      	ldr	r4, [pc, #348]	(102ec8 <.text+0x2ec8>)
  102d6c:	232d      	mov	r3, #45
  102d6e:	446c      	add	r4, sp
  102d70:	2000      	mov	r0, #0
  102d72:	7023      	strb	r3, [r4, #0]
  102d74:	970f      	str	r7, [sp, #60]
  102d76:	9010      	str	r0, [sp, #64]
  102d78:	f99df7ff 	bl	1020b6 <.text+0x20b6>
  102d7c:	4953      	ldr	r1, [pc, #332]	(102ecc <.text+0x2ecc>)
  102d7e:	e62c      	b	1029da <.text+0x29da>
  102d80:	9914      	ldr	r1, [sp, #80]
  102d82:	9a13      	ldr	r2, [sp, #76]
  102d84:	2380      	mov	r3, #128
  102d86:	061b      	lsl	r3, r3, #24
  102d88:	202d      	mov	r0, #45
  102d8a:	18d4      	add	r4, r2, r3
  102d8c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102d8e:	900d      	str	r0, [sp, #52]
  102d90:	e6ef      	b	102b72 <.text+0x2b72>
  102d92:	24d4      	mov	r4, #212
  102d94:	00e4      	lsl	r4, r4, #3
  102d96:	446c      	add	r4, sp
  102d98:	6823      	ldr	r3, [r4, #0]
  102d9a:	429f      	cmp	r7, r3
  102d9c:	d800      	bhi	102da0 <.text+0x2da0>
  102d9e:	e716      	b	102bce <.text+0x2bce>
  102da0:	2130      	mov	r1, #48
  102da2:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  102da4:	20d4      	mov	r0, #212
  102da6:	00c0      	lsl	r0, r0, #3
  102da8:	7019      	strb	r1, [r3, #0]
  102daa:	4468      	add	r0, sp
  102dac:	3301      	add	r3, #1
  102dae:	6003      	str	r3, [r0, #0]
  102db0:	4293      	cmp	r3, r2
  102db2:	d1f7      	bne	102da4 <.text+0x2da4>
  102db4:	e70b      	b	102bce <.text+0x2bce>
  102db6:	9909      	ldr	r1, [sp, #36]
  102db8:	780b      	ldrb	r3, [r1, #0]
  102dba:	2b30      	cmp	r3, #48
  102dbc:	d100      	bne	102dc0 <.text+0x2dc0>
  102dbe:	e099      	b	102ef4 <.text+0x2ef4>
  102dc0:	493a      	ldr	r1, [pc, #232]	(102eac <.text+0x2eac>)
  102dc2:	4469      	add	r1, sp
  102dc4:	6808      	ldr	r0, [r1, #0]
  102dc6:	183f      	add	r7, r7, r0
  102dc8:	e6f3      	b	102bb2 <.text+0x2bb2>
  102dca:	2330      	mov	r3, #48
  102dcc:	4940      	ldr	r1, [pc, #256]	(102ed0 <.text+0x2ed0>)
  102dce:	4a3c      	ldr	r2, [pc, #240]	(102ec0 <.text+0x2ec0>)
  102dd0:	70b3      	strb	r3, [r6, #2]
  102dd2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102dd4:	3330      	add	r3, #48
  102dd6:	446a      	add	r2, sp
  102dd8:	4469      	add	r1, sp
  102dda:	70f3      	strb	r3, [r6, #3]
  102ddc:	9204      	str	r2, [sp, #16]
  102dde:	e73b      	b	102c58 <.text+0x2c58>
  102de0:	232d      	mov	r3, #45
  102de2:	4244      	neg	r4, r0
  102de4:	7073      	strb	r3, [r6, #1]
  102de6:	e711      	b	102c0c <.text+0x2c0c>
  102de8:	9a08      	ldr	r2, [sp, #32]
  102dea:	2a66      	cmp	r2, #102
  102dec:	d072      	beq	102ed4 <.text+0x2ed4>
  102dee:	4c2f      	ldr	r4, [pc, #188]	(102eac <.text+0x2eac>)
  102df0:	446c      	add	r4, sp
  102df2:	6820      	ldr	r0, [r4, #0]
  102df4:	e790      	b	102d18 <.text+0x2d18>
  102df6:	46b2      	mov	sl, r6
  102df8:	46b3      	mov	fp, r6
  102dfa:	e7af      	b	102d5c <.text+0x2d5c>
  102dfc:	2800      	cmp	r0, #0
  102dfe:	dd4a      	ble	102e96 <.text+0x2e96>
  102e00:	2001      	mov	r0, #1
  102e02:	19c0      	add	r0, r0, r7
  102e04:	4682      	mov	sl, r0
  102e06:	4683      	mov	fp, r0
  102e08:	2800      	cmp	r0, #0
  102e0a:	db41      	blt	102e90 <.text+0x2e90>
  102e0c:	492c      	ldr	r1, [pc, #176]	(102ec0 <.text+0x2ec0>)
  102e0e:	4469      	add	r1, sp
  102e10:	9104      	str	r1, [sp, #16]
  102e12:	e72f      	b	102c74 <.text+0x2c74>
  102e14:	9a08      	ldr	r2, [sp, #32]
  102e16:	2a67      	cmp	r2, #103
  102e18:	d100      	bne	102e1c <.text+0x2e1c>
  102e1a:	e084      	b	102f26 <.text+0x2f26>
  102e1c:	2245      	mov	r2, #69
  102e1e:	2345      	mov	r3, #69
  102e20:	9208      	str	r2, [sp, #32]
  102e22:	e6e6      	b	102bf2 <.text+0x2bf2>
  102e24:	9b15      	ldr	r3, [sp, #84]
  102e26:	07db      	lsl	r3, r3, #31
  102e28:	d500      	bpl	102e2c <.text+0x2e2c>
  102e2a:	e71c      	b	102c66 <.text+0x2c66>
  102e2c:	2900      	cmp	r1, #0
  102e2e:	468a      	mov	sl, r1
  102e30:	db00      	blt	102e34 <.text+0x2e34>
  102e32:	e71f      	b	102c74 <.text+0x2c74>
  102e34:	2400      	mov	r4, #0
  102e36:	46a2      	mov	sl, r4
  102e38:	e71c      	b	102c74 <.text+0x2c74>
  102e3a:	1c73      	add	r3, r6, #1
  102e3c:	469a      	mov	sl, r3
  102e3e:	2702      	mov	r7, #2
  102e40:	e68e      	b	102b60 <.text+0x2b60>
  102e42:	46b2      	mov	sl, r6
  102e44:	2703      	mov	r7, #3
  102e46:	e68b      	b	102b60 <.text+0x2b60>
  102e48:	22d5      	mov	r2, #213
  102e4a:	00d2      	lsl	r2, r2, #3
  102e4c:	446a      	add	r2, sp
  102e4e:	9805      	ldr	r0, [sp, #20]
  102e50:	2100      	mov	r1, #0
  102e52:	2300      	mov	r3, #0
  102e54:	9700      	str	r7, [sp, #0]
  102e56:	f8e5f000 	bl	103024 <_wcsrtombs_r>
  102e5a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  102e5c:	4683      	mov	fp, r0
  102e5e:	3201      	add	r2, #1
  102e60:	d005      	beq	102e6e <.text+0x2e6e>
  102e62:	22d5      	mov	r2, #213
  102e64:	9909      	ldr	r1, [sp, #36]
  102e66:	00d2      	lsl	r2, r2, #3
  102e68:	446a      	add	r2, sp
  102e6a:	6011      	str	r1, [r2, #0]
  102e6c:	e52a      	b	1028c4 <.text+0x28c4>
  102e6e:	464c      	mov	r4, r9
  102e70:	89a3      	ldrh	r3, [r4, #12]
  102e72:	2240      	mov	r2, #64
  102e74:	4313      	orr	r3, r2
  102e76:	4648      	mov	r0, r9
  102e78:	8183      	strh	r3, [r0, #12]
  102e7a:	fec1f7fe 	bl	101c00 <.text+0x1c00>
  102e7e:	4911      	ldr	r1, [pc, #68]	(102ec4 <.text+0x2ec4>)
  102e80:	4469      	add	r1, sp
  102e82:	e6e9      	b	102c58 <.text+0x2c58>
  102e84:	2401      	mov	r4, #1
  102e86:	445c      	add	r4, fp
  102e88:	46a2      	mov	sl, r4
  102e8a:	46a3      	mov	fp, r4
  102e8c:	2c00      	cmp	r4, #0
  102e8e:	dabd      	bge	102e0c <.text+0x2e0c>
  102e90:	2000      	mov	r0, #0
  102e92:	4682      	mov	sl, r0
  102e94:	e7ba      	b	102e0c <.text+0x2e0c>
  102e96:	2302      	mov	r3, #2
  102e98:	1a18      	sub	r0, r3, r0
  102e9a:	e7b2      	b	102e02 <.text+0x2e02>
  102e9c:	4649      	mov	r1, r9
  102e9e:	898b      	ldrh	r3, [r1, #12]
  102ea0:	2240      	mov	r2, #64
  102ea2:	4313      	orr	r3, r2
  102ea4:	464a      	mov	r2, r9
  102ea6:	8193      	strh	r3, [r2, #12]
  102ea8:	feaaf7fe 	bl	101c00 <.text+0x1c00>
  102eac:	06ac      	lsl	r4, r5, #26
  102eae:	0000      	lsl	r0, r0, #0
  102eb0:	06a4      	lsl	r4, r4, #26
	...
  102eba:	0000      	lsl	r0, r0, #0
  102ebc:	0699      	lsl	r1, r3, #26
  102ebe:	0000      	lsl	r0, r0, #0
  102ec0:	067c      	lsl	r4, r7, #25
  102ec2:	0000      	lsl	r0, r0, #0
  102ec4:	069b      	lsl	r3, r3, #26
  102ec6:	0000      	lsl	r0, r0, #0
  102ec8:	06b3      	lsl	r3, r6, #26
  102eca:	0000      	lsl	r0, r0, #0
  102ecc:	796c      	ldrb	r4, [r5, #5]
  102ece:	0010      	lsl	r0, r2, #0
  102ed0:	069d      	lsl	r5, r3, #26
  102ed2:	0000      	lsl	r0, r0, #0
  102ed4:	4b32      	ldr	r3, [pc, #200]	(102fa0 <.text+0x2fa0>)
  102ed6:	446b      	add	r3, sp
  102ed8:	681b      	ldr	r3, [r3, #0]
  102eda:	469b      	mov	fp, r3
  102edc:	2b00      	cmp	r3, #0
  102ede:	dd47      	ble	102f70 <.text+0x2f70>
  102ee0:	2e00      	cmp	r6, #0
  102ee2:	d13a      	bne	102f5a <.text+0x2f5a>
  102ee4:	9c15      	ldr	r4, [sp, #84]
  102ee6:	07e4      	lsl	r4, r4, #31
  102ee8:	d437      	bmi	102f5a <.text+0x2f5a>
  102eea:	482e      	ldr	r0, [pc, #184]	(102fa4 <.text+0x2fa4>)
  102eec:	469a      	mov	sl, r3
  102eee:	4468      	add	r0, sp
  102ef0:	9004      	str	r0, [sp, #16]
  102ef2:	e6bf      	b	102c74 <.text+0x2c74>
  102ef4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102ef6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  102ef8:	4a2b      	ldr	r2, [pc, #172]	(102fa8 <.text+0x2fa8>)
  102efa:	4b2c      	ldr	r3, [pc, #176]	(102fac <.text+0x2fac>)
  102efc:	ff66f003 	bl	106dcc <__nedf2>
  102f00:	2800      	cmp	r0, #0
  102f02:	d100      	bne	102f06 <.text+0x2f06>
  102f04:	e75c      	b	102dc0 <.text+0x2dc0>
  102f06:	2301      	mov	r3, #1
  102f08:	4652      	mov	r2, sl
  102f0a:	1a98      	sub	r0, r3, r2
  102f0c:	4b24      	ldr	r3, [pc, #144]	(102fa0 <.text+0x2fa0>)
  102f0e:	446b      	add	r3, sp
  102f10:	6018      	str	r0, [r3, #0]
  102f12:	e755      	b	102dc0 <.text+0x2dc0>
  102f14:	2100      	mov	r1, #0
  102f16:	468a      	mov	sl, r1
  102f18:	e6b4      	b	102c84 <.text+0x2c84>
  102f1a:	2000      	mov	r0, #0
  102f1c:	4682      	mov	sl, r0
  102f1e:	e71d      	b	102d5c <.text+0x2d5c>
  102f20:	2100      	mov	r1, #0
  102f22:	468a      	mov	sl, r1
  102f24:	e6a6      	b	102c74 <.text+0x2c74>
  102f26:	2365      	mov	r3, #101
  102f28:	9308      	str	r3, [sp, #32]
  102f2a:	e662      	b	102bf2 <.text+0x2bf2>
  102f2c:	464c      	mov	r4, r9
  102f2e:	89a3      	ldrh	r3, [r4, #12]
  102f30:	2240      	mov	r2, #64
  102f32:	4313      	orr	r3, r2
  102f34:	4648      	mov	r0, r9
  102f36:	8183      	strh	r3, [r0, #12]
  102f38:	fe5ef7fe 	bl	101bf8 <.text+0x1bf8>
  102f3c:	4652      	mov	r2, sl
  102f3e:	6816      	ldr	r6, [r2, #0]
  102f40:	4653      	mov	r3, sl
  102f42:	3304      	add	r3, #4
  102f44:	2e00      	cmp	r6, #0
  102f46:	db01      	blt	102f4c <.text+0x2f4c>
  102f48:	f9eaf7ff 	bl	102320 <.text+0x2320>
  102f4c:	9907      	ldr	r1, [sp, #28]
  102f4e:	2601      	mov	r6, #1
  102f50:	780a      	ldrb	r2, [r1, #0]
  102f52:	469a      	mov	sl, r3
  102f54:	4276      	neg	r6, r6
  102f56:	fbe7f7fe 	bl	101728 <_vfprintf_r+0x198>
  102f5a:	465b      	mov	r3, fp
  102f5c:	3301      	add	r3, #1
  102f5e:	18f6      	add	r6, r6, r3
  102f60:	46b2      	mov	sl, r6
  102f62:	46b3      	mov	fp, r6
  102f64:	2e00      	cmp	r6, #0
  102f66:	db15      	blt	102f94 <.text+0x2f94>
  102f68:	4a0e      	ldr	r2, [pc, #56]	(102fa4 <.text+0x2fa4>)
  102f6a:	446a      	add	r2, sp
  102f6c:	9204      	str	r2, [sp, #16]
  102f6e:	e681      	b	102c74 <.text+0x2c74>
  102f70:	2e00      	cmp	r6, #0
  102f72:	d109      	bne	102f88 <.text+0x2f88>
  102f74:	9b15      	ldr	r3, [sp, #84]
  102f76:	07db      	lsl	r3, r3, #31
  102f78:	d406      	bmi	102f88 <.text+0x2f88>
  102f7a:	480a      	ldr	r0, [pc, #40]	(102fa4 <.text+0x2fa4>)
  102f7c:	2401      	mov	r4, #1
  102f7e:	4468      	add	r0, sp
  102f80:	46a3      	mov	fp, r4
  102f82:	46a2      	mov	sl, r4
  102f84:	9004      	str	r0, [sp, #16]
  102f86:	e675      	b	102c74 <.text+0x2c74>
  102f88:	3602      	add	r6, #2
  102f8a:	46b2      	mov	sl, r6
  102f8c:	46b3      	mov	fp, r6
  102f8e:	2e00      	cmp	r6, #0
  102f90:	db00      	blt	102f94 <.text+0x2f94>
  102f92:	e6ce      	b	102d32 <.text+0x2d32>
  102f94:	4a03      	ldr	r2, [pc, #12]	(102fa4 <.text+0x2fa4>)
  102f96:	2100      	mov	r1, #0
  102f98:	446a      	add	r2, sp
  102f9a:	468a      	mov	sl, r1
  102f9c:	9204      	str	r2, [sp, #16]
  102f9e:	e669      	b	102c74 <.text+0x2c74>
  102fa0:	06ac      	lsl	r4, r5, #26
  102fa2:	0000      	lsl	r0, r0, #0
  102fa4:	067c      	lsl	r4, r7, #25
	...

00102fb0 <vfprintf>:
  102fb0:	b530      	push	{r4, r5, lr}
  102fb2:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102fb4:	4a05      	ldr	r2, [pc, #20]	(102fcc <.text+0x2fcc>)
  102fb6:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102fb8:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102fba:	1c21      	mov	r1, r4		(add r1, r4, #0)
  102fbc:	6810      	ldr	r0, [r2, #0]
  102fbe:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102fc0:	fae6f7fe 	bl	101590 <_vfprintf_r>
  102fc4:	bc30      	pop	{r4, r5}
  102fc6:	bc02      	pop	{r1}
  102fc8:	4708      	bx	r1
  102fca:	0000      	lsl	r0, r0, #0
  102fcc:	0010      	lsl	r0, r2, #0
  102fce:	0020      	lsl	r0, r4, #0

00102fd0 <_wcrtomb_r>:
  102fd0:	b530      	push	{r4, r5, lr}
  102fd2:	b083      	sub	sp, #12
  102fd4:	1c05      	mov	r5, r0		(add r5, r0, #0)
  102fd6:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  102fd8:	2900      	cmp	r1, #0
  102fda:	d00d      	beq	102ff8 <_wcrtomb_r+0x28>
  102fdc:	f8a8f000 	bl	103130 <_wctomb_r>
  102fe0:	1c43      	add	r3, r0, #1
  102fe2:	d105      	bne	102ff0 <_wcrtomb_r+0x20>
  102fe4:	2300      	mov	r3, #0
  102fe6:	6023      	str	r3, [r4, #0]
  102fe8:	238a      	mov	r3, #138
  102fea:	2001      	mov	r0, #1
  102fec:	602b      	str	r3, [r5, #0]
  102fee:	4240      	neg	r0, r0
  102ff0:	b003      	add	sp, #12
  102ff2:	bc30      	pop	{r4, r5}
  102ff4:	bc02      	pop	{r1}
  102ff6:	4708      	bx	r1
  102ff8:	4669      	mov	r1, sp
  102ffa:	3102      	add	r1, #2
  102ffc:	2200      	mov	r2, #0
  102ffe:	f897f000 	bl	103130 <_wctomb_r>
  103002:	e7ed      	b	102fe0 <_wcrtomb_r+0x10>

00103004 <wcrtomb>:
  103004:	b530      	push	{r4, r5, lr}
  103006:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103008:	4a05      	ldr	r2, [pc, #20]	(103020 <.text+0x3020>)
  10300a:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10300c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10300e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103010:	6810      	ldr	r0, [r2, #0]
  103012:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103014:	ffdcf7ff 	bl	102fd0 <_wcrtomb_r>
  103018:	bc30      	pop	{r4, r5}
  10301a:	bc02      	pop	{r1}
  10301c:	4708      	bx	r1
  10301e:	0000      	lsl	r0, r0, #0
  103020:	0010      	lsl	r0, r2, #0
  103022:	0020      	lsl	r0, r4, #0

00103024 <_wcsrtombs_r>:
  103024:	b5f0      	push	{r4, r5, r6, r7, lr}
  103026:	465f      	mov	r7, fp
  103028:	4656      	mov	r6, sl
  10302a:	464d      	mov	r5, r9
  10302c:	4644      	mov	r4, r8
  10302e:	b4f0      	push	{r4, r5, r6, r7}
  103030:	b086      	sub	sp, #24
  103032:	9002      	str	r0, [sp, #8]
  103034:	468b      	mov	fp, r1
  103036:	9201      	str	r2, [sp, #4]
  103038:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  10303a:	9f0f      	ldr	r7, [sp, #60]
  10303c:	2900      	cmp	r1, #0
  10303e:	d047      	beq	1030d0 <_wcsrtombs_r+0xac>
  103040:	6811      	ldr	r1, [r2, #0]
  103042:	4688      	mov	r8, r1
  103044:	2b00      	cmp	r3, #0
  103046:	d052      	beq	1030ee <_wcsrtombs_r+0xca>
  103048:	2200      	mov	r2, #0
  10304a:	9200      	str	r2, [sp, #0]
  10304c:	465c      	mov	r4, fp
  10304e:	683a      	ldr	r2, [r7, #0]
  103050:	687b      	ldr	r3, [r7, #4]
  103052:	4646      	mov	r6, r8
  103054:	4669      	mov	r1, sp
  103056:	4691      	mov	r9, r2
  103058:	469a      	mov	sl, r3
  10305a:	310e      	add	r1, #14
  10305c:	6832      	ldr	r2, [r6, #0]
  10305e:	9802      	ldr	r0, [sp, #8]
  103060:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  103062:	ffb5f7ff 	bl	102fd0 <_wcrtomb_r>
  103066:	1c41      	add	r1, r0, #1
  103068:	d038      	beq	1030dc <_wcsrtombs_r+0xb8>
  10306a:	9a00      	ldr	r2, [sp, #0]
  10306c:	1a2b      	sub	r3, r5, r0
  10306e:	4293      	cmp	r3, r2
  103070:	d320      	bcc	1030b4 <_wcsrtombs_r+0x90>
  103072:	42a8      	cmp	r0, r5
  103074:	d21e      	bcs	1030b4 <_wcsrtombs_r+0x90>
  103076:	1812      	add	r2, r2, r0
  103078:	465b      	mov	r3, fp
  10307a:	9200      	str	r2, [sp, #0]
  10307c:	2b00      	cmp	r3, #0
  10307e:	d00f      	beq	1030a0 <_wcsrtombs_r+0x7c>
  103080:	2800      	cmp	r0, #0
  103082:	dd09      	ble	103098 <_wcsrtombs_r+0x74>
  103084:	2200      	mov	r2, #0
  103086:	260e      	mov	r6, #14
  103088:	18b6      	add	r6, r6, r2
  10308a:	4669      	mov	r1, sp
  10308c:	5c73      	ldrb	r3, [r6, r1]
  10308e:	3201      	add	r2, #1
  103090:	7023      	strb	r3, [r4, #0]
  103092:	3401      	add	r4, #1
  103094:	4290      	cmp	r0, r2
  103096:	d1f6      	bne	103086 <_wcsrtombs_r+0x62>
  103098:	9a01      	ldr	r2, [sp, #4]
  10309a:	6813      	ldr	r3, [r2, #0]
  10309c:	3304      	add	r3, #4
  10309e:	6013      	str	r3, [r2, #0]
  1030a0:	4646      	mov	r6, r8
  1030a2:	6833      	ldr	r3, [r6, #0]
  1030a4:	2b00      	cmp	r3, #0
  1030a6:	d025      	beq	1030f4 <_wcsrtombs_r+0xd0>
  1030a8:	9a00      	ldr	r2, [sp, #0]
  1030aa:	42aa      	cmp	r2, r5
  1030ac:	d206      	bcs	1030bc <_wcsrtombs_r+0x98>
  1030ae:	2304      	mov	r3, #4
  1030b0:	4498      	add	r8, r3
  1030b2:	e7cc      	b	10304e <_wcsrtombs_r+0x2a>
  1030b4:	464e      	mov	r6, r9
  1030b6:	4651      	mov	r1, sl
  1030b8:	603e      	str	r6, [r7, #0]
  1030ba:	6079      	str	r1, [r7, #4]
  1030bc:	9800      	ldr	r0, [sp, #0]
  1030be:	b006      	add	sp, #24
  1030c0:	bc3c      	pop	{r2, r3, r4, r5}
  1030c2:	4690      	mov	r8, r2
  1030c4:	4699      	mov	r9, r3
  1030c6:	46a2      	mov	sl, r4
  1030c8:	46ab      	mov	fp, r5
  1030ca:	bcf0      	pop	{r4, r5, r6, r7}
  1030cc:	bc02      	pop	{r1}
  1030ce:	4708      	bx	r1
  1030d0:	9901      	ldr	r1, [sp, #4]
  1030d2:	6809      	ldr	r1, [r1, #0]
  1030d4:	2501      	mov	r5, #1
  1030d6:	4688      	mov	r8, r1
  1030d8:	426d      	neg	r5, r5
  1030da:	e7b5      	b	103048 <_wcsrtombs_r+0x24>
  1030dc:	9e02      	ldr	r6, [sp, #8]
  1030de:	238a      	mov	r3, #138
  1030e0:	2101      	mov	r1, #1
  1030e2:	6033      	str	r3, [r6, #0]
  1030e4:	4249      	neg	r1, r1
  1030e6:	2300      	mov	r3, #0
  1030e8:	603b      	str	r3, [r7, #0]
  1030ea:	9100      	str	r1, [sp, #0]
  1030ec:	e7e6      	b	1030bc <_wcsrtombs_r+0x98>
  1030ee:	2600      	mov	r6, #0
  1030f0:	9600      	str	r6, [sp, #0]
  1030f2:	e7e3      	b	1030bc <_wcsrtombs_r+0x98>
  1030f4:	4659      	mov	r1, fp
  1030f6:	2900      	cmp	r1, #0
  1030f8:	d001      	beq	1030fe <_wcsrtombs_r+0xda>
  1030fa:	9a01      	ldr	r2, [sp, #4]
  1030fc:	6013      	str	r3, [r2, #0]
  1030fe:	603b      	str	r3, [r7, #0]
  103100:	9b00      	ldr	r3, [sp, #0]
  103102:	3b01      	sub	r3, #1
  103104:	9300      	str	r3, [sp, #0]
  103106:	e7d9      	b	1030bc <_wcsrtombs_r+0x98>

00103108 <wcsrtombs>:
  103108:	b570      	push	{r4, r5, r6, lr}
  10310a:	1c16      	mov	r6, r2		(add r6, r2, #0)
  10310c:	4a07      	ldr	r2, [pc, #28]	(10312c <.text+0x312c>)
  10310e:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103110:	b081      	sub	sp, #4
  103112:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103114:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103116:	6810      	ldr	r0, [r2, #0]
  103118:	9300      	str	r3, [sp, #0]
  10311a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10311c:	1c33      	mov	r3, r6		(add r3, r6, #0)
  10311e:	ff81f7ff 	bl	103024 <_wcsrtombs_r>
  103122:	b001      	add	sp, #4
  103124:	bc70      	pop	{r4, r5, r6}
  103126:	bc02      	pop	{r1}
  103128:	4708      	bx	r1
  10312a:	0000      	lsl	r0, r0, #0
  10312c:	0010      	lsl	r0, r2, #0
  10312e:	0020      	lsl	r0, r4, #0

00103130 <_wctomb_r>:
  103130:	b5f0      	push	{r4, r5, r6, r7, lr}
  103132:	4c9e      	ldr	r4, [pc, #632]	(1033ac <.text+0x33ac>)
  103134:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103136:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103138:	1c15      	mov	r5, r2		(add r5, r2, #0)
  10313a:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  10313c:	f9a6f7fe 	bl	10148c <strlen>
  103140:	2801      	cmp	r0, #1
  103142:	d91d      	bls	103180 <_wctomb_r+0x50>
  103144:	499a      	ldr	r1, [pc, #616]	(1033b0 <.text+0x33b0>)
  103146:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103148:	f944f7fe 	bl	1013d4 <strcmp>
  10314c:	2800      	cmp	r0, #0
  10314e:	d11e      	bne	10318e <_wctomb_r+0x5e>
  103150:	2e00      	cmp	r6, #0
  103152:	d03b      	beq	1031cc <_wctomb_r+0x9c>
  103154:	2d7f      	cmp	r5, #127
  103156:	dd15      	ble	103184 <_wctomb_r+0x54>
  103158:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10315a:	4b96      	ldr	r3, [pc, #600]	(1033b4 <.text+0x33b4>)
  10315c:	3a80      	sub	r2, #128
  10315e:	429a      	cmp	r2, r3
  103160:	d860      	bhi	103224 <_wctomb_r+0xf4>
  103162:	056a      	lsl	r2, r5, #21
  103164:	2340      	mov	r3, #64
  103166:	425b      	neg	r3, r3
  103168:	0ed2      	lsr	r2, r2, #27
  10316a:	431a      	orr	r2, r3
  10316c:	7032      	strb	r2, [r6, #0]
  10316e:	233f      	mov	r3, #63
  103170:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103172:	401a      	and	r2, r3
  103174:	2380      	mov	r3, #128
  103176:	425b      	neg	r3, r3
  103178:	431a      	orr	r2, r3
  10317a:	2002      	mov	r0, #2
  10317c:	7072      	strb	r2, [r6, #1]
  10317e:	e003      	b	103188 <_wctomb_r+0x58>
  103180:	2e00      	cmp	r6, #0
  103182:	d023      	beq	1031cc <_wctomb_r+0x9c>
  103184:	7035      	strb	r5, [r6, #0]
  103186:	2001      	mov	r0, #1
  103188:	bcf0      	pop	{r4, r5, r6, r7}
  10318a:	bc02      	pop	{r1}
  10318c:	4708      	bx	r1
  10318e:	498a      	ldr	r1, [pc, #552]	(1033b8 <.text+0x33b8>)
  103190:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103192:	f91ff7fe 	bl	1013d4 <strcmp>
  103196:	2800      	cmp	r0, #0
  103198:	d11a      	bne	1031d0 <_wctomb_r+0xa0>
  10319a:	2e00      	cmp	r6, #0
  10319c:	d016      	beq	1031cc <_wctomb_r+0x9c>
  10319e:	042b      	lsl	r3, r5, #16
  1031a0:	0e1a      	lsr	r2, r3, #24
  1031a2:	2a00      	cmp	r2, #0
  1031a4:	d0ee      	beq	103184 <_wctomb_r+0x54>
  1031a6:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1031a8:	337f      	add	r3, #127
  1031aa:	061b      	lsl	r3, r3, #24
  1031ac:	0e1b      	lsr	r3, r3, #24
  1031ae:	2b1e      	cmp	r3, #30
  1031b0:	d865      	bhi	10327e <_wctomb_r+0x14e>
  1031b2:	20c0      	mov	r0, #192
  1031b4:	062b      	lsl	r3, r5, #24
  1031b6:	0600      	lsl	r0, r0, #24
  1031b8:	0e19      	lsr	r1, r3, #24
  1031ba:	181b      	add	r3, r3, r0
  1031bc:	0e1b      	lsr	r3, r3, #24
  1031be:	2b3e      	cmp	r3, #62
  1031c0:	d900      	bls	1031c4 <_wctomb_r+0x94>
  1031c2:	e0af      	b	103324 <_wctomb_r+0x1f4>
  1031c4:	2002      	mov	r0, #2
  1031c6:	7032      	strb	r2, [r6, #0]
  1031c8:	7071      	strb	r1, [r6, #1]
  1031ca:	e7dd      	b	103188 <_wctomb_r+0x58>
  1031cc:	2000      	mov	r0, #0
  1031ce:	e7db      	b	103188 <_wctomb_r+0x58>
  1031d0:	497a      	ldr	r1, [pc, #488]	(1033bc <.text+0x33bc>)
  1031d2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1031d4:	f8fef7fe 	bl	1013d4 <strcmp>
  1031d8:	2800      	cmp	r0, #0
  1031da:	d10f      	bne	1031fc <_wctomb_r+0xcc>
  1031dc:	2e00      	cmp	r6, #0
  1031de:	d0f5      	beq	1031cc <_wctomb_r+0x9c>
  1031e0:	042b      	lsl	r3, r5, #16
  1031e2:	0e19      	lsr	r1, r3, #24
  1031e4:	2900      	cmp	r1, #0
  1031e6:	d0cd      	beq	103184 <_wctomb_r+0x54>
  1031e8:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1031ea:	335f      	add	r3, #95
  1031ec:	061b      	lsl	r3, r3, #24
  1031ee:	0e1b      	lsr	r3, r3, #24
  1031f0:	2b5d      	cmp	r3, #93
  1031f2:	d800      	bhi	1031f6 <_wctomb_r+0xc6>
  1031f4:	e09c      	b	103330 <_wctomb_r+0x200>
  1031f6:	2001      	mov	r0, #1
  1031f8:	4240      	neg	r0, r0
  1031fa:	e7c5      	b	103188 <_wctomb_r+0x58>
  1031fc:	4970      	ldr	r1, [pc, #448]	(1033c0 <.text+0x33c0>)
  1031fe:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103200:	f8e8f7fe 	bl	1013d4 <strcmp>
  103204:	2800      	cmp	r0, #0
  103206:	d1bb      	bne	103180 <_wctomb_r+0x50>
  103208:	2e00      	cmp	r6, #0
  10320a:	d0bc      	beq	103186 <_wctomb_r+0x56>
  10320c:	062b      	lsl	r3, r5, #24
  10320e:	0e1c      	lsr	r4, r3, #24
  103210:	042b      	lsl	r3, r5, #16
  103212:	0e19      	lsr	r1, r3, #24
  103214:	2900      	cmp	r1, #0
  103216:	d139      	bne	10328c <_wctomb_r+0x15c>
  103218:	683b      	ldr	r3, [r7, #0]
  10321a:	2b00      	cmp	r3, #0
  10321c:	d123      	bne	103266 <_wctomb_r+0x136>
  10321e:	2001      	mov	r0, #1
  103220:	7034      	strb	r4, [r6, #0]
  103222:	e7b1      	b	103188 <_wctomb_r+0x58>
  103224:	4867      	ldr	r0, [pc, #412]	(1033c4 <.text+0x33c4>)
  103226:	4b68      	ldr	r3, [pc, #416]	(1033c8 <.text+0x33c8>)
  103228:	182a      	add	r2, r5, r0
  10322a:	429a      	cmp	r2, r3
  10322c:	d962      	bls	1032f4 <_wctomb_r+0x1c4>
  10322e:	4867      	ldr	r0, [pc, #412]	(1033cc <.text+0x33cc>)
  103230:	4b67      	ldr	r3, [pc, #412]	(1033d0 <.text+0x33d0>)
  103232:	182a      	add	r2, r5, r0
  103234:	429a      	cmp	r2, r3
  103236:	d83c      	bhi	1032b2 <_wctomb_r+0x182>
  103238:	02ea      	lsl	r2, r5, #11
  10323a:	2310      	mov	r3, #16
  10323c:	425b      	neg	r3, r3
  10323e:	0f52      	lsr	r2, r2, #29
  103240:	431a      	orr	r2, r3
  103242:	7032      	strb	r2, [r6, #0]
  103244:	03ab      	lsl	r3, r5, #14
  103246:	2280      	mov	r2, #128
  103248:	4252      	neg	r2, r2
  10324a:	0e9b      	lsr	r3, r3, #26
  10324c:	4313      	orr	r3, r2
  10324e:	7073      	strb	r3, [r6, #1]
  103250:	052b      	lsl	r3, r5, #20
  103252:	0e9b      	lsr	r3, r3, #26
  103254:	1c71      	add	r1, r6, #1
  103256:	4313      	orr	r3, r2
  103258:	704b      	strb	r3, [r1, #1]
  10325a:	233f      	mov	r3, #63
  10325c:	402b      	and	r3, r5
  10325e:	4313      	orr	r3, r2
  103260:	2004      	mov	r0, #4
  103262:	708b      	strb	r3, [r1, #2]
  103264:	e790      	b	103188 <_wctomb_r+0x58>
  103266:	231b      	mov	r3, #27
  103268:	6039      	str	r1, [r7, #0]
  10326a:	1c72      	add	r2, r6, #1
  10326c:	7033      	strb	r3, [r6, #0]
  10326e:	2328      	mov	r3, #40
  103270:	7073      	strb	r3, [r6, #1]
  103272:	2004      	mov	r0, #4
  103274:	2342      	mov	r3, #66
  103276:	1c96      	add	r6, r2, #2
  103278:	7053      	strb	r3, [r2, #1]
  10327a:	7034      	strb	r4, [r6, #0]
  10327c:	e784      	b	103188 <_wctomb_r+0x58>
  10327e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103280:	3320      	add	r3, #32
  103282:	061b      	lsl	r3, r3, #24
  103284:	0e1b      	lsr	r3, r3, #24
  103286:	2b0f      	cmp	r3, #15
  103288:	d993      	bls	1031b2 <_wctomb_r+0x82>
  10328a:	e7b4      	b	1031f6 <_wctomb_r+0xc6>
  10328c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10328e:	3b21      	sub	r3, #33
  103290:	061b      	lsl	r3, r3, #24
  103292:	0e1b      	lsr	r3, r3, #24
  103294:	2b5d      	cmp	r3, #93
  103296:	d8ae      	bhi	1031f6 <_wctomb_r+0xc6>
  103298:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10329a:	3b21      	sub	r3, #33
  10329c:	061b      	lsl	r3, r3, #24
  10329e:	0e1b      	lsr	r3, r3, #24
  1032a0:	2b5d      	cmp	r3, #93
  1032a2:	d8a8      	bhi	1031f6 <_wctomb_r+0xc6>
  1032a4:	683b      	ldr	r3, [r7, #0]
  1032a6:	2b00      	cmp	r3, #0
  1032a8:	d04f      	beq	10334a <_wctomb_r+0x21a>
  1032aa:	2002      	mov	r0, #2
  1032ac:	7031      	strb	r1, [r6, #0]
  1032ae:	7074      	strb	r4, [r6, #1]
  1032b0:	e76a      	b	103188 <_wctomb_r+0x58>
  1032b2:	4b48      	ldr	r3, [pc, #288]	(1033d4 <.text+0x33d4>)
  1032b4:	18ea      	add	r2, r5, r3
  1032b6:	4b48      	ldr	r3, [pc, #288]	(1033d8 <.text+0x33d8>)
  1032b8:	429a      	cmp	r2, r3
  1032ba:	d852      	bhi	103362 <_wctomb_r+0x232>
  1032bc:	01aa      	lsl	r2, r5, #6
  1032be:	2308      	mov	r3, #8
  1032c0:	425b      	neg	r3, r3
  1032c2:	0f92      	lsr	r2, r2, #30
  1032c4:	431a      	orr	r2, r3
  1032c6:	7032      	strb	r2, [r6, #0]
  1032c8:	022b      	lsl	r3, r5, #8
  1032ca:	2280      	mov	r2, #128
  1032cc:	4252      	neg	r2, r2
  1032ce:	0e9b      	lsr	r3, r3, #26
  1032d0:	4313      	orr	r3, r2
  1032d2:	7073      	strb	r3, [r6, #1]
  1032d4:	03ab      	lsl	r3, r5, #14
  1032d6:	0e9b      	lsr	r3, r3, #26
  1032d8:	1c71      	add	r1, r6, #1
  1032da:	4313      	orr	r3, r2
  1032dc:	704b      	strb	r3, [r1, #1]
  1032de:	052b      	lsl	r3, r5, #20
  1032e0:	0e9b      	lsr	r3, r3, #26
  1032e2:	1c48      	add	r0, r1, #1
  1032e4:	4313      	orr	r3, r2
  1032e6:	7043      	strb	r3, [r0, #1]
  1032e8:	233f      	mov	r3, #63
  1032ea:	402b      	and	r3, r5
  1032ec:	4313      	orr	r3, r2
  1032ee:	7083      	strb	r3, [r0, #2]
  1032f0:	2005      	mov	r0, #5
  1032f2:	e749      	b	103188 <_wctomb_r+0x58>
  1032f4:	4b39      	ldr	r3, [pc, #228]	(1033dc <.text+0x33dc>)
  1032f6:	18ea      	add	r2, r5, r3
  1032f8:	4b39      	ldr	r3, [pc, #228]	(1033e0 <.text+0x33e0>)
  1032fa:	429a      	cmp	r2, r3
  1032fc:	d800      	bhi	103300 <_wctomb_r+0x1d0>
  1032fe:	e77a      	b	1031f6 <_wctomb_r+0xc6>
  103300:	042a      	lsl	r2, r5, #16
  103302:	2320      	mov	r3, #32
  103304:	425b      	neg	r3, r3
  103306:	0f12      	lsr	r2, r2, #28
  103308:	431a      	orr	r2, r3
  10330a:	7032      	strb	r2, [r6, #0]
  10330c:	052b      	lsl	r3, r5, #20
  10330e:	2280      	mov	r2, #128
  103310:	4252      	neg	r2, r2
  103312:	0e9b      	lsr	r3, r3, #26
  103314:	4313      	orr	r3, r2
  103316:	7073      	strb	r3, [r6, #1]
  103318:	233f      	mov	r3, #63
  10331a:	402b      	and	r3, r5
  10331c:	4313      	orr	r3, r2
  10331e:	2003      	mov	r0, #3
  103320:	70b3      	strb	r3, [r6, #2]
  103322:	e731      	b	103188 <_wctomb_r+0x58>
  103324:	2380      	mov	r3, #128
  103326:	404b      	eor	r3, r1
  103328:	2b7c      	cmp	r3, #124
  10332a:	d800      	bhi	10332e <_wctomb_r+0x1fe>
  10332c:	e74a      	b	1031c4 <_wctomb_r+0x94>
  10332e:	e762      	b	1031f6 <_wctomb_r+0xc6>
  103330:	20be      	mov	r0, #190
  103332:	062b      	lsl	r3, r5, #24
  103334:	05c0      	lsl	r0, r0, #23
  103336:	0e1a      	lsr	r2, r3, #24
  103338:	181b      	add	r3, r3, r0
  10333a:	0e1b      	lsr	r3, r3, #24
  10333c:	2b5d      	cmp	r3, #93
  10333e:	d900      	bls	103342 <_wctomb_r+0x212>
  103340:	e759      	b	1031f6 <_wctomb_r+0xc6>
  103342:	2002      	mov	r0, #2
  103344:	7031      	strb	r1, [r6, #0]
  103346:	7072      	strb	r2, [r6, #1]
  103348:	e71e      	b	103188 <_wctomb_r+0x58>
  10334a:	2301      	mov	r3, #1
  10334c:	603b      	str	r3, [r7, #0]
  10334e:	231b      	mov	r3, #27
  103350:	7033      	strb	r3, [r6, #0]
  103352:	1c72      	add	r2, r6, #1
  103354:	2324      	mov	r3, #36
  103356:	7073      	strb	r3, [r6, #1]
  103358:	2005      	mov	r0, #5
  10335a:	2342      	mov	r3, #66
  10335c:	1c96      	add	r6, r2, #2
  10335e:	7053      	strb	r3, [r2, #1]
  103360:	e7a4      	b	1032ac <_wctomb_r+0x17c>
  103362:	4b20      	ldr	r3, [pc, #128]	(1033e4 <.text+0x33e4>)
  103364:	429d      	cmp	r5, r3
  103366:	dc00      	bgt	10336a <_wctomb_r+0x23a>
  103368:	e745      	b	1031f6 <_wctomb_r+0xc6>
  10336a:	006a      	lsl	r2, r5, #1
  10336c:	2304      	mov	r3, #4
  10336e:	425b      	neg	r3, r3
  103370:	0fd2      	lsr	r2, r2, #31
  103372:	431a      	orr	r2, r3
  103374:	7032      	strb	r2, [r6, #0]
  103376:	00ab      	lsl	r3, r5, #2
  103378:	2280      	mov	r2, #128
  10337a:	4252      	neg	r2, r2
  10337c:	0e9b      	lsr	r3, r3, #26
  10337e:	4313      	orr	r3, r2
  103380:	7073      	strb	r3, [r6, #1]
  103382:	022b      	lsl	r3, r5, #8
  103384:	0e9b      	lsr	r3, r3, #26
  103386:	1c71      	add	r1, r6, #1
  103388:	4313      	orr	r3, r2
  10338a:	704b      	strb	r3, [r1, #1]
  10338c:	03ab      	lsl	r3, r5, #14
  10338e:	0e9b      	lsr	r3, r3, #26
  103390:	1c48      	add	r0, r1, #1
  103392:	4313      	orr	r3, r2
  103394:	7043      	strb	r3, [r0, #1]
  103396:	052b      	lsl	r3, r5, #20
  103398:	0e9b      	lsr	r3, r3, #26
  10339a:	1c41      	add	r1, r0, #1
  10339c:	4313      	orr	r3, r2
  10339e:	704b      	strb	r3, [r1, #1]
  1033a0:	233f      	mov	r3, #63
  1033a2:	402b      	and	r3, r5
  1033a4:	4313      	orr	r3, r2
  1033a6:	2006      	mov	r0, #6
  1033a8:	708b      	strb	r3, [r1, #2]
  1033aa:	e6ed      	b	103188 <_wctomb_r+0x58>
  1033ac:	0418      	lsl	r0, r3, #16
  1033ae:	0020      	lsl	r0, r4, #0
  1033b0:	79b4      	ldrb	r4, [r6, #6]
  1033b2:	0010      	lsl	r0, r2, #0
  1033b4:	077f      	lsl	r7, r7, #29
  1033b6:	0000      	lsl	r0, r0, #0
  1033b8:	79bc      	ldrb	r4, [r7, #6]
  1033ba:	0010      	lsl	r0, r2, #0
  1033bc:	79c4      	ldrb	r4, [r0, #7]
  1033be:	0010      	lsl	r0, r2, #0
  1033c0:	79cc      	ldrb	r4, [r1, #7]
  1033c2:	0010      	lsl	r0, r2, #0
  1033c4:	f800      	second half of BL instruction 0xf800
  1033c6:	ffff      	second half of BL instruction 0xffff
  1033c8:	0000f7ff 	blx	1023cc <.text+0x23cc>
  1033cc:	0000      	lsl	r0, r0, #0
  1033ce:	ffff      	second half of BL instruction 0xffff
  1033d0:	ffff      	second half of BL instruction 0xffff
  1033d2:	001e      	lsl	r6, r3, #0
  1033d4:	0000      	lsl	r0, r0, #0
  1033d6:	ffe0      	second half of BL instruction 0xffe0
  1033d8:	ffff      	second half of BL instruction 0xffff
  1033da:	03df      	lsl	r7, r3, #15
  1033dc:	2800      	cmp	r0, #0
  1033de:	ffff      	second half of BL instruction 0xffff
  1033e0:	07ff      	lsl	r7, r7, #31
  1033e2:	0000      	lsl	r0, r0, #0
  1033e4:	ffff      	second half of BL instruction 0xffff
  1033e6:	03ff      	lsl	r7, r7, #15

001033e8 <__swsetup>:
  1033e8:	b570      	push	{r4, r5, r6, lr}
  1033ea:	4d26      	ldr	r5, [pc, #152]	(103484 <.text+0x3484>)
  1033ec:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1033ee:	6828      	ldr	r0, [r5, #0]
  1033f0:	2800      	cmp	r0, #0
  1033f2:	d002      	beq	1033fa <__swsetup+0x12>
  1033f4:	6b83      	ldr	r3, [r0, #56]
  1033f6:	2b00      	cmp	r3, #0
  1033f8:	d01b      	beq	103432 <__swsetup+0x4a>
  1033fa:	89a2      	ldrh	r2, [r4, #12]
  1033fc:	2308      	mov	r3, #8
  1033fe:	1c16      	mov	r6, r2		(add r6, r2, #0)
  103400:	401e      	and	r6, r3
  103402:	d01d      	beq	103440 <__swsetup+0x58>
  103404:	6921      	ldr	r1, [r4, #16]
  103406:	2900      	cmp	r1, #0
  103408:	d016      	beq	103438 <__swsetup+0x50>
  10340a:	89a3      	ldrh	r3, [r4, #12]
  10340c:	07da      	lsl	r2, r3, #31
  10340e:	d405      	bmi	10341c <__swsetup+0x34>
  103410:	079a      	lsl	r2, r3, #30
  103412:	d50c      	bpl	10342e <__swsetup+0x46>
  103414:	2300      	mov	r3, #0
  103416:	2000      	mov	r0, #0
  103418:	60a3      	str	r3, [r4, #8]
  10341a:	e005      	b	103428 <__swsetup+0x40>
  10341c:	2300      	mov	r3, #0
  10341e:	60a3      	str	r3, [r4, #8]
  103420:	6963      	ldr	r3, [r4, #20]
  103422:	425b      	neg	r3, r3
  103424:	61a3      	str	r3, [r4, #24]
  103426:	2000      	mov	r0, #0
  103428:	bc70      	pop	{r4, r5, r6}
  10342a:	bc02      	pop	{r1}
  10342c:	4708      	bx	r1
  10342e:	6963      	ldr	r3, [r4, #20]
  103430:	e7f1      	b	103416 <__swsetup+0x2e>
  103432:	f829f001 	bl	104488 <__sinit>
  103436:	e7e0      	b	1033fa <__swsetup+0x12>
  103438:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10343a:	fc1ff001 	bl	104c7c <__smakebuf>
  10343e:	e7e4      	b	10340a <__swsetup+0x22>
  103440:	06d3      	lsl	r3, r2, #27
  103442:	d51b      	bpl	10347c <__swsetup+0x94>
  103444:	0753      	lsl	r3, r2, #29
  103446:	d517      	bpl	103478 <__swsetup+0x90>
  103448:	6b21      	ldr	r1, [r4, #48]
  10344a:	2900      	cmp	r1, #0
  10344c:	d008      	beq	103460 <__swsetup+0x78>
  10344e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  103450:	3340      	add	r3, #64
  103452:	4299      	cmp	r1, r3
  103454:	d003      	beq	10345e <__swsetup+0x76>
  103456:	6828      	ldr	r0, [r5, #0]
  103458:	f924f001 	bl	1046a4 <_free_r>
  10345c:	89a2      	ldrh	r2, [r4, #12]
  10345e:	6326      	str	r6, [r4, #48]
  103460:	2324      	mov	r3, #36
  103462:	439a      	bic	r2, r3
  103464:	81a2      	strh	r2, [r4, #12]
  103466:	6921      	ldr	r1, [r4, #16]
  103468:	2300      	mov	r3, #0
  10346a:	6063      	str	r3, [r4, #4]
  10346c:	6021      	str	r1, [r4, #0]
  10346e:	89a2      	ldrh	r2, [r4, #12]
  103470:	2308      	mov	r3, #8
  103472:	4313      	orr	r3, r2
  103474:	81a3      	strh	r3, [r4, #12]
  103476:	e7c6      	b	103406 <__swsetup+0x1e>
  103478:	6921      	ldr	r1, [r4, #16]
  10347a:	e7f9      	b	103470 <__swsetup+0x88>
  10347c:	2001      	mov	r0, #1
  10347e:	4240      	neg	r0, r0
  103480:	e7d2      	b	103428 <__swsetup+0x40>
  103482:	0000      	lsl	r0, r0, #0
  103484:	0010      	lsl	r0, r2, #0
  103486:	0020      	lsl	r0, r4, #0

00103488 <quorem>:
  103488:	b5f0      	push	{r4, r5, r6, r7, lr}
  10348a:	465f      	mov	r7, fp
  10348c:	4656      	mov	r6, sl
  10348e:	464d      	mov	r5, r9
  103490:	4644      	mov	r4, r8
  103492:	b4f0      	push	{r4, r5, r6, r7}
  103494:	690a      	ldr	r2, [r1, #16]
  103496:	6903      	ldr	r3, [r0, #16]
  103498:	b085      	sub	sp, #20
  10349a:	9001      	str	r0, [sp, #4]
  10349c:	9100      	str	r1, [sp, #0]
  10349e:	429a      	cmp	r2, r3
  1034a0:	dd00      	ble	1034a4 <quorem+0x1c>
  1034a2:	e095      	b	1035d0 <quorem+0x148>
  1034a4:	3a01      	sub	r2, #1
  1034a6:	0093      	lsl	r3, r2, #2
  1034a8:	4690      	mov	r8, r2
  1034aa:	9a01      	ldr	r2, [sp, #4]
  1034ac:	9f00      	ldr	r7, [sp, #0]
  1034ae:	3214      	add	r2, #20
  1034b0:	4692      	mov	sl, r2
  1034b2:	3714      	add	r7, #20
  1034b4:	18f9      	add	r1, r7, r3
  1034b6:	4453      	add	r3, sl
  1034b8:	9304      	str	r3, [sp, #16]
  1034ba:	4689      	mov	r9, r1
  1034bc:	681b      	ldr	r3, [r3, #0]
  1034be:	6809      	ldr	r1, [r1, #0]
  1034c0:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1034c2:	3101      	add	r1, #1
  1034c4:	9302      	str	r3, [sp, #8]
  1034c6:	ff23f002 	bl	106310 <__aeabi_uidiv>
  1034ca:	4683      	mov	fp, r0
  1034cc:	2800      	cmp	r0, #0
  1034ce:	d143      	bne	103558 <quorem+0xd0>
  1034d0:	9801      	ldr	r0, [sp, #4]
  1034d2:	9900      	ldr	r1, [sp, #0]
  1034d4:	f81cf002 	bl	105510 <__mcmp>
  1034d8:	2800      	cmp	r0, #0
  1034da:	db26      	blt	10352a <quorem+0xa2>
  1034dc:	2301      	mov	r3, #1
  1034de:	2600      	mov	r6, #0
  1034e0:	4d3c      	ldr	r5, [pc, #240]	(1035d4 <.text+0x35d4>)
  1034e2:	449b      	add	fp, r3
  1034e4:	4654      	mov	r4, sl
  1034e6:	46b4      	mov	ip, r6
  1034e8:	cf04      	ldmia	r7!,{r2}
  1034ea:	1c11      	mov	r1, r2		(add r1, r2, #0)
  1034ec:	4029      	and	r1, r5
  1034ee:	4461      	add	r1, ip
  1034f0:	0c0b      	lsr	r3, r1, #16
  1034f2:	0c12      	lsr	r2, r2, #16
  1034f4:	18d2      	add	r2, r2, r3
  1034f6:	0c13      	lsr	r3, r2, #16
  1034f8:	469c      	mov	ip, r3
  1034fa:	6823      	ldr	r3, [r4, #0]
  1034fc:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1034fe:	4028      	and	r0, r5
  103500:	4029      	and	r1, r5
  103502:	1a40      	sub	r0, r0, r1
  103504:	1980      	add	r0, r0, r6
  103506:	402a      	and	r2, r5
  103508:	0c1b      	lsr	r3, r3, #16
  10350a:	1a9b      	sub	r3, r3, r2
  10350c:	1402      	asr	r2, r0, #16
  10350e:	189b      	add	r3, r3, r2
  103510:	8063      	strh	r3, [r4, #2]
  103512:	8020      	strh	r0, [r4, #0]
  103514:	141e      	asr	r6, r3, #16
  103516:	3404      	add	r4, #4
  103518:	45b9      	cmp	r9, r7
  10351a:	d2e5      	bcs	1034e8 <quorem+0x60>
  10351c:	4641      	mov	r1, r8
  10351e:	008b      	lsl	r3, r1, #2
  103520:	4651      	mov	r1, sl
  103522:	18ca      	add	r2, r1, r3
  103524:	6813      	ldr	r3, [r2, #0]
  103526:	2b00      	cmp	r3, #0
  103528:	d00f      	beq	10354a <quorem+0xc2>
  10352a:	4658      	mov	r0, fp
  10352c:	b005      	add	sp, #20
  10352e:	bc3c      	pop	{r2, r3, r4, r5}
  103530:	4690      	mov	r8, r2
  103532:	4699      	mov	r9, r3
  103534:	46a2      	mov	sl, r4
  103536:	46ab      	mov	fp, r5
  103538:	bcf0      	pop	{r4, r5, r6, r7}
  10353a:	bc02      	pop	{r1}
  10353c:	4708      	bx	r1
  10353e:	6813      	ldr	r3, [r2, #0]
  103540:	2b00      	cmp	r3, #0
  103542:	d105      	bne	103550 <quorem+0xc8>
  103544:	2301      	mov	r3, #1
  103546:	425b      	neg	r3, r3
  103548:	4498      	add	r8, r3
  10354a:	3a04      	sub	r2, #4
  10354c:	4592      	cmp	sl, r2
  10354e:	d3f6      	bcc	10353e <quorem+0xb6>
  103550:	9a01      	ldr	r2, [sp, #4]
  103552:	4641      	mov	r1, r8
  103554:	6111      	str	r1, [r2, #16]
  103556:	e7e8      	b	10352a <quorem+0xa2>
  103558:	2100      	mov	r1, #0
  10355a:	9103      	str	r1, [sp, #12]
  10355c:	4e1d      	ldr	r6, [pc, #116]	(1035d4 <.text+0x35d4>)
  10355e:	4654      	mov	r4, sl
  103560:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  103562:	468c      	mov	ip, r1
  103564:	cd08      	ldmia	r5!,{r3}
  103566:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  103568:	4032      	and	r2, r6
  10356a:	1c11      	mov	r1, r2		(add r1, r2, #0)
  10356c:	465a      	mov	r2, fp
  10356e:	434a      	mul	r2, r1
  103570:	0c1b      	lsr	r3, r3, #16
  103572:	4659      	mov	r1, fp
  103574:	4359      	mul	r1, r3
  103576:	4462      	add	r2, ip
  103578:	0c13      	lsr	r3, r2, #16
  10357a:	18c9      	add	r1, r1, r3
  10357c:	0c0b      	lsr	r3, r1, #16
  10357e:	469c      	mov	ip, r3
  103580:	6823      	ldr	r3, [r4, #0]
  103582:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103584:	4032      	and	r2, r6
  103586:	4030      	and	r0, r6
  103588:	1a80      	sub	r0, r0, r2
  10358a:	9a03      	ldr	r2, [sp, #12]
  10358c:	4031      	and	r1, r6
  10358e:	1880      	add	r0, r0, r2
  103590:	0c1b      	lsr	r3, r3, #16
  103592:	1a5b      	sub	r3, r3, r1
  103594:	1402      	asr	r2, r0, #16
  103596:	189b      	add	r3, r3, r2
  103598:	1419      	asr	r1, r3, #16
  10359a:	8063      	strh	r3, [r4, #2]
  10359c:	8020      	strh	r0, [r4, #0]
  10359e:	9103      	str	r1, [sp, #12]
  1035a0:	3404      	add	r4, #4
  1035a2:	45a9      	cmp	r9, r5
  1035a4:	d2de      	bcs	103564 <quorem+0xdc>
  1035a6:	9a02      	ldr	r2, [sp, #8]
  1035a8:	2a00      	cmp	r2, #0
  1035aa:	d191      	bne	1034d0 <quorem+0x48>
  1035ac:	9a04      	ldr	r2, [sp, #16]
  1035ae:	3a04      	sub	r2, #4
  1035b0:	4592      	cmp	sl, r2
  1035b2:	d306      	bcc	1035c2 <quorem+0x13a>
  1035b4:	e008      	b	1035c8 <quorem+0x140>
  1035b6:	2301      	mov	r3, #1
  1035b8:	425b      	neg	r3, r3
  1035ba:	3a04      	sub	r2, #4
  1035bc:	4498      	add	r8, r3
  1035be:	4592      	cmp	sl, r2
  1035c0:	d202      	bcs	1035c8 <quorem+0x140>
  1035c2:	6813      	ldr	r3, [r2, #0]
  1035c4:	2b00      	cmp	r3, #0
  1035c6:	d0f6      	beq	1035b6 <quorem+0x12e>
  1035c8:	9a01      	ldr	r2, [sp, #4]
  1035ca:	4641      	mov	r1, r8
  1035cc:	6111      	str	r1, [r2, #16]
  1035ce:	e77f      	b	1034d0 <quorem+0x48>
  1035d0:	2000      	mov	r0, #0
  1035d2:	e7ab      	b	10352c <quorem+0xa4>
  1035d4:	ffff      	second half of BL instruction 0xffff
	...

001035d8 <_dtoa_r>:
  1035d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1035da:	465f      	mov	r7, fp
  1035dc:	4656      	mov	r6, sl
  1035de:	464d      	mov	r5, r9
  1035e0:	4644      	mov	r4, r8
  1035e2:	b4f0      	push	{r4, r5, r6, r7}
  1035e4:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1035e6:	6c01      	ldr	r1, [r0, #64]
  1035e8:	b0a0      	sub	sp, #128
  1035ea:	4683      	mov	fp, r0
  1035ec:	9301      	str	r3, [sp, #4]
  1035ee:	9c2b      	ldr	r4, [sp, #172]
  1035f0:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1035f2:	2900      	cmp	r1, #0
  1035f4:	d00a      	beq	10360c <_dtoa_r+0x34>
  1035f6:	6c43      	ldr	r3, [r0, #68]
  1035f8:	604b      	str	r3, [r1, #4]
  1035fa:	6c42      	ldr	r2, [r0, #68]
  1035fc:	2301      	mov	r3, #1
  1035fe:	4093      	lsl	r3, r2
  103600:	608b      	str	r3, [r1, #8]
  103602:	ff1ff001 	bl	105444 <_Bfree>
  103606:	2300      	mov	r3, #0
  103608:	4659      	mov	r1, fp
  10360a:	640b      	str	r3, [r1, #64]
  10360c:	1e32      	sub	r2, r6, #0
  10360e:	da00      	bge	103612 <_dtoa_r+0x3a>
  103610:	e0a5      	b	10375e <_dtoa_r+0x186>
  103612:	2300      	mov	r3, #0
  103614:	6023      	str	r3, [r4, #0]
  103616:	4ac6      	ldr	r2, [pc, #792]	(103930 <.text+0x3930>)
  103618:	1c33      	mov	r3, r6		(add r3, r6, #0)
  10361a:	4013      	and	r3, r2
  10361c:	1c34      	mov	r4, r6		(add r4, r6, #0)
  10361e:	4293      	cmp	r3, r2
  103620:	d100      	bne	103624 <_dtoa_r+0x4c>
  103622:	e08b      	b	10373c <_dtoa_r+0x164>
  103624:	1c30      	mov	r0, r6		(add r0, r6, #0)
  103626:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103628:	4ac2      	ldr	r2, [pc, #776]	(103934 <.text+0x3934>)
  10362a:	4bc3      	ldr	r3, [pc, #780]	(103938 <.text+0x3938>)
  10362c:	9602      	str	r6, [sp, #8]
  10362e:	9703      	str	r7, [sp, #12]
  103630:	fbccf003 	bl	106dcc <__nedf2>
  103634:	2800      	cmp	r0, #0
  103636:	d113      	bne	103660 <_dtoa_r+0x88>
  103638:	9d2a      	ldr	r5, [sp, #168]
  10363a:	992c      	ldr	r1, [sp, #176]
  10363c:	2301      	mov	r3, #1
  10363e:	602b      	str	r3, [r5, #0]
  103640:	2900      	cmp	r1, #0
  103642:	d100      	bne	103646 <_dtoa_r+0x6e>
  103644:	e36c      	b	103d20 <.text+0x3d20>
  103646:	4bbd      	ldr	r3, [pc, #756]	(10393c <.text+0x393c>)
  103648:	9a2c      	ldr	r2, [sp, #176]
  10364a:	6013      	str	r3, [r2, #0]
  10364c:	1e58      	sub	r0, r3, #1
  10364e:	b020      	add	sp, #128
  103650:	bc3c      	pop	{r2, r3, r4, r5}
  103652:	4690      	mov	r8, r2
  103654:	4699      	mov	r9, r3
  103656:	46a2      	mov	sl, r4
  103658:	46ab      	mov	fp, r5
  10365a:	bcf0      	pop	{r4, r5, r6, r7}
  10365c:	bc02      	pop	{r1}
  10365e:	4708      	bx	r1
  103660:	ab1f      	add	r3, sp, #124
  103662:	9300      	str	r3, [sp, #0]
  103664:	4658      	mov	r0, fp
  103666:	ab1e      	add	r3, sp, #120
  103668:	9902      	ldr	r1, [sp, #8]
  10366a:	9a03      	ldr	r2, [sp, #12]
  10366c:	f874f002 	bl	105758 <_d2b>
  103670:	0073      	lsl	r3, r6, #1
  103672:	0d5d      	lsr	r5, r3, #21
  103674:	900e      	str	r0, [sp, #56]
  103676:	2d00      	cmp	r5, #0
  103678:	d100      	bne	10367c <_dtoa_r+0xa4>
  10367a:	e07f      	b	10377c <_dtoa_r+0x1a4>
  10367c:	9802      	ldr	r0, [sp, #8]
  10367e:	9903      	ldr	r1, [sp, #12]
  103680:	4baf      	ldr	r3, [pc, #700]	(103940 <.text+0x3940>)
  103682:	4003      	and	r3, r0
  103684:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103686:	4baf      	ldr	r3, [pc, #700]	(103944 <.text+0x3944>)
  103688:	4aaf      	ldr	r2, [pc, #700]	(103948 <.text+0x3948>)
  10368a:	195b      	add	r3, r3, r5
  10368c:	2400      	mov	r4, #0
  10368e:	9d1f      	ldr	r5, [sp, #124]
  103690:	940d      	str	r4, [sp, #52]
  103692:	4310      	orr	r0, r2
  103694:	4698      	mov	r8, r3
  103696:	46aa      	mov	sl, r5
  103698:	4aac      	ldr	r2, [pc, #688]	(10394c <.text+0x394c>)
  10369a:	4bad      	ldr	r3, [pc, #692]	(103950 <.text+0x3950>)
  10369c:	f8faf003 	bl	106894 <__subdf3>
  1036a0:	4aac      	ldr	r2, [pc, #688]	(103954 <.text+0x3954>)
  1036a2:	4bad      	ldr	r3, [pc, #692]	(103958 <.text+0x3958>)
  1036a4:	f94ef003 	bl	106944 <__muldf3>
  1036a8:	4aac      	ldr	r2, [pc, #688]	(10395c <.text+0x395c>)
  1036aa:	4bad      	ldr	r3, [pc, #692]	(103960 <.text+0x3960>)
  1036ac:	f912f003 	bl	1068d4 <__adddf3>
  1036b0:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1036b2:	4640      	mov	r0, r8
  1036b4:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1036b6:	fc31f003 	bl	106f1c <__floatsidf>
  1036ba:	4aaa      	ldr	r2, [pc, #680]	(103964 <.text+0x3964>)
  1036bc:	4baa      	ldr	r3, [pc, #680]	(103968 <.text+0x3968>)
  1036be:	f941f003 	bl	106944 <__muldf3>
  1036c2:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1036c4:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1036c6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1036c8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1036ca:	f903f003 	bl	1068d4 <__adddf3>
  1036ce:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1036d0:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1036d2:	fc81f003 	bl	106fd8 <__fixdfsi>
  1036d6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1036d8:	9009      	str	r0, [sp, #36]
  1036da:	4a96      	ldr	r2, [pc, #600]	(103934 <.text+0x3934>)
  1036dc:	4b96      	ldr	r3, [pc, #600]	(103938 <.text+0x3938>)
  1036de:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1036e0:	fbf8f003 	bl	106ed4 <__ltdf2>
  1036e4:	2800      	cmp	r0, #0
  1036e6:	da01      	bge	1036ec <_dtoa_r+0x114>
  1036e8:	fbfbf000 	bl	103ee2 <.text+0x3ee2>
  1036ec:	9909      	ldr	r1, [sp, #36]
  1036ee:	2916      	cmp	r1, #22
  1036f0:	d800      	bhi	1036f4 <_dtoa_r+0x11c>
  1036f2:	e1c6      	b	103a82 <.text+0x3a82>
  1036f4:	2201      	mov	r2, #1
  1036f6:	920a      	str	r2, [sp, #40]
  1036f8:	4654      	mov	r4, sl
  1036fa:	4645      	mov	r5, r8
  1036fc:	1b63      	sub	r3, r4, r5
  1036fe:	1e5a      	sub	r2, r3, #1
  103700:	d501      	bpl	103706 <_dtoa_r+0x12e>
  103702:	fbe8f000 	bl	103ed6 <.text+0x3ed6>
  103706:	2100      	mov	r1, #0
  103708:	9105      	str	r1, [sp, #20]
  10370a:	4691      	mov	r9, r2
  10370c:	9b09      	ldr	r3, [sp, #36]
  10370e:	2b00      	cmp	r3, #0
  103710:	da01      	bge	103716 <_dtoa_r+0x13e>
  103712:	fbf8f000 	bl	103f06 <.text+0x3f06>
  103716:	2400      	mov	r4, #0
  103718:	930c      	str	r3, [sp, #48]
  10371a:	9406      	str	r4, [sp, #24]
  10371c:	4499      	add	r9, r3
  10371e:	9c01      	ldr	r4, [sp, #4]
  103720:	2c09      	cmp	r4, #9
  103722:	d84e      	bhi	1037c2 <_dtoa_r+0x1ea>
  103724:	2c05      	cmp	r4, #5
  103726:	dd00      	ble	10372a <_dtoa_r+0x152>
  103728:	e2c6      	b	103cb8 <.text+0x3cb8>
  10372a:	2501      	mov	r5, #1
  10372c:	9901      	ldr	r1, [sp, #4]
  10372e:	2905      	cmp	r1, #5
  103730:	d900      	bls	103734 <_dtoa_r+0x15c>
  103732:	e2a9      	b	103c88 <.text+0x3c88>
  103734:	4a8d      	ldr	r2, [pc, #564]	(10396c <.text+0x396c>)
  103736:	008b      	lsl	r3, r1, #2
  103738:	589b      	ldr	r3, [r3, r2]
  10373a:	469f      	mov	pc, r3
  10373c:	4b8c      	ldr	r3, [pc, #560]	(103970 <.text+0x3970>)
  10373e:	9a2a      	ldr	r2, [sp, #168]
  103740:	6013      	str	r3, [r2, #0]
  103742:	2f00      	cmp	r7, #0
  103744:	d011      	beq	10376a <_dtoa_r+0x192>
  103746:	488b      	ldr	r0, [pc, #556]	(103974 <.text+0x3974>)
  103748:	9b2c      	ldr	r3, [sp, #176]
  10374a:	2b00      	cmp	r3, #0
  10374c:	d100      	bne	103750 <_dtoa_r+0x178>
  10374e:	e77e      	b	10364e <_dtoa_r+0x76>
  103750:	78c3      	ldrb	r3, [r0, #3]
  103752:	1cc2      	add	r2, r0, #3
  103754:	2b00      	cmp	r3, #0
  103756:	d10d      	bne	103774 <_dtoa_r+0x19c>
  103758:	9c2c      	ldr	r4, [sp, #176]
  10375a:	6022      	str	r2, [r4, #0]
  10375c:	e777      	b	10364e <_dtoa_r+0x76>
  10375e:	2301      	mov	r3, #1
  103760:	6023      	str	r3, [r4, #0]
  103762:	4b85      	ldr	r3, [pc, #532]	(103978 <.text+0x3978>)
  103764:	1c16      	mov	r6, r2		(add r6, r2, #0)
  103766:	401e      	and	r6, r3
  103768:	e755      	b	103616 <_dtoa_r+0x3e>
  10376a:	4b75      	ldr	r3, [pc, #468]	(103940 <.text+0x3940>)
  10376c:	421e      	tst	r6, r3
  10376e:	d1ea      	bne	103746 <_dtoa_r+0x16e>
  103770:	4882      	ldr	r0, [pc, #520]	(10397c <.text+0x397c>)
  103772:	e7e9      	b	103748 <_dtoa_r+0x170>
  103774:	9c2c      	ldr	r4, [sp, #176]
  103776:	3205      	add	r2, #5
  103778:	6022      	str	r2, [r4, #0]
  10377a:	e768      	b	10364e <_dtoa_r+0x76>
  10377c:	991f      	ldr	r1, [sp, #124]
  10377e:	4a80      	ldr	r2, [pc, #512]	(103980 <.text+0x3980>)
  103780:	468a      	mov	sl, r1
  103782:	9b1e      	ldr	r3, [sp, #120]
  103784:	4452      	add	r2, sl
  103786:	18d5      	add	r5, r2, r3
  103788:	2d20      	cmp	r5, #32
  10378a:	dc00      	bgt	10378e <_dtoa_r+0x1b6>
  10378c:	e277      	b	103c7e <.text+0x3c7e>
  10378e:	2240      	mov	r2, #64
  103790:	1b52      	sub	r2, r2, r5
  103792:	4094      	lsl	r4, r2
  103794:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103796:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103798:	3b20      	sub	r3, #32
  10379a:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  10379c:	40dc      	lsr	r4, r3
  10379e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1037a0:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1037a2:	431c      	orr	r4, r3
  1037a4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1037a6:	fbb9f003 	bl	106f1c <__floatsidf>
  1037aa:	2c00      	cmp	r4, #0
  1037ac:	da01      	bge	1037b2 <_dtoa_r+0x1da>
  1037ae:	fc79f000 	bl	1040a4 <.text+0x40a4>
  1037b2:	4b74      	ldr	r3, [pc, #464]	(103984 <.text+0x3984>)
  1037b4:	4a74      	ldr	r2, [pc, #464]	(103988 <.text+0x3988>)
  1037b6:	195b      	add	r3, r3, r5
  1037b8:	2401      	mov	r4, #1
  1037ba:	1880      	add	r0, r0, r2
  1037bc:	4698      	mov	r8, r3
  1037be:	940d      	str	r4, [sp, #52]
  1037c0:	e76a      	b	103698 <_dtoa_r+0xc0>
  1037c2:	2400      	mov	r4, #0
  1037c4:	9401      	str	r4, [sp, #4]
  1037c6:	2501      	mov	r5, #1
  1037c8:	2201      	mov	r2, #1
  1037ca:	4252      	neg	r2, r2
  1037cc:	2100      	mov	r1, #0
  1037ce:	2301      	mov	r3, #1
  1037d0:	9129      	str	r1, [sp, #164]
  1037d2:	9208      	str	r2, [sp, #32]
  1037d4:	9207      	str	r2, [sp, #28]
  1037d6:	930b      	str	r3, [sp, #44]
  1037d8:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1037da:	2300      	mov	r3, #0
  1037dc:	465a      	mov	r2, fp
  1037de:	6453      	str	r3, [r2, #68]
  1037e0:	465b      	mov	r3, fp
  1037e2:	6c59      	ldr	r1, [r3, #68]
  1037e4:	4658      	mov	r0, fp
  1037e6:	ff89f001 	bl	1056fc <_Balloc>
  1037ea:	4659      	mov	r1, fp
  1037ec:	9016      	str	r0, [sp, #88]
  1037ee:	6408      	str	r0, [r1, #64]
  1037f0:	2c0e      	cmp	r4, #14
  1037f2:	d900      	bls	1037f6 <_dtoa_r+0x21e>
  1037f4:	e07f      	b	1038f6 <_dtoa_r+0x31e>
  1037f6:	2d00      	cmp	r5, #0
  1037f8:	d100      	bne	1037fc <_dtoa_r+0x224>
  1037fa:	e07c      	b	1038f6 <_dtoa_r+0x31e>
  1037fc:	9a09      	ldr	r2, [sp, #36]
  1037fe:	2a00      	cmp	r2, #0
  103800:	dc00      	bgt	103804 <_dtoa_r+0x22c>
  103802:	e307      	b	103e14 <.text+0x3e14>
  103804:	9b09      	ldr	r3, [sp, #36]
  103806:	210f      	mov	r1, #15
  103808:	4a60      	ldr	r2, [pc, #384]	(10398c <.text+0x398c>)
  10380a:	400b      	and	r3, r1
  10380c:	00db      	lsl	r3, r3, #3
  10380e:	189b      	add	r3, r3, r2
  103810:	681c      	ldr	r4, [r3, #0]
  103812:	685d      	ldr	r5, [r3, #4]
  103814:	9412      	str	r4, [sp, #72]
  103816:	9513      	str	r5, [sp, #76]
  103818:	9d09      	ldr	r5, [sp, #36]
  10381a:	112c      	asr	r4, r5, #4
  10381c:	06e2      	lsl	r2, r4, #27
  10381e:	d501      	bpl	103824 <_dtoa_r+0x24c>
  103820:	fc6df000 	bl	1040fe <.text+0x40fe>
  103824:	2302      	mov	r3, #2
  103826:	469a      	mov	sl, r3
  103828:	2c00      	cmp	r4, #0
  10382a:	d013      	beq	103854 <_dtoa_r+0x27c>
  10382c:	2101      	mov	r1, #1
  10382e:	4d58      	ldr	r5, [pc, #352]	(103990 <.text+0x3990>)
  103830:	4688      	mov	r8, r1
  103832:	4642      	mov	r2, r8
  103834:	4214      	tst	r4, r2
  103836:	d009      	beq	10384c <_dtoa_r+0x274>
  103838:	2301      	mov	r3, #1
  10383a:	9812      	ldr	r0, [sp, #72]
  10383c:	9913      	ldr	r1, [sp, #76]
  10383e:	449a      	add	sl, r3
  103840:	682a      	ldr	r2, [r5, #0]
  103842:	686b      	ldr	r3, [r5, #4]
  103844:	f87ef003 	bl	106944 <__muldf3>
  103848:	9012      	str	r0, [sp, #72]
  10384a:	9113      	str	r1, [sp, #76]
  10384c:	1064      	asr	r4, r4, #1
  10384e:	3508      	add	r5, #8
  103850:	2c00      	cmp	r4, #0
  103852:	d1ee      	bne	103832 <_dtoa_r+0x25a>
  103854:	1c30      	mov	r0, r6		(add r0, r6, #0)
  103856:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103858:	9a12      	ldr	r2, [sp, #72]
  10385a:	9b13      	ldr	r3, [sp, #76]
  10385c:	f9c8f003 	bl	106bf0 <__divdf3>
  103860:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103862:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103864:	9d0a      	ldr	r5, [sp, #40]
  103866:	2d00      	cmp	r5, #0
  103868:	d009      	beq	10387e <_dtoa_r+0x2a6>
  10386a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10386c:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10386e:	4a49      	ldr	r2, [pc, #292]	(103994 <.text+0x3994>)
  103870:	4b49      	ldr	r3, [pc, #292]	(103998 <.text+0x3998>)
  103872:	fb2ff003 	bl	106ed4 <__ltdf2>
  103876:	2800      	cmp	r0, #0
  103878:	da01      	bge	10387e <_dtoa_r+0x2a6>
  10387a:	fd28f000 	bl	1042ce <.text+0x42ce>
  10387e:	4650      	mov	r0, sl
  103880:	9614      	str	r6, [sp, #80]
  103882:	9715      	str	r7, [sp, #84]
  103884:	fb4af003 	bl	106f1c <__floatsidf>
  103888:	9a14      	ldr	r2, [sp, #80]
  10388a:	9b15      	ldr	r3, [sp, #84]
  10388c:	f85af003 	bl	106944 <__muldf3>
  103890:	4a42      	ldr	r2, [pc, #264]	(10399c <.text+0x399c>)
  103892:	4b43      	ldr	r3, [pc, #268]	(1039a0 <.text+0x39a0>)
  103894:	f81ef003 	bl	1068d4 <__adddf3>
  103898:	4b42      	ldr	r3, [pc, #264]	(1039a4 <.text+0x39a4>)
  10389a:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10389c:	9907      	ldr	r1, [sp, #28]
  10389e:	18c4      	add	r4, r0, r3
  1038a0:	2900      	cmp	r1, #0
  1038a2:	d000      	beq	1038a6 <_dtoa_r+0x2ce>
  1038a4:	e362      	b	103f6c <.text+0x3f6c>
  1038a6:	4a40      	ldr	r2, [pc, #256]	(1039a8 <.text+0x39a8>)
  1038a8:	4b40      	ldr	r3, [pc, #256]	(1039ac <.text+0x39ac>)
  1038aa:	9814      	ldr	r0, [sp, #80]
  1038ac:	9915      	ldr	r1, [sp, #84]
  1038ae:	fff1f002 	bl	106894 <__subdf3>
  1038b2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1038b4:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1038b6:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1038b8:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1038ba:	fab3f003 	bl	106e24 <__gtdf2>
  1038be:	2800      	cmp	r0, #0
  1038c0:	dd01      	ble	1038c6 <_dtoa_r+0x2ee>
  1038c2:	fc68f000 	bl	104196 <.text+0x4196>
  1038c6:	2180      	mov	r1, #128
  1038c8:	0609      	lsl	r1, r1, #24
  1038ca:	1862      	add	r2, r4, r1
  1038cc:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1038ce:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1038d0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1038d2:	fafff003 	bl	106ed4 <__ltdf2>
  1038d6:	2800      	cmp	r0, #0
  1038d8:	da0b      	bge	1038f2 <_dtoa_r+0x31a>
  1038da:	2400      	mov	r4, #0
  1038dc:	9410      	str	r4, [sp, #64]
  1038de:	9411      	str	r4, [sp, #68]
  1038e0:	9d29      	ldr	r5, [sp, #164]
  1038e2:	9910      	ldr	r1, [sp, #64]
  1038e4:	9f16      	ldr	r7, [sp, #88]
  1038e6:	43ed      	mvn	r5, r5
  1038e8:	2200      	mov	r2, #0
  1038ea:	468a      	mov	sl, r1
  1038ec:	9509      	str	r5, [sp, #36]
  1038ee:	920f      	str	r2, [sp, #60]
  1038f0:	e24e      	b	103d90 <.text+0x3d90>
  1038f2:	9e02      	ldr	r6, [sp, #8]
  1038f4:	9f03      	ldr	r7, [sp, #12]
  1038f6:	9b1e      	ldr	r3, [sp, #120]
  1038f8:	2b00      	cmp	r3, #0
  1038fa:	da00      	bge	1038fe <_dtoa_r+0x326>
  1038fc:	e0d1      	b	103aa2 <.text+0x3aa2>
  1038fe:	9a09      	ldr	r2, [sp, #36]
  103900:	2a0e      	cmp	r2, #14
  103902:	dd00      	ble	103906 <_dtoa_r+0x32e>
  103904:	e0cd      	b	103aa2 <.text+0x3aa2>
  103906:	9c09      	ldr	r4, [sp, #36]
  103908:	4a20      	ldr	r2, [pc, #128]	(10398c <.text+0x398c>)
  10390a:	00e3      	lsl	r3, r4, #3
  10390c:	189b      	add	r3, r3, r2
  10390e:	6819      	ldr	r1, [r3, #0]
  103910:	685a      	ldr	r2, [r3, #4]
  103912:	911b      	str	r1, [sp, #108]
  103914:	921c      	str	r2, [sp, #112]
  103916:	9a29      	ldr	r2, [sp, #164]
  103918:	2a00      	cmp	r2, #0
  10391a:	da01      	bge	103920 <_dtoa_r+0x348>
  10391c:	fc23f000 	bl	104166 <.text+0x4166>
  103920:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  103922:	9907      	ldr	r1, [sp, #28]
  103924:	9f16      	ldr	r7, [sp, #88]
  103926:	19c9      	add	r1, r1, r7
  103928:	1c34      	mov	r4, r6		(add r4, r6, #0)
  10392a:	4688      	mov	r8, r1
  10392c:	e04c      	b	1039c8 <.text+0x39c8>
  10392e:	0000      	lsl	r0, r0, #0
  103930:	0000      	lsl	r0, r0, #0
  103932:	7ff0      	ldrb	r0, [r6, #31]
	...
  10393c:	79a5      	ldrb	r5, [r4, #6]
  10393e:	0010      	lsl	r0, r2, #0
  103940:	ffff      	second half of BL instruction 0xffff
  103942:	000f      	lsl	r7, r1, #0
  103944:	fc01      	second half of BL instruction 0xfc01
  103946:	ffff      	second half of BL instruction 0xffff
  103948:	0000      	lsl	r0, r0, #0
  10394a:	3ff0      	sub	r7, #240
  10394c:	0000      	lsl	r0, r0, #0
  10394e:	3ff8      	sub	r7, #248
  103950:	0000      	lsl	r0, r0, #0
  103952:	0000      	lsl	r0, r0, #0
  103954:	87a7      	strh	r7, [r4, #60]
  103956:	3fd2      	sub	r7, #210
  103958:	4361      	mul	r1, r4
  10395a:	636f      	str	r7, [r5, #52]
  10395c:	8a28      	ldrh	r0, [r5, #16]
  10395e:	3fc6      	sub	r7, #198
  103960:	c8b3      	ldmia	r0!,{r0, r1, r4, r5, r7}
  103962:	8b60      	ldrh	r0, [r4, #26]
  103964:	4413      	add	r3, r2
  103966:	3fd3      	sub	r7, #211
  103968:	79fb      	ldrb	r3, [r7, #7]
  10396a:	509f      	str	r7, [r3, r2]
  10396c:	778c      	strb	r4, [r1, #30]
  10396e:	0010      	lsl	r0, r2, #0
  103970:	270f      	mov	r7, #15
  103972:	0000      	lsl	r0, r0, #0
  103974:	79e0      	ldrb	r0, [r4, #7]
  103976:	0010      	lsl	r0, r2, #0
  103978:	ffff      	second half of BL instruction 0xffff
  10397a:	7fff      	ldrb	r7, [r7, #31]
  10397c:	79d4      	ldrb	r4, [r2, #7]
  10397e:	0010      	lsl	r0, r2, #0
  103980:	0432      	lsl	r2, r6, #16
  103982:	0000      	lsl	r0, r0, #0
  103984:	fbcd      	second half of BL instruction 0xfbcd
  103986:	ffff      	second half of BL instruction 0xffff
  103988:	0000      	lsl	r0, r0, #0
  10398a:	fe10      	second half of BL instruction 0xfe10
  10398c:	77dc      	strb	r4, [r3, #31]
  10398e:	0010      	lsl	r0, r2, #0
  103990:	78a4      	ldrb	r4, [r4, #2]
  103992:	0010      	lsl	r0, r2, #0
  103994:	0000      	lsl	r0, r0, #0
  103996:	3ff0      	sub	r7, #240
  103998:	0000      	lsl	r0, r0, #0
  10399a:	0000      	lsl	r0, r0, #0
  10399c:	0000      	lsl	r0, r0, #0
  10399e:	401c      	and	r4, r3
  1039a0:	0000      	lsl	r0, r0, #0
  1039a2:	0000      	lsl	r0, r0, #0
  1039a4:	0000      	lsl	r0, r0, #0
  1039a6:	fcc0      	second half of BL instruction 0xfcc0
  1039a8:	0000      	lsl	r0, r0, #0
  1039aa:	4014      	and	r4, r2
  1039ac:	0000      	lsl	r0, r0, #0
  1039ae:	0000      	lsl	r0, r0, #0
  1039b0:	4bc9      	ldr	r3, [pc, #804]	(103cd8 <.text+0x3cd8>)
  1039b2:	4ac8      	ldr	r2, [pc, #800]	(103cd4 <.text+0x3cd4>)
  1039b4:	ffc6f002 	bl	106944 <__muldf3>
  1039b8:	4ac8      	ldr	r2, [pc, #800]	(103cdc <.text+0x3cdc>)
  1039ba:	4bc9      	ldr	r3, [pc, #804]	(103ce0 <.text+0x3ce0>)
  1039bc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1039be:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1039c0:	fa04f003 	bl	106dcc <__nedf2>
  1039c4:	2800      	cmp	r0, #0
  1039c6:	d04b      	beq	103a60 <.text+0x3a60>
  1039c8:	9a1b      	ldr	r2, [sp, #108]
  1039ca:	9b1c      	ldr	r3, [sp, #112]
  1039cc:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1039ce:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1039d0:	f90ef003 	bl	106bf0 <__divdf3>
  1039d4:	fb00f003 	bl	106fd8 <__fixdfsi>
  1039d8:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1039da:	fa9ff003 	bl	106f1c <__floatsidf>
  1039de:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1039e0:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1039e2:	981b      	ldr	r0, [sp, #108]
  1039e4:	991c      	ldr	r1, [sp, #112]
  1039e6:	ffadf002 	bl	106944 <__muldf3>
  1039ea:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1039ec:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1039ee:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1039f0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1039f2:	ff4ff002 	bl	106894 <__subdf3>
  1039f6:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1039f8:	3330      	add	r3, #48
  1039fa:	703b      	strb	r3, [r7, #0]
  1039fc:	3701      	add	r7, #1
  1039fe:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103a00:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103a02:	45b8      	cmp	r8, r7
  103a04:	d1d4      	bne	1039b0 <.text+0x39b0>
  103a06:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103a08:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103a0a:	ff63f002 	bl	1068d4 <__adddf3>
  103a0e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103a10:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103a12:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103a14:	981b      	ldr	r0, [sp, #108]
  103a16:	991c      	ldr	r1, [sp, #112]
  103a18:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103a1a:	fa5bf003 	bl	106ed4 <__ltdf2>
  103a1e:	2800      	cmp	r0, #0
  103a20:	db09      	blt	103a36 <.text+0x3a36>
  103a22:	981b      	ldr	r0, [sp, #108]
  103a24:	991c      	ldr	r1, [sp, #112]
  103a26:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103a28:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103a2a:	f9a3f003 	bl	106d74 <__eqdf2>
  103a2e:	2800      	cmp	r0, #0
  103a30:	d116      	bne	103a60 <.text+0x3a60>
  103a32:	07f3      	lsl	r3, r6, #31
  103a34:	d514      	bpl	103a60 <.text+0x3a60>
  103a36:	9909      	ldr	r1, [sp, #36]
  103a38:	911d      	str	r1, [sp, #116]
  103a3a:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  103a3c:	3a01      	sub	r2, #1
  103a3e:	7813      	ldrb	r3, [r2, #0]
  103a40:	2b39      	cmp	r3, #57
  103a42:	d108      	bne	103a56 <.text+0x3a56>
  103a44:	9c16      	ldr	r4, [sp, #88]
  103a46:	42a2      	cmp	r2, r4
  103a48:	d1f8      	bne	103a3c <.text+0x3a3c>
  103a4a:	9d1d      	ldr	r5, [sp, #116]
  103a4c:	2330      	mov	r3, #48
  103a4e:	3501      	add	r5, #1
  103a50:	951d      	str	r5, [sp, #116]
  103a52:	7023      	strb	r3, [r4, #0]
  103a54:	7813      	ldrb	r3, [r2, #0]
  103a56:	3301      	add	r3, #1
  103a58:	7013      	strb	r3, [r2, #0]
  103a5a:	1c57      	add	r7, r2, #1
  103a5c:	9a1d      	ldr	r2, [sp, #116]
  103a5e:	9209      	str	r2, [sp, #36]
  103a60:	4658      	mov	r0, fp
  103a62:	990e      	ldr	r1, [sp, #56]
  103a64:	fceef001 	bl	105444 <_Bfree>
  103a68:	2300      	mov	r3, #0
  103a6a:	703b      	strb	r3, [r7, #0]
  103a6c:	9b09      	ldr	r3, [sp, #36]
  103a6e:	9c2a      	ldr	r4, [sp, #168]
  103a70:	9d2c      	ldr	r5, [sp, #176]
  103a72:	3301      	add	r3, #1
  103a74:	6023      	str	r3, [r4, #0]
  103a76:	2d00      	cmp	r5, #0
  103a78:	d100      	bne	103a7c <.text+0x3a7c>
  103a7a:	e33d      	b	1040f8 <.text+0x40f8>
  103a7c:	9816      	ldr	r0, [sp, #88]
  103a7e:	602f      	str	r7, [r5, #0]
  103a80:	e5e5      	b	10364e <_dtoa_r+0x76>
  103a82:	9c09      	ldr	r4, [sp, #36]
  103a84:	4b97      	ldr	r3, [pc, #604]	(103ce4 <.text+0x3ce4>)
  103a86:	00e2      	lsl	r2, r4, #3
  103a88:	18d2      	add	r2, r2, r3
  103a8a:	9802      	ldr	r0, [sp, #8]
  103a8c:	9903      	ldr	r1, [sp, #12]
  103a8e:	6853      	ldr	r3, [r2, #4]
  103a90:	6812      	ldr	r2, [r2, #0]
  103a92:	fa1ff003 	bl	106ed4 <__ltdf2>
  103a96:	2800      	cmp	r0, #0
  103a98:	da00      	bge	103a9c <.text+0x3a9c>
  103a9a:	e0ea      	b	103c72 <.text+0x3c72>
  103a9c:	2500      	mov	r5, #0
  103a9e:	950a      	str	r5, [sp, #40]
  103aa0:	e62a      	b	1036f8 <_dtoa_r+0x120>
  103aa2:	9c0b      	ldr	r4, [sp, #44]
  103aa4:	2c00      	cmp	r4, #0
  103aa6:	d000      	beq	103aaa <.text+0x3aaa>
  103aa8:	e11e      	b	103ce8 <.text+0x3ce8>
  103aaa:	9906      	ldr	r1, [sp, #24]
  103aac:	2200      	mov	r2, #0
  103aae:	9d05      	ldr	r5, [sp, #20]
  103ab0:	9210      	str	r2, [sp, #64]
  103ab2:	4688      	mov	r8, r1
  103ab4:	2d00      	cmp	r5, #0
  103ab6:	dd0d      	ble	103ad4 <.text+0x3ad4>
  103ab8:	4649      	mov	r1, r9
  103aba:	2900      	cmp	r1, #0
  103abc:	dd0a      	ble	103ad4 <.text+0x3ad4>
  103abe:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103ac0:	454d      	cmp	r5, r9
  103ac2:	dd00      	ble	103ac6 <.text+0x3ac6>
  103ac4:	e17a      	b	103dbc <.text+0x3dbc>
  103ac6:	9a05      	ldr	r2, [sp, #20]
  103ac8:	464c      	mov	r4, r9
  103aca:	1ad2      	sub	r2, r2, r3
  103acc:	1ae4      	sub	r4, r4, r3
  103ace:	9205      	str	r2, [sp, #20]
  103ad0:	1aed      	sub	r5, r5, r3
  103ad2:	46a1      	mov	r9, r4
  103ad4:	9906      	ldr	r1, [sp, #24]
  103ad6:	2900      	cmp	r1, #0
  103ad8:	dd1d      	ble	103b16 <.text+0x3b16>
  103ada:	9a0b      	ldr	r2, [sp, #44]
  103adc:	2a00      	cmp	r2, #0
  103ade:	d100      	bne	103ae2 <.text+0x3ae2>
  103ae0:	e23d      	b	103f5e <.text+0x3f5e>
  103ae2:	4643      	mov	r3, r8
  103ae4:	2b00      	cmp	r3, #0
  103ae6:	dd10      	ble	103b0a <.text+0x3b0a>
  103ae8:	9910      	ldr	r1, [sp, #64]
  103aea:	4642      	mov	r2, r8
  103aec:	4658      	mov	r0, fp
  103aee:	f873f002 	bl	105bd8 <_pow5mult>
  103af2:	9010      	str	r0, [sp, #64]
  103af4:	9910      	ldr	r1, [sp, #64]
  103af6:	9a0e      	ldr	r2, [sp, #56]
  103af8:	4658      	mov	r0, fp
  103afa:	ff6bf001 	bl	1059d4 <_multiply>
  103afe:	990e      	ldr	r1, [sp, #56]
  103b00:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103b02:	4658      	mov	r0, fp
  103b04:	fc9ef001 	bl	105444 <_Bfree>
  103b08:	940e      	str	r4, [sp, #56]
  103b0a:	9c06      	ldr	r4, [sp, #24]
  103b0c:	4641      	mov	r1, r8
  103b0e:	1a62      	sub	r2, r4, r1
  103b10:	2a00      	cmp	r2, #0
  103b12:	d000      	beq	103b16 <.text+0x3b16>
  103b14:	e16d      	b	103df2 <.text+0x3df2>
  103b16:	4658      	mov	r0, fp
  103b18:	2101      	mov	r1, #1
  103b1a:	f803f002 	bl	105b24 <_i2b>
  103b1e:	9a0c      	ldr	r2, [sp, #48]
  103b20:	9011      	str	r0, [sp, #68]
  103b22:	2a00      	cmp	r2, #0
  103b24:	dd04      	ble	103b30 <.text+0x3b30>
  103b26:	4658      	mov	r0, fp
  103b28:	9911      	ldr	r1, [sp, #68]
  103b2a:	f855f002 	bl	105bd8 <_pow5mult>
  103b2e:	9011      	str	r0, [sp, #68]
  103b30:	9b01      	ldr	r3, [sp, #4]
  103b32:	2b01      	cmp	r3, #1
  103b34:	dc00      	bgt	103b38 <.text+0x3b38>
  103b36:	e14a      	b	103dce <.text+0x3dce>
  103b38:	2400      	mov	r4, #0
  103b3a:	9a0c      	ldr	r2, [sp, #48]
  103b3c:	2a00      	cmp	r2, #0
  103b3e:	d000      	beq	103b42 <.text+0x3b42>
  103b40:	e203      	b	103f4a <.text+0x3f4a>
  103b42:	2301      	mov	r3, #1
  103b44:	4649      	mov	r1, r9
  103b46:	18ca      	add	r2, r1, r3
  103b48:	231f      	mov	r3, #31
  103b4a:	401a      	and	r2, r3
  103b4c:	d000      	beq	103b50 <.text+0x3b50>
  103b4e:	e0b8      	b	103cc2 <.text+0x3cc2>
  103b50:	221c      	mov	r2, #28
  103b52:	9b05      	ldr	r3, [sp, #20]
  103b54:	189b      	add	r3, r3, r2
  103b56:	9305      	str	r3, [sp, #20]
  103b58:	18ad      	add	r5, r5, r2
  103b5a:	4491      	add	r9, r2
  103b5c:	9905      	ldr	r1, [sp, #20]
  103b5e:	2900      	cmp	r1, #0
  103b60:	dd05      	ble	103b6e <.text+0x3b6e>
  103b62:	4658      	mov	r0, fp
  103b64:	990e      	ldr	r1, [sp, #56]
  103b66:	9a05      	ldr	r2, [sp, #20]
  103b68:	fedef001 	bl	105928 <_lshift>
  103b6c:	900e      	str	r0, [sp, #56]
  103b6e:	464a      	mov	r2, r9
  103b70:	2a00      	cmp	r2, #0
  103b72:	dd04      	ble	103b7e <.text+0x3b7e>
  103b74:	4658      	mov	r0, fp
  103b76:	9911      	ldr	r1, [sp, #68]
  103b78:	fed6f001 	bl	105928 <_lshift>
  103b7c:	9011      	str	r0, [sp, #68]
  103b7e:	9b0a      	ldr	r3, [sp, #40]
  103b80:	2b00      	cmp	r3, #0
  103b82:	d000      	beq	103b86 <.text+0x3b86>
  103b84:	e1c9      	b	103f1a <.text+0x3f1a>
  103b86:	9a07      	ldr	r2, [sp, #28]
  103b88:	2a00      	cmp	r2, #0
  103b8a:	dc00      	bgt	103b8e <.text+0x3b8e>
  103b8c:	e290      	b	1040b0 <.text+0x40b0>
  103b8e:	9b0b      	ldr	r3, [sp, #44]
  103b90:	2b00      	cmp	r3, #0
  103b92:	d100      	bne	103b96 <.text+0x3b96>
  103b94:	e0c6      	b	103d24 <.text+0x3d24>
  103b96:	2d00      	cmp	r5, #0
  103b98:	dd05      	ble	103ba6 <.text+0x3ba6>
  103b9a:	4658      	mov	r0, fp
  103b9c:	9910      	ldr	r1, [sp, #64]
  103b9e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103ba0:	fec2f001 	bl	105928 <_lshift>
  103ba4:	9010      	str	r0, [sp, #64]
  103ba6:	2c00      	cmp	r4, #0
  103ba8:	d000      	beq	103bac <.text+0x3bac>
  103baa:	e2f8      	b	10419e <.text+0x419e>
  103bac:	9c10      	ldr	r4, [sp, #64]
  103bae:	46a2      	mov	sl, r4
  103bb0:	2301      	mov	r3, #1
  103bb2:	9910      	ldr	r1, [sp, #64]
  103bb4:	403b      	and	r3, r7
  103bb6:	9304      	str	r3, [sp, #16]
  103bb8:	910f      	str	r1, [sp, #60]
  103bba:	9f16      	ldr	r7, [sp, #88]
  103bbc:	9911      	ldr	r1, [sp, #68]
  103bbe:	980e      	ldr	r0, [sp, #56]
  103bc0:	fc62f7ff 	bl	103488 <quorem>
  103bc4:	2230      	mov	r2, #48
  103bc6:	4681      	mov	r9, r0
  103bc8:	444a      	add	r2, r9
  103bca:	990f      	ldr	r1, [sp, #60]
  103bcc:	980e      	ldr	r0, [sp, #56]
  103bce:	4690      	mov	r8, r2
  103bd0:	fc9ef001 	bl	105510 <__mcmp>
  103bd4:	9911      	ldr	r1, [sp, #68]
  103bd6:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103bd8:	4652      	mov	r2, sl
  103bda:	4658      	mov	r0, fp
  103bdc:	fe30f001 	bl	105840 <__mdiff>
  103be0:	68c3      	ldr	r3, [r0, #12]
  103be2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103be4:	2b00      	cmp	r3, #0
  103be6:	d000      	beq	103bea <.text+0x3bea>
  103be8:	e166      	b	103eb8 <.text+0x3eb8>
  103bea:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103bec:	980e      	ldr	r0, [sp, #56]
  103bee:	fc8ff001 	bl	105510 <__mcmp>
  103bf2:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103bf4:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103bf6:	4658      	mov	r0, fp
  103bf8:	fc24f001 	bl	105444 <_Bfree>
  103bfc:	2d00      	cmp	r5, #0
  103bfe:	d106      	bne	103c0e <.text+0x3c0e>
  103c00:	9b01      	ldr	r3, [sp, #4]
  103c02:	2b00      	cmp	r3, #0
  103c04:	d103      	bne	103c0e <.text+0x3c0e>
  103c06:	9c04      	ldr	r4, [sp, #16]
  103c08:	2c00      	cmp	r4, #0
  103c0a:	d100      	bne	103c0e <.text+0x3c0e>
  103c0c:	e39e      	b	10434c <.text+0x434c>
  103c0e:	2e00      	cmp	r6, #0
  103c10:	da00      	bge	103c14 <.text+0x3c14>
  103c12:	e290      	b	104136 <.text+0x4136>
  103c14:	2e00      	cmp	r6, #0
  103c16:	d106      	bne	103c26 <.text+0x3c26>
  103c18:	9b01      	ldr	r3, [sp, #4]
  103c1a:	2b00      	cmp	r3, #0
  103c1c:	d103      	bne	103c26 <.text+0x3c26>
  103c1e:	9c04      	ldr	r4, [sp, #16]
  103c20:	2c00      	cmp	r4, #0
  103c22:	d100      	bne	103c26 <.text+0x3c26>
  103c24:	e287      	b	104136 <.text+0x4136>
  103c26:	2d00      	cmp	r5, #0
  103c28:	dd00      	ble	103c2c <.text+0x3c2c>
  103c2a:	e334      	b	104296 <.text+0x4296>
  103c2c:	4645      	mov	r5, r8
  103c2e:	703d      	strb	r5, [r7, #0]
  103c30:	9916      	ldr	r1, [sp, #88]
  103c32:	9a07      	ldr	r2, [sp, #28]
  103c34:	3701      	add	r7, #1
  103c36:	188b      	add	r3, r1, r2
  103c38:	429f      	cmp	r7, r3
  103c3a:	d100      	bne	103c3e <.text+0x3c3e>
  103c3c:	e08d      	b	103d5a <.text+0x3d5a>
  103c3e:	2300      	mov	r3, #0
  103c40:	4658      	mov	r0, fp
  103c42:	990e      	ldr	r1, [sp, #56]
  103c44:	220a      	mov	r2, #10
  103c46:	ff79f001 	bl	105b3c <_multadd>
  103c4a:	9b0f      	ldr	r3, [sp, #60]
  103c4c:	900e      	str	r0, [sp, #56]
  103c4e:	4553      	cmp	r3, sl
  103c50:	d100      	bne	103c54 <.text+0x3c54>
  103c52:	e137      	b	103ec4 <.text+0x3ec4>
  103c54:	990f      	ldr	r1, [sp, #60]
  103c56:	220a      	mov	r2, #10
  103c58:	2300      	mov	r3, #0
  103c5a:	4658      	mov	r0, fp
  103c5c:	ff6ef001 	bl	105b3c <_multadd>
  103c60:	4651      	mov	r1, sl
  103c62:	900f      	str	r0, [sp, #60]
  103c64:	220a      	mov	r2, #10
  103c66:	4658      	mov	r0, fp
  103c68:	2300      	mov	r3, #0
  103c6a:	ff67f001 	bl	105b3c <_multadd>
  103c6e:	4682      	mov	sl, r0
  103c70:	e7a4      	b	103bbc <.text+0x3bbc>
  103c72:	9909      	ldr	r1, [sp, #36]
  103c74:	2200      	mov	r2, #0
  103c76:	3901      	sub	r1, #1
  103c78:	9109      	str	r1, [sp, #36]
  103c7a:	920a      	str	r2, [sp, #40]
  103c7c:	e53c      	b	1036f8 <_dtoa_r+0x120>
  103c7e:	2320      	mov	r3, #32
  103c80:	1b5b      	sub	r3, r3, r5
  103c82:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  103c84:	409c      	lsl	r4, r3
  103c86:	e58d      	b	1037a4 <_dtoa_r+0x1cc>
  103c88:	2101      	mov	r1, #1
  103c8a:	4249      	neg	r1, r1
  103c8c:	2201      	mov	r2, #1
  103c8e:	9108      	str	r1, [sp, #32]
  103c90:	9107      	str	r1, [sp, #28]
  103c92:	920b      	str	r2, [sp, #44]
  103c94:	2300      	mov	r3, #0
  103c96:	465c      	mov	r4, fp
  103c98:	4641      	mov	r1, r8
  103c9a:	6463      	str	r3, [r4, #68]
  103c9c:	2917      	cmp	r1, #23
  103c9e:	d909      	bls	103cb4 <.text+0x3cb4>
  103ca0:	2204      	mov	r2, #4
  103ca2:	2100      	mov	r1, #0
  103ca4:	0052      	lsl	r2, r2, #1
  103ca6:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103ca8:	3314      	add	r3, #20
  103caa:	3101      	add	r1, #1
  103cac:	4543      	cmp	r3, r8
  103cae:	d9f9      	bls	103ca4 <.text+0x3ca4>
  103cb0:	465a      	mov	r2, fp
  103cb2:	6451      	str	r1, [r2, #68]
  103cb4:	9c07      	ldr	r4, [sp, #28]
  103cb6:	e593      	b	1037e0 <_dtoa_r+0x208>
  103cb8:	9d01      	ldr	r5, [sp, #4]
  103cba:	3d04      	sub	r5, #4
  103cbc:	9501      	str	r5, [sp, #4]
  103cbe:	2500      	mov	r5, #0
  103cc0:	e534      	b	10372c <_dtoa_r+0x154>
  103cc2:	2320      	mov	r3, #32
  103cc4:	1a9a      	sub	r2, r3, r2
  103cc6:	2a04      	cmp	r2, #4
  103cc8:	dc7a      	bgt	103dc0 <.text+0x3dc0>
  103cca:	2a03      	cmp	r2, #3
  103ccc:	dd00      	ble	103cd0 <.text+0x3cd0>
  103cce:	e745      	b	103b5c <.text+0x3b5c>
  103cd0:	321c      	add	r2, #28
  103cd2:	e73e      	b	103b52 <.text+0x3b52>
  103cd4:	0000      	lsl	r0, r0, #0
  103cd6:	4024      	and	r4, r4
	...
  103ce4:	77dc      	strb	r4, [r3, #31]
  103ce6:	0010      	lsl	r0, r2, #0
  103ce8:	9c01      	ldr	r4, [sp, #4]
  103cea:	2c01      	cmp	r4, #1
  103cec:	dc00      	bgt	103cf0 <.text+0x3cf0>
  103cee:	e0ba      	b	103e66 <.text+0x3e66>
  103cf0:	9a07      	ldr	r2, [sp, #28]
  103cf2:	9d06      	ldr	r5, [sp, #24]
  103cf4:	3a01      	sub	r2, #1
  103cf6:	4295      	cmp	r5, r2
  103cf8:	da00      	bge	103cfc <.text+0x3cfc>
  103cfa:	e20e      	b	10411a <.text+0x411a>
  103cfc:	1aad      	sub	r5, r5, r2
  103cfe:	46a8      	mov	r8, r5
  103d00:	9c07      	ldr	r4, [sp, #28]
  103d02:	2c00      	cmp	r4, #0
  103d04:	da00      	bge	103d08 <.text+0x3d08>
  103d06:	e2ce      	b	1042a6 <.text+0x42a6>
  103d08:	9d05      	ldr	r5, [sp, #20]
  103d0a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  103d0c:	9c05      	ldr	r4, [sp, #20]
  103d0e:	4658      	mov	r0, fp
  103d10:	18e4      	add	r4, r4, r3
  103d12:	2101      	mov	r1, #1
  103d14:	9405      	str	r4, [sp, #20]
  103d16:	4499      	add	r9, r3
  103d18:	ff04f001 	bl	105b24 <_i2b>
  103d1c:	9010      	str	r0, [sp, #64]
  103d1e:	e6c9      	b	103ab4 <.text+0x3ab4>
  103d20:	48d4      	ldr	r0, [pc, #848]	(104074 <.text+0x4074>)
  103d22:	e494      	b	10364e <_dtoa_r+0x76>
  103d24:	2400      	mov	r4, #0
  103d26:	e006      	b	103d36 <.text+0x3d36>
  103d28:	4658      	mov	r0, fp
  103d2a:	990e      	ldr	r1, [sp, #56]
  103d2c:	220a      	mov	r2, #10
  103d2e:	2300      	mov	r3, #0
  103d30:	ff04f001 	bl	105b3c <_multadd>
  103d34:	900e      	str	r0, [sp, #56]
  103d36:	980e      	ldr	r0, [sp, #56]
  103d38:	9911      	ldr	r1, [sp, #68]
  103d3a:	fba5f7ff 	bl	103488 <quorem>
  103d3e:	9d16      	ldr	r5, [sp, #88]
  103d40:	3030      	add	r0, #48
  103d42:	5560      	strb	r0, [r4, r5]
  103d44:	9a07      	ldr	r2, [sp, #28]
  103d46:	3401      	add	r4, #1
  103d48:	4680      	mov	r8, r0
  103d4a:	42a2      	cmp	r2, r4
  103d4c:	dcec      	bgt	103d28 <.text+0x3d28>
  103d4e:	9916      	ldr	r1, [sp, #88]
  103d50:	9a10      	ldr	r2, [sp, #64]
  103d52:	2300      	mov	r3, #0
  103d54:	930f      	str	r3, [sp, #60]
  103d56:	190f      	add	r7, r1, r4
  103d58:	4692      	mov	sl, r2
  103d5a:	990e      	ldr	r1, [sp, #56]
  103d5c:	4658      	mov	r0, fp
  103d5e:	2201      	mov	r2, #1
  103d60:	fde2f001 	bl	105928 <_lshift>
  103d64:	9911      	ldr	r1, [sp, #68]
  103d66:	900e      	str	r0, [sp, #56]
  103d68:	fbd2f001 	bl	105510 <__mcmp>
  103d6c:	2800      	cmp	r0, #0
  103d6e:	dd46      	ble	103dfe <.text+0x3dfe>
  103d70:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  103d72:	3a01      	sub	r2, #1
  103d74:	7813      	ldrb	r3, [r2, #0]
  103d76:	2b39      	cmp	r3, #57
  103d78:	d000      	beq	103d7c <.text+0x3d7c>
  103d7a:	e1d8      	b	10412e <.text+0x412e>
  103d7c:	9c16      	ldr	r4, [sp, #88]
  103d7e:	4294      	cmp	r4, r2
  103d80:	d1f7      	bne	103d72 <.text+0x3d72>
  103d82:	9d09      	ldr	r5, [sp, #36]
  103d84:	2331      	mov	r3, #49
  103d86:	3501      	add	r5, #1
  103d88:	9509      	str	r5, [sp, #36]
  103d8a:	1c27      	mov	r7, r4		(add r7, r4, #0)
  103d8c:	7023      	strb	r3, [r4, #0]
  103d8e:	3701      	add	r7, #1
  103d90:	9911      	ldr	r1, [sp, #68]
  103d92:	4658      	mov	r0, fp
  103d94:	fb56f001 	bl	105444 <_Bfree>
  103d98:	4651      	mov	r1, sl
  103d9a:	2900      	cmp	r1, #0
  103d9c:	d100      	bne	103da0 <.text+0x3da0>
  103d9e:	e65f      	b	103a60 <.text+0x3a60>
  103da0:	9a0f      	ldr	r2, [sp, #60]
  103da2:	2a00      	cmp	r2, #0
  103da4:	d005      	beq	103db2 <.text+0x3db2>
  103da6:	4552      	cmp	r2, sl
  103da8:	d003      	beq	103db2 <.text+0x3db2>
  103daa:	4658      	mov	r0, fp
  103dac:	1c11      	mov	r1, r2		(add r1, r2, #0)
  103dae:	fb49f001 	bl	105444 <_Bfree>
  103db2:	4658      	mov	r0, fp
  103db4:	4651      	mov	r1, sl
  103db6:	fb45f001 	bl	105444 <_Bfree>
  103dba:	e651      	b	103a60 <.text+0x3a60>
  103dbc:	464b      	mov	r3, r9
  103dbe:	e682      	b	103ac6 <.text+0x3ac6>
  103dc0:	1f13      	sub	r3, r2, #4
  103dc2:	9a05      	ldr	r2, [sp, #20]
  103dc4:	18ed      	add	r5, r5, r3
  103dc6:	18d2      	add	r2, r2, r3
  103dc8:	4499      	add	r9, r3
  103dca:	9205      	str	r2, [sp, #20]
  103dcc:	e6c6      	b	103b5c <.text+0x3b5c>
  103dce:	2f00      	cmp	r7, #0
  103dd0:	d000      	beq	103dd4 <.text+0x3dd4>
  103dd2:	e6b1      	b	103b38 <.text+0x3b38>
  103dd4:	4ba8      	ldr	r3, [pc, #672]	(104078 <.text+0x4078>)
  103dd6:	421e      	tst	r6, r3
  103dd8:	d000      	beq	103ddc <.text+0x3ddc>
  103dda:	e6ad      	b	103b38 <.text+0x3b38>
  103ddc:	4ba7      	ldr	r3, [pc, #668]	(10407c <.text+0x407c>)
  103dde:	421e      	tst	r6, r3
  103de0:	d100      	bne	103de4 <.text+0x3de4>
  103de2:	e6a9      	b	103b38 <.text+0x3b38>
  103de4:	9c05      	ldr	r4, [sp, #20]
  103de6:	2101      	mov	r1, #1
  103de8:	3401      	add	r4, #1
  103dea:	9405      	str	r4, [sp, #20]
  103dec:	4489      	add	r9, r1
  103dee:	2401      	mov	r4, #1
  103df0:	e6a3      	b	103b3a <.text+0x3b3a>
  103df2:	4658      	mov	r0, fp
  103df4:	990e      	ldr	r1, [sp, #56]
  103df6:	feeff001 	bl	105bd8 <_pow5mult>
  103dfa:	900e      	str	r0, [sp, #56]
  103dfc:	e68b      	b	103b16 <.text+0x3b16>
  103dfe:	2800      	cmp	r0, #0
  103e00:	d102      	bne	103e08 <.text+0x3e08>
  103e02:	4643      	mov	r3, r8
  103e04:	07db      	lsl	r3, r3, #31
  103e06:	d4b3      	bmi	103d70 <.text+0x3d70>
  103e08:	3f01      	sub	r7, #1
  103e0a:	783b      	ldrb	r3, [r7, #0]
  103e0c:	2b30      	cmp	r3, #48
  103e0e:	d0fb      	beq	103e08 <.text+0x3e08>
  103e10:	3701      	add	r7, #1
  103e12:	e7bd      	b	103d90 <.text+0x3d90>
  103e14:	9d09      	ldr	r5, [sp, #36]
  103e16:	426c      	neg	r4, r5
  103e18:	2c00      	cmp	r4, #0
  103e1a:	d100      	bne	103e1e <.text+0x3e1e>
  103e1c:	e24c      	b	1042b8 <.text+0x42b8>
  103e1e:	230f      	mov	r3, #15
  103e20:	4a97      	ldr	r2, [pc, #604]	(104080 <.text+0x4080>)
  103e22:	4023      	and	r3, r4
  103e24:	00db      	lsl	r3, r3, #3
  103e26:	189b      	add	r3, r3, r2
  103e28:	9802      	ldr	r0, [sp, #8]
  103e2a:	9903      	ldr	r1, [sp, #12]
  103e2c:	681a      	ldr	r2, [r3, #0]
  103e2e:	685b      	ldr	r3, [r3, #4]
  103e30:	fd88f002 	bl	106944 <__muldf3>
  103e34:	1124      	asr	r4, r4, #4
  103e36:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103e38:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103e3a:	2c00      	cmp	r4, #0
  103e3c:	d100      	bne	103e40 <.text+0x3e40>
  103e3e:	e23b      	b	1042b8 <.text+0x42b8>
  103e40:	2202      	mov	r2, #2
  103e42:	4d90      	ldr	r5, [pc, #576]	(104084 <.text+0x4084>)
  103e44:	4692      	mov	sl, r2
  103e46:	2601      	mov	r6, #1
  103e48:	4234      	tst	r4, r6
  103e4a:	d005      	beq	103e58 <.text+0x3e58>
  103e4c:	2301      	mov	r3, #1
  103e4e:	449a      	add	sl, r3
  103e50:	682a      	ldr	r2, [r5, #0]
  103e52:	686b      	ldr	r3, [r5, #4]
  103e54:	fd76f002 	bl	106944 <__muldf3>
  103e58:	1064      	asr	r4, r4, #1
  103e5a:	3508      	add	r5, #8
  103e5c:	2c00      	cmp	r4, #0
  103e5e:	d1f3      	bne	103e48 <.text+0x3e48>
  103e60:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103e62:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103e64:	e4fe      	b	103864 <_dtoa_r+0x28c>
  103e66:	9d0d      	ldr	r5, [sp, #52]
  103e68:	2d00      	cmp	r5, #0
  103e6a:	d100      	bne	103e6e <.text+0x3e6e>
  103e6c:	e228      	b	1042c0 <.text+0x42c0>
  103e6e:	4986      	ldr	r1, [pc, #536]	(104088 <.text+0x4088>)
  103e70:	9a06      	ldr	r2, [sp, #24]
  103e72:	9d05      	ldr	r5, [sp, #20]
  103e74:	185b      	add	r3, r3, r1
  103e76:	4690      	mov	r8, r2
  103e78:	e748      	b	103d0c <.text+0x3d0c>
  103e7a:	2400      	mov	r4, #0
  103e7c:	940b      	str	r4, [sp, #44]
  103e7e:	9929      	ldr	r1, [sp, #164]
  103e80:	2900      	cmp	r1, #0
  103e82:	dc00      	bgt	103e86 <.text+0x3e86>
  103e84:	e253      	b	10432e <.text+0x432e>
  103e86:	4688      	mov	r8, r1
  103e88:	9108      	str	r1, [sp, #32]
  103e8a:	9107      	str	r1, [sp, #28]
  103e8c:	e702      	b	103c94 <.text+0x3c94>
  103e8e:	2201      	mov	r2, #1
  103e90:	920b      	str	r2, [sp, #44]
  103e92:	9b29      	ldr	r3, [sp, #164]
  103e94:	9c09      	ldr	r4, [sp, #36]
  103e96:	3301      	add	r3, #1
  103e98:	18e4      	add	r4, r4, r3
  103e9a:	46a0      	mov	r8, r4
  103e9c:	4641      	mov	r1, r8
  103e9e:	3c01      	sub	r4, #1
  103ea0:	9408      	str	r4, [sp, #32]
  103ea2:	2900      	cmp	r1, #0
  103ea4:	dc00      	bgt	103ea8 <.text+0x3ea8>
  103ea6:	e23e      	b	104326 <.text+0x4326>
  103ea8:	9107      	str	r1, [sp, #28]
  103eaa:	e6f3      	b	103c94 <.text+0x3c94>
  103eac:	2200      	mov	r2, #0
  103eae:	920b      	str	r2, [sp, #44]
  103eb0:	e7ef      	b	103e92 <.text+0x3e92>
  103eb2:	2301      	mov	r3, #1
  103eb4:	930b      	str	r3, [sp, #44]
  103eb6:	e7e2      	b	103e7e <.text+0x3e7e>
  103eb8:	4658      	mov	r0, fp
  103eba:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103ebc:	fac2f001 	bl	105444 <_Bfree>
  103ec0:	2501      	mov	r5, #1
  103ec2:	e6a4      	b	103c0e <.text+0x3c0e>
  103ec4:	4651      	mov	r1, sl
  103ec6:	4658      	mov	r0, fp
  103ec8:	220a      	mov	r2, #10
  103eca:	2300      	mov	r3, #0
  103ecc:	fe36f001 	bl	105b3c <_multadd>
  103ed0:	4682      	mov	sl, r0
  103ed2:	900f      	str	r0, [sp, #60]
  103ed4:	e672      	b	103bbc <.text+0x3bbc>
  103ed6:	4252      	neg	r2, r2
  103ed8:	9205      	str	r2, [sp, #20]
  103eda:	2200      	mov	r2, #0
  103edc:	4691      	mov	r9, r2
  103ede:	fc15f7ff 	bl	10370c <_dtoa_r+0x134>
  103ee2:	9809      	ldr	r0, [sp, #36]
  103ee4:	f81af003 	bl	106f1c <__floatsidf>
  103ee8:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103eea:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103eec:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103eee:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103ef0:	ff6cf002 	bl	106dcc <__nedf2>
  103ef4:	2800      	cmp	r0, #0
  103ef6:	d101      	bne	103efc <.text+0x3efc>
  103ef8:	fbf8f7ff 	bl	1036ec <_dtoa_r+0x114>
  103efc:	9d09      	ldr	r5, [sp, #36]
  103efe:	3d01      	sub	r5, #1
  103f00:	9509      	str	r5, [sp, #36]
  103f02:	fbf3f7ff 	bl	1036ec <_dtoa_r+0x114>
  103f06:	9d05      	ldr	r5, [sp, #20]
  103f08:	9909      	ldr	r1, [sp, #36]
  103f0a:	2300      	mov	r3, #0
  103f0c:	1a6d      	sub	r5, r5, r1
  103f0e:	424a      	neg	r2, r1
  103f10:	9505      	str	r5, [sp, #20]
  103f12:	9206      	str	r2, [sp, #24]
  103f14:	930c      	str	r3, [sp, #48]
  103f16:	fc02f7ff 	bl	10371e <_dtoa_r+0x146>
  103f1a:	980e      	ldr	r0, [sp, #56]
  103f1c:	9911      	ldr	r1, [sp, #68]
  103f1e:	faf7f001 	bl	105510 <__mcmp>
  103f22:	2800      	cmp	r0, #0
  103f24:	db00      	blt	103f28 <.text+0x3f28>
  103f26:	e62e      	b	103b86 <.text+0x3b86>
  103f28:	9909      	ldr	r1, [sp, #36]
  103f2a:	3901      	sub	r1, #1
  103f2c:	9109      	str	r1, [sp, #36]
  103f2e:	220a      	mov	r2, #10
  103f30:	4658      	mov	r0, fp
  103f32:	990e      	ldr	r1, [sp, #56]
  103f34:	2300      	mov	r3, #0
  103f36:	fe01f001 	bl	105b3c <_multadd>
  103f3a:	9a0b      	ldr	r2, [sp, #44]
  103f3c:	900e      	str	r0, [sp, #56]
  103f3e:	2a00      	cmp	r2, #0
  103f40:	d000      	beq	103f44 <.text+0x3f44>
  103f42:	e20f      	b	104364 <.text+0x4364>
  103f44:	9b08      	ldr	r3, [sp, #32]
  103f46:	9307      	str	r3, [sp, #28]
  103f48:	e61d      	b	103b86 <.text+0x3b86>
  103f4a:	9911      	ldr	r1, [sp, #68]
  103f4c:	690b      	ldr	r3, [r1, #16]
  103f4e:	009b      	lsl	r3, r3, #2
  103f50:	185b      	add	r3, r3, r1
  103f52:	6918      	ldr	r0, [r3, #16]
  103f54:	fa82f001 	bl	10545c <_hi0bits>
  103f58:	2320      	mov	r3, #32
  103f5a:	1a1b      	sub	r3, r3, r0
  103f5c:	e5f2      	b	103b44 <.text+0x3b44>
  103f5e:	4658      	mov	r0, fp
  103f60:	990e      	ldr	r1, [sp, #56]
  103f62:	9a06      	ldr	r2, [sp, #24]
  103f64:	fe38f001 	bl	105bd8 <_pow5mult>
  103f68:	900e      	str	r0, [sp, #56]
  103f6a:	e5d4      	b	103b16 <.text+0x3b16>
  103f6c:	9b09      	ldr	r3, [sp, #36]
  103f6e:	9a07      	ldr	r2, [sp, #28]
  103f70:	931d      	str	r3, [sp, #116]
  103f72:	4690      	mov	r8, r2
  103f74:	990b      	ldr	r1, [sp, #44]
  103f76:	2900      	cmp	r1, #0
  103f78:	d100      	bne	103f7c <.text+0x3f7c>
  103f7a:	e125      	b	1041c8 <.text+0x41c8>
  103f7c:	4a40      	ldr	r2, [pc, #256]	(104080 <.text+0x4080>)
  103f7e:	4641      	mov	r1, r8
  103f80:	00cb      	lsl	r3, r1, #3
  103f82:	189b      	add	r3, r3, r2
  103f84:	3b08      	sub	r3, #8
  103f86:	681a      	ldr	r2, [r3, #0]
  103f88:	685b      	ldr	r3, [r3, #4]
  103f8a:	4840      	ldr	r0, [pc, #256]	(10408c <.text+0x408c>)
  103f8c:	4940      	ldr	r1, [pc, #256]	(104090 <.text+0x4090>)
  103f8e:	fe2ff002 	bl	106bf0 <__divdf3>
  103f92:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103f94:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103f96:	fc7df002 	bl	106894 <__subdf3>
  103f9a:	1c35      	mov	r5, r6		(add r5, r6, #0)
  103f9c:	9019      	str	r0, [sp, #100]
  103f9e:	911a      	str	r1, [sp, #104]
  103fa0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103fa2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103fa4:	f818f003 	bl	106fd8 <__fixdfsi>
  103fa8:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103faa:	ffb7f002 	bl	106f1c <__floatsidf>
  103fae:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103fb0:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103fb2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103fb4:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103fb6:	fc6df002 	bl	106894 <__subdf3>
  103fba:	9a16      	ldr	r2, [sp, #88]
  103fbc:	3430      	add	r4, #48
  103fbe:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103fc0:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103fc2:	7014      	strb	r4, [r2, #0]
  103fc4:	1c17      	mov	r7, r2		(add r7, r2, #0)
  103fc6:	9819      	ldr	r0, [sp, #100]
  103fc8:	991a      	ldr	r1, [sp, #104]
  103fca:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103fcc:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103fce:	3701      	add	r7, #1
  103fd0:	ff28f002 	bl	106e24 <__gtdf2>
  103fd4:	2800      	cmp	r0, #0
  103fd6:	dc4a      	bgt	10406e <.text+0x406e>
  103fd8:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103fda:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103fdc:	482d      	ldr	r0, [pc, #180]	(104094 <.text+0x4094>)
  103fde:	492e      	ldr	r1, [pc, #184]	(104098 <.text+0x4098>)
  103fe0:	fc58f002 	bl	106894 <__subdf3>
  103fe4:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103fe6:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103fe8:	9819      	ldr	r0, [sp, #100]
  103fea:	991a      	ldr	r1, [sp, #104]
  103fec:	ff1af002 	bl	106e24 <__gtdf2>
  103ff0:	2800      	cmp	r0, #0
  103ff2:	dd00      	ble	103ff6 <.text+0x3ff6>
  103ff4:	e521      	b	103a3a <.text+0x3a3a>
  103ff6:	4643      	mov	r3, r8
  103ff8:	2b01      	cmp	r3, #1
  103ffa:	dc12      	bgt	104022 <.text+0x4022>
  103ffc:	e479      	b	1038f2 <_dtoa_r+0x31a>
  103ffe:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104000:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104002:	4824      	ldr	r0, [pc, #144]	(104094 <.text+0x4094>)
  104004:	4924      	ldr	r1, [pc, #144]	(104098 <.text+0x4098>)
  104006:	fc45f002 	bl	106894 <__subdf3>
  10400a:	9a19      	ldr	r2, [sp, #100]
  10400c:	9b1a      	ldr	r3, [sp, #104]
  10400e:	ff61f002 	bl	106ed4 <__ltdf2>
  104012:	2800      	cmp	r0, #0
  104014:	da00      	bge	104018 <.text+0x4018>
  104016:	e510      	b	103a3a <.text+0x3a3a>
  104018:	9b16      	ldr	r3, [sp, #88]
  10401a:	4443      	add	r3, r8
  10401c:	429f      	cmp	r7, r3
  10401e:	d100      	bne	104022 <.text+0x4022>
  104020:	e467      	b	1038f2 <_dtoa_r+0x31a>
  104022:	9819      	ldr	r0, [sp, #100]
  104024:	991a      	ldr	r1, [sp, #104]
  104026:	4a1d      	ldr	r2, [pc, #116]	(10409c <.text+0x409c>)
  104028:	4b1d      	ldr	r3, [pc, #116]	(1040a0 <.text+0x40a0>)
  10402a:	fc8bf002 	bl	106944 <__muldf3>
  10402e:	4a1b      	ldr	r2, [pc, #108]	(10409c <.text+0x409c>)
  104030:	4b1b      	ldr	r3, [pc, #108]	(1040a0 <.text+0x40a0>)
  104032:	9019      	str	r0, [sp, #100]
  104034:	911a      	str	r1, [sp, #104]
  104036:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104038:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10403a:	fc83f002 	bl	106944 <__muldf3>
  10403e:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104040:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104042:	ffc9f002 	bl	106fd8 <__fixdfsi>
  104046:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104048:	ff68f002 	bl	106f1c <__floatsidf>
  10404c:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10404e:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104050:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104052:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104054:	fc1ef002 	bl	106894 <__subdf3>
  104058:	3430      	add	r4, #48
  10405a:	703c      	strb	r4, [r7, #0]
  10405c:	9a19      	ldr	r2, [sp, #100]
  10405e:	9b1a      	ldr	r3, [sp, #104]
  104060:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104062:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104064:	3701      	add	r7, #1
  104066:	ff35f002 	bl	106ed4 <__ltdf2>
  10406a:	2800      	cmp	r0, #0
  10406c:	dac7      	bge	103ffe <.text+0x3ffe>
  10406e:	9b1d      	ldr	r3, [sp, #116]
  104070:	9309      	str	r3, [sp, #36]
  104072:	e4f5      	b	103a60 <.text+0x3a60>
  104074:	79a4      	ldrb	r4, [r4, #6]
  104076:	0010      	lsl	r0, r2, #0
  104078:	ffff      	second half of BL instruction 0xffff
  10407a:	000f      	lsl	r7, r1, #0
  10407c:	0000      	lsl	r0, r0, #0
  10407e:	7ff0      	ldrb	r0, [r6, #31]
  104080:	77dc      	strb	r4, [r3, #31]
  104082:	0010      	lsl	r0, r2, #0
  104084:	78a4      	ldrb	r4, [r4, #2]
  104086:	0010      	lsl	r0, r2, #0
  104088:	0433      	lsl	r3, r6, #16
  10408a:	0000      	lsl	r0, r0, #0
  10408c:	0000      	lsl	r0, r0, #0
  10408e:	3fe0      	sub	r7, #224
  104090:	0000      	lsl	r0, r0, #0
  104092:	0000      	lsl	r0, r0, #0
  104094:	0000      	lsl	r0, r0, #0
  104096:	3ff0      	sub	r7, #240
  104098:	0000      	lsl	r0, r0, #0
  10409a:	0000      	lsl	r0, r0, #0
  10409c:	0000      	lsl	r0, r0, #0
  10409e:	4024      	and	r4, r4
  1040a0:	0000      	lsl	r0, r0, #0
  1040a2:	0000      	lsl	r0, r0, #0
  1040a4:	4bb6      	ldr	r3, [pc, #728]	(104380 <.text+0x4380>)
  1040a6:	4ab5      	ldr	r2, [pc, #724]	(10437c <.text+0x437c>)
  1040a8:	fc14f002 	bl	1068d4 <__adddf3>
  1040ac:	fb81f7ff 	bl	1037b2 <_dtoa_r+0x1da>
  1040b0:	9b01      	ldr	r3, [sp, #4]
  1040b2:	2b02      	cmp	r3, #2
  1040b4:	dc00      	bgt	1040b8 <.text+0x40b8>
  1040b6:	e56a      	b	103b8e <.text+0x3b8e>
  1040b8:	2a00      	cmp	r2, #0
  1040ba:	d001      	beq	1040c0 <.text+0x40c0>
  1040bc:	fc10f7ff 	bl	1038e0 <_dtoa_r+0x308>
  1040c0:	9911      	ldr	r1, [sp, #68]
  1040c2:	4658      	mov	r0, fp
  1040c4:	2205      	mov	r2, #5
  1040c6:	2300      	mov	r3, #0
  1040c8:	fd38f001 	bl	105b3c <_multadd>
  1040cc:	9011      	str	r0, [sp, #68]
  1040ce:	9911      	ldr	r1, [sp, #68]
  1040d0:	980e      	ldr	r0, [sp, #56]
  1040d2:	fa1df001 	bl	105510 <__mcmp>
  1040d6:	2800      	cmp	r0, #0
  1040d8:	dc01      	bgt	1040de <.text+0x40de>
  1040da:	fc01f7ff 	bl	1038e0 <_dtoa_r+0x308>
  1040de:	9c16      	ldr	r4, [sp, #88]
  1040e0:	2331      	mov	r3, #49
  1040e2:	7023      	strb	r3, [r4, #0]
  1040e4:	9d09      	ldr	r5, [sp, #36]
  1040e6:	9910      	ldr	r1, [sp, #64]
  1040e8:	1c27      	mov	r7, r4		(add r7, r4, #0)
  1040ea:	3501      	add	r5, #1
  1040ec:	2200      	mov	r2, #0
  1040ee:	3701      	add	r7, #1
  1040f0:	468a      	mov	sl, r1
  1040f2:	9509      	str	r5, [sp, #36]
  1040f4:	920f      	str	r2, [sp, #60]
  1040f6:	e64b      	b	103d90 <.text+0x3d90>
  1040f8:	9816      	ldr	r0, [sp, #88]
  1040fa:	faa8f7ff 	bl	10364e <_dtoa_r+0x76>
  1040fe:	4ba1      	ldr	r3, [pc, #644]	(104384 <.text+0x4384>)
  104100:	400c      	and	r4, r1
  104102:	6a1a      	ldr	r2, [r3, #32]
  104104:	6a5b      	ldr	r3, [r3, #36]
  104106:	9802      	ldr	r0, [sp, #8]
  104108:	9903      	ldr	r1, [sp, #12]
  10410a:	fd71f002 	bl	106bf0 <__divdf3>
  10410e:	2503      	mov	r5, #3
  104110:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104112:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104114:	46aa      	mov	sl, r5
  104116:	fb87f7ff 	bl	103828 <_dtoa_r+0x250>
  10411a:	9906      	ldr	r1, [sp, #24]
  10411c:	1a53      	sub	r3, r2, r1
  10411e:	9a0c      	ldr	r2, [sp, #48]
  104120:	18c9      	add	r1, r1, r3
  104122:	18d2      	add	r2, r2, r3
  104124:	2300      	mov	r3, #0
  104126:	4698      	mov	r8, r3
  104128:	920c      	str	r2, [sp, #48]
  10412a:	9106      	str	r1, [sp, #24]
  10412c:	e5e8      	b	103d00 <.text+0x3d00>
  10412e:	3301      	add	r3, #1
  104130:	1c57      	add	r7, r2, #1
  104132:	7013      	strb	r3, [r2, #0]
  104134:	e62c      	b	103d90 <.text+0x3d90>
  104136:	2d00      	cmp	r5, #0
  104138:	dd11      	ble	10415e <.text+0x415e>
  10413a:	990e      	ldr	r1, [sp, #56]
  10413c:	4658      	mov	r0, fp
  10413e:	2201      	mov	r2, #1
  104140:	fbf2f001 	bl	105928 <_lshift>
  104144:	9911      	ldr	r1, [sp, #68]
  104146:	900e      	str	r0, [sp, #56]
  104148:	f9e2f001 	bl	105510 <__mcmp>
  10414c:	2800      	cmp	r0, #0
  10414e:	dc00      	bgt	104152 <.text+0x4152>
  104150:	e0f4      	b	10433c <.text+0x433c>
  104152:	2101      	mov	r1, #1
  104154:	4488      	add	r8, r1
  104156:	4642      	mov	r2, r8
  104158:	2a3a      	cmp	r2, #58
  10415a:	d100      	bne	10415e <.text+0x415e>
  10415c:	e0a8      	b	1042b0 <.text+0x42b0>
  10415e:	4643      	mov	r3, r8
  104160:	703b      	strb	r3, [r7, #0]
  104162:	3701      	add	r7, #1
  104164:	e614      	b	103d90 <.text+0x3d90>
  104166:	9b07      	ldr	r3, [sp, #28]
  104168:	2b00      	cmp	r3, #0
  10416a:	dd01      	ble	104170 <.text+0x4170>
  10416c:	fbd8f7ff 	bl	103920 <_dtoa_r+0x348>
  104170:	9a07      	ldr	r2, [sp, #28]
  104172:	2a00      	cmp	r2, #0
  104174:	d001      	beq	10417a <.text+0x417a>
  104176:	fbb0f7ff 	bl	1038da <_dtoa_r+0x302>
  10417a:	4a83      	ldr	r2, [pc, #524]	(104388 <.text+0x4388>)
  10417c:	4b83      	ldr	r3, [pc, #524]	(10438c <.text+0x438c>)
  10417e:	981b      	ldr	r0, [sp, #108]
  104180:	991c      	ldr	r1, [sp, #112]
  104182:	fbdff002 	bl	106944 <__muldf3>
  104186:	1c32      	mov	r2, r6		(add r2, r6, #0)
  104188:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  10418a:	fe77f002 	bl	106e7c <__gedf2>
  10418e:	2800      	cmp	r0, #0
  104190:	db01      	blt	104196 <.text+0x4196>
  104192:	fba2f7ff 	bl	1038da <_dtoa_r+0x302>
  104196:	2300      	mov	r3, #0
  104198:	9310      	str	r3, [sp, #64]
  10419a:	9311      	str	r3, [sp, #68]
  10419c:	e79f      	b	1040de <.text+0x40de>
  10419e:	9d10      	ldr	r5, [sp, #64]
  1041a0:	4658      	mov	r0, fp
  1041a2:	6869      	ldr	r1, [r5, #4]
  1041a4:	faaaf001 	bl	1056fc <_Balloc>
  1041a8:	692a      	ldr	r2, [r5, #16]
  1041aa:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1041ac:	0092      	lsl	r2, r2, #2
  1041ae:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1041b0:	310c      	add	r1, #12
  1041b2:	3208      	add	r2, #8
  1041b4:	300c      	add	r0, #12
  1041b6:	f899f7fd 	bl	1012ec <memcpy>
  1041ba:	4658      	mov	r0, fp
  1041bc:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1041be:	2201      	mov	r2, #1
  1041c0:	fbb2f001 	bl	105928 <_lshift>
  1041c4:	4682      	mov	sl, r0
  1041c6:	e4f3      	b	103bb0 <.text+0x3bb0>
  1041c8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1041ca:	4a71      	ldr	r2, [pc, #452]	(104390 <.text+0x4390>)
  1041cc:	4644      	mov	r4, r8
  1041ce:	00e3      	lsl	r3, r4, #3
  1041d0:	189b      	add	r3, r3, r2
  1041d2:	3b08      	sub	r3, #8
  1041d4:	681a      	ldr	r2, [r3, #0]
  1041d6:	685b      	ldr	r3, [r3, #4]
  1041d8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1041da:	fbb3f002 	bl	106944 <__muldf3>
  1041de:	1c35      	mov	r5, r6		(add r5, r6, #0)
  1041e0:	9017      	str	r0, [sp, #92]
  1041e2:	9118      	str	r1, [sp, #96]
  1041e4:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1041e6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1041e8:	fef6f002 	bl	106fd8 <__fixdfsi>
  1041ec:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1041ee:	fe95f002 	bl	106f1c <__floatsidf>
  1041f2:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1041f4:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1041f6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1041f8:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1041fa:	fb4bf002 	bl	106894 <__subdf3>
  1041fe:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104200:	9916      	ldr	r1, [sp, #88]
  104202:	3430      	add	r4, #48
  104204:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104206:	4642      	mov	r2, r8
  104208:	1c05      	mov	r5, r0		(add r5, r0, #0)
  10420a:	700c      	strb	r4, [r1, #0]
  10420c:	3701      	add	r7, #1
  10420e:	2a01      	cmp	r2, #1
  104210:	d01c      	beq	10424c <.text+0x424c>
  104212:	2701      	mov	r7, #1
  104214:	4a5f      	ldr	r2, [pc, #380]	(104394 <.text+0x4394>)
  104216:	4b60      	ldr	r3, [pc, #384]	(104398 <.text+0x4398>)
  104218:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10421a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10421c:	fb92f002 	bl	106944 <__muldf3>
  104220:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104222:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104224:	fed8f002 	bl	106fd8 <__fixdfsi>
  104228:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10422a:	fe77f002 	bl	106f1c <__floatsidf>
  10422e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104230:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104232:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104234:	1c31      	mov	r1, r6		(add r1, r6, #0)
  104236:	fb2df002 	bl	106894 <__subdf3>
  10423a:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  10423c:	9916      	ldr	r1, [sp, #88]
  10423e:	3430      	add	r4, #48
  104240:	547c      	strb	r4, [r7, r1]
  104242:	3701      	add	r7, #1
  104244:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104246:	4547      	cmp	r7, r8
  104248:	d1e4      	bne	104214 <.text+0x4214>
  10424a:	19cf      	add	r7, r1, r7
  10424c:	4a53      	ldr	r2, [pc, #332]	(10439c <.text+0x439c>)
  10424e:	4b54      	ldr	r3, [pc, #336]	(1043a0 <.text+0x43a0>)
  104250:	9817      	ldr	r0, [sp, #92]
  104252:	9918      	ldr	r1, [sp, #96]
  104254:	fb3ef002 	bl	1068d4 <__adddf3>
  104258:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10425a:	1c33      	mov	r3, r6		(add r3, r6, #0)
  10425c:	fe3af002 	bl	106ed4 <__ltdf2>
  104260:	2800      	cmp	r0, #0
  104262:	da01      	bge	104268 <.text+0x4268>
  104264:	fbe9f7ff 	bl	103a3a <.text+0x3a3a>
  104268:	9a17      	ldr	r2, [sp, #92]
  10426a:	9b18      	ldr	r3, [sp, #96]
  10426c:	484b      	ldr	r0, [pc, #300]	(10439c <.text+0x439c>)
  10426e:	494c      	ldr	r1, [pc, #304]	(1043a0 <.text+0x43a0>)
  104270:	fb10f002 	bl	106894 <__subdf3>
  104274:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104276:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104278:	fdd4f002 	bl	106e24 <__gtdf2>
  10427c:	2800      	cmp	r0, #0
  10427e:	dc01      	bgt	104284 <.text+0x4284>
  104280:	fb37f7ff 	bl	1038f2 <_dtoa_r+0x31a>
  104284:	3f01      	sub	r7, #1
  104286:	783b      	ldrb	r3, [r7, #0]
  104288:	2b30      	cmp	r3, #48
  10428a:	d0fb      	beq	104284 <.text+0x4284>
  10428c:	9b1d      	ldr	r3, [sp, #116]
  10428e:	3701      	add	r7, #1
  104290:	9309      	str	r3, [sp, #36]
  104292:	fbe5f7ff 	bl	103a60 <.text+0x3a60>
  104296:	4644      	mov	r4, r8
  104298:	2c39      	cmp	r4, #57
  10429a:	d009      	beq	1042b0 <.text+0x42b0>
  10429c:	4643      	mov	r3, r8
  10429e:	3301      	add	r3, #1
  1042a0:	703b      	strb	r3, [r7, #0]
  1042a2:	3701      	add	r7, #1
  1042a4:	e574      	b	103d90 <.text+0x3d90>
  1042a6:	9905      	ldr	r1, [sp, #20]
  1042a8:	9a07      	ldr	r2, [sp, #28]
  1042aa:	2300      	mov	r3, #0
  1042ac:	1a8d      	sub	r5, r1, r2
  1042ae:	e52d      	b	103d0c <.text+0x3d0c>
  1042b0:	2339      	mov	r3, #57
  1042b2:	703b      	strb	r3, [r7, #0]
  1042b4:	3701      	add	r7, #1
  1042b6:	e55b      	b	103d70 <.text+0x3d70>
  1042b8:	2402      	mov	r4, #2
  1042ba:	46a2      	mov	sl, r4
  1042bc:	fad2f7ff 	bl	103864 <_dtoa_r+0x28c>
  1042c0:	9a1f      	ldr	r2, [sp, #124]
  1042c2:	9c06      	ldr	r4, [sp, #24]
  1042c4:	2336      	mov	r3, #54
  1042c6:	9d05      	ldr	r5, [sp, #20]
  1042c8:	1a9b      	sub	r3, r3, r2
  1042ca:	46a0      	mov	r8, r4
  1042cc:	e51e      	b	103d0c <.text+0x3d0c>
  1042ce:	9907      	ldr	r1, [sp, #28]
  1042d0:	2900      	cmp	r1, #0
  1042d2:	dc01      	bgt	1042d8 <.text+0x42d8>
  1042d4:	fad3f7ff 	bl	10387e <_dtoa_r+0x2a6>
  1042d8:	9a08      	ldr	r2, [sp, #32]
  1042da:	2a00      	cmp	r2, #0
  1042dc:	dc01      	bgt	1042e2 <.text+0x42e2>
  1042de:	fb08f7ff 	bl	1038f2 <_dtoa_r+0x31a>
  1042e2:	9b09      	ldr	r3, [sp, #36]
  1042e4:	3b01      	sub	r3, #1
  1042e6:	931d      	str	r3, [sp, #116]
  1042e8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1042ea:	4a2a      	ldr	r2, [pc, #168]	(104394 <.text+0x4394>)
  1042ec:	4b2a      	ldr	r3, [pc, #168]	(104398 <.text+0x4398>)
  1042ee:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1042f0:	fb28f002 	bl	106944 <__muldf3>
  1042f4:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1042f6:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1042f8:	4650      	mov	r0, sl
  1042fa:	3001      	add	r0, #1
  1042fc:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1042fe:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104300:	fe0cf002 	bl	106f1c <__floatsidf>
  104304:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104306:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104308:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10430a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10430c:	fb1af002 	bl	106944 <__muldf3>
  104310:	4a24      	ldr	r2, [pc, #144]	(1043a4 <.text+0x43a4>)
  104312:	4b25      	ldr	r3, [pc, #148]	(1043a8 <.text+0x43a8>)
  104314:	fadef002 	bl	1068d4 <__adddf3>
  104318:	9a08      	ldr	r2, [sp, #32]
  10431a:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10431c:	4923      	ldr	r1, [pc, #140]	(1043ac <.text+0x43ac>)
  10431e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104320:	1864      	add	r4, r4, r1
  104322:	4690      	mov	r8, r2
  104324:	e626      	b	103f74 <.text+0x3f74>
  104326:	4644      	mov	r4, r8
  104328:	9107      	str	r1, [sp, #28]
  10432a:	fa56f7ff 	bl	1037da <_dtoa_r+0x202>
  10432e:	2101      	mov	r1, #1
  104330:	2401      	mov	r4, #1
  104332:	9129      	str	r1, [sp, #164]
  104334:	9107      	str	r1, [sp, #28]
  104336:	9108      	str	r1, [sp, #32]
  104338:	fa4ff7ff 	bl	1037da <_dtoa_r+0x202>
  10433c:	2800      	cmp	r0, #0
  10433e:	d000      	beq	104342 <.text+0x4342>
  104340:	e70d      	b	10415e <.text+0x415e>
  104342:	4645      	mov	r5, r8
  104344:	07ed      	lsl	r5, r5, #31
  104346:	d400      	bmi	10434a <.text+0x434a>
  104348:	e709      	b	10415e <.text+0x415e>
  10434a:	e702      	b	104152 <.text+0x4152>
  10434c:	4645      	mov	r5, r8
  10434e:	2d39      	cmp	r5, #57
  104350:	d0ae      	beq	1042b0 <.text+0x42b0>
  104352:	2e00      	cmp	r6, #0
  104354:	dd02      	ble	10435c <.text+0x435c>
  104356:	2131      	mov	r1, #49
  104358:	4449      	add	r1, r9
  10435a:	4688      	mov	r8, r1
  10435c:	4642      	mov	r2, r8
  10435e:	703a      	strb	r2, [r7, #0]
  104360:	3701      	add	r7, #1
  104362:	e515      	b	103d90 <.text+0x3d90>
  104364:	9910      	ldr	r1, [sp, #64]
  104366:	4658      	mov	r0, fp
  104368:	220a      	mov	r2, #10
  10436a:	2300      	mov	r3, #0
  10436c:	fbe6f001 	bl	105b3c <_multadd>
  104370:	9908      	ldr	r1, [sp, #32]
  104372:	9010      	str	r0, [sp, #64]
  104374:	9107      	str	r1, [sp, #28]
  104376:	fc06f7ff 	bl	103b86 <.text+0x3b86>
  10437a:	0000      	lsl	r0, r0, #0
  10437c:	0000      	lsl	r0, r0, #0
  10437e:	41f0      	ror	r0, r6
  104380:	0000      	lsl	r0, r0, #0
  104382:	0000      	lsl	r0, r0, #0
  104384:	78a4      	ldrb	r4, [r4, #2]
  104386:	0010      	lsl	r0, r2, #0
  104388:	0000      	lsl	r0, r0, #0
  10438a:	4014      	and	r4, r2
  10438c:	0000      	lsl	r0, r0, #0
  10438e:	0000      	lsl	r0, r0, #0
  104390:	77dc      	strb	r4, [r3, #31]
  104392:	0010      	lsl	r0, r2, #0
  104394:	0000      	lsl	r0, r0, #0
  104396:	4024      	and	r4, r4
  104398:	0000      	lsl	r0, r0, #0
  10439a:	0000      	lsl	r0, r0, #0
  10439c:	0000      	lsl	r0, r0, #0
  10439e:	3fe0      	sub	r7, #224
  1043a0:	0000      	lsl	r0, r0, #0
  1043a2:	0000      	lsl	r0, r0, #0
  1043a4:	0000      	lsl	r0, r0, #0
  1043a6:	401c      	and	r4, r3
  1043a8:	0000      	lsl	r0, r0, #0
  1043aa:	0000      	lsl	r0, r0, #0
  1043ac:	0000      	lsl	r0, r0, #0
  1043ae:	fcc0      	second half of BL instruction 0xfcc0

001043b0 <fflush>:
  1043b0:	b570      	push	{r4, r5, r6, lr}
  1043b2:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1043b4:	2800      	cmp	r0, #0
  1043b6:	d034      	beq	104422 <fflush+0x72>
  1043b8:	4b1d      	ldr	r3, [pc, #116]	(104430 <.text+0x4430>)
  1043ba:	6818      	ldr	r0, [r3, #0]
  1043bc:	2800      	cmp	r0, #0
  1043be:	d002      	beq	1043c6 <fflush+0x16>
  1043c0:	6b83      	ldr	r3, [r0, #56]
  1043c2:	2b00      	cmp	r3, #0
  1043c4:	d02a      	beq	10441c <fflush+0x6c>
  1043c6:	230c      	mov	r3, #12
  1043c8:	5ef2      	ldrsh	r2, [r6, r3]
  1043ca:	0713      	lsl	r3, r2, #28
  1043cc:	d520      	bpl	104410 <fflush+0x60>
  1043ce:	6935      	ldr	r5, [r6, #16]
  1043d0:	2d00      	cmp	r5, #0
  1043d2:	d01d      	beq	104410 <fflush+0x60>
  1043d4:	6833      	ldr	r3, [r6, #0]
  1043d6:	1b5c      	sub	r4, r3, r5
  1043d8:	2303      	mov	r3, #3
  1043da:	6035      	str	r5, [r6, #0]
  1043dc:	421a      	tst	r2, r3
  1043de:	d01b      	beq	104418 <fflush+0x68>
  1043e0:	2300      	mov	r3, #0
  1043e2:	60b3      	str	r3, [r6, #8]
  1043e4:	2c00      	cmp	r4, #0
  1043e6:	dc04      	bgt	1043f2 <fflush+0x42>
  1043e8:	e012      	b	104410 <fflush+0x60>
  1043ea:	1a24      	sub	r4, r4, r0
  1043ec:	2c00      	cmp	r4, #0
  1043ee:	dd0f      	ble	104410 <fflush+0x60>
  1043f0:	182d      	add	r5, r5, r0
  1043f2:	69f0      	ldr	r0, [r6, #28]
  1043f4:	6a73      	ldr	r3, [r6, #36]
  1043f6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1043f8:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1043fa:	f81ff000 	bl	10443c <.text+0x443c>
  1043fe:	2800      	cmp	r0, #0
  104400:	dcf3      	bgt	1043ea <fflush+0x3a>
  104402:	89b3      	ldrh	r3, [r6, #12]
  104404:	2240      	mov	r2, #64
  104406:	2001      	mov	r0, #1
  104408:	4313      	orr	r3, r2
  10440a:	4240      	neg	r0, r0
  10440c:	81b3      	strh	r3, [r6, #12]
  10440e:	e000      	b	104412 <fflush+0x62>
  104410:	2000      	mov	r0, #0
  104412:	bc70      	pop	{r4, r5, r6}
  104414:	bc02      	pop	{r1}
  104416:	4708      	bx	r1
  104418:	6973      	ldr	r3, [r6, #20]
  10441a:	e7e2      	b	1043e2 <fflush+0x32>
  10441c:	f834f000 	bl	104488 <__sinit>
  104420:	e7d1      	b	1043c6 <fflush+0x16>
  104422:	4b04      	ldr	r3, [pc, #16]	(104434 <.text+0x4434>)
  104424:	4904      	ldr	r1, [pc, #16]	(104438 <.text+0x4438>)
  104426:	6818      	ldr	r0, [r3, #0]
  104428:	fba8f000 	bl	104b7c <_fwalk>
  10442c:	e7f1      	b	104412 <fflush+0x62>
  10442e:	0000      	lsl	r0, r0, #0
  104430:	0010      	lsl	r0, r2, #0
  104432:	0020      	lsl	r0, r4, #0
  104434:	77a4      	strb	r4, [r4, #30]
  104436:	0010      	lsl	r0, r2, #0
  104438:	43b1      	bic	r1, r6
  10443a:	0010      	lsl	r0, r2, #0
  10443c:	4718      	bx	r3
  10443e:	46c0      	nop			(mov r8, r8)

00104440 <std>:
  104440:	2300      	mov	r3, #0
  104442:	6003      	str	r3, [r0, #0]
  104444:	6043      	str	r3, [r0, #4]
  104446:	6083      	str	r3, [r0, #8]
  104448:	6103      	str	r3, [r0, #16]
  10444a:	6143      	str	r3, [r0, #20]
  10444c:	6183      	str	r3, [r0, #24]
  10444e:	4b06      	ldr	r3, [pc, #24]	(104468 <.text+0x4468>)
  104450:	6203      	str	r3, [r0, #32]
  104452:	4b06      	ldr	r3, [pc, #24]	(10446c <.text+0x446c>)
  104454:	6243      	str	r3, [r0, #36]
  104456:	4b06      	ldr	r3, [pc, #24]	(104470 <.text+0x4470>)
  104458:	6283      	str	r3, [r0, #40]
  10445a:	4b06      	ldr	r3, [pc, #24]	(104474 <.text+0x4474>)
  10445c:	8181      	strh	r1, [r0, #12]
  10445e:	81c2      	strh	r2, [r0, #14]
  104460:	61c0      	str	r0, [r0, #28]
  104462:	62c3      	str	r3, [r0, #44]
  104464:	4770      	bx	lr
  104466:	0000      	lsl	r0, r0, #0
  104468:	61bd      	str	r5, [r7, #24]
  10446a:	0010      	lsl	r0, r2, #0
  10446c:	6175      	str	r5, [r6, #20]
  10446e:	0010      	lsl	r0, r2, #0
  104470:	6135      	str	r5, [r6, #16]
  104472:	0010      	lsl	r0, r2, #0
  104474:	611d      	str	r5, [r3, #16]
  104476:	0010      	lsl	r0, r2, #0

00104478 <__sfp_lock_acquire>:
  104478:	4770      	bx	lr
	...

0010447c <__sfp_lock_release>:
  10447c:	4770      	bx	lr
	...

00104480 <__sinit_lock_acquire>:
  104480:	4770      	bx	lr
	...

00104484 <__sinit_lock_release>:
  104484:	4770      	bx	lr
	...

00104488 <__sinit>:
  104488:	b510      	push	{r4, lr}
  10448a:	6b82      	ldr	r2, [r0, #56]
  10448c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10448e:	2a00      	cmp	r2, #0
  104490:	d122      	bne	1044d8 <__sinit+0x50>
  104492:	4b13      	ldr	r3, [pc, #76]	(1044e0 <.text+0x44e0>)
  104494:	63c3      	str	r3, [r0, #60]
  104496:	2301      	mov	r3, #1
  104498:	6383      	str	r3, [r0, #56]
  10449a:	23b8      	mov	r3, #184
  10449c:	009b      	lsl	r3, r3, #2
  10449e:	50c2      	str	r2, [r0, r3]
  1044a0:	23b9      	mov	r3, #185
  1044a2:	009b      	lsl	r3, r3, #2
  1044a4:	2203      	mov	r2, #3
  1044a6:	21bb      	mov	r1, #187
  1044a8:	50c2      	str	r2, [r0, r3]
  1044aa:	0089      	lsl	r1, r1, #2
  1044ac:	23ba      	mov	r3, #186
  1044ae:	1842      	add	r2, r0, r1
  1044b0:	009b      	lsl	r3, r3, #2
  1044b2:	50c2      	str	r2, [r0, r3]
  1044b4:	2104      	mov	r1, #4
  1044b6:	6840      	ldr	r0, [r0, #4]
  1044b8:	2200      	mov	r2, #0
  1044ba:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1044bc:	ffc0f7ff 	bl	104440 <std>
  1044c0:	68a0      	ldr	r0, [r4, #8]
  1044c2:	2109      	mov	r1, #9
  1044c4:	2201      	mov	r2, #1
  1044c6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1044c8:	ffbaf7ff 	bl	104440 <std>
  1044cc:	68e0      	ldr	r0, [r4, #12]
  1044ce:	210a      	mov	r1, #10
  1044d0:	2202      	mov	r2, #2
  1044d2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1044d4:	ffb4f7ff 	bl	104440 <std>
  1044d8:	bc10      	pop	{r4}
  1044da:	bc01      	pop	{r0}
  1044dc:	4700      	bx	r0
  1044de:	0000      	lsl	r0, r0, #0
  1044e0:	451d      	cmp	r5, r3
  1044e2:	0010      	lsl	r0, r2, #0

001044e4 <__fp_lock>:
  1044e4:	2000      	mov	r0, #0
  1044e6:	4770      	bx	lr

001044e8 <__fp_unlock>:
  1044e8:	2000      	mov	r0, #0
  1044ea:	4770      	bx	lr

001044ec <__fp_unlock_all>:
  1044ec:	b500      	push	{lr}
  1044ee:	4b03      	ldr	r3, [pc, #12]	(1044fc <.text+0x44fc>)
  1044f0:	4903      	ldr	r1, [pc, #12]	(104500 <.text+0x4500>)
  1044f2:	6818      	ldr	r0, [r3, #0]
  1044f4:	fb42f000 	bl	104b7c <_fwalk>
  1044f8:	bc01      	pop	{r0}
  1044fa:	4700      	bx	r0
  1044fc:	0010      	lsl	r0, r2, #0
  1044fe:	0020      	lsl	r0, r4, #0
  104500:	44e9      	add	r9, sp
  104502:	0010      	lsl	r0, r2, #0

00104504 <__fp_lock_all>:
  104504:	b500      	push	{lr}
  104506:	4b03      	ldr	r3, [pc, #12]	(104514 <.text+0x4514>)
  104508:	4903      	ldr	r1, [pc, #12]	(104518 <.text+0x4518>)
  10450a:	6818      	ldr	r0, [r3, #0]
  10450c:	fb36f000 	bl	104b7c <_fwalk>
  104510:	bc01      	pop	{r0}
  104512:	4700      	bx	r0
  104514:	0010      	lsl	r0, r2, #0
  104516:	0020      	lsl	r0, r4, #0
  104518:	44e5      	add	sp, ip
  10451a:	0010      	lsl	r0, r2, #0

0010451c <_cleanup_r>:
  10451c:	b500      	push	{lr}
  10451e:	4902      	ldr	r1, [pc, #8]	(104528 <.text+0x4528>)
  104520:	fb2cf000 	bl	104b7c <_fwalk>
  104524:	bc01      	pop	{r0}
  104526:	4700      	bx	r0
  104528:	62f9      	str	r1, [r7, #44]
  10452a:	0010      	lsl	r0, r2, #0

0010452c <_cleanup>:
  10452c:	b500      	push	{lr}
  10452e:	4b03      	ldr	r3, [pc, #12]	(10453c <.text+0x453c>)
  104530:	6818      	ldr	r0, [r3, #0]
  104532:	fff3f7ff 	bl	10451c <_cleanup_r>
  104536:	bc01      	pop	{r0}
  104538:	4700      	bx	r0
  10453a:	0000      	lsl	r0, r0, #0
  10453c:	77a4      	strb	r4, [r4, #30]
  10453e:	0010      	lsl	r0, r2, #0

00104540 <__sfmoreglue>:
  104540:	b570      	push	{r4, r5, r6, lr}
  104542:	235c      	mov	r3, #92
  104544:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  104546:	435e      	mul	r6, r3
  104548:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10454a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10454c:	310c      	add	r1, #12
  10454e:	fc03f000 	bl	104d58 <_malloc_r>
  104552:	2800      	cmp	r0, #0
  104554:	d00d      	beq	104572 <__sfmoreglue+0x32>
  104556:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104558:	2300      	mov	r3, #0
  10455a:	300c      	add	r0, #12
  10455c:	6023      	str	r3, [r4, #0]
  10455e:	6065      	str	r5, [r4, #4]
  104560:	60a0      	str	r0, [r4, #8]
  104562:	2100      	mov	r1, #0
  104564:	1c32      	mov	r2, r6		(add r2, r6, #0)
  104566:	ff37f000 	bl	1053d8 <memset>
  10456a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10456c:	bc70      	pop	{r4, r5, r6}
  10456e:	bc02      	pop	{r1}
  104570:	4708      	bx	r1
  104572:	2400      	mov	r4, #0
  104574:	e7f9      	b	10456a <__sfmoreglue+0x2a>
	...

00104578 <__sfp>:
  104578:	b570      	push	{r4, r5, r6, lr}
  10457a:	4b21      	ldr	r3, [pc, #132]	(104600 <.text+0x4600>)
  10457c:	681c      	ldr	r4, [r3, #0]
  10457e:	6ba3      	ldr	r3, [r4, #56]
  104580:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104582:	2b00      	cmp	r3, #0
  104584:	d02c      	beq	1045e0 <__sfp+0x68>
  104586:	22b8      	mov	r2, #184
  104588:	0092      	lsl	r2, r2, #2
  10458a:	18a4      	add	r4, r4, r2
  10458c:	6863      	ldr	r3, [r4, #4]
  10458e:	68a0      	ldr	r0, [r4, #8]
  104590:	1e59      	sub	r1, r3, #1
  104592:	d40d      	bmi	1045b0 <__sfp+0x38>
  104594:	260c      	mov	r6, #12
  104596:	5f83      	ldrsh	r3, [r0, r6]
  104598:	2b00      	cmp	r3, #0
  10459a:	d00e      	beq	1045ba <__sfp+0x42>
  10459c:	2200      	mov	r2, #0
  10459e:	e005      	b	1045ac <__sfp+0x34>
  1045a0:	305c      	add	r0, #92
  1045a2:	260c      	mov	r6, #12
  1045a4:	5f83      	ldrsh	r3, [r0, r6]
  1045a6:	3201      	add	r2, #1
  1045a8:	2b00      	cmp	r3, #0
  1045aa:	d006      	beq	1045ba <__sfp+0x42>
  1045ac:	428a      	cmp	r2, r1
  1045ae:	d1f7      	bne	1045a0 <__sfp+0x28>
  1045b0:	6820      	ldr	r0, [r4, #0]
  1045b2:	2800      	cmp	r0, #0
  1045b4:	d018      	beq	1045e8 <__sfp+0x70>
  1045b6:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1045b8:	e7e8      	b	10458c <__sfp+0x14>
  1045ba:	2301      	mov	r3, #1
  1045bc:	425b      	neg	r3, r3
  1045be:	81c3      	strh	r3, [r0, #14]
  1045c0:	2301      	mov	r3, #1
  1045c2:	8183      	strh	r3, [r0, #12]
  1045c4:	2300      	mov	r3, #0
  1045c6:	6003      	str	r3, [r0, #0]
  1045c8:	6083      	str	r3, [r0, #8]
  1045ca:	6043      	str	r3, [r0, #4]
  1045cc:	6103      	str	r3, [r0, #16]
  1045ce:	6143      	str	r3, [r0, #20]
  1045d0:	6183      	str	r3, [r0, #24]
  1045d2:	6303      	str	r3, [r0, #48]
  1045d4:	6343      	str	r3, [r0, #52]
  1045d6:	6443      	str	r3, [r0, #68]
  1045d8:	6483      	str	r3, [r0, #72]
  1045da:	bc70      	pop	{r4, r5, r6}
  1045dc:	bc02      	pop	{r1}
  1045de:	4708      	bx	r1
  1045e0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1045e2:	ff51f7ff 	bl	104488 <__sinit>
  1045e6:	e7ce      	b	104586 <__sfp+0xe>
  1045e8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1045ea:	2104      	mov	r1, #4
  1045ec:	ffa8f7ff 	bl	104540 <__sfmoreglue>
  1045f0:	6020      	str	r0, [r4, #0]
  1045f2:	2800      	cmp	r0, #0
  1045f4:	d1df      	bne	1045b6 <__sfp+0x3e>
  1045f6:	230c      	mov	r3, #12
  1045f8:	2000      	mov	r0, #0
  1045fa:	602b      	str	r3, [r5, #0]
  1045fc:	e7ed      	b	1045da <__sfp+0x62>
  1045fe:	0000      	lsl	r0, r0, #0
  104600:	77a4      	strb	r4, [r4, #30]
  104602:	0010      	lsl	r0, r2, #0

00104604 <_malloc_trim_r>:
  104604:	b5f0      	push	{r4, r5, r6, r7, lr}
  104606:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  104608:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10460a:	ff17f000 	bl	10543c <__malloc_lock>
  10460e:	4f21      	ldr	r7, [pc, #132]	(104694 <.text+0x4694>)
  104610:	68bb      	ldr	r3, [r7, #8]
  104612:	685a      	ldr	r2, [r3, #4]
  104614:	2303      	mov	r3, #3
  104616:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104618:	439d      	bic	r5, r3
  10461a:	4b1f      	ldr	r3, [pc, #124]	(104698 <.text+0x4698>)
  10461c:	1b2c      	sub	r4, r5, r4
  10461e:	18e4      	add	r4, r4, r3
  104620:	0b24      	lsr	r4, r4, #12
  104622:	3c01      	sub	r4, #1
  104624:	0324      	lsl	r4, r4, #12
  104626:	3310      	add	r3, #16
  104628:	429c      	cmp	r4, r3
  10462a:	dd07      	ble	10463c <_malloc_trim_r+0x38>
  10462c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10462e:	2100      	mov	r1, #0
  104630:	ff78f002 	bl	107524 <___sbrk_r_from_thumb>
  104634:	68bb      	ldr	r3, [r7, #8]
  104636:	18eb      	add	r3, r5, r3
  104638:	4298      	cmp	r0, r3
  10463a:	d006      	beq	10464a <_malloc_trim_r+0x46>
  10463c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10463e:	fefff000 	bl	105440 <__malloc_unlock>
  104642:	2000      	mov	r0, #0
  104644:	bcf0      	pop	{r4, r5, r6, r7}
  104646:	bc02      	pop	{r1}
  104648:	4708      	bx	r1
  10464a:	4261      	neg	r1, r4
  10464c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10464e:	ff69f002 	bl	107524 <___sbrk_r_from_thumb>
  104652:	3001      	add	r0, #1
  104654:	d00d      	beq	104672 <_malloc_trim_r+0x6e>
  104656:	2201      	mov	r2, #1
  104658:	1b2b      	sub	r3, r5, r4
  10465a:	4313      	orr	r3, r2
  10465c:	68b9      	ldr	r1, [r7, #8]
  10465e:	4a0f      	ldr	r2, [pc, #60]	(10469c <.text+0x469c>)
  104660:	604b      	str	r3, [r1, #4]
  104662:	6813      	ldr	r3, [r2, #0]
  104664:	1b1b      	sub	r3, r3, r4
  104666:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104668:	6013      	str	r3, [r2, #0]
  10466a:	fee9f000 	bl	105440 <__malloc_unlock>
  10466e:	2001      	mov	r0, #1
  104670:	e7e8      	b	104644 <_malloc_trim_r+0x40>
  104672:	2100      	mov	r1, #0
  104674:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104676:	ff55f002 	bl	107524 <___sbrk_r_from_thumb>
  10467a:	68bc      	ldr	r4, [r7, #8]
  10467c:	1b01      	sub	r1, r0, r4
  10467e:	290f      	cmp	r1, #15
  104680:	dddc      	ble	10463c <_malloc_trim_r+0x38>
  104682:	4b07      	ldr	r3, [pc, #28]	(1046a0 <.text+0x46a0>)
  104684:	681b      	ldr	r3, [r3, #0]
  104686:	4a05      	ldr	r2, [pc, #20]	(10469c <.text+0x469c>)
  104688:	1ac3      	sub	r3, r0, r3
  10468a:	6013      	str	r3, [r2, #0]
  10468c:	2301      	mov	r3, #1
  10468e:	430b      	orr	r3, r1
  104690:	6063      	str	r3, [r4, #4]
  104692:	e7d3      	b	10463c <_malloc_trim_r+0x38>
  104694:	0424      	lsl	r4, r4, #16
  104696:	0020      	lsl	r0, r4, #0
  104698:	0fef      	lsr	r7, r5, #31
  10469a:	0000      	lsl	r0, r0, #0
  10469c:	0854      	lsr	r4, r2, #1
  10469e:	0020      	lsl	r0, r4, #0
  1046a0:	0830      	lsr	r0, r6, #0
  1046a2:	0020      	lsl	r0, r4, #0

001046a4 <_free_r>:
  1046a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1046a6:	4657      	mov	r7, sl
  1046a8:	4646      	mov	r6, r8
  1046aa:	b4c0      	push	{r6, r7}
  1046ac:	4680      	mov	r8, r0
  1046ae:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1046b0:	2900      	cmp	r1, #0
  1046b2:	d031      	beq	104718 <_free_r+0x74>
  1046b4:	1c25      	mov	r5, r4		(add r5, r4, #0)
  1046b6:	3d08      	sub	r5, #8
  1046b8:	fec0f000 	bl	10543c <__malloc_lock>
  1046bc:	686c      	ldr	r4, [r5, #4]
  1046be:	2701      	mov	r7, #1
  1046c0:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1046c2:	43b9      	bic	r1, r7
  1046c4:	1868      	add	r0, r5, r1
  1046c6:	6843      	ldr	r3, [r0, #4]
  1046c8:	2203      	mov	r2, #3
  1046ca:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1046cc:	4396      	bic	r6, r2
  1046ce:	4a62      	ldr	r2, [pc, #392]	(104858 <.text+0x4858>)
  1046d0:	6893      	ldr	r3, [r2, #8]
  1046d2:	4694      	mov	ip, r2
  1046d4:	4692      	mov	sl, r2
  1046d6:	4298      	cmp	r0, r3
  1046d8:	d066      	beq	1047a8 <_free_r+0x104>
  1046da:	6046      	str	r6, [r0, #4]
  1046dc:	423c      	tst	r4, r7
  1046de:	d10b      	bne	1046f8 <_free_r+0x54>
  1046e0:	682b      	ldr	r3, [r5, #0]
  1046e2:	1aed      	sub	r5, r5, r3
  1046e4:	18c9      	add	r1, r1, r3
  1046e6:	68aa      	ldr	r2, [r5, #8]
  1046e8:	4663      	mov	r3, ip
  1046ea:	3308      	add	r3, #8
  1046ec:	429a      	cmp	r2, r3
  1046ee:	d100      	bne	1046f2 <_free_r+0x4e>
  1046f0:	e07b      	b	1047ea <_free_r+0x146>
  1046f2:	68eb      	ldr	r3, [r5, #12]
  1046f4:	60d3      	str	r3, [r2, #12]
  1046f6:	609a      	str	r2, [r3, #8]
  1046f8:	2400      	mov	r4, #0
  1046fa:	1983      	add	r3, r0, r6
  1046fc:	685b      	ldr	r3, [r3, #4]
  1046fe:	2701      	mov	r7, #1
  104700:	423b      	tst	r3, r7
  104702:	d00f      	beq	104724 <_free_r+0x80>
  104704:	2001      	mov	r0, #1
  104706:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104708:	4303      	orr	r3, r0
  10470a:	606b      	str	r3, [r5, #4]
  10470c:	5149      	str	r1, [r1, r5]
  10470e:	2c00      	cmp	r4, #0
  104710:	d01a      	beq	104748 <_free_r+0xa4>
  104712:	4640      	mov	r0, r8
  104714:	fe94f000 	bl	105440 <__malloc_unlock>
  104718:	bc0c      	pop	{r2, r3}
  10471a:	4690      	mov	r8, r2
  10471c:	469a      	mov	sl, r3
  10471e:	bcf0      	pop	{r4, r5, r6, r7}
  104720:	bc01      	pop	{r0}
  104722:	4700      	bx	r0
  104724:	1989      	add	r1, r1, r6
  104726:	2c00      	cmp	r4, #0
  104728:	d129      	bne	10477e <_free_r+0xda>
  10472a:	4653      	mov	r3, sl
  10472c:	6882      	ldr	r2, [r0, #8]
  10472e:	3308      	add	r3, #8
  104730:	429a      	cmp	r2, r3
  104732:	d062      	beq	1047fa <_free_r+0x156>
  104734:	68c3      	ldr	r3, [r0, #12]
  104736:	2001      	mov	r0, #1
  104738:	60d3      	str	r3, [r2, #12]
  10473a:	609a      	str	r2, [r3, #8]
  10473c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10473e:	4303      	orr	r3, r0
  104740:	606b      	str	r3, [r5, #4]
  104742:	5149      	str	r1, [r1, r5]
  104744:	2c00      	cmp	r4, #0
  104746:	d1e4      	bne	104712 <_free_r+0x6e>
  104748:	4b44      	ldr	r3, [pc, #272]	(10485c <.text+0x485c>)
  10474a:	4299      	cmp	r1, r3
  10474c:	d919      	bls	104782 <_free_r+0xde>
  10474e:	0a4a      	lsr	r2, r1, #9
  104750:	2a00      	cmp	r2, #0
  104752:	d142      	bne	1047da <_free_r+0x136>
  104754:	08cb      	lsr	r3, r1, #3
  104756:	00da      	lsl	r2, r3, #3
  104758:	4650      	mov	r0, sl
  10475a:	1814      	add	r4, r2, r0
  10475c:	68a0      	ldr	r0, [r4, #8]
  10475e:	4284      	cmp	r4, r0
  104760:	d054      	beq	10480c <_free_r+0x168>
  104762:	6843      	ldr	r3, [r0, #4]
  104764:	2203      	mov	r2, #3
  104766:	4393      	bic	r3, r2
  104768:	4299      	cmp	r1, r3
  10476a:	d202      	bcs	104772 <_free_r+0xce>
  10476c:	6880      	ldr	r0, [r0, #8]
  10476e:	4284      	cmp	r4, r0
  104770:	d1f7      	bne	104762 <_free_r+0xbe>
  104772:	68c4      	ldr	r4, [r0, #12]
  104774:	60ec      	str	r4, [r5, #12]
  104776:	60a8      	str	r0, [r5, #8]
  104778:	60c5      	str	r5, [r0, #12]
  10477a:	60a5      	str	r5, [r4, #8]
  10477c:	e7c9      	b	104712 <_free_r+0x6e>
  10477e:	6882      	ldr	r2, [r0, #8]
  104780:	e7d8      	b	104734 <_free_r+0x90>
  104782:	08c9      	lsr	r1, r1, #3
  104784:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104786:	2900      	cmp	r1, #0
  104788:	db35      	blt	1047f6 <_free_r+0x152>
  10478a:	1092      	asr	r2, r2, #2
  10478c:	4090      	lsl	r0, r2
  10478e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104790:	4660      	mov	r0, ip
  104792:	6843      	ldr	r3, [r0, #4]
  104794:	4313      	orr	r3, r2
  104796:	6043      	str	r3, [r0, #4]
  104798:	00cb      	lsl	r3, r1, #3
  10479a:	4453      	add	r3, sl
  10479c:	689a      	ldr	r2, [r3, #8]
  10479e:	60eb      	str	r3, [r5, #12]
  1047a0:	60aa      	str	r2, [r5, #8]
  1047a2:	60d5      	str	r5, [r2, #12]
  1047a4:	609d      	str	r5, [r3, #8]
  1047a6:	e7b4      	b	104712 <_free_r+0x6e>
  1047a8:	1989      	add	r1, r1, r6
  1047aa:	423c      	tst	r4, r7
  1047ac:	d106      	bne	1047bc <_free_r+0x118>
  1047ae:	682b      	ldr	r3, [r5, #0]
  1047b0:	1aed      	sub	r5, r5, r3
  1047b2:	68ea      	ldr	r2, [r5, #12]
  1047b4:	18c9      	add	r1, r1, r3
  1047b6:	68ab      	ldr	r3, [r5, #8]
  1047b8:	60da      	str	r2, [r3, #12]
  1047ba:	6093      	str	r3, [r2, #8]
  1047bc:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1047be:	433b      	orr	r3, r7
  1047c0:	606b      	str	r3, [r5, #4]
  1047c2:	4663      	mov	r3, ip
  1047c4:	609d      	str	r5, [r3, #8]
  1047c6:	4b26      	ldr	r3, [pc, #152]	(104860 <.text+0x4860>)
  1047c8:	681b      	ldr	r3, [r3, #0]
  1047ca:	4299      	cmp	r1, r3
  1047cc:	d3a1      	bcc	104712 <_free_r+0x6e>
  1047ce:	4b25      	ldr	r3, [pc, #148]	(104864 <.text+0x4864>)
  1047d0:	4640      	mov	r0, r8
  1047d2:	6819      	ldr	r1, [r3, #0]
  1047d4:	ff16f7ff 	bl	104604 <_malloc_trim_r>
  1047d8:	e79b      	b	104712 <_free_r+0x6e>
  1047da:	2a04      	cmp	r2, #4
  1047dc:	d907      	bls	1047ee <_free_r+0x14a>
  1047de:	2a14      	cmp	r2, #20
  1047e0:	d81e      	bhi	104820 <_free_r+0x17c>
  1047e2:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1047e4:	335b      	add	r3, #91
  1047e6:	00da      	lsl	r2, r3, #3
  1047e8:	e7b6      	b	104758 <_free_r+0xb4>
  1047ea:	2401      	mov	r4, #1
  1047ec:	e785      	b	1046fa <_free_r+0x56>
  1047ee:	098b      	lsr	r3, r1, #6
  1047f0:	3338      	add	r3, #56
  1047f2:	00da      	lsl	r2, r3, #3
  1047f4:	e7b0      	b	104758 <_free_r+0xb4>
  1047f6:	1cca      	add	r2, r1, #3
  1047f8:	e7c7      	b	10478a <_free_r+0xe6>
  1047fa:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1047fc:	433b      	orr	r3, r7
  1047fe:	60d5      	str	r5, [r2, #12]
  104800:	6095      	str	r5, [r2, #8]
  104802:	60ea      	str	r2, [r5, #12]
  104804:	60aa      	str	r2, [r5, #8]
  104806:	606b      	str	r3, [r5, #4]
  104808:	5149      	str	r1, [r1, r5]
  10480a:	e782      	b	104712 <_free_r+0x6e>
  10480c:	2b00      	cmp	r3, #0
  10480e:	db15      	blt	10483c <_free_r+0x198>
  104810:	109b      	asr	r3, r3, #2
  104812:	4661      	mov	r1, ip
  104814:	2201      	mov	r2, #1
  104816:	409a      	lsl	r2, r3
  104818:	684b      	ldr	r3, [r1, #4]
  10481a:	4313      	orr	r3, r2
  10481c:	604b      	str	r3, [r1, #4]
  10481e:	e7a9      	b	104774 <_free_r+0xd0>
  104820:	2a54      	cmp	r2, #84
  104822:	d803      	bhi	10482c <_free_r+0x188>
  104824:	0b0b      	lsr	r3, r1, #12
  104826:	336e      	add	r3, #110
  104828:	00da      	lsl	r2, r3, #3
  10482a:	e795      	b	104758 <_free_r+0xb4>
  10482c:	23aa      	mov	r3, #170
  10482e:	005b      	lsl	r3, r3, #1
  104830:	429a      	cmp	r2, r3
  104832:	d805      	bhi	104840 <_free_r+0x19c>
  104834:	0bcb      	lsr	r3, r1, #15
  104836:	3377      	add	r3, #119
  104838:	00da      	lsl	r2, r3, #3
  10483a:	e78d      	b	104758 <_free_r+0xb4>
  10483c:	3303      	add	r3, #3
  10483e:	e7e7      	b	104810 <_free_r+0x16c>
  104840:	4b09      	ldr	r3, [pc, #36]	(104868 <.text+0x4868>)
  104842:	429a      	cmp	r2, r3
  104844:	d903      	bls	10484e <_free_r+0x1aa>
  104846:	22fc      	mov	r2, #252
  104848:	237e      	mov	r3, #126
  10484a:	0092      	lsl	r2, r2, #2
  10484c:	e784      	b	104758 <_free_r+0xb4>
  10484e:	0c8b      	lsr	r3, r1, #18
  104850:	337c      	add	r3, #124
  104852:	00da      	lsl	r2, r3, #3
  104854:	e780      	b	104758 <_free_r+0xb4>
  104856:	0000      	lsl	r0, r0, #0
  104858:	0424      	lsl	r4, r4, #16
  10485a:	0020      	lsl	r0, r4, #0
  10485c:	01ff      	lsl	r7, r7, #7
  10485e:	0000      	lsl	r0, r0, #0
  104860:	082c      	lsr	r4, r5, #0
  104862:	0020      	lsl	r0, r4, #0
  104864:	0848      	lsr	r0, r1, #1
  104866:	0020      	lsl	r0, r4, #0
  104868:	0554      	lsl	r4, r2, #21
	...

0010486c <__sfvwrite>:
  10486c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10486e:	465f      	mov	r7, fp
  104870:	4656      	mov	r6, sl
  104872:	464d      	mov	r5, r9
  104874:	4644      	mov	r4, r8
  104876:	b4f0      	push	{r4, r5, r6, r7}
  104878:	688b      	ldr	r3, [r1, #8]
  10487a:	b082      	sub	sp, #8
  10487c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10487e:	4689      	mov	r9, r1
  104880:	2b00      	cmp	r3, #0
  104882:	d02d      	beq	1048e0 <__sfvwrite+0x74>
  104884:	8981      	ldrh	r1, [r0, #12]
  104886:	070a      	lsl	r2, r1, #28
  104888:	d400      	bmi	10488c <__sfvwrite+0x20>
  10488a:	e12e      	b	104aea <__sfvwrite+0x27e>
  10488c:	6903      	ldr	r3, [r0, #16]
  10488e:	2b00      	cmp	r3, #0
  104890:	d100      	bne	104894 <__sfvwrite+0x28>
  104892:	e12a      	b	104aea <__sfvwrite+0x27e>
  104894:	464b      	mov	r3, r9
  104896:	681b      	ldr	r3, [r3, #0]
  104898:	469a      	mov	sl, r3
  10489a:	078a      	lsl	r2, r1, #30
  10489c:	d52a      	bpl	1048f4 <__sfvwrite+0x88>
  10489e:	2400      	mov	r4, #0
  1048a0:	2500      	mov	r5, #0
  1048a2:	2c00      	cmp	r4, #0
  1048a4:	d016      	beq	1048d4 <__sfvwrite+0x68>
  1048a6:	2380      	mov	r3, #128
  1048a8:	00db      	lsl	r3, r3, #3
  1048aa:	69f0      	ldr	r0, [r6, #28]
  1048ac:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1048ae:	429c      	cmp	r4, r3
  1048b0:	d900      	bls	1048b4 <__sfvwrite+0x48>
  1048b2:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  1048b4:	6a73      	ldr	r3, [r6, #36]
  1048b6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1048b8:	f922f000 	bl	104b00 <.text+0x4b00>
  1048bc:	2800      	cmp	r0, #0
  1048be:	dd5b      	ble	104978 <__sfvwrite+0x10c>
  1048c0:	464a      	mov	r2, r9
  1048c2:	6893      	ldr	r3, [r2, #8]
  1048c4:	1a1b      	sub	r3, r3, r0
  1048c6:	6093      	str	r3, [r2, #8]
  1048c8:	2b00      	cmp	r3, #0
  1048ca:	d009      	beq	1048e0 <__sfvwrite+0x74>
  1048cc:	1a24      	sub	r4, r4, r0
  1048ce:	182d      	add	r5, r5, r0
  1048d0:	2c00      	cmp	r4, #0
  1048d2:	d1e8      	bne	1048a6 <__sfvwrite+0x3a>
  1048d4:	4653      	mov	r3, sl
  1048d6:	2208      	mov	r2, #8
  1048d8:	681d      	ldr	r5, [r3, #0]
  1048da:	685c      	ldr	r4, [r3, #4]
  1048dc:	4492      	add	sl, r2
  1048de:	e7e0      	b	1048a2 <__sfvwrite+0x36>
  1048e0:	2000      	mov	r0, #0
  1048e2:	b002      	add	sp, #8
  1048e4:	bc3c      	pop	{r2, r3, r4, r5}
  1048e6:	4690      	mov	r8, r2
  1048e8:	4699      	mov	r9, r3
  1048ea:	46a2      	mov	sl, r4
  1048ec:	46ab      	mov	fp, r5
  1048ee:	bcf0      	pop	{r4, r5, r6, r7}
  1048f0:	bc02      	pop	{r1}
  1048f2:	4708      	bx	r1
  1048f4:	07cb      	lsl	r3, r1, #31
  1048f6:	d546      	bpl	104986 <__sfvwrite+0x11a>
  1048f8:	2700      	mov	r7, #0
  1048fa:	9701      	str	r7, [sp, #4]
  1048fc:	46bb      	mov	fp, r7
  1048fe:	46b8      	mov	r8, r7
  104900:	2f00      	cmp	r7, #0
  104902:	d02a      	beq	10495a <__sfvwrite+0xee>
  104904:	9b01      	ldr	r3, [sp, #4]
  104906:	2b00      	cmp	r3, #0
  104908:	d100      	bne	10490c <__sfvwrite+0xa0>
  10490a:	e09d      	b	104a48 <__sfvwrite+0x1dc>
  10490c:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  10490e:	4547      	cmp	r7, r8
  104910:	d900      	bls	104914 <__sfvwrite+0xa8>
  104912:	4645      	mov	r5, r8
  104914:	6830      	ldr	r0, [r6, #0]
  104916:	6933      	ldr	r3, [r6, #16]
  104918:	68b1      	ldr	r1, [r6, #8]
  10491a:	6972      	ldr	r2, [r6, #20]
  10491c:	4298      	cmp	r0, r3
  10491e:	d903      	bls	104928 <__sfvwrite+0xbc>
  104920:	188c      	add	r4, r1, r2
  104922:	42a5      	cmp	r5, r4
  104924:	dd00      	ble	104928 <__sfvwrite+0xbc>
  104926:	e0ab      	b	104a80 <__sfvwrite+0x214>
  104928:	4295      	cmp	r5, r2
  10492a:	db75      	blt	104a18 <__sfvwrite+0x1ac>
  10492c:	69f0      	ldr	r0, [r6, #28]
  10492e:	6a73      	ldr	r3, [r6, #36]
  104930:	4659      	mov	r1, fp
  104932:	f8e5f000 	bl	104b00 <.text+0x4b00>
  104936:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104938:	2800      	cmp	r0, #0
  10493a:	dd1d      	ble	104978 <__sfvwrite+0x10c>
  10493c:	4642      	mov	r2, r8
  10493e:	1b12      	sub	r2, r2, r4
  104940:	4690      	mov	r8, r2
  104942:	2a00      	cmp	r2, #0
  104944:	d078      	beq	104a38 <__sfvwrite+0x1cc>
  104946:	464a      	mov	r2, r9
  104948:	6893      	ldr	r3, [r2, #8]
  10494a:	1b1b      	sub	r3, r3, r4
  10494c:	6093      	str	r3, [r2, #8]
  10494e:	2b00      	cmp	r3, #0
  104950:	d0c6      	beq	1048e0 <__sfvwrite+0x74>
  104952:	1b3f      	sub	r7, r7, r4
  104954:	44a3      	add	fp, r4
  104956:	2f00      	cmp	r7, #0
  104958:	d1d4      	bne	104904 <__sfvwrite+0x98>
  10495a:	4653      	mov	r3, sl
  10495c:	681b      	ldr	r3, [r3, #0]
  10495e:	4652      	mov	r2, sl
  104960:	469b      	mov	fp, r3
  104962:	6857      	ldr	r7, [r2, #4]
  104964:	2308      	mov	r3, #8
  104966:	2200      	mov	r2, #0
  104968:	449a      	add	sl, r3
  10496a:	9201      	str	r2, [sp, #4]
  10496c:	e7c8      	b	104900 <__sfvwrite+0x94>
  10496e:	9a00      	ldr	r2, [sp, #0]
  104970:	6931      	ldr	r1, [r6, #16]
  104972:	6810      	ldr	r0, [r2, #0]
  104974:	fe96f7ff 	bl	1046a4 <_free_r>
  104978:	89b3      	ldrh	r3, [r6, #12]
  10497a:	2240      	mov	r2, #64
  10497c:	4313      	orr	r3, r2
  10497e:	81b3      	strh	r3, [r6, #12]
  104980:	2001      	mov	r0, #1
  104982:	4240      	neg	r0, r0
  104984:	e7ad      	b	1048e2 <__sfvwrite+0x76>
  104986:	4b5d      	ldr	r3, [pc, #372]	(104afc <.text+0x4afc>)
  104988:	2700      	mov	r7, #0
  10498a:	9300      	str	r3, [sp, #0]
  10498c:	46bb      	mov	fp, r7
  10498e:	2f00      	cmp	r7, #0
  104990:	d025      	beq	1049de <__sfvwrite+0x172>
  104992:	68b4      	ldr	r4, [r6, #8]
  104994:	058b      	lsl	r3, r1, #22
  104996:	d52a      	bpl	1049ee <__sfvwrite+0x182>
  104998:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10499a:	42a7      	cmp	r7, r4
  10499c:	d902      	bls	1049a4 <__sfvwrite+0x138>
  10499e:	060b      	lsl	r3, r1, #24
  1049a0:	d500      	bpl	1049a4 <__sfvwrite+0x138>
  1049a2:	e089      	b	104ab8 <__sfvwrite+0x24c>
  1049a4:	4297      	cmp	r7, r2
  1049a6:	d201      	bcs	1049ac <__sfvwrite+0x140>
  1049a8:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  1049aa:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  1049ac:	6830      	ldr	r0, [r6, #0]
  1049ae:	4659      	mov	r1, fp
  1049b0:	fcccf000 	bl	10534c <memmove>
  1049b4:	68b3      	ldr	r3, [r6, #8]
  1049b6:	1b1b      	sub	r3, r3, r4
  1049b8:	60b3      	str	r3, [r6, #8]
  1049ba:	6833      	ldr	r3, [r6, #0]
  1049bc:	191b      	add	r3, r3, r4
  1049be:	6033      	str	r3, [r6, #0]
  1049c0:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1049c2:	46b8      	mov	r8, r7
  1049c4:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  1049c6:	464a      	mov	r2, r9
  1049c8:	6893      	ldr	r3, [r2, #8]
  1049ca:	1b1b      	sub	r3, r3, r4
  1049cc:	6093      	str	r3, [r2, #8]
  1049ce:	2b00      	cmp	r3, #0
  1049d0:	d100      	bne	1049d4 <__sfvwrite+0x168>
  1049d2:	e785      	b	1048e0 <__sfvwrite+0x74>
  1049d4:	1b7f      	sub	r7, r7, r5
  1049d6:	44c3      	add	fp, r8
  1049d8:	89b1      	ldrh	r1, [r6, #12]
  1049da:	2f00      	cmp	r7, #0
  1049dc:	d1d9      	bne	104992 <__sfvwrite+0x126>
  1049de:	4652      	mov	r2, sl
  1049e0:	6812      	ldr	r2, [r2, #0]
  1049e2:	4653      	mov	r3, sl
  1049e4:	4693      	mov	fp, r2
  1049e6:	685f      	ldr	r7, [r3, #4]
  1049e8:	2208      	mov	r2, #8
  1049ea:	4492      	add	sl, r2
  1049ec:	e7cf      	b	10498e <__sfvwrite+0x122>
  1049ee:	6830      	ldr	r0, [r6, #0]
  1049f0:	6933      	ldr	r3, [r6, #16]
  1049f2:	4298      	cmp	r0, r3
  1049f4:	d902      	bls	1049fc <__sfvwrite+0x190>
  1049f6:	1c25      	mov	r5, r4		(add r5, r4, #0)
  1049f8:	42af      	cmp	r7, r5
  1049fa:	d84f      	bhi	104a9c <__sfvwrite+0x230>
  1049fc:	6972      	ldr	r2, [r6, #20]
  1049fe:	4297      	cmp	r7, r2
  104a00:	d330      	bcc	104a64 <__sfvwrite+0x1f8>
  104a02:	69f0      	ldr	r0, [r6, #28]
  104a04:	6a73      	ldr	r3, [r6, #36]
  104a06:	4659      	mov	r1, fp
  104a08:	f87af000 	bl	104b00 <.text+0x4b00>
  104a0c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104a0e:	2800      	cmp	r0, #0
  104a10:	ddb2      	ble	104978 <__sfvwrite+0x10c>
  104a12:	1c05      	mov	r5, r0		(add r5, r0, #0)
  104a14:	4680      	mov	r8, r0
  104a16:	e7d6      	b	1049c6 <__sfvwrite+0x15a>
  104a18:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104a1a:	4659      	mov	r1, fp
  104a1c:	fc96f000 	bl	10534c <memmove>
  104a20:	68b3      	ldr	r3, [r6, #8]
  104a22:	1b5b      	sub	r3, r3, r5
  104a24:	60b3      	str	r3, [r6, #8]
  104a26:	6833      	ldr	r3, [r6, #0]
  104a28:	4642      	mov	r2, r8
  104a2a:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  104a2c:	195b      	add	r3, r3, r5
  104a2e:	1b12      	sub	r2, r2, r4
  104a30:	6033      	str	r3, [r6, #0]
  104a32:	4690      	mov	r8, r2
  104a34:	2a00      	cmp	r2, #0
  104a36:	d186      	bne	104946 <__sfvwrite+0xda>
  104a38:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104a3a:	fcb9f7ff 	bl	1043b0 <fflush>
  104a3e:	2800      	cmp	r0, #0
  104a40:	d19a      	bne	104978 <__sfvwrite+0x10c>
  104a42:	2300      	mov	r3, #0
  104a44:	9301      	str	r3, [sp, #4]
  104a46:	e77e      	b	104946 <__sfvwrite+0xda>
  104a48:	4658      	mov	r0, fp
  104a4a:	210a      	mov	r1, #10
  104a4c:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104a4e:	fc1ff000 	bl	105290 <memchr>
  104a52:	2800      	cmp	r0, #0
  104a54:	d044      	beq	104ae0 <__sfvwrite+0x274>
  104a56:	465a      	mov	r2, fp
  104a58:	1a83      	sub	r3, r0, r2
  104a5a:	3301      	add	r3, #1
  104a5c:	4698      	mov	r8, r3
  104a5e:	2301      	mov	r3, #1
  104a60:	9301      	str	r3, [sp, #4]
  104a62:	e753      	b	10490c <__sfvwrite+0xa0>
  104a64:	4659      	mov	r1, fp
  104a66:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104a68:	fc70f000 	bl	10534c <memmove>
  104a6c:	68b3      	ldr	r3, [r6, #8]
  104a6e:	1bdb      	sub	r3, r3, r7
  104a70:	60b3      	str	r3, [r6, #8]
  104a72:	6833      	ldr	r3, [r6, #0]
  104a74:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104a76:	19db      	add	r3, r3, r7
  104a78:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  104a7a:	46b8      	mov	r8, r7
  104a7c:	6033      	str	r3, [r6, #0]
  104a7e:	e7a2      	b	1049c6 <__sfvwrite+0x15a>
  104a80:	4659      	mov	r1, fp
  104a82:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104a84:	fc62f000 	bl	10534c <memmove>
  104a88:	6833      	ldr	r3, [r6, #0]
  104a8a:	191b      	add	r3, r3, r4
  104a8c:	6033      	str	r3, [r6, #0]
  104a8e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104a90:	fc8ef7ff 	bl	1043b0 <fflush>
  104a94:	2800      	cmp	r0, #0
  104a96:	d100      	bne	104a9a <__sfvwrite+0x22e>
  104a98:	e750      	b	10493c <__sfvwrite+0xd0>
  104a9a:	e76d      	b	104978 <__sfvwrite+0x10c>
  104a9c:	4659      	mov	r1, fp
  104a9e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104aa0:	fc54f000 	bl	10534c <memmove>
  104aa4:	6833      	ldr	r3, [r6, #0]
  104aa6:	191b      	add	r3, r3, r4
  104aa8:	6033      	str	r3, [r6, #0]
  104aaa:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104aac:	46a0      	mov	r8, r4
  104aae:	fc7ff7ff 	bl	1043b0 <fflush>
  104ab2:	2800      	cmp	r0, #0
  104ab4:	d087      	beq	1049c6 <__sfvwrite+0x15a>
  104ab6:	e75f      	b	104978 <__sfvwrite+0x10c>
  104ab8:	6931      	ldr	r1, [r6, #16]
  104aba:	6833      	ldr	r3, [r6, #0]
  104abc:	9a00      	ldr	r2, [sp, #0]
  104abe:	1a5c      	sub	r4, r3, r1
  104ac0:	193d      	add	r5, r7, r4
  104ac2:	6810      	ldr	r0, [r2, #0]
  104ac4:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104ac6:	f91df001 	bl	105d04 <_realloc_r>
  104aca:	2800      	cmp	r0, #0
  104acc:	d100      	bne	104ad0 <__sfvwrite+0x264>
  104ace:	e74e      	b	10496e <__sfvwrite+0x102>
  104ad0:	1903      	add	r3, r0, r4
  104ad2:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104ad4:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104ad6:	6130      	str	r0, [r6, #16]
  104ad8:	6033      	str	r3, [r6, #0]
  104ada:	6175      	str	r5, [r6, #20]
  104adc:	60b7      	str	r7, [r6, #8]
  104ade:	e761      	b	1049a4 <__sfvwrite+0x138>
  104ae0:	1c7a      	add	r2, r7, #1
  104ae2:	2301      	mov	r3, #1
  104ae4:	4690      	mov	r8, r2
  104ae6:	9301      	str	r3, [sp, #4]
  104ae8:	e710      	b	10490c <__sfvwrite+0xa0>
  104aea:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104aec:	fc7cf7fe 	bl	1033e8 <__swsetup>
  104af0:	2800      	cmp	r0, #0
  104af2:	d000      	beq	104af6 <__sfvwrite+0x28a>
  104af4:	e744      	b	104980 <__sfvwrite+0x114>
  104af6:	89b1      	ldrh	r1, [r6, #12]
  104af8:	e6cc      	b	104894 <__sfvwrite+0x28>
  104afa:	0000      	lsl	r0, r0, #0
  104afc:	0010      	lsl	r0, r2, #0
  104afe:	0020      	lsl	r0, r4, #0
  104b00:	4718      	bx	r3
  104b02:	46c0      	nop			(mov r8, r8)

00104b04 <_fwalk_reent>:
  104b04:	b5f0      	push	{r4, r5, r6, r7, lr}
  104b06:	4657      	mov	r7, sl
  104b08:	464e      	mov	r6, r9
  104b0a:	4645      	mov	r5, r8
  104b0c:	b4e0      	push	{r5, r6, r7}
  104b0e:	27b8      	mov	r7, #184
  104b10:	4680      	mov	r8, r0
  104b12:	00bf      	lsl	r7, r7, #2
  104b14:	4447      	add	r7, r8
  104b16:	468a      	mov	sl, r1
  104b18:	fcaef7ff 	bl	104478 <__sfp_lock_acquire>
  104b1c:	2f00      	cmp	r7, #0
  104b1e:	d02a      	beq	104b76 <_fwalk_reent+0x72>
  104b20:	2300      	mov	r3, #0
  104b22:	4699      	mov	r9, r3
  104b24:	687b      	ldr	r3, [r7, #4]
  104b26:	68ba      	ldr	r2, [r7, #8]
  104b28:	1e5e      	sub	r6, r3, #1
  104b2a:	d417      	bmi	104b5c <_fwalk_reent+0x58>
  104b2c:	1c14      	mov	r4, r2		(add r4, r2, #0)
  104b2e:	340c      	add	r4, #12
  104b30:	2500      	mov	r5, #0
  104b32:	e000      	b	104b36 <_fwalk_reent+0x32>
  104b34:	3501      	add	r5, #1
  104b36:	2200      	mov	r2, #0
  104b38:	5ea3      	ldrsh	r3, [r4, r2]
  104b3a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  104b3c:	390c      	sub	r1, #12
  104b3e:	2b00      	cmp	r3, #0
  104b40:	d009      	beq	104b56 <_fwalk_reent+0x52>
  104b42:	2202      	mov	r2, #2
  104b44:	5ea3      	ldrsh	r3, [r4, r2]
  104b46:	3301      	add	r3, #1
  104b48:	d005      	beq	104b56 <_fwalk_reent+0x52>
  104b4a:	4640      	mov	r0, r8
  104b4c:	f850f000 	bl	104bf0 <_fwalk+0x74>
  104b50:	464b      	mov	r3, r9
  104b52:	4303      	orr	r3, r0
  104b54:	4699      	mov	r9, r3
  104b56:	345c      	add	r4, #92
  104b58:	42ae      	cmp	r6, r5
  104b5a:	d1eb      	bne	104b34 <_fwalk_reent+0x30>
  104b5c:	683f      	ldr	r7, [r7, #0]
  104b5e:	2f00      	cmp	r7, #0
  104b60:	d1e0      	bne	104b24 <_fwalk_reent+0x20>
  104b62:	fc8bf7ff 	bl	10447c <__sfp_lock_release>
  104b66:	4648      	mov	r0, r9
  104b68:	bc1c      	pop	{r2, r3, r4}
  104b6a:	4690      	mov	r8, r2
  104b6c:	4699      	mov	r9, r3
  104b6e:	46a2      	mov	sl, r4
  104b70:	bcf0      	pop	{r4, r5, r6, r7}
  104b72:	bc02      	pop	{r1}
  104b74:	4708      	bx	r1
  104b76:	2200      	mov	r2, #0
  104b78:	4691      	mov	r9, r2
  104b7a:	e7f2      	b	104b62 <_fwalk_reent+0x5e>

00104b7c <_fwalk>:
  104b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  104b7e:	4657      	mov	r7, sl
  104b80:	4646      	mov	r6, r8
  104b82:	b4c0      	push	{r6, r7}
  104b84:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104b86:	4688      	mov	r8, r1
  104b88:	fc76f7ff 	bl	104478 <__sfp_lock_acquire>
  104b8c:	22b8      	mov	r2, #184
  104b8e:	0092      	lsl	r2, r2, #2
  104b90:	18a7      	add	r7, r4, r2
  104b92:	2f00      	cmp	r7, #0
  104b94:	d028      	beq	104be8 <_fwalk+0x6c>
  104b96:	2200      	mov	r2, #0
  104b98:	4692      	mov	sl, r2
  104b9a:	687b      	ldr	r3, [r7, #4]
  104b9c:	68ba      	ldr	r2, [r7, #8]
  104b9e:	1e5e      	sub	r6, r3, #1
  104ba0:	d416      	bmi	104bd0 <_fwalk+0x54>
  104ba2:	1c14      	mov	r4, r2		(add r4, r2, #0)
  104ba4:	340c      	add	r4, #12
  104ba6:	2500      	mov	r5, #0
  104ba8:	e000      	b	104bac <_fwalk+0x30>
  104baa:	3501      	add	r5, #1
  104bac:	2200      	mov	r2, #0
  104bae:	5ea3      	ldrsh	r3, [r4, r2]
  104bb0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104bb2:	380c      	sub	r0, #12
  104bb4:	2b00      	cmp	r3, #0
  104bb6:	d008      	beq	104bca <_fwalk+0x4e>
  104bb8:	2202      	mov	r2, #2
  104bba:	5ea3      	ldrsh	r3, [r4, r2]
  104bbc:	3301      	add	r3, #1
  104bbe:	d004      	beq	104bca <_fwalk+0x4e>
  104bc0:	f815f000 	bl	104bee <_fwalk+0x72>
  104bc4:	4653      	mov	r3, sl
  104bc6:	4303      	orr	r3, r0
  104bc8:	469a      	mov	sl, r3
  104bca:	345c      	add	r4, #92
  104bcc:	42ae      	cmp	r6, r5
  104bce:	d1ec      	bne	104baa <_fwalk+0x2e>
  104bd0:	683f      	ldr	r7, [r7, #0]
  104bd2:	2f00      	cmp	r7, #0
  104bd4:	d1e1      	bne	104b9a <_fwalk+0x1e>
  104bd6:	fc51f7ff 	bl	10447c <__sfp_lock_release>
  104bda:	4650      	mov	r0, sl
  104bdc:	bc0c      	pop	{r2, r3}
  104bde:	4690      	mov	r8, r2
  104be0:	469a      	mov	sl, r3
  104be2:	bcf0      	pop	{r4, r5, r6, r7}
  104be4:	bc02      	pop	{r1}
  104be6:	4708      	bx	r1
  104be8:	2300      	mov	r3, #0
  104bea:	469a      	mov	sl, r3
  104bec:	e7f3      	b	104bd6 <_fwalk+0x5a>
  104bee:	4740      	bx	r8
  104bf0:	4750      	bx	sl
  104bf2:	46c0      	nop			(mov r8, r8)

00104bf4 <__locale_charset>:
  104bf4:	4b01      	ldr	r3, [pc, #4]	(104bfc <.text+0x4bfc>)
  104bf6:	6818      	ldr	r0, [r3, #0]
  104bf8:	4770      	bx	lr
  104bfa:	0000      	lsl	r0, r0, #0
  104bfc:	77d8      	strb	r0, [r3, #31]
  104bfe:	0010      	lsl	r0, r2, #0

00104c00 <_localeconv_r>:
  104c00:	4800      	ldr	r0, [pc, #0]	(104c04 <.text+0x4c04>)
  104c02:	4770      	bx	lr
  104c04:	77a8      	strb	r0, [r5, #30]
  104c06:	0010      	lsl	r0, r2, #0

00104c08 <localeconv>:
  104c08:	b500      	push	{lr}
  104c0a:	4b03      	ldr	r3, [pc, #12]	(104c18 <.text+0x4c18>)
  104c0c:	6818      	ldr	r0, [r3, #0]
  104c0e:	fff7f7ff 	bl	104c00 <_localeconv_r>
  104c12:	bc02      	pop	{r1}
  104c14:	4708      	bx	r1
  104c16:	0000      	lsl	r0, r0, #0
  104c18:	0010      	lsl	r0, r2, #0
  104c1a:	0020      	lsl	r0, r4, #0

00104c1c <_setlocale_r>:
  104c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  104c1e:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104c20:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  104c22:	1c14      	mov	r4, r2		(add r4, r2, #0)
  104c24:	2a00      	cmp	r2, #0
  104c26:	d00c      	beq	104c42 <_setlocale_r+0x26>
  104c28:	4d0b      	ldr	r5, [pc, #44]	(104c58 <.text+0x4c58>)
  104c2a:	1c10      	mov	r0, r2		(add r0, r2, #0)
  104c2c:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104c2e:	fbd1f7fc 	bl	1013d4 <strcmp>
  104c32:	2800      	cmp	r0, #0
  104c34:	d107      	bne	104c46 <_setlocale_r+0x2a>
  104c36:	6337      	str	r7, [r6, #48]
  104c38:	6374      	str	r4, [r6, #52]
  104c3a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104c3c:	bcf0      	pop	{r4, r5, r6, r7}
  104c3e:	bc02      	pop	{r1}
  104c40:	4708      	bx	r1
  104c42:	4805      	ldr	r0, [pc, #20]	(104c58 <.text+0x4c58>)
  104c44:	e7fa      	b	104c3c <_setlocale_r+0x20>
  104c46:	4905      	ldr	r1, [pc, #20]	(104c5c <.text+0x4c5c>)
  104c48:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104c4a:	fbc3f7fc 	bl	1013d4 <strcmp>
  104c4e:	2800      	cmp	r0, #0
  104c50:	d0f1      	beq	104c36 <_setlocale_r+0x1a>
  104c52:	2000      	mov	r0, #0
  104c54:	e7f2      	b	104c3c <_setlocale_r+0x20>
  104c56:	0000      	lsl	r0, r0, #0
  104c58:	79e4      	ldrb	r4, [r4, #7]
  104c5a:	0010      	lsl	r0, r2, #0
  104c5c:	794c      	ldrb	r4, [r1, #5]
  104c5e:	0010      	lsl	r0, r2, #0

00104c60 <setlocale>:
  104c60:	b510      	push	{r4, lr}
  104c62:	4b05      	ldr	r3, [pc, #20]	(104c78 <.text+0x4c78>)
  104c64:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104c66:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104c68:	6818      	ldr	r0, [r3, #0]
  104c6a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  104c6c:	ffd6f7ff 	bl	104c1c <_setlocale_r>
  104c70:	bc10      	pop	{r4}
  104c72:	bc02      	pop	{r1}
  104c74:	4708      	bx	r1
  104c76:	0000      	lsl	r0, r0, #0
  104c78:	0010      	lsl	r0, r2, #0
  104c7a:	0020      	lsl	r0, r4, #0

00104c7c <__smakebuf>:
  104c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  104c7e:	8982      	ldrh	r2, [r0, #12]
  104c80:	b08f      	sub	sp, #60
  104c82:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104c84:	0793      	lsl	r3, r2, #30
  104c86:	d440      	bmi	104d0a <__smakebuf+0x8e>
  104c88:	89c3      	ldrh	r3, [r0, #14]
  104c8a:	041b      	lsl	r3, r3, #16
  104c8c:	1419      	asr	r1, r3, #16
  104c8e:	2900      	cmp	r1, #0
  104c90:	db45      	blt	104d1e <__smakebuf+0xa2>
  104c92:	4e2e      	ldr	r6, [pc, #184]	(104d4c <.text+0x4d4c>)
  104c94:	466a      	mov	r2, sp
  104c96:	6830      	ldr	r0, [r6, #0]
  104c98:	fc48f002 	bl	10752c <___fstat_r_from_thumb>
  104c9c:	2800      	cmp	r0, #0
  104c9e:	db52      	blt	104d46 <__smakebuf+0xca>
  104ca0:	23f0      	mov	r3, #240
  104ca2:	9a01      	ldr	r2, [sp, #4]
  104ca4:	021b      	lsl	r3, r3, #8
  104ca6:	401a      	and	r2, r3
  104ca8:	2380      	mov	r3, #128
  104caa:	019b      	lsl	r3, r3, #6
  104cac:	2700      	mov	r7, #0
  104cae:	429a      	cmp	r2, r3
  104cb0:	d03c      	beq	104d2c <__smakebuf+0xb0>
  104cb2:	2380      	mov	r3, #128
  104cb4:	021b      	lsl	r3, r3, #8
  104cb6:	429a      	cmp	r2, r3
  104cb8:	d03a      	beq	104d30 <__smakebuf+0xb4>
  104cba:	89a3      	ldrh	r3, [r4, #12]
  104cbc:	2280      	mov	r2, #128
  104cbe:	0112      	lsl	r2, r2, #4
  104cc0:	4313      	orr	r3, r2
  104cc2:	81a3      	strh	r3, [r4, #12]
  104cc4:	2580      	mov	r5, #128
  104cc6:	00ed      	lsl	r5, r5, #3
  104cc8:	6830      	ldr	r0, [r6, #0]
  104cca:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104ccc:	f844f000 	bl	104d58 <_malloc_r>
  104cd0:	2800      	cmp	r0, #0
  104cd2:	d016      	beq	104d02 <__smakebuf+0x86>
  104cd4:	6832      	ldr	r2, [r6, #0]
  104cd6:	4b1e      	ldr	r3, [pc, #120]	(104d50 <.text+0x4d50>)
  104cd8:	63d3      	str	r3, [r2, #60]
  104cda:	89a3      	ldrh	r3, [r4, #12]
  104cdc:	2280      	mov	r2, #128
  104cde:	4313      	orr	r3, r2
  104ce0:	81a3      	strh	r3, [r4, #12]
  104ce2:	6020      	str	r0, [r4, #0]
  104ce4:	6120      	str	r0, [r4, #16]
  104ce6:	6165      	str	r5, [r4, #20]
  104ce8:	2f00      	cmp	r7, #0
  104cea:	d014      	beq	104d16 <__smakebuf+0x9a>
  104cec:	230e      	mov	r3, #14
  104cee:	5ee0      	ldrsh	r0, [r4, r3]
  104cf0:	fc20f002 	bl	107534 <__isatty_from_thumb>
  104cf4:	2800      	cmp	r0, #0
  104cf6:	d00e      	beq	104d16 <__smakebuf+0x9a>
  104cf8:	89a3      	ldrh	r3, [r4, #12]
  104cfa:	2201      	mov	r2, #1
  104cfc:	4313      	orr	r3, r2
  104cfe:	81a3      	strh	r3, [r4, #12]
  104d00:	e009      	b	104d16 <__smakebuf+0x9a>
  104d02:	89a3      	ldrh	r3, [r4, #12]
  104d04:	2202      	mov	r2, #2
  104d06:	4313      	orr	r3, r2
  104d08:	81a3      	strh	r3, [r4, #12]
  104d0a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104d0c:	3343      	add	r3, #67
  104d0e:	6023      	str	r3, [r4, #0]
  104d10:	6123      	str	r3, [r4, #16]
  104d12:	2301      	mov	r3, #1
  104d14:	6163      	str	r3, [r4, #20]
  104d16:	b00f      	add	sp, #60
  104d18:	bcf0      	pop	{r4, r5, r6, r7}
  104d1a:	bc01      	pop	{r0}
  104d1c:	4700      	bx	r0
  104d1e:	4e0b      	ldr	r6, [pc, #44]	(104d4c <.text+0x4d4c>)
  104d20:	2380      	mov	r3, #128
  104d22:	011b      	lsl	r3, r3, #4
  104d24:	4313      	orr	r3, r2
  104d26:	2700      	mov	r7, #0
  104d28:	81a3      	strh	r3, [r4, #12]
  104d2a:	e7cb      	b	104cc4 <__smakebuf+0x48>
  104d2c:	2701      	mov	r7, #1
  104d2e:	e7c0      	b	104cb2 <__smakebuf+0x36>
  104d30:	4a08      	ldr	r2, [pc, #32]	(104d54 <.text+0x4d54>)
  104d32:	6aa3      	ldr	r3, [r4, #40]
  104d34:	4293      	cmp	r3, r2
  104d36:	d1c0      	bne	104cba <__smakebuf+0x3e>
  104d38:	89a3      	ldrh	r3, [r4, #12]
  104d3a:	2280      	mov	r2, #128
  104d3c:	00d2      	lsl	r2, r2, #3
  104d3e:	4313      	orr	r3, r2
  104d40:	81a3      	strh	r3, [r4, #12]
  104d42:	64e2      	str	r2, [r4, #76]
  104d44:	e7be      	b	104cc4 <__smakebuf+0x48>
  104d46:	89a2      	ldrh	r2, [r4, #12]
  104d48:	e7ea      	b	104d20 <__smakebuf+0xa4>
  104d4a:	0000      	lsl	r0, r0, #0
  104d4c:	0010      	lsl	r0, r2, #0
  104d4e:	0020      	lsl	r0, r4, #0
  104d50:	451d      	cmp	r5, r3
  104d52:	0010      	lsl	r0, r2, #0
  104d54:	6135      	str	r5, [r6, #16]
  104d56:	0010      	lsl	r0, r2, #0

00104d58 <_malloc_r>:
  104d58:	b5f0      	push	{r4, r5, r6, r7, lr}
  104d5a:	465f      	mov	r7, fp
  104d5c:	4656      	mov	r6, sl
  104d5e:	464d      	mov	r5, r9
  104d60:	4644      	mov	r4, r8
  104d62:	b4f0      	push	{r4, r5, r6, r7}
  104d64:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104d66:	320b      	add	r2, #11
  104d68:	b082      	sub	sp, #8
  104d6a:	1c07      	mov	r7, r0		(add r7, r0, #0)
  104d6c:	2a16      	cmp	r2, #22
  104d6e:	d80e      	bhi	104d8e <_malloc_r+0x36>
  104d70:	2610      	mov	r6, #16
  104d72:	42b1      	cmp	r1, r6
  104d74:	d912      	bls	104d9c <_malloc_r+0x44>
  104d76:	230c      	mov	r3, #12
  104d78:	603b      	str	r3, [r7, #0]
  104d7a:	2000      	mov	r0, #0
  104d7c:	b002      	add	sp, #8
  104d7e:	bc3c      	pop	{r2, r3, r4, r5}
  104d80:	4690      	mov	r8, r2
  104d82:	4699      	mov	r9, r3
  104d84:	46a2      	mov	sl, r4
  104d86:	46ab      	mov	fp, r5
  104d88:	bcf0      	pop	{r4, r5, r6, r7}
  104d8a:	bc02      	pop	{r1}
  104d8c:	4708      	bx	r1
  104d8e:	2307      	mov	r3, #7
  104d90:	1c16      	mov	r6, r2		(add r6, r2, #0)
  104d92:	439e      	bic	r6, r3
  104d94:	2e00      	cmp	r6, #0
  104d96:	dbee      	blt	104d76 <_malloc_r+0x1e>
  104d98:	42b1      	cmp	r1, r6
  104d9a:	d8ec      	bhi	104d76 <_malloc_r+0x1e>
  104d9c:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104d9e:	fb4df000 	bl	10543c <__malloc_lock>
  104da2:	4bbb      	ldr	r3, [pc, #748]	(105090 <.text+0x5090>)
  104da4:	429e      	cmp	r6, r3
  104da6:	d93a      	bls	104e1e <_malloc_r+0xc6>
  104da8:	0a72      	lsr	r2, r6, #9
  104daa:	2a00      	cmp	r2, #0
  104dac:	d153      	bne	104e56 <_malloc_r+0xfe>
  104dae:	08f5      	lsr	r5, r6, #3
  104db0:	00eb      	lsl	r3, r5, #3
  104db2:	4ab8      	ldr	r2, [pc, #736]	(105094 <.text+0x5094>)
  104db4:	1898      	add	r0, r3, r2
  104db6:	68c4      	ldr	r4, [r0, #12]
  104db8:	4694      	mov	ip, r2
  104dba:	4690      	mov	r8, r2
  104dbc:	42a0      	cmp	r0, r4
  104dbe:	d105      	bne	104dcc <_malloc_r+0x74>
  104dc0:	e00c      	b	104ddc <_malloc_r+0x84>
  104dc2:	2b00      	cmp	r3, #0
  104dc4:	da38      	bge	104e38 <_malloc_r+0xe0>
  104dc6:	68e4      	ldr	r4, [r4, #12]
  104dc8:	42a0      	cmp	r0, r4
  104dca:	d007      	beq	104ddc <_malloc_r+0x84>
  104dcc:	6862      	ldr	r2, [r4, #4]
  104dce:	2303      	mov	r3, #3
  104dd0:	1c11      	mov	r1, r2		(add r1, r2, #0)
  104dd2:	4399      	bic	r1, r3
  104dd4:	1b8b      	sub	r3, r1, r6
  104dd6:	2b0f      	cmp	r3, #15
  104dd8:	ddf3      	ble	104dc2 <_malloc_r+0x6a>
  104dda:	3d01      	sub	r5, #1
  104ddc:	3501      	add	r5, #1
  104dde:	46aa      	mov	sl, r5
  104de0:	2308      	mov	r3, #8
  104de2:	4463      	add	r3, ip
  104de4:	689c      	ldr	r4, [r3, #8]
  104de6:	4699      	mov	r9, r3
  104de8:	454c      	cmp	r4, r9
  104dea:	d100      	bne	104dee <_malloc_r+0x96>
  104dec:	e0d7      	b	104f9e <_malloc_r+0x246>
  104dee:	6862      	ldr	r2, [r4, #4]
  104df0:	2303      	mov	r3, #3
  104df2:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104df4:	439d      	bic	r5, r3
  104df6:	1ba8      	sub	r0, r5, r6
  104df8:	280f      	cmp	r0, #15
  104dfa:	dd00      	ble	104dfe <_malloc_r+0xa6>
  104dfc:	e0a6      	b	104f4c <_malloc_r+0x1f4>
  104dfe:	4649      	mov	r1, r9
  104e00:	60c9      	str	r1, [r1, #12]
  104e02:	6089      	str	r1, [r1, #8]
  104e04:	2800      	cmp	r0, #0
  104e06:	db34      	blt	104e72 <_malloc_r+0x11a>
  104e08:	1963      	add	r3, r4, r5
  104e0a:	685a      	ldr	r2, [r3, #4]
  104e0c:	2101      	mov	r1, #1
  104e0e:	430a      	orr	r2, r1
  104e10:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104e12:	605a      	str	r2, [r3, #4]
  104e14:	fb14f000 	bl	105440 <__malloc_unlock>
  104e18:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104e1a:	3008      	add	r0, #8
  104e1c:	e7ae      	b	104d7c <_malloc_r+0x24>
  104e1e:	499d      	ldr	r1, [pc, #628]	(105094 <.text+0x5094>)
  104e20:	08f2      	lsr	r2, r6, #3
  104e22:	468c      	mov	ip, r1
  104e24:	00d3      	lsl	r3, r2, #3
  104e26:	4463      	add	r3, ip
  104e28:	68dc      	ldr	r4, [r3, #12]
  104e2a:	4688      	mov	r8, r1
  104e2c:	42a3      	cmp	r3, r4
  104e2e:	d100      	bne	104e32 <_malloc_r+0xda>
  104e30:	e083      	b	104f3a <_malloc_r+0x1e2>
  104e32:	6861      	ldr	r1, [r4, #4]
  104e34:	2303      	mov	r3, #3
  104e36:	4399      	bic	r1, r3
  104e38:	68e2      	ldr	r2, [r4, #12]
  104e3a:	68a3      	ldr	r3, [r4, #8]
  104e3c:	1861      	add	r1, r4, r1
  104e3e:	60da      	str	r2, [r3, #12]
  104e40:	6093      	str	r3, [r2, #8]
  104e42:	684b      	ldr	r3, [r1, #4]
  104e44:	2201      	mov	r2, #1
  104e46:	4313      	orr	r3, r2
  104e48:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104e4a:	604b      	str	r3, [r1, #4]
  104e4c:	faf8f000 	bl	105440 <__malloc_unlock>
  104e50:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104e52:	3008      	add	r0, #8
  104e54:	e792      	b	104d7c <_malloc_r+0x24>
  104e56:	2a04      	cmp	r2, #4
  104e58:	d906      	bls	104e68 <_malloc_r+0x110>
  104e5a:	2a14      	cmp	r2, #20
  104e5c:	d900      	bls	104e60 <_malloc_r+0x108>
  104e5e:	e0a2      	b	104fa6 <_malloc_r+0x24e>
  104e60:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104e62:	355b      	add	r5, #91
  104e64:	00eb      	lsl	r3, r5, #3
  104e66:	e7a4      	b	104db2 <_malloc_r+0x5a>
  104e68:	09b3      	lsr	r3, r6, #6
  104e6a:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104e6c:	3538      	add	r5, #56
  104e6e:	00eb      	lsl	r3, r5, #3
  104e70:	e79f      	b	104db2 <_malloc_r+0x5a>
  104e72:	4b89      	ldr	r3, [pc, #548]	(105098 <.text+0x5098>)
  104e74:	429d      	cmp	r5, r3
  104e76:	d900      	bls	104e7a <_malloc_r+0x122>
  104e78:	e0ca      	b	105010 <_malloc_r+0x2b8>
  104e7a:	08e9      	lsr	r1, r5, #3
  104e7c:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104e7e:	2900      	cmp	r1, #0
  104e80:	da00      	bge	104e84 <_malloc_r+0x12c>
  104e82:	e19a      	b	1051ba <.text+0x51ba>
  104e84:	1092      	asr	r2, r2, #2
  104e86:	2301      	mov	r3, #1
  104e88:	4093      	lsl	r3, r2
  104e8a:	4a82      	ldr	r2, [pc, #520]	(105094 <.text+0x5094>)
  104e8c:	6852      	ldr	r2, [r2, #4]
  104e8e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104e90:	431d      	orr	r5, r3
  104e92:	4a80      	ldr	r2, [pc, #512]	(105094 <.text+0x5094>)
  104e94:	00cb      	lsl	r3, r1, #3
  104e96:	4463      	add	r3, ip
  104e98:	6055      	str	r5, [r2, #4]
  104e9a:	689a      	ldr	r2, [r3, #8]
  104e9c:	60e3      	str	r3, [r4, #12]
  104e9e:	60a2      	str	r2, [r4, #8]
  104ea0:	60d4      	str	r4, [r2, #12]
  104ea2:	609c      	str	r4, [r3, #8]
  104ea4:	46a8      	mov	r8, r5
  104ea6:	4652      	mov	r2, sl
  104ea8:	2a00      	cmp	r2, #0
  104eaa:	da00      	bge	104eae <_malloc_r+0x156>
  104eac:	e0ed      	b	10508a <_malloc_r+0x332>
  104eae:	2301      	mov	r3, #1
  104eb0:	1092      	asr	r2, r2, #2
  104eb2:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104eb4:	4095      	lsl	r5, r2
  104eb6:	4545      	cmp	r5, r8
  104eb8:	d855      	bhi	104f66 <_malloc_r+0x20e>
  104eba:	4642      	mov	r2, r8
  104ebc:	4215      	tst	r5, r2
  104ebe:	d10e      	bne	104ede <_malloc_r+0x186>
  104ec0:	2303      	mov	r3, #3
  104ec2:	4654      	mov	r4, sl
  104ec4:	439c      	bic	r4, r3
  104ec6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104ec8:	3304      	add	r3, #4
  104eca:	006d      	lsl	r5, r5, #1
  104ecc:	469a      	mov	sl, r3
  104ece:	422a      	tst	r2, r5
  104ed0:	d105      	bne	104ede <_malloc_r+0x186>
  104ed2:	2104      	mov	r1, #4
  104ed4:	006d      	lsl	r5, r5, #1
  104ed6:	4642      	mov	r2, r8
  104ed8:	448a      	add	sl, r1
  104eda:	422a      	tst	r2, r5
  104edc:	d0f9      	beq	104ed2 <_malloc_r+0x17a>
  104ede:	4654      	mov	r4, sl
  104ee0:	00e3      	lsl	r3, r4, #3
  104ee2:	4463      	add	r3, ip
  104ee4:	9301      	str	r3, [sp, #4]
  104ee6:	46d3      	mov	fp, sl
  104ee8:	1c19      	mov	r1, r3		(add r1, r3, #0)
  104eea:	2203      	mov	r2, #3
  104eec:	68cc      	ldr	r4, [r1, #12]
  104eee:	42a1      	cmp	r1, r4
  104ef0:	d107      	bne	104f02 <_malloc_r+0x1aa>
  104ef2:	e0aa      	b	10504a <_malloc_r+0x2f2>
  104ef4:	2800      	cmp	r0, #0
  104ef6:	db00      	blt	104efa <_malloc_r+0x1a2>
  104ef8:	e0af      	b	10505a <_malloc_r+0x302>
  104efa:	68e4      	ldr	r4, [r4, #12]
  104efc:	42a1      	cmp	r1, r4
  104efe:	d100      	bne	104f02 <_malloc_r+0x1aa>
  104f00:	e0a3      	b	10504a <_malloc_r+0x2f2>
  104f02:	6863      	ldr	r3, [r4, #4]
  104f04:	4393      	bic	r3, r2
  104f06:	1b98      	sub	r0, r3, r6
  104f08:	280f      	cmp	r0, #15
  104f0a:	ddf3      	ble	104ef4 <_malloc_r+0x19c>
  104f0c:	2301      	mov	r3, #1
  104f0e:	4333      	orr	r3, r6
  104f10:	68e1      	ldr	r1, [r4, #12]
  104f12:	6063      	str	r3, [r4, #4]
  104f14:	68a3      	ldr	r3, [r4, #8]
  104f16:	19a2      	add	r2, r4, r6
  104f18:	464d      	mov	r5, r9
  104f1a:	60d9      	str	r1, [r3, #12]
  104f1c:	608b      	str	r3, [r1, #8]
  104f1e:	60ea      	str	r2, [r5, #12]
  104f20:	60aa      	str	r2, [r5, #8]
  104f22:	2301      	mov	r3, #1
  104f24:	60d5      	str	r5, [r2, #12]
  104f26:	6095      	str	r5, [r2, #8]
  104f28:	4303      	orr	r3, r0
  104f2a:	5010      	str	r0, [r2, r0]
  104f2c:	6053      	str	r3, [r2, #4]
  104f2e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104f30:	fa86f000 	bl	105440 <__malloc_unlock>
  104f34:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104f36:	3008      	add	r0, #8
  104f38:	e720      	b	104d7c <_malloc_r+0x24>
  104f3a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104f3c:	3308      	add	r3, #8
  104f3e:	68dc      	ldr	r4, [r3, #12]
  104f40:	42a3      	cmp	r3, r4
  104f42:	d000      	beq	104f46 <_malloc_r+0x1ee>
  104f44:	e775      	b	104e32 <_malloc_r+0xda>
  104f46:	3202      	add	r2, #2
  104f48:	4692      	mov	sl, r2
  104f4a:	e749      	b	104de0 <_malloc_r+0x88>
  104f4c:	2101      	mov	r1, #1
  104f4e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104f50:	430b      	orr	r3, r1
  104f52:	6063      	str	r3, [r4, #4]
  104f54:	1c03      	mov	r3, r0		(add r3, r0, #0)
  104f56:	19a2      	add	r2, r4, r6
  104f58:	464d      	mov	r5, r9
  104f5a:	430b      	orr	r3, r1
  104f5c:	60ea      	str	r2, [r5, #12]
  104f5e:	60aa      	str	r2, [r5, #8]
  104f60:	60d5      	str	r5, [r2, #12]
  104f62:	6095      	str	r5, [r2, #8]
  104f64:	e7e1      	b	104f2a <_malloc_r+0x1d2>
  104f66:	4a4b      	ldr	r2, [pc, #300]	(105094 <.text+0x5094>)
  104f68:	6894      	ldr	r4, [r2, #8]
  104f6a:	6862      	ldr	r2, [r4, #4]
  104f6c:	2303      	mov	r3, #3
  104f6e:	439a      	bic	r2, r3
  104f70:	4691      	mov	r9, r2
  104f72:	9400      	str	r4, [sp, #0]
  104f74:	45b1      	cmp	r9, r6
  104f76:	d31d      	bcc	104fb4 <_malloc_r+0x25c>
  104f78:	1b90      	sub	r0, r2, r6
  104f7a:	280f      	cmp	r0, #15
  104f7c:	dd1a      	ble	104fb4 <_malloc_r+0x25c>
  104f7e:	2101      	mov	r1, #1
  104f80:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104f82:	430b      	orr	r3, r1
  104f84:	6063      	str	r3, [r4, #4]
  104f86:	4b43      	ldr	r3, [pc, #268]	(105094 <.text+0x5094>)
  104f88:	19a2      	add	r2, r4, r6
  104f8a:	609a      	str	r2, [r3, #8]
  104f8c:	1c03      	mov	r3, r0		(add r3, r0, #0)
  104f8e:	430b      	orr	r3, r1
  104f90:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104f92:	6053      	str	r3, [r2, #4]
  104f94:	fa54f000 	bl	105440 <__malloc_unlock>
  104f98:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104f9a:	3008      	add	r0, #8
  104f9c:	e6ee      	b	104d7c <_malloc_r+0x24>
  104f9e:	4c3d      	ldr	r4, [pc, #244]	(105094 <.text+0x5094>)
  104fa0:	6864      	ldr	r4, [r4, #4]
  104fa2:	46a0      	mov	r8, r4
  104fa4:	e77f      	b	104ea6 <_malloc_r+0x14e>
  104fa6:	2a54      	cmp	r2, #84
  104fa8:	d866      	bhi	105078 <_malloc_r+0x320>
  104faa:	0b33      	lsr	r3, r6, #12
  104fac:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104fae:	356e      	add	r5, #110
  104fb0:	00eb      	lsl	r3, r5, #3
  104fb2:	e6fe      	b	104db2 <_malloc_r+0x5a>
  104fb4:	4b39      	ldr	r3, [pc, #228]	(10509c <.text+0x509c>)
  104fb6:	681b      	ldr	r3, [r3, #0]
  104fb8:	3310      	add	r3, #16
  104fba:	18f5      	add	r5, r6, r3
  104fbc:	4b38      	ldr	r3, [pc, #224]	(1050a0 <.text+0x50a0>)
  104fbe:	469a      	mov	sl, r3
  104fc0:	681b      	ldr	r3, [r3, #0]
  104fc2:	3301      	add	r3, #1
  104fc4:	d004      	beq	104fd0 <_malloc_r+0x278>
  104fc6:	4937      	ldr	r1, [pc, #220]	(1050a4 <.text+0x50a4>)
  104fc8:	4b37      	ldr	r3, [pc, #220]	(1050a8 <.text+0x50a8>)
  104fca:	186a      	add	r2, r5, r1
  104fcc:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104fce:	401d      	and	r5, r3
  104fd0:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104fd2:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104fd4:	faa6f002 	bl	107524 <___sbrk_r_from_thumb>
  104fd8:	1c42      	add	r2, r0, #1
  104fda:	d100      	bne	104fde <_malloc_r+0x286>
  104fdc:	e0cb      	b	105176 <.text+0x5176>
  104fde:	464b      	mov	r3, r9
  104fe0:	18e2      	add	r2, r4, r3
  104fe2:	4680      	mov	r8, r0
  104fe4:	4542      	cmp	r2, r8
  104fe6:	d961      	bls	1050ac <.text+0x50ac>
  104fe8:	492a      	ldr	r1, [pc, #168]	(105094 <.text+0x5094>)
  104fea:	428c      	cmp	r4, r1
  104fec:	d100      	bne	104ff0 <_malloc_r+0x298>
  104fee:	e121      	b	105234 <.text+0x5234>
  104ff0:	4928      	ldr	r1, [pc, #160]	(105094 <.text+0x5094>)
  104ff2:	688c      	ldr	r4, [r1, #8]
  104ff4:	6862      	ldr	r2, [r4, #4]
  104ff6:	2303      	mov	r3, #3
  104ff8:	439a      	bic	r2, r3
  104ffa:	1c13      	mov	r3, r2		(add r3, r2, #0)
  104ffc:	429e      	cmp	r6, r3
  104ffe:	d802      	bhi	105006 <_malloc_r+0x2ae>
  105000:	1b90      	sub	r0, r2, r6
  105002:	280f      	cmp	r0, #15
  105004:	dcbb      	bgt	104f7e <_malloc_r+0x226>
  105006:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105008:	fa1af000 	bl	105440 <__malloc_unlock>
  10500c:	2000      	mov	r0, #0
  10500e:	e6b5      	b	104d7c <_malloc_r+0x24>
  105010:	0a6a      	lsr	r2, r5, #9
  105012:	2a00      	cmp	r2, #0
  105014:	d000      	beq	105018 <_malloc_r+0x2c0>
  105016:	e084      	b	105122 <.text+0x5122>
  105018:	08eb      	lsr	r3, r5, #3
  10501a:	00da      	lsl	r2, r3, #3
  10501c:	4661      	mov	r1, ip
  10501e:	1850      	add	r0, r2, r1
  105020:	6881      	ldr	r1, [r0, #8]
  105022:	4288      	cmp	r0, r1
  105024:	d100      	bne	105028 <_malloc_r+0x2d0>
  105026:	e0cf      	b	1051c8 <.text+0x51c8>
  105028:	684b      	ldr	r3, [r1, #4]
  10502a:	2203      	mov	r2, #3
  10502c:	4393      	bic	r3, r2
  10502e:	429d      	cmp	r5, r3
  105030:	d202      	bcs	105038 <_malloc_r+0x2e0>
  105032:	6889      	ldr	r1, [r1, #8]
  105034:	4288      	cmp	r0, r1
  105036:	d1f7      	bne	105028 <_malloc_r+0x2d0>
  105038:	68c8      	ldr	r0, [r1, #12]
  10503a:	60a1      	str	r1, [r4, #8]
  10503c:	60e0      	str	r0, [r4, #12]
  10503e:	60cc      	str	r4, [r1, #12]
  105040:	4914      	ldr	r1, [pc, #80]	(105094 <.text+0x5094>)
  105042:	6849      	ldr	r1, [r1, #4]
  105044:	4688      	mov	r8, r1
  105046:	6084      	str	r4, [r0, #8]
  105048:	e72d      	b	104ea6 <_malloc_r+0x14e>
  10504a:	2301      	mov	r3, #1
  10504c:	449b      	add	fp, r3
  10504e:	465c      	mov	r4, fp
  105050:	4214      	tst	r4, r2
  105052:	d100      	bne	105056 <_malloc_r+0x2fe>
  105054:	e0cd      	b	1051f2 <.text+0x51f2>
  105056:	3108      	add	r1, #8
  105058:	e748      	b	104eec <_malloc_r+0x194>
  10505a:	18e2      	add	r2, r4, r3
  10505c:	6853      	ldr	r3, [r2, #4]
  10505e:	2101      	mov	r1, #1
  105060:	430b      	orr	r3, r1
  105062:	6053      	str	r3, [r2, #4]
  105064:	68e2      	ldr	r2, [r4, #12]
  105066:	68a3      	ldr	r3, [r4, #8]
  105068:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10506a:	60da      	str	r2, [r3, #12]
  10506c:	6093      	str	r3, [r2, #8]
  10506e:	f9e7f000 	bl	105440 <__malloc_unlock>
  105072:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105074:	3008      	add	r0, #8
  105076:	e681      	b	104d7c <_malloc_r+0x24>
  105078:	23aa      	mov	r3, #170
  10507a:	005b      	lsl	r3, r3, #1
  10507c:	429a      	cmp	r2, r3
  10507e:	d86e      	bhi	10515e <.text+0x515e>
  105080:	0bf3      	lsr	r3, r6, #15
  105082:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105084:	3577      	add	r5, #119
  105086:	00eb      	lsl	r3, r5, #3
  105088:	e693      	b	104db2 <_malloc_r+0x5a>
  10508a:	3203      	add	r2, #3
  10508c:	e70f      	b	104eae <_malloc_r+0x156>
  10508e:	0000      	lsl	r0, r0, #0
  105090:	01f7      	lsl	r7, r6, #7
  105092:	0000      	lsl	r0, r0, #0
  105094:	0424      	lsl	r4, r4, #16
  105096:	0020      	lsl	r0, r4, #0
  105098:	01ff      	lsl	r7, r7, #7
  10509a:	0000      	lsl	r0, r0, #0
  10509c:	0848      	lsr	r0, r1, #1
  10509e:	0020      	lsl	r0, r4, #0
  1050a0:	0830      	lsr	r0, r6, #0
  1050a2:	0020      	lsl	r0, r4, #0
  1050a4:	0fff      	lsr	r7, r7, #31
  1050a6:	0000      	lsl	r0, r0, #0
  1050a8:	fffff000 	bl	1060aa <_realloc_r+0x3a6>
  1050ac:	4b72      	ldr	r3, [pc, #456]	(105278 <.text+0x5278>)
  1050ae:	469b      	mov	fp, r3
  1050b0:	681b      	ldr	r3, [r3, #0]
  1050b2:	465c      	mov	r4, fp
  1050b4:	18e9      	add	r1, r5, r3
  1050b6:	6021      	str	r1, [r4, #0]
  1050b8:	4542      	cmp	r2, r8
  1050ba:	d038      	beq	10512e <.text+0x512e>
  1050bc:	4654      	mov	r4, sl
  1050be:	6823      	ldr	r3, [r4, #0]
  1050c0:	3301      	add	r3, #1
  1050c2:	d100      	bne	1050c6 <.text+0x50c6>
  1050c4:	e08a      	b	1051dc <.text+0x51dc>
  1050c6:	1a83      	sub	r3, r0, r2
  1050c8:	18cb      	add	r3, r1, r3
  1050ca:	4659      	mov	r1, fp
  1050cc:	600b      	str	r3, [r1, #0]
  1050ce:	2307      	mov	r3, #7
  1050d0:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1050d2:	401a      	and	r2, r3
  1050d4:	d14a      	bne	10516c <.text+0x516c>
  1050d6:	2100      	mov	r1, #0
  1050d8:	4643      	mov	r3, r8
  1050da:	195a      	add	r2, r3, r5
  1050dc:	4b67      	ldr	r3, [pc, #412]	(10527c <.text+0x527c>)
  1050de:	401a      	and	r2, r3
  1050e0:	2380      	mov	r3, #128
  1050e2:	015b      	lsl	r3, r3, #5
  1050e4:	1a9b      	sub	r3, r3, r2
  1050e6:	18cc      	add	r4, r1, r3
  1050e8:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1050ea:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1050ec:	fa1af002 	bl	107524 <___sbrk_r_from_thumb>
  1050f0:	1c45      	add	r5, r0, #1
  1050f2:	d075      	beq	1051e0 <.text+0x51e0>
  1050f4:	4641      	mov	r1, r8
  1050f6:	1a43      	sub	r3, r0, r1
  1050f8:	18e3      	add	r3, r4, r3
  1050fa:	2201      	mov	r2, #1
  1050fc:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1050fe:	4310      	orr	r0, r2
  105100:	465a      	mov	r2, fp
  105102:	6813      	ldr	r3, [r2, #0]
  105104:	18e3      	add	r3, r4, r3
  105106:	6013      	str	r3, [r2, #0]
  105108:	9d00      	ldr	r5, [sp, #0]
  10510a:	4b5d      	ldr	r3, [pc, #372]	(105280 <.text+0x5280>)
  10510c:	4644      	mov	r4, r8
  10510e:	609c      	str	r4, [r3, #8]
  105110:	6060      	str	r0, [r4, #4]
  105112:	429d      	cmp	r5, r3
  105114:	d015      	beq	105142 <.text+0x5142>
  105116:	4649      	mov	r1, r9
  105118:	290f      	cmp	r1, #15
  10511a:	d82f      	bhi	10517c <.text+0x517c>
  10511c:	2301      	mov	r3, #1
  10511e:	6063      	str	r3, [r4, #4]
  105120:	e768      	b	104ff4 <_malloc_r+0x29c>
  105122:	2a04      	cmp	r2, #4
  105124:	d843      	bhi	1051ae <.text+0x51ae>
  105126:	09ab      	lsr	r3, r5, #6
  105128:	3338      	add	r3, #56
  10512a:	00da      	lsl	r2, r3, #3
  10512c:	e776      	b	10501c <_malloc_r+0x2c4>
  10512e:	4b53      	ldr	r3, [pc, #332]	(10527c <.text+0x527c>)
  105130:	4218      	tst	r0, r3
  105132:	d1c3      	bne	1050bc <.text+0x50bc>
  105134:	4952      	ldr	r1, [pc, #328]	(105280 <.text+0x5280>)
  105136:	464a      	mov	r2, r9
  105138:	18ab      	add	r3, r5, r2
  10513a:	688c      	ldr	r4, [r1, #8]
  10513c:	2201      	mov	r2, #1
  10513e:	4313      	orr	r3, r2
  105140:	6063      	str	r3, [r4, #4]
  105142:	4950      	ldr	r1, [pc, #320]	(105284 <.text+0x5284>)
  105144:	465b      	mov	r3, fp
  105146:	681a      	ldr	r2, [r3, #0]
  105148:	680b      	ldr	r3, [r1, #0]
  10514a:	429a      	cmp	r2, r3
  10514c:	d900      	bls	105150 <.text+0x5150>
  10514e:	600a      	str	r2, [r1, #0]
  105150:	494d      	ldr	r1, [pc, #308]	(105288 <.text+0x5288>)
  105152:	680b      	ldr	r3, [r1, #0]
  105154:	429a      	cmp	r2, r3
  105156:	d800      	bhi	10515a <.text+0x515a>
  105158:	e74c      	b	104ff4 <_malloc_r+0x29c>
  10515a:	600a      	str	r2, [r1, #0]
  10515c:	e74a      	b	104ff4 <_malloc_r+0x29c>
  10515e:	4b4b      	ldr	r3, [pc, #300]	(10528c <.text+0x528c>)
  105160:	429a      	cmp	r2, r3
  105162:	d92c      	bls	1051be <.text+0x51be>
  105164:	23fc      	mov	r3, #252
  105166:	257e      	mov	r5, #126
  105168:	009b      	lsl	r3, r3, #2
  10516a:	e622      	b	104db2 <_malloc_r+0x5a>
  10516c:	2308      	mov	r3, #8
  10516e:	1a99      	sub	r1, r3, r2
  105170:	1840      	add	r0, r0, r1
  105172:	4680      	mov	r8, r0
  105174:	e7b0      	b	1050d8 <.text+0x50d8>
  105176:	4d42      	ldr	r5, [pc, #264]	(105280 <.text+0x5280>)
  105178:	68ac      	ldr	r4, [r5, #8]
  10517a:	e73b      	b	104ff4 <_malloc_r+0x29c>
  10517c:	9a00      	ldr	r2, [sp, #0]
  10517e:	4649      	mov	r1, r9
  105180:	2307      	mov	r3, #7
  105182:	390c      	sub	r1, #12
  105184:	4399      	bic	r1, r3
  105186:	6853      	ldr	r3, [r2, #4]
  105188:	2201      	mov	r2, #1
  10518a:	4013      	and	r3, r2
  10518c:	9d00      	ldr	r5, [sp, #0]
  10518e:	430b      	orr	r3, r1
  105190:	606b      	str	r3, [r5, #4]
  105192:	186a      	add	r2, r5, r1
  105194:	2305      	mov	r3, #5
  105196:	6053      	str	r3, [r2, #4]
  105198:	6093      	str	r3, [r2, #8]
  10519a:	290f      	cmp	r1, #15
  10519c:	d9d1      	bls	105142 <.text+0x5142>
  10519e:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1051a0:	3108      	add	r1, #8
  1051a2:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1051a4:	fa7ef7ff 	bl	1046a4 <_free_r>
  1051a8:	4935      	ldr	r1, [pc, #212]	(105280 <.text+0x5280>)
  1051aa:	688c      	ldr	r4, [r1, #8]
  1051ac:	e7c9      	b	105142 <.text+0x5142>
  1051ae:	2a14      	cmp	r2, #20
  1051b0:	d819      	bhi	1051e6 <.text+0x51e6>
  1051b2:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1051b4:	335b      	add	r3, #91
  1051b6:	00da      	lsl	r2, r3, #3
  1051b8:	e730      	b	10501c <_malloc_r+0x2c4>
  1051ba:	1cca      	add	r2, r1, #3
  1051bc:	e662      	b	104e84 <_malloc_r+0x12c>
  1051be:	0cb3      	lsr	r3, r6, #18
  1051c0:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1051c2:	357c      	add	r5, #124
  1051c4:	00eb      	lsl	r3, r5, #3
  1051c6:	e5f4      	b	104db2 <_malloc_r+0x5a>
  1051c8:	2b00      	cmp	r3, #0
  1051ca:	db47      	blt	10525c <.text+0x525c>
  1051cc:	109b      	asr	r3, r3, #2
  1051ce:	4645      	mov	r5, r8
  1051d0:	2201      	mov	r2, #1
  1051d2:	409a      	lsl	r2, r3
  1051d4:	686b      	ldr	r3, [r5, #4]
  1051d6:	4313      	orr	r3, r2
  1051d8:	606b      	str	r3, [r5, #4]
  1051da:	e72e      	b	10503a <_malloc_r+0x2e2>
  1051dc:	6020      	str	r0, [r4, #0]
  1051de:	e776      	b	1050ce <.text+0x50ce>
  1051e0:	2400      	mov	r4, #0
  1051e2:	2001      	mov	r0, #1
  1051e4:	e78c      	b	105100 <.text+0x5100>
  1051e6:	2a54      	cmp	r2, #84
  1051e8:	d82a      	bhi	105240 <.text+0x5240>
  1051ea:	0b2b      	lsr	r3, r5, #12
  1051ec:	336e      	add	r3, #110
  1051ee:	00da      	lsl	r2, r3, #3
  1051f0:	e714      	b	10501c <_malloc_r+0x2c4>
  1051f2:	9901      	ldr	r1, [sp, #4]
  1051f4:	4650      	mov	r0, sl
  1051f6:	2403      	mov	r4, #3
  1051f8:	e000      	b	1051fc <.text+0x51fc>
  1051fa:	3801      	sub	r0, #1
  1051fc:	4220      	tst	r0, r4
  1051fe:	d027      	beq	105250 <.text+0x5250>
  105200:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  105202:	680a      	ldr	r2, [r1, #0]
  105204:	3b08      	sub	r3, #8
  105206:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105208:	429a      	cmp	r2, r3
  10520a:	d0f6      	beq	1051fa <.text+0x51fa>
  10520c:	006d      	lsl	r5, r5, #1
  10520e:	4545      	cmp	r5, r8
  105210:	d900      	bls	105214 <.text+0x5214>
  105212:	e6a8      	b	104f66 <_malloc_r+0x20e>
  105214:	2d00      	cmp	r5, #0
  105216:	d100      	bne	10521a <.text+0x521a>
  105218:	e6a5      	b	104f66 <_malloc_r+0x20e>
  10521a:	4641      	mov	r1, r8
  10521c:	420d      	tst	r5, r1
  10521e:	d001      	beq	105224 <.text+0x5224>
  105220:	46da      	mov	sl, fp
  105222:	e65c      	b	104ede <_malloc_r+0x186>
  105224:	2204      	mov	r2, #4
  105226:	006d      	lsl	r5, r5, #1
  105228:	4643      	mov	r3, r8
  10522a:	4493      	add	fp, r2
  10522c:	422b      	tst	r3, r5
  10522e:	d0f9      	beq	105224 <.text+0x5224>
  105230:	46da      	mov	sl, fp
  105232:	e654      	b	104ede <_malloc_r+0x186>
  105234:	4c10      	ldr	r4, [pc, #64]	(105278 <.text+0x5278>)
  105236:	6823      	ldr	r3, [r4, #0]
  105238:	46a3      	mov	fp, r4
  10523a:	18e9      	add	r1, r5, r3
  10523c:	6021      	str	r1, [r4, #0]
  10523e:	e73d      	b	1050bc <.text+0x50bc>
  105240:	23aa      	mov	r3, #170
  105242:	005b      	lsl	r3, r3, #1
  105244:	429a      	cmp	r2, r3
  105246:	d80b      	bhi	105260 <.text+0x5260>
  105248:	0beb      	lsr	r3, r5, #15
  10524a:	3377      	add	r3, #119
  10524c:	00da      	lsl	r2, r3, #3
  10524e:	e6e5      	b	10501c <_malloc_r+0x2c4>
  105250:	4644      	mov	r4, r8
  105252:	43ac      	bic	r4, r5
  105254:	490a      	ldr	r1, [pc, #40]	(105280 <.text+0x5280>)
  105256:	46a0      	mov	r8, r4
  105258:	604c      	str	r4, [r1, #4]
  10525a:	e7d7      	b	10520c <.text+0x520c>
  10525c:	3303      	add	r3, #3
  10525e:	e7b5      	b	1051cc <.text+0x51cc>
  105260:	4b0a      	ldr	r3, [pc, #40]	(10528c <.text+0x528c>)
  105262:	429a      	cmp	r2, r3
  105264:	d903      	bls	10526e <.text+0x526e>
  105266:	22fc      	mov	r2, #252
  105268:	237e      	mov	r3, #126
  10526a:	0092      	lsl	r2, r2, #2
  10526c:	e6d6      	b	10501c <_malloc_r+0x2c4>
  10526e:	0cab      	lsr	r3, r5, #18
  105270:	337c      	add	r3, #124
  105272:	00da      	lsl	r2, r3, #3
  105274:	e6d2      	b	10501c <_malloc_r+0x2c4>
  105276:	0000      	lsl	r0, r0, #0
  105278:	0854      	lsr	r4, r2, #1
  10527a:	0020      	lsl	r0, r4, #0
  10527c:	0fff      	lsr	r7, r7, #31
  10527e:	0000      	lsl	r0, r0, #0
  105280:	0424      	lsl	r4, r4, #16
  105282:	0020      	lsl	r0, r4, #0
  105284:	084c      	lsr	r4, r1, #1
  105286:	0020      	lsl	r0, r4, #0
  105288:	0850      	lsr	r0, r2, #1
  10528a:	0020      	lsl	r0, r4, #0
  10528c:	0554      	lsl	r4, r2, #21
	...

00105290 <memchr>:
  105290:	b5f0      	push	{r4, r5, r6, r7, lr}
  105292:	4657      	mov	r7, sl
  105294:	464e      	mov	r6, r9
  105296:	4645      	mov	r5, r8
  105298:	b4e0      	push	{r5, r6, r7}
  10529a:	23ff      	mov	r3, #255
  10529c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10529e:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1052a0:	4019      	and	r1, r3
  1052a2:	2a03      	cmp	r2, #3
  1052a4:	d902      	bls	1052ac <memchr+0x1c>
  1052a6:	2303      	mov	r3, #3
  1052a8:	4218      	tst	r0, r3
  1052aa:	d015      	beq	1052d8 <memchr+0x48>
  1052ac:	1e7c      	sub	r4, r7, #1
  1052ae:	d30b      	bcc	1052c8 <memchr+0x38>
  1052b0:	7803      	ldrb	r3, [r0, #0]
  1052b2:	4299      	cmp	r1, r3
  1052b4:	d009      	beq	1052ca <memchr+0x3a>
  1052b6:	2200      	mov	r2, #0
  1052b8:	e004      	b	1052c4 <memchr+0x34>
  1052ba:	3001      	add	r0, #1
  1052bc:	7803      	ldrb	r3, [r0, #0]
  1052be:	3201      	add	r2, #1
  1052c0:	4299      	cmp	r1, r3
  1052c2:	d002      	beq	1052ca <memchr+0x3a>
  1052c4:	4294      	cmp	r4, r2
  1052c6:	d1f8      	bne	1052ba <memchr+0x2a>
  1052c8:	2000      	mov	r0, #0
  1052ca:	bc1c      	pop	{r2, r3, r4}
  1052cc:	4690      	mov	r8, r2
  1052ce:	4699      	mov	r9, r3
  1052d0:	46a2      	mov	sl, r4
  1052d2:	bcf0      	pop	{r4, r5, r6, r7}
  1052d4:	bc02      	pop	{r1}
  1052d6:	4708      	bx	r1
  1052d8:	2200      	mov	r2, #0
  1052da:	4690      	mov	r8, r2
  1052dc:	4640      	mov	r0, r8
  1052de:	0203      	lsl	r3, r0, #8
  1052e0:	185b      	add	r3, r3, r1
  1052e2:	3201      	add	r2, #1
  1052e4:	4698      	mov	r8, r3
  1052e6:	2a04      	cmp	r2, #4
  1052e8:	d1f8      	bne	1052dc <memchr+0x4c>
  1052ea:	4b16      	ldr	r3, [pc, #88]	(105344 <.text+0x5344>)
  1052ec:	1ce2      	add	r2, r4, #3
  1052ee:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1052f0:	1ca5      	add	r5, r4, #2
  1052f2:	4691      	mov	r9, r2
  1052f4:	3401      	add	r4, #1
  1052f6:	469a      	mov	sl, r3
  1052f8:	6802      	ldr	r2, [r0, #0]
  1052fa:	4646      	mov	r6, r8
  1052fc:	4b12      	ldr	r3, [pc, #72]	(105348 <.text+0x5348>)
  1052fe:	4072      	eor	r2, r6
  105300:	189b      	add	r3, r3, r2
  105302:	4656      	mov	r6, sl
  105304:	4033      	and	r3, r6
  105306:	4393      	bic	r3, r2
  105308:	d010      	beq	10532c <memchr+0x9c>
  10530a:	7803      	ldrb	r3, [r0, #0]
  10530c:	4684      	mov	ip, r0
  10530e:	4299      	cmp	r1, r3
  105310:	d015      	beq	10533e <memchr+0xae>
  105312:	7823      	ldrb	r3, [r4, #0]
  105314:	46a4      	mov	ip, r4
  105316:	4299      	cmp	r1, r3
  105318:	d011      	beq	10533e <memchr+0xae>
  10531a:	782b      	ldrb	r3, [r5, #0]
  10531c:	46ac      	mov	ip, r5
  10531e:	4299      	cmp	r1, r3
  105320:	d00d      	beq	10533e <memchr+0xae>
  105322:	464a      	mov	r2, r9
  105324:	7813      	ldrb	r3, [r2, #0]
  105326:	46cc      	mov	ip, r9
  105328:	4299      	cmp	r1, r3
  10532a:	d008      	beq	10533e <memchr+0xae>
  10532c:	2304      	mov	r3, #4
  10532e:	3f04      	sub	r7, #4
  105330:	3004      	add	r0, #4
  105332:	4499      	add	r9, r3
  105334:	3504      	add	r5, #4
  105336:	3404      	add	r4, #4
  105338:	2f03      	cmp	r7, #3
  10533a:	d8dd      	bhi	1052f8 <memchr+0x68>
  10533c:	e7b6      	b	1052ac <memchr+0x1c>
  10533e:	4660      	mov	r0, ip
  105340:	e7c3      	b	1052ca <memchr+0x3a>
  105342:	0000      	lsl	r0, r0, #0
  105344:	8080      	strh	r0, [r0, #4]
  105346:	8080      	strh	r0, [r0, #4]
  105348:	feff      	second half of BL instruction 0xfeff
  10534a:	fefe      	second half of BL instruction 0xfefe

0010534c <memmove>:
  10534c:	b530      	push	{r4, r5, lr}
  10534e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105350:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105352:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105354:	46ac      	mov	ip, r5
  105356:	428d      	cmp	r5, r1
  105358:	d912      	bls	105380 <memmove+0x34>
  10535a:	188b      	add	r3, r1, r2
  10535c:	429d      	cmp	r5, r3
  10535e:	d20f      	bcs	105380 <memmove+0x34>
  105360:	1e54      	sub	r4, r2, #1
  105362:	d309      	bcc	105378 <memmove+0x2c>
  105364:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105366:	1b1b      	sub	r3, r3, r4
  105368:	18aa      	add	r2, r5, r2
  10536a:	1e5c      	sub	r4, r3, #1
  10536c:	3901      	sub	r1, #1
  10536e:	780b      	ldrb	r3, [r1, #0]
  105370:	3a01      	sub	r2, #1
  105372:	7013      	strb	r3, [r2, #0]
  105374:	42a1      	cmp	r1, r4
  105376:	d1f9      	bne	10536c <memmove+0x20>
  105378:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10537a:	bc30      	pop	{r4, r5}
  10537c:	bc02      	pop	{r1}
  10537e:	4708      	bx	r1
  105380:	280f      	cmp	r0, #15
  105382:	d80b      	bhi	10539c <memmove+0x50>
  105384:	1e43      	sub	r3, r0, #1
  105386:	d3f7      	bcc	105378 <memmove+0x2c>
  105388:	4662      	mov	r2, ip
  10538a:	189b      	add	r3, r3, r2
  10538c:	1c58      	add	r0, r3, #1
  10538e:	780b      	ldrb	r3, [r1, #0]
  105390:	7013      	strb	r3, [r2, #0]
  105392:	3201      	add	r2, #1
  105394:	3101      	add	r1, #1
  105396:	4282      	cmp	r2, r0
  105398:	d1f9      	bne	10538e <memmove+0x42>
  10539a:	e7ed      	b	105378 <memmove+0x2c>
  10539c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10539e:	432a      	orr	r2, r5
  1053a0:	2303      	mov	r3, #3
  1053a2:	421a      	tst	r2, r3
  1053a4:	d1ee      	bne	105384 <memmove+0x38>
  1053a6:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1053a8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1053aa:	680b      	ldr	r3, [r1, #0]
  1053ac:	6013      	str	r3, [r2, #0]
  1053ae:	684b      	ldr	r3, [r1, #4]
  1053b0:	6053      	str	r3, [r2, #4]
  1053b2:	688b      	ldr	r3, [r1, #8]
  1053b4:	6093      	str	r3, [r2, #8]
  1053b6:	68cb      	ldr	r3, [r1, #12]
  1053b8:	3810      	sub	r0, #16
  1053ba:	60d3      	str	r3, [r2, #12]
  1053bc:	3110      	add	r1, #16
  1053be:	3210      	add	r2, #16
  1053c0:	280f      	cmp	r0, #15
  1053c2:	d8f2      	bhi	1053aa <memmove+0x5e>
  1053c4:	2803      	cmp	r0, #3
  1053c6:	d904      	bls	1053d2 <memmove+0x86>
  1053c8:	c908      	ldmia	r1!,{r3}
  1053ca:	3804      	sub	r0, #4
  1053cc:	c208      	stmia	r2!,{r3}
  1053ce:	2803      	cmp	r0, #3
  1053d0:	d8fa      	bhi	1053c8 <memmove+0x7c>
  1053d2:	4694      	mov	ip, r2
  1053d4:	e7d6      	b	105384 <memmove+0x38>
  1053d6:	46c0      	nop			(mov r8, r8)

001053d8 <memset>:
  1053d8:	b530      	push	{r4, r5, lr}
  1053da:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1053dc:	23ff      	mov	r3, #255
  1053de:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1053e0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1053e2:	46a4      	mov	ip, r4
  1053e4:	401d      	and	r5, r3
  1053e6:	2a03      	cmp	r2, #3
  1053e8:	d902      	bls	1053f0 <memset+0x18>
  1053ea:	2303      	mov	r3, #3
  1053ec:	421c      	tst	r4, r3
  1053ee:	d00d      	beq	10540c <memset+0x34>
  1053f0:	1e43      	sub	r3, r0, #1
  1053f2:	d307      	bcc	105404 <memset+0x2c>
  1053f4:	4662      	mov	r2, ip
  1053f6:	189b      	add	r3, r3, r2
  1053f8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1053fa:	3301      	add	r3, #1
  1053fc:	7011      	strb	r1, [r2, #0]
  1053fe:	3201      	add	r2, #1
  105400:	429a      	cmp	r2, r3
  105402:	d1fb      	bne	1053fc <memset+0x24>
  105404:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105406:	bc30      	pop	{r4, r5}
  105408:	bc02      	pop	{r1}
  10540a:	4708      	bx	r1
  10540c:	022b      	lsl	r3, r5, #8
  10540e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105410:	431a      	orr	r2, r3
  105412:	0413      	lsl	r3, r2, #16
  105414:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105416:	431a      	orr	r2, r3
  105418:	280f      	cmp	r0, #15
  10541a:	d909      	bls	105430 <memset+0x58>
  10541c:	3810      	sub	r0, #16
  10541e:	600a      	str	r2, [r1, #0]
  105420:	604a      	str	r2, [r1, #4]
  105422:	608a      	str	r2, [r1, #8]
  105424:	60ca      	str	r2, [r1, #12]
  105426:	3110      	add	r1, #16
  105428:	280f      	cmp	r0, #15
  10542a:	d8f7      	bhi	10541c <memset+0x44>
  10542c:	2803      	cmp	r0, #3
  10542e:	d903      	bls	105438 <memset+0x60>
  105430:	3804      	sub	r0, #4
  105432:	c104      	stmia	r1!,{r2}
  105434:	2803      	cmp	r0, #3
  105436:	d8fb      	bhi	105430 <memset+0x58>
  105438:	468c      	mov	ip, r1
  10543a:	e7d9      	b	1053f0 <memset+0x18>

0010543c <__malloc_lock>:
  10543c:	4770      	bx	lr
	...

00105440 <__malloc_unlock>:
  105440:	4770      	bx	lr
  105442:	46c0      	nop			(mov r8, r8)

00105444 <_Bfree>:
  105444:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105446:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105448:	2900      	cmp	r1, #0
  10544a:	d005      	beq	105458 <_Bfree+0x14>
  10544c:	684b      	ldr	r3, [r1, #4]
  10544e:	6cd1      	ldr	r1, [r2, #76]
  105450:	009b      	lsl	r3, r3, #2
  105452:	585a      	ldr	r2, [r3, r1]
  105454:	6002      	str	r2, [r0, #0]
  105456:	5058      	str	r0, [r3, r1]
  105458:	4770      	bx	lr
	...

0010545c <_hi0bits>:
  10545c:	4b10      	ldr	r3, [pc, #64]	(1054a0 <.text+0x54a0>)
  10545e:	4218      	tst	r0, r3
  105460:	d019      	beq	105496 <_hi0bits+0x3a>
  105462:	2200      	mov	r2, #0
  105464:	23ff      	mov	r3, #255
  105466:	061b      	lsl	r3, r3, #24
  105468:	4218      	tst	r0, r3
  10546a:	d101      	bne	105470 <_hi0bits+0x14>
  10546c:	3208      	add	r2, #8
  10546e:	0200      	lsl	r0, r0, #8
  105470:	23f0      	mov	r3, #240
  105472:	061b      	lsl	r3, r3, #24
  105474:	4218      	tst	r0, r3
  105476:	d101      	bne	10547c <_hi0bits+0x20>
  105478:	3204      	add	r2, #4
  10547a:	0100      	lsl	r0, r0, #4
  10547c:	23c0      	mov	r3, #192
  10547e:	061b      	lsl	r3, r3, #24
  105480:	4218      	tst	r0, r3
  105482:	d101      	bne	105488 <_hi0bits+0x2c>
  105484:	3202      	add	r2, #2
  105486:	0080      	lsl	r0, r0, #2
  105488:	2800      	cmp	r0, #0
  10548a:	db02      	blt	105492 <_hi0bits+0x36>
  10548c:	0043      	lsl	r3, r0, #1
  10548e:	d505      	bpl	10549c <_hi0bits+0x40>
  105490:	3201      	add	r2, #1
  105492:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105494:	4770      	bx	lr
  105496:	0400      	lsl	r0, r0, #16
  105498:	2210      	mov	r2, #16
  10549a:	e7e3      	b	105464 <_hi0bits+0x8>
  10549c:	2220      	mov	r2, #32
  10549e:	e7f8      	b	105492 <_hi0bits+0x36>
  1054a0:	0000      	lsl	r0, r0, #0
  1054a2:	ffff      	second half of BL instruction 0xffff

001054a4 <_lo0bits>:
  1054a4:	6802      	ldr	r2, [r0, #0]
  1054a6:	2307      	mov	r3, #7
  1054a8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1054aa:	421a      	tst	r2, r3
  1054ac:	d007      	beq	1054be <_lo0bits+0x1a>
  1054ae:	07d3      	lsl	r3, r2, #31
  1054b0:	d423      	bmi	1054fa <_lo0bits+0x56>
  1054b2:	0793      	lsl	r3, r2, #30
  1054b4:	d425      	bmi	105502 <_lo0bits+0x5e>
  1054b6:	0893      	lsr	r3, r2, #2
  1054b8:	6003      	str	r3, [r0, #0]
  1054ba:	2002      	mov	r0, #2
  1054bc:	4770      	bx	lr
  1054be:	4b13      	ldr	r3, [pc, #76]	(10550c <.text+0x550c>)
  1054c0:	421a      	tst	r2, r3
  1054c2:	d017      	beq	1054f4 <_lo0bits+0x50>
  1054c4:	2000      	mov	r0, #0
  1054c6:	23ff      	mov	r3, #255
  1054c8:	421a      	tst	r2, r3
  1054ca:	d101      	bne	1054d0 <_lo0bits+0x2c>
  1054cc:	3008      	add	r0, #8
  1054ce:	0a12      	lsr	r2, r2, #8
  1054d0:	230f      	mov	r3, #15
  1054d2:	421a      	tst	r2, r3
  1054d4:	d101      	bne	1054da <_lo0bits+0x36>
  1054d6:	3004      	add	r0, #4
  1054d8:	0912      	lsr	r2, r2, #4
  1054da:	2303      	mov	r3, #3
  1054dc:	421a      	tst	r2, r3
  1054de:	d101      	bne	1054e4 <_lo0bits+0x40>
  1054e0:	3002      	add	r0, #2
  1054e2:	0892      	lsr	r2, r2, #2
  1054e4:	07d3      	lsl	r3, r2, #31
  1054e6:	d403      	bmi	1054f0 <_lo0bits+0x4c>
  1054e8:	0852      	lsr	r2, r2, #1
  1054ea:	2a00      	cmp	r2, #0
  1054ec:	d007      	beq	1054fe <_lo0bits+0x5a>
  1054ee:	3001      	add	r0, #1
  1054f0:	600a      	str	r2, [r1, #0]
  1054f2:	e7e3      	b	1054bc <_lo0bits+0x18>
  1054f4:	0c12      	lsr	r2, r2, #16
  1054f6:	2010      	mov	r0, #16
  1054f8:	e7e5      	b	1054c6 <_lo0bits+0x22>
  1054fa:	2000      	mov	r0, #0
  1054fc:	e7de      	b	1054bc <_lo0bits+0x18>
  1054fe:	2020      	mov	r0, #32
  105500:	e7dc      	b	1054bc <_lo0bits+0x18>
  105502:	0853      	lsr	r3, r2, #1
  105504:	6003      	str	r3, [r0, #0]
  105506:	2001      	mov	r0, #1
  105508:	e7d8      	b	1054bc <_lo0bits+0x18>
  10550a:	0000      	lsl	r0, r0, #0
  10550c:	ffff      	second half of BL instruction 0xffff
	...

00105510 <__mcmp>:
  105510:	b530      	push	{r4, r5, lr}
  105512:	6903      	ldr	r3, [r0, #16]
  105514:	690a      	ldr	r2, [r1, #16]
  105516:	1a9d      	sub	r5, r3, r2
  105518:	2d00      	cmp	r5, #0
  10551a:	d10d      	bne	105538 <__mcmp+0x28>
  10551c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10551e:	0093      	lsl	r3, r2, #2
  105520:	3414      	add	r4, #20
  105522:	18e2      	add	r2, r4, r3
  105524:	3314      	add	r3, #20
  105526:	18c9      	add	r1, r1, r3
  105528:	3a04      	sub	r2, #4
  10552a:	3904      	sub	r1, #4
  10552c:	6810      	ldr	r0, [r2, #0]
  10552e:	680b      	ldr	r3, [r1, #0]
  105530:	4298      	cmp	r0, r3
  105532:	d105      	bne	105540 <__mcmp+0x30>
  105534:	4294      	cmp	r4, r2
  105536:	d3f7      	bcc	105528 <__mcmp+0x18>
  105538:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10553a:	bc30      	pop	{r4, r5}
  10553c:	bc02      	pop	{r1}
  10553e:	4708      	bx	r1
  105540:	4298      	cmp	r0, r3
  105542:	d301      	bcc	105548 <__mcmp+0x38>
  105544:	2501      	mov	r5, #1
  105546:	e7f7      	b	105538 <__mcmp+0x28>
  105548:	2501      	mov	r5, #1
  10554a:	426d      	neg	r5, r5
  10554c:	e7f4      	b	105538 <__mcmp+0x28>
	...

00105550 <_ulp>:
  105550:	b530      	push	{r4, r5, lr}
  105552:	4b11      	ldr	r3, [pc, #68]	(105598 <.text+0x5598>)
  105554:	4a11      	ldr	r2, [pc, #68]	(10559c <.text+0x559c>)
  105556:	4003      	and	r3, r0
  105558:	189b      	add	r3, r3, r2
  10555a:	2b00      	cmp	r3, #0
  10555c:	dd06      	ble	10556c <_ulp+0x1c>
  10555e:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105560:	2500      	mov	r5, #0
  105562:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105564:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105566:	bc30      	pop	{r4, r5}
  105568:	bc04      	pop	{r2}
  10556a:	4710      	bx	r2
  10556c:	425b      	neg	r3, r3
  10556e:	151a      	asr	r2, r3, #20
  105570:	2a13      	cmp	r2, #19
  105572:	dd06      	ble	105582 <_ulp+0x32>
  105574:	3a14      	sub	r2, #20
  105576:	2a1e      	cmp	r2, #30
  105578:	dd09      	ble	10558e <_ulp+0x3e>
  10557a:	2201      	mov	r2, #1
  10557c:	2400      	mov	r4, #0
  10557e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105580:	e7ef      	b	105562 <_ulp+0x12>
  105582:	2380      	mov	r3, #128
  105584:	031b      	lsl	r3, r3, #12
  105586:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105588:	4114      	asr	r4, r2
  10558a:	2500      	mov	r5, #0
  10558c:	e7e9      	b	105562 <_ulp+0x12>
  10558e:	231f      	mov	r3, #31
  105590:	1a9b      	sub	r3, r3, r2
  105592:	2201      	mov	r2, #1
  105594:	409a      	lsl	r2, r3
  105596:	e7f1      	b	10557c <_ulp+0x2c>
  105598:	0000      	lsl	r0, r0, #0
  10559a:	7ff0      	ldrb	r0, [r6, #31]
  10559c:	0000      	lsl	r0, r0, #0
  10559e:	fcc0      	second half of BL instruction 0xfcc0

001055a0 <_b2d>:
  1055a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  1055a2:	4647      	mov	r7, r8
  1055a4:	b480      	push	{r7}
  1055a6:	2200      	mov	r2, #0
  1055a8:	2300      	mov	r3, #0
  1055aa:	b082      	sub	sp, #8
  1055ac:	9200      	str	r2, [sp, #0]
  1055ae:	9301      	str	r3, [sp, #4]
  1055b0:	6903      	ldr	r3, [r0, #16]
  1055b2:	1c07      	mov	r7, r0		(add r7, r0, #0)
  1055b4:	009b      	lsl	r3, r3, #2
  1055b6:	3714      	add	r7, #20
  1055b8:	18fe      	add	r6, r7, r3
  1055ba:	1f35      	sub	r5, r6, #4
  1055bc:	682b      	ldr	r3, [r5, #0]
  1055be:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1055c0:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1055c2:	4698      	mov	r8, r3
  1055c4:	ff4af7ff 	bl	10545c <_hi0bits>
  1055c8:	2320      	mov	r3, #32
  1055ca:	1a1b      	sub	r3, r3, r0
  1055cc:	6023      	str	r3, [r4, #0]
  1055ce:	280a      	cmp	r0, #10
  1055d0:	dc19      	bgt	105606 <_b2d+0x66>
  1055d2:	230b      	mov	r3, #11
  1055d4:	1a1a      	sub	r2, r3, r0
  1055d6:	42af      	cmp	r7, r5
  1055d8:	d339      	bcc	10564e <_b2d+0xae>
  1055da:	2100      	mov	r1, #0
  1055dc:	4644      	mov	r4, r8
  1055de:	4b21      	ldr	r3, [pc, #132]	(105664 <.text+0x5664>)
  1055e0:	40d4      	lsr	r4, r2
  1055e2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1055e4:	431a      	orr	r2, r3
  1055e6:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1055e8:	3315      	add	r3, #21
  1055ea:	9200      	str	r2, [sp, #0]
  1055ec:	4642      	mov	r2, r8
  1055ee:	409a      	lsl	r2, r3
  1055f0:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1055f2:	430b      	orr	r3, r1
  1055f4:	9301      	str	r3, [sp, #4]
  1055f6:	9800      	ldr	r0, [sp, #0]
  1055f8:	9901      	ldr	r1, [sp, #4]
  1055fa:	b002      	add	sp, #8
  1055fc:	bc04      	pop	{r2}
  1055fe:	4690      	mov	r8, r2
  105600:	bcf0      	pop	{r4, r5, r6, r7}
  105602:	bc04      	pop	{r2}
  105604:	4710      	bx	r2
  105606:	42af      	cmp	r7, r5
  105608:	d315      	bcc	105636 <_b2d+0x96>
  10560a:	380b      	sub	r0, #11
  10560c:	2400      	mov	r4, #0
  10560e:	2800      	cmp	r0, #0
  105610:	d017      	beq	105642 <_b2d+0xa2>
  105612:	2320      	mov	r3, #32
  105614:	1a1a      	sub	r2, r3, r0
  105616:	42bd      	cmp	r5, r7
  105618:	d81f      	bhi	10565a <_b2d+0xba>
  10561a:	2500      	mov	r5, #0
  10561c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10561e:	40d1      	lsr	r1, r2
  105620:	4643      	mov	r3, r8
  105622:	4a10      	ldr	r2, [pc, #64]	(105664 <.text+0x5664>)
  105624:	4083      	lsl	r3, r0
  105626:	4313      	orr	r3, r2
  105628:	4319      	orr	r1, r3
  10562a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10562c:	4083      	lsl	r3, r0
  10562e:	431d      	orr	r5, r3
  105630:	9100      	str	r1, [sp, #0]
  105632:	9501      	str	r5, [sp, #4]
  105634:	e7df      	b	1055f6 <_b2d+0x56>
  105636:	1c35      	mov	r5, r6		(add r5, r6, #0)
  105638:	3d08      	sub	r5, #8
  10563a:	380b      	sub	r0, #11
  10563c:	682c      	ldr	r4, [r5, #0]
  10563e:	2800      	cmp	r0, #0
  105640:	d1e7      	bne	105612 <_b2d+0x72>
  105642:	4b08      	ldr	r3, [pc, #32]	(105664 <.text+0x5664>)
  105644:	4642      	mov	r2, r8
  105646:	431a      	orr	r2, r3
  105648:	9200      	str	r2, [sp, #0]
  10564a:	9401      	str	r4, [sp, #4]
  10564c:	e7d3      	b	1055f6 <_b2d+0x56>
  10564e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  105650:	3b08      	sub	r3, #8
  105652:	681b      	ldr	r3, [r3, #0]
  105654:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105656:	40d1      	lsr	r1, r2
  105658:	e7c0      	b	1055dc <_b2d+0x3c>
  10565a:	1f2b      	sub	r3, r5, #4
  10565c:	681b      	ldr	r3, [r3, #0]
  10565e:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105660:	40d5      	lsr	r5, r2
  105662:	e7db      	b	10561c <_b2d+0x7c>
  105664:	0000      	lsl	r0, r0, #0
  105666:	3ff0      	sub	r7, #240

00105668 <_ratio>:
  105668:	b5f0      	push	{r4, r5, r6, r7, lr}
  10566a:	b084      	sub	sp, #16
  10566c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10566e:	a903      	add	r1, sp, #12
  105670:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105672:	ff95f7ff 	bl	1055a0 <_b2d>
  105676:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105678:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10567a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10567c:	a902      	add	r1, sp, #8
  10567e:	ff8ff7ff 	bl	1055a0 <_b2d>
  105682:	9b02      	ldr	r3, [sp, #8]
  105684:	9000      	str	r0, [sp, #0]
  105686:	9101      	str	r1, [sp, #4]
  105688:	9903      	ldr	r1, [sp, #12]
  10568a:	692a      	ldr	r2, [r5, #16]
  10568c:	1ac9      	sub	r1, r1, r3
  10568e:	6923      	ldr	r3, [r4, #16]
  105690:	1a9b      	sub	r3, r3, r2
  105692:	015b      	lsl	r3, r3, #5
  105694:	18c9      	add	r1, r1, r3
  105696:	2900      	cmp	r1, #0
  105698:	dd0b      	ble	1056b2 <_ratio+0x4a>
  10569a:	050b      	lsl	r3, r1, #20
  10569c:	199e      	add	r6, r3, r6
  10569e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1056a0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1056a2:	9a00      	ldr	r2, [sp, #0]
  1056a4:	9b01      	ldr	r3, [sp, #4]
  1056a6:	faa3f001 	bl	106bf0 <__divdf3>
  1056aa:	b004      	add	sp, #16
  1056ac:	bcf0      	pop	{r4, r5, r6, r7}
  1056ae:	bc04      	pop	{r2}
  1056b0:	4710      	bx	r2
  1056b2:	9a00      	ldr	r2, [sp, #0]
  1056b4:	050b      	lsl	r3, r1, #20
  1056b6:	1ad3      	sub	r3, r2, r3
  1056b8:	9300      	str	r3, [sp, #0]
  1056ba:	e7f0      	b	10569e <_ratio+0x36>

001056bc <_mprec_log10>:
  1056bc:	b510      	push	{r4, lr}
  1056be:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1056c0:	2817      	cmp	r0, #23
  1056c2:	dc07      	bgt	1056d4 <_mprec_log10+0x18>
  1056c4:	4a08      	ldr	r2, [pc, #32]	(1056e8 <.text+0x56e8>)
  1056c6:	00c3      	lsl	r3, r0, #3
  1056c8:	189b      	add	r3, r3, r2
  1056ca:	6818      	ldr	r0, [r3, #0]
  1056cc:	6859      	ldr	r1, [r3, #4]
  1056ce:	bc10      	pop	{r4}
  1056d0:	bc04      	pop	{r2}
  1056d2:	4710      	bx	r2
  1056d4:	4805      	ldr	r0, [pc, #20]	(1056ec <.text+0x56ec>)
  1056d6:	4906      	ldr	r1, [pc, #24]	(1056f0 <.text+0x56f0>)
  1056d8:	4a06      	ldr	r2, [pc, #24]	(1056f4 <.text+0x56f4>)
  1056da:	4b07      	ldr	r3, [pc, #28]	(1056f8 <.text+0x56f8>)
  1056dc:	3c01      	sub	r4, #1
  1056de:	f931f001 	bl	106944 <__muldf3>
  1056e2:	2c00      	cmp	r4, #0
  1056e4:	d1f8      	bne	1056d8 <_mprec_log10+0x1c>
  1056e6:	e7f2      	b	1056ce <_mprec_log10+0x12>
  1056e8:	77dc      	strb	r4, [r3, #31]
  1056ea:	0010      	lsl	r0, r2, #0
  1056ec:	0000      	lsl	r0, r0, #0
  1056ee:	3ff0      	sub	r7, #240
  1056f0:	0000      	lsl	r0, r0, #0
  1056f2:	0000      	lsl	r0, r0, #0
  1056f4:	0000      	lsl	r0, r0, #0
  1056f6:	4024      	and	r4, r4
  1056f8:	0000      	lsl	r0, r0, #0
	...

001056fc <_Balloc>:
  1056fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  1056fe:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105700:	6cc0      	ldr	r0, [r0, #76]
  105702:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105704:	2800      	cmp	r0, #0
  105706:	d00d      	beq	105724 <_Balloc+0x28>
  105708:	00b3      	lsl	r3, r6, #2
  10570a:	1818      	add	r0, r3, r0
  10570c:	6804      	ldr	r4, [r0, #0]
  10570e:	2c00      	cmp	r4, #0
  105710:	d012      	beq	105738 <_Balloc+0x3c>
  105712:	6823      	ldr	r3, [r4, #0]
  105714:	6003      	str	r3, [r0, #0]
  105716:	2300      	mov	r3, #0
  105718:	6123      	str	r3, [r4, #16]
  10571a:	60e3      	str	r3, [r4, #12]
  10571c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10571e:	bcf0      	pop	{r4, r5, r6, r7}
  105720:	bc02      	pop	{r1}
  105722:	4708      	bx	r1
  105724:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105726:	2104      	mov	r1, #4
  105728:	2210      	mov	r2, #16
  10572a:	fd63f000 	bl	1061f4 <_calloc_r>
  10572e:	64e8      	str	r0, [r5, #76]
  105730:	2800      	cmp	r0, #0
  105732:	d1e9      	bne	105708 <_Balloc+0xc>
  105734:	2400      	mov	r4, #0
  105736:	e7f1      	b	10571c <_Balloc+0x20>
  105738:	2301      	mov	r3, #1
  10573a:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  10573c:	40b7      	lsl	r7, r6
  10573e:	00ba      	lsl	r2, r7, #2
  105740:	3214      	add	r2, #20
  105742:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105744:	2101      	mov	r1, #1
  105746:	fd55f000 	bl	1061f4 <_calloc_r>
  10574a:	2800      	cmp	r0, #0
  10574c:	d0e6      	beq	10571c <_Balloc+0x20>
  10574e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105750:	6046      	str	r6, [r0, #4]
  105752:	6087      	str	r7, [r0, #8]
  105754:	e7df      	b	105716 <_Balloc+0x1a>
	...

00105758 <_d2b>:
  105758:	b5f0      	push	{r4, r5, r6, r7, lr}
  10575a:	4657      	mov	r7, sl
  10575c:	4646      	mov	r6, r8
  10575e:	b4c0      	push	{r6, r7}
  105760:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105762:	b082      	sub	sp, #8
  105764:	2101      	mov	r1, #1
  105766:	469a      	mov	sl, r3
  105768:	1c15      	mov	r5, r2		(add r5, r2, #0)
  10576a:	ffc7f7ff 	bl	1056fc <_Balloc>
  10576e:	2114      	mov	r1, #20
  105770:	1809      	add	r1, r1, r0
  105772:	4b2f      	ldr	r3, [pc, #188]	(105830 <.text+0x5830>)
  105774:	4688      	mov	r8, r1
  105776:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105778:	4019      	and	r1, r3
  10577a:	4b2e      	ldr	r3, [pc, #184]	(105834 <.text+0x5834>)
  10577c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10577e:	401a      	and	r2, r3
  105780:	0d17      	lsr	r7, r2, #20
  105782:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105784:	9100      	str	r1, [sp, #0]
  105786:	2f00      	cmp	r7, #0
  105788:	d003      	beq	105792 <_d2b+0x3a>
  10578a:	2380      	mov	r3, #128
  10578c:	035b      	lsl	r3, r3, #13
  10578e:	4319      	orr	r1, r3
  105790:	9100      	str	r1, [sp, #0]
  105792:	2d00      	cmp	r5, #0
  105794:	d026      	beq	1057e4 <_d2b+0x8c>
  105796:	a801      	add	r0, sp, #4
  105798:	9501      	str	r5, [sp, #4]
  10579a:	fe83f7ff 	bl	1054a4 <_lo0bits>
  10579e:	2800      	cmp	r0, #0
  1057a0:	d03c      	beq	10581c <_d2b+0xc4>
  1057a2:	9a00      	ldr	r2, [sp, #0]
  1057a4:	2320      	mov	r3, #32
  1057a6:	1a1b      	sub	r3, r3, r0
  1057a8:	409a      	lsl	r2, r3
  1057aa:	9b01      	ldr	r3, [sp, #4]
  1057ac:	431a      	orr	r2, r3
  1057ae:	6172      	str	r2, [r6, #20]
  1057b0:	9900      	ldr	r1, [sp, #0]
  1057b2:	4642      	mov	r2, r8
  1057b4:	40c1      	lsr	r1, r0
  1057b6:	9100      	str	r1, [sp, #0]
  1057b8:	6051      	str	r1, [r2, #4]
  1057ba:	2900      	cmp	r1, #0
  1057bc:	d035      	beq	10582a <_d2b+0xd2>
  1057be:	2202      	mov	r2, #2
  1057c0:	6132      	str	r2, [r6, #16]
  1057c2:	2f00      	cmp	r7, #0
  1057c4:	d119      	bne	1057fa <_d2b+0xa2>
  1057c6:	491c      	ldr	r1, [pc, #112]	(105838 <.text+0x5838>)
  1057c8:	1843      	add	r3, r0, r1
  1057ca:	4651      	mov	r1, sl
  1057cc:	600b      	str	r3, [r1, #0]
  1057ce:	0093      	lsl	r3, r2, #2
  1057d0:	4443      	add	r3, r8
  1057d2:	3b04      	sub	r3, #4
  1057d4:	6818      	ldr	r0, [r3, #0]
  1057d6:	0154      	lsl	r4, r2, #5
  1057d8:	fe40f7ff 	bl	10545c <_hi0bits>
  1057dc:	9a09      	ldr	r2, [sp, #36]
  1057de:	1a24      	sub	r4, r4, r0
  1057e0:	6014      	str	r4, [r2, #0]
  1057e2:	e013      	b	10580c <_d2b+0xb4>
  1057e4:	4668      	mov	r0, sp
  1057e6:	fe5df7ff 	bl	1054a4 <_lo0bits>
  1057ea:	9b00      	ldr	r3, [sp, #0]
  1057ec:	6173      	str	r3, [r6, #20]
  1057ee:	2301      	mov	r3, #1
  1057f0:	6133      	str	r3, [r6, #16]
  1057f2:	3020      	add	r0, #32
  1057f4:	2201      	mov	r2, #1
  1057f6:	2f00      	cmp	r7, #0
  1057f8:	d0e5      	beq	1057c6 <_d2b+0x6e>
  1057fa:	4910      	ldr	r1, [pc, #64]	(10583c <.text+0x583c>)
  1057fc:	19c3      	add	r3, r0, r7
  1057fe:	185b      	add	r3, r3, r1
  105800:	4652      	mov	r2, sl
  105802:	6013      	str	r3, [r2, #0]
  105804:	9909      	ldr	r1, [sp, #36]
  105806:	2335      	mov	r3, #53
  105808:	1a1b      	sub	r3, r3, r0
  10580a:	600b      	str	r3, [r1, #0]
  10580c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10580e:	b002      	add	sp, #8
  105810:	bc0c      	pop	{r2, r3}
  105812:	4690      	mov	r8, r2
  105814:	469a      	mov	sl, r3
  105816:	bcf0      	pop	{r4, r5, r6, r7}
  105818:	bc02      	pop	{r1}
  10581a:	4708      	bx	r1
  10581c:	9b01      	ldr	r3, [sp, #4]
  10581e:	6173      	str	r3, [r6, #20]
  105820:	9900      	ldr	r1, [sp, #0]
  105822:	4642      	mov	r2, r8
  105824:	6051      	str	r1, [r2, #4]
  105826:	2900      	cmp	r1, #0
  105828:	d1c9      	bne	1057be <_d2b+0x66>
  10582a:	2201      	mov	r2, #1
  10582c:	6132      	str	r2, [r6, #16]
  10582e:	e7c8      	b	1057c2 <_d2b+0x6a>
  105830:	ffff      	second half of BL instruction 0xffff
  105832:	000f      	lsl	r7, r1, #0
  105834:	ffff      	second half of BL instruction 0xffff
  105836:	7fff      	ldrb	r7, [r7, #31]
  105838:	fbce      	second half of BL instruction 0xfbce
  10583a:	ffff      	second half of BL instruction 0xffff
  10583c:	fbcd      	second half of BL instruction 0xfbcd
  10583e:	ffff      	second half of BL instruction 0xffff

00105840 <__mdiff>:
  105840:	b5f0      	push	{r4, r5, r6, r7, lr}
  105842:	465f      	mov	r7, fp
  105844:	4656      	mov	r6, sl
  105846:	464d      	mov	r5, r9
  105848:	4644      	mov	r4, r8
  10584a:	b4f0      	push	{r4, r5, r6, r7}
  10584c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10584e:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  105850:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105852:	1c11      	mov	r1, r2		(add r1, r2, #0)
  105854:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105856:	fe5bf7ff 	bl	105510 <__mcmp>
  10585a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10585c:	2800      	cmp	r0, #0
  10585e:	d053      	beq	105908 <__mdiff+0xc8>
  105860:	2800      	cmp	r0, #0
  105862:	db5a      	blt	10591a <__mdiff+0xda>
  105864:	2400      	mov	r4, #0
  105866:	6869      	ldr	r1, [r5, #4]
  105868:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10586a:	ff47f7ff 	bl	1056fc <_Balloc>
  10586e:	692a      	ldr	r2, [r5, #16]
  105870:	3514      	add	r5, #20
  105872:	0093      	lsl	r3, r2, #2
  105874:	195b      	add	r3, r3, r5
  105876:	469b      	mov	fp, r3
  105878:	693b      	ldr	r3, [r7, #16]
  10587a:	1c3e      	mov	r6, r7		(add r6, r7, #0)
  10587c:	3614      	add	r6, #20
  10587e:	009b      	lsl	r3, r3, #2
  105880:	199b      	add	r3, r3, r6
  105882:	4681      	mov	r9, r0
  105884:	469a      	mov	sl, r3
  105886:	4b27      	ldr	r3, [pc, #156]	(105924 <.text+0x5924>)
  105888:	60c4      	str	r4, [r0, #12]
  10588a:	464c      	mov	r4, r9
  10588c:	4694      	mov	ip, r2
  10588e:	3414      	add	r4, #20
  105890:	2700      	mov	r7, #0
  105892:	4698      	mov	r8, r3
  105894:	cd08      	ldmia	r5!,{r3}
  105896:	ce02      	ldmia	r6!,{r1}
  105898:	4640      	mov	r0, r8
  10589a:	4642      	mov	r2, r8
  10589c:	400a      	and	r2, r1
  10589e:	4018      	and	r0, r3
  1058a0:	1a80      	sub	r0, r0, r2
  1058a2:	19c0      	add	r0, r0, r7
  1058a4:	0c1b      	lsr	r3, r3, #16
  1058a6:	0c09      	lsr	r1, r1, #16
  1058a8:	1a5b      	sub	r3, r3, r1
  1058aa:	1402      	asr	r2, r0, #16
  1058ac:	189b      	add	r3, r3, r2
  1058ae:	8063      	strh	r3, [r4, #2]
  1058b0:	8020      	strh	r0, [r4, #0]
  1058b2:	141f      	asr	r7, r3, #16
  1058b4:	3404      	add	r4, #4
  1058b6:	45b2      	cmp	sl, r6
  1058b8:	d8ec      	bhi	105894 <__mdiff+0x54>
  1058ba:	45ab      	cmp	fp, r5
  1058bc:	d90d      	bls	1058da <__mdiff+0x9a>
  1058be:	4819      	ldr	r0, [pc, #100]	(105924 <.text+0x5924>)
  1058c0:	cd08      	ldmia	r5!,{r3}
  1058c2:	1c19      	mov	r1, r3		(add r1, r3, #0)
  1058c4:	4001      	and	r1, r0
  1058c6:	19c9      	add	r1, r1, r7
  1058c8:	0c1b      	lsr	r3, r3, #16
  1058ca:	140a      	asr	r2, r1, #16
  1058cc:	189b      	add	r3, r3, r2
  1058ce:	8063      	strh	r3, [r4, #2]
  1058d0:	8021      	strh	r1, [r4, #0]
  1058d2:	141f      	asr	r7, r3, #16
  1058d4:	3404      	add	r4, #4
  1058d6:	45ab      	cmp	fp, r5
  1058d8:	d8f2      	bhi	1058c0 <__mdiff+0x80>
  1058da:	1f22      	sub	r2, r4, #4
  1058dc:	6813      	ldr	r3, [r2, #0]
  1058de:	2b00      	cmp	r3, #0
  1058e0:	d106      	bne	1058f0 <__mdiff+0xb0>
  1058e2:	2301      	mov	r3, #1
  1058e4:	425b      	neg	r3, r3
  1058e6:	3a04      	sub	r2, #4
  1058e8:	449c      	add	ip, r3
  1058ea:	6813      	ldr	r3, [r2, #0]
  1058ec:	2b00      	cmp	r3, #0
  1058ee:	d0f8      	beq	1058e2 <__mdiff+0xa2>
  1058f0:	4662      	mov	r2, ip
  1058f2:	464b      	mov	r3, r9
  1058f4:	611a      	str	r2, [r3, #16]
  1058f6:	4648      	mov	r0, r9
  1058f8:	bc3c      	pop	{r2, r3, r4, r5}
  1058fa:	4690      	mov	r8, r2
  1058fc:	4699      	mov	r9, r3
  1058fe:	46a2      	mov	sl, r4
  105900:	46ab      	mov	fp, r5
  105902:	bcf0      	pop	{r4, r5, r6, r7}
  105904:	bc02      	pop	{r1}
  105906:	4708      	bx	r1
  105908:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10590a:	2100      	mov	r1, #0
  10590c:	fef6f7ff 	bl	1056fc <_Balloc>
  105910:	2301      	mov	r3, #1
  105912:	4681      	mov	r9, r0
  105914:	6103      	str	r3, [r0, #16]
  105916:	6144      	str	r4, [r0, #20]
  105918:	e7ed      	b	1058f6 <__mdiff+0xb6>
  10591a:	46bc      	mov	ip, r7
  10591c:	2401      	mov	r4, #1
  10591e:	1c2f      	mov	r7, r5		(add r7, r5, #0)
  105920:	4665      	mov	r5, ip
  105922:	e7a0      	b	105866 <__mdiff+0x26>
  105924:	ffff      	second half of BL instruction 0xffff
	...

00105928 <_lshift>:
  105928:	b5f0      	push	{r4, r5, r6, r7, lr}
  10592a:	4657      	mov	r7, sl
  10592c:	464e      	mov	r6, r9
  10592e:	4645      	mov	r5, r8
  105930:	b4e0      	push	{r5, r6, r7}
  105932:	4688      	mov	r8, r1
  105934:	4681      	mov	r9, r0
  105936:	4640      	mov	r0, r8
  105938:	6903      	ldr	r3, [r0, #16]
  10593a:	1154      	asr	r4, r2, #5
  10593c:	3301      	add	r3, #1
  10593e:	18e5      	add	r5, r4, r3
  105940:	6883      	ldr	r3, [r0, #8]
  105942:	1c16      	mov	r6, r2		(add r6, r2, #0)
  105944:	6849      	ldr	r1, [r1, #4]
  105946:	429d      	cmp	r5, r3
  105948:	dd03      	ble	105952 <_lshift+0x2a>
  10594a:	005b      	lsl	r3, r3, #1
  10594c:	3101      	add	r1, #1
  10594e:	429d      	cmp	r5, r3
  105950:	dcfb      	bgt	10594a <_lshift+0x22>
  105952:	4648      	mov	r0, r9
  105954:	fed2f7ff 	bl	1056fc <_Balloc>
  105958:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10595a:	4682      	mov	sl, r0
  10595c:	3114      	add	r1, #20
  10595e:	2c00      	cmp	r4, #0
  105960:	dd05      	ble	10596e <_lshift+0x46>
  105962:	2300      	mov	r3, #0
  105964:	2200      	mov	r2, #0
  105966:	3301      	add	r3, #1
  105968:	c104      	stmia	r1!,{r2}
  10596a:	429c      	cmp	r4, r3
  10596c:	d1fb      	bne	105966 <_lshift+0x3e>
  10596e:	4640      	mov	r0, r8
  105970:	6903      	ldr	r3, [r0, #16]
  105972:	4642      	mov	r2, r8
  105974:	009b      	lsl	r3, r3, #2
  105976:	3214      	add	r2, #20
  105978:	18d4      	add	r4, r2, r3
  10597a:	1c37      	mov	r7, r6		(add r7, r6, #0)
  10597c:	231f      	mov	r3, #31
  10597e:	401f      	and	r7, r3
  105980:	d01e      	beq	1059c0 <_lshift+0x98>
  105982:	2320      	mov	r3, #32
  105984:	1bde      	sub	r6, r3, r7
  105986:	2000      	mov	r0, #0
  105988:	6813      	ldr	r3, [r2, #0]
  10598a:	40bb      	lsl	r3, r7
  10598c:	4303      	orr	r3, r0
  10598e:	c108      	stmia	r1!,{r3}
  105990:	ca08      	ldmia	r2!,{r3}
  105992:	1c18      	mov	r0, r3		(add r0, r3, #0)
  105994:	40f0      	lsr	r0, r6
  105996:	4294      	cmp	r4, r2
  105998:	d8f6      	bhi	105988 <_lshift+0x60>
  10599a:	6008      	str	r0, [r1, #0]
  10599c:	2800      	cmp	r0, #0
  10599e:	d000      	beq	1059a2 <_lshift+0x7a>
  1059a0:	3501      	add	r5, #1
  1059a2:	1e6b      	sub	r3, r5, #1
  1059a4:	4652      	mov	r2, sl
  1059a6:	4648      	mov	r0, r9
  1059a8:	4641      	mov	r1, r8
  1059aa:	6113      	str	r3, [r2, #16]
  1059ac:	fd4af7ff 	bl	105444 <_Bfree>
  1059b0:	4650      	mov	r0, sl
  1059b2:	bc1c      	pop	{r2, r3, r4}
  1059b4:	4690      	mov	r8, r2
  1059b6:	4699      	mov	r9, r3
  1059b8:	46a2      	mov	sl, r4
  1059ba:	bcf0      	pop	{r4, r5, r6, r7}
  1059bc:	bc02      	pop	{r1}
  1059be:	4708      	bx	r1
  1059c0:	ca08      	ldmia	r2!,{r3}
  1059c2:	c108      	stmia	r1!,{r3}
  1059c4:	4294      	cmp	r4, r2
  1059c6:	d9ec      	bls	1059a2 <_lshift+0x7a>
  1059c8:	ca08      	ldmia	r2!,{r3}
  1059ca:	c108      	stmia	r1!,{r3}
  1059cc:	4294      	cmp	r4, r2
  1059ce:	d8f7      	bhi	1059c0 <_lshift+0x98>
  1059d0:	e7e7      	b	1059a2 <_lshift+0x7a>
	...

001059d4 <_multiply>:
  1059d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1059d6:	465f      	mov	r7, fp
  1059d8:	4656      	mov	r6, sl
  1059da:	464d      	mov	r5, r9
  1059dc:	4644      	mov	r4, r8
  1059de:	b4f0      	push	{r4, r5, r6, r7}
  1059e0:	690d      	ldr	r5, [r1, #16]
  1059e2:	6916      	ldr	r6, [r2, #16]
  1059e4:	b085      	sub	sp, #20
  1059e6:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1059e8:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1059ea:	42b5      	cmp	r5, r6
  1059ec:	da03      	bge	1059f6 <_multiply+0x22>
  1059ee:	1c35      	mov	r5, r6		(add r5, r6, #0)
  1059f0:	690e      	ldr	r6, [r1, #16]
  1059f2:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1059f4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1059f6:	19aa      	add	r2, r5, r6
  1059f8:	68a3      	ldr	r3, [r4, #8]
  1059fa:	4693      	mov	fp, r2
  1059fc:	6861      	ldr	r1, [r4, #4]
  1059fe:	459b      	cmp	fp, r3
  105a00:	dd00      	ble	105a04 <_multiply+0x30>
  105a02:	3101      	add	r1, #1
  105a04:	fe7af7ff 	bl	1056fc <_Balloc>
  105a08:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105a0a:	9000      	str	r0, [sp, #0]
  105a0c:	4658      	mov	r0, fp
  105a0e:	3114      	add	r1, #20
  105a10:	0083      	lsl	r3, r0, #2
  105a12:	18cb      	add	r3, r1, r3
  105a14:	9301      	str	r3, [sp, #4]
  105a16:	4299      	cmp	r1, r3
  105a18:	d205      	bcs	105a26 <_multiply+0x52>
  105a1a:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  105a1c:	2200      	mov	r2, #0
  105a1e:	c304      	stmia	r3!,{r2}
  105a20:	9801      	ldr	r0, [sp, #4]
  105a22:	4298      	cmp	r0, r3
  105a24:	d8fb      	bhi	105a1e <_multiply+0x4a>
  105a26:	3414      	add	r4, #20
  105a28:	00ab      	lsl	r3, r5, #2
  105a2a:	3714      	add	r7, #20
  105a2c:	18e2      	add	r2, r4, r3
  105a2e:	46ba      	mov	sl, r7
  105a30:	00b3      	lsl	r3, r6, #2
  105a32:	4453      	add	r3, sl
  105a34:	9404      	str	r4, [sp, #16]
  105a36:	4691      	mov	r9, r2
  105a38:	9302      	str	r3, [sp, #8]
  105a3a:	459a      	cmp	sl, r3
  105a3c:	d253      	bcs	105ae6 <_multiply+0x112>
  105a3e:	9103      	str	r1, [sp, #12]
  105a40:	4650      	mov	r0, sl
  105a42:	6803      	ldr	r3, [r0, #0]
  105a44:	4a36      	ldr	r2, [pc, #216]	(105b20 <.text+0x5b20>)
  105a46:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105a48:	4011      	and	r1, r2
  105a4a:	468c      	mov	ip, r1
  105a4c:	d01d      	beq	105a8a <_multiply+0xb6>
  105a4e:	9e04      	ldr	r6, [sp, #16]
  105a50:	9d03      	ldr	r5, [sp, #12]
  105a52:	2700      	mov	r7, #0
  105a54:	4690      	mov	r8, r2
  105a56:	ce02      	ldmia	r6!,{r1}
  105a58:	4643      	mov	r3, r8
  105a5a:	400b      	and	r3, r1
  105a5c:	4664      	mov	r4, ip
  105a5e:	435c      	mul	r4, r3
  105a60:	6828      	ldr	r0, [r5, #0]
  105a62:	4643      	mov	r3, r8
  105a64:	4003      	and	r3, r0
  105a66:	18fb      	add	r3, r7, r3
  105a68:	0c09      	lsr	r1, r1, #16
  105a6a:	18e4      	add	r4, r4, r3
  105a6c:	4663      	mov	r3, ip
  105a6e:	434b      	mul	r3, r1
  105a70:	0c00      	lsr	r0, r0, #16
  105a72:	0c22      	lsr	r2, r4, #16
  105a74:	181b      	add	r3, r3, r0
  105a76:	18d2      	add	r2, r2, r3
  105a78:	806a      	strh	r2, [r5, #2]
  105a7a:	802c      	strh	r4, [r5, #0]
  105a7c:	0c17      	lsr	r7, r2, #16
  105a7e:	3504      	add	r5, #4
  105a80:	45b1      	cmp	r9, r6
  105a82:	d8e8      	bhi	105a56 <_multiply+0x82>
  105a84:	602f      	str	r7, [r5, #0]
  105a86:	4652      	mov	r2, sl
  105a88:	6813      	ldr	r3, [r2, #0]
  105a8a:	0c1f      	lsr	r7, r3, #16
  105a8c:	2f00      	cmp	r7, #0
  105a8e:	d021      	beq	105ad4 <_multiply+0x100>
  105a90:	9b03      	ldr	r3, [sp, #12]
  105a92:	4923      	ldr	r1, [pc, #140]	(105b20 <.text+0x5b20>)
  105a94:	681d      	ldr	r5, [r3, #0]
  105a96:	2000      	mov	r0, #0
  105a98:	9e04      	ldr	r6, [sp, #16]
  105a9a:	4684      	mov	ip, r0
  105a9c:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105a9e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105aa0:	4688      	mov	r8, r1
  105aa2:	ce04      	ldmia	r6!,{r2}
  105aa4:	4643      	mov	r3, r8
  105aa6:	4013      	and	r3, r2
  105aa8:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105aaa:	4379      	mul	r1, r7
  105aac:	0c03      	lsr	r3, r0, #16
  105aae:	4463      	add	r3, ip
  105ab0:	0c12      	lsr	r2, r2, #16
  105ab2:	18c9      	add	r1, r1, r3
  105ab4:	1c13      	mov	r3, r2		(add r3, r2, #0)
  105ab6:	437b      	mul	r3, r7
  105ab8:	8061      	strh	r1, [r4, #2]
  105aba:	8025      	strh	r5, [r4, #0]
  105abc:	3404      	add	r4, #4
  105abe:	6820      	ldr	r0, [r4, #0]
  105ac0:	4642      	mov	r2, r8
  105ac2:	4002      	and	r2, r0
  105ac4:	189b      	add	r3, r3, r2
  105ac6:	0c09      	lsr	r1, r1, #16
  105ac8:	18cd      	add	r5, r1, r3
  105aca:	0c2a      	lsr	r2, r5, #16
  105acc:	4694      	mov	ip, r2
  105ace:	45b1      	cmp	r9, r6
  105ad0:	d8e7      	bhi	105aa2 <_multiply+0xce>
  105ad2:	6025      	str	r5, [r4, #0]
  105ad4:	2304      	mov	r3, #4
  105ad6:	9802      	ldr	r0, [sp, #8]
  105ad8:	449a      	add	sl, r3
  105ada:	4550      	cmp	r0, sl
  105adc:	d903      	bls	105ae6 <_multiply+0x112>
  105ade:	9903      	ldr	r1, [sp, #12]
  105ae0:	3104      	add	r1, #4
  105ae2:	9103      	str	r1, [sp, #12]
  105ae4:	e7ac      	b	105a40 <_multiply+0x6c>
  105ae6:	465a      	mov	r2, fp
  105ae8:	2a00      	cmp	r2, #0
  105aea:	dd0b      	ble	105b04 <_multiply+0x130>
  105aec:	9a01      	ldr	r2, [sp, #4]
  105aee:	e005      	b	105afc <_multiply+0x128>
  105af0:	2301      	mov	r3, #1
  105af2:	425b      	neg	r3, r3
  105af4:	449b      	add	fp, r3
  105af6:	4658      	mov	r0, fp
  105af8:	2800      	cmp	r0, #0
  105afa:	d003      	beq	105b04 <_multiply+0x130>
  105afc:	3a04      	sub	r2, #4
  105afe:	6813      	ldr	r3, [r2, #0]
  105b00:	2b00      	cmp	r3, #0
  105b02:	d0f5      	beq	105af0 <_multiply+0x11c>
  105b04:	9a00      	ldr	r2, [sp, #0]
  105b06:	4659      	mov	r1, fp
  105b08:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105b0a:	b005      	add	sp, #20
  105b0c:	6111      	str	r1, [r2, #16]
  105b0e:	bc3c      	pop	{r2, r3, r4, r5}
  105b10:	4690      	mov	r8, r2
  105b12:	4699      	mov	r9, r3
  105b14:	46a2      	mov	sl, r4
  105b16:	46ab      	mov	fp, r5
  105b18:	bcf0      	pop	{r4, r5, r6, r7}
  105b1a:	bc02      	pop	{r1}
  105b1c:	4708      	bx	r1
  105b1e:	0000      	lsl	r0, r0, #0
  105b20:	ffff      	second half of BL instruction 0xffff
	...

00105b24 <_i2b>:
  105b24:	b510      	push	{r4, lr}
  105b26:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105b28:	2101      	mov	r1, #1
  105b2a:	fde7f7ff 	bl	1056fc <_Balloc>
  105b2e:	2301      	mov	r3, #1
  105b30:	6144      	str	r4, [r0, #20]
  105b32:	6103      	str	r3, [r0, #16]
  105b34:	bc10      	pop	{r4}
  105b36:	bc02      	pop	{r1}
  105b38:	4708      	bx	r1
	...

00105b3c <_multadd>:
  105b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  105b3e:	4657      	mov	r7, sl
  105b40:	464e      	mov	r6, r9
  105b42:	4645      	mov	r5, r8
  105b44:	b4e0      	push	{r5, r6, r7}
  105b46:	468a      	mov	sl, r1
  105b48:	1c16      	mov	r6, r2		(add r6, r2, #0)
  105b4a:	690a      	ldr	r2, [r1, #16]
  105b4c:	4681      	mov	r9, r0
  105b4e:	4f21      	ldr	r7, [pc, #132]	(105bd4 <.text+0x5bd4>)
  105b50:	4650      	mov	r0, sl
  105b52:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105b54:	4690      	mov	r8, r2
  105b56:	3014      	add	r0, #20
  105b58:	2400      	mov	r4, #0
  105b5a:	6803      	ldr	r3, [r0, #0]
  105b5c:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  105b5e:	403a      	and	r2, r7
  105b60:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105b62:	4351      	mul	r1, r2
  105b64:	0c1b      	lsr	r3, r3, #16
  105b66:	4373      	mul	r3, r6
  105b68:	1949      	add	r1, r1, r5
  105b6a:	0c0a      	lsr	r2, r1, #16
  105b6c:	189b      	add	r3, r3, r2
  105b6e:	0c1d      	lsr	r5, r3, #16
  105b70:	4039      	and	r1, r7
  105b72:	041b      	lsl	r3, r3, #16
  105b74:	185b      	add	r3, r3, r1
  105b76:	3401      	add	r4, #1
  105b78:	c008      	stmia	r0!,{r3}
  105b7a:	45a0      	cmp	r8, r4
  105b7c:	dced      	bgt	105b5a <_multadd+0x1e>
  105b7e:	2d00      	cmp	r5, #0
  105b80:	d00b      	beq	105b9a <_multadd+0x5e>
  105b82:	4652      	mov	r2, sl
  105b84:	6893      	ldr	r3, [r2, #8]
  105b86:	4598      	cmp	r8, r3
  105b88:	da0f      	bge	105baa <_multadd+0x6e>
  105b8a:	4642      	mov	r2, r8
  105b8c:	0093      	lsl	r3, r2, #2
  105b8e:	4453      	add	r3, sl
  105b90:	615d      	str	r5, [r3, #20]
  105b92:	4643      	mov	r3, r8
  105b94:	3301      	add	r3, #1
  105b96:	4652      	mov	r2, sl
  105b98:	6113      	str	r3, [r2, #16]
  105b9a:	4650      	mov	r0, sl
  105b9c:	bc1c      	pop	{r2, r3, r4}
  105b9e:	4690      	mov	r8, r2
  105ba0:	4699      	mov	r9, r3
  105ba2:	46a2      	mov	sl, r4
  105ba4:	bcf0      	pop	{r4, r5, r6, r7}
  105ba6:	bc02      	pop	{r1}
  105ba8:	4708      	bx	r1
  105baa:	6851      	ldr	r1, [r2, #4]
  105bac:	4648      	mov	r0, r9
  105bae:	3101      	add	r1, #1
  105bb0:	fda4f7ff 	bl	1056fc <_Balloc>
  105bb4:	4653      	mov	r3, sl
  105bb6:	691a      	ldr	r2, [r3, #16]
  105bb8:	4651      	mov	r1, sl
  105bba:	0092      	lsl	r2, r2, #2
  105bbc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105bbe:	310c      	add	r1, #12
  105bc0:	3208      	add	r2, #8
  105bc2:	300c      	add	r0, #12
  105bc4:	fb92f7fb 	bl	1012ec <memcpy>
  105bc8:	4651      	mov	r1, sl
  105bca:	4648      	mov	r0, r9
  105bcc:	fc3af7ff 	bl	105444 <_Bfree>
  105bd0:	46a2      	mov	sl, r4
  105bd2:	e7da      	b	105b8a <_multadd+0x4e>
  105bd4:	ffff      	second half of BL instruction 0xffff
	...

00105bd8 <_pow5mult>:
  105bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
  105bda:	4647      	mov	r7, r8
  105bdc:	b480      	push	{r7}
  105bde:	2303      	mov	r3, #3
  105be0:	1c07      	mov	r7, r0		(add r7, r0, #0)
  105be2:	4688      	mov	r8, r1
  105be4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  105be6:	401a      	and	r2, r3
  105be8:	d12c      	bne	105c44 <_pow5mult+0x6c>
  105bea:	10a6      	asr	r6, r4, #2
  105bec:	2e00      	cmp	r6, #0
  105bee:	d01a      	beq	105c26 <_pow5mult+0x4e>
  105bf0:	6cbd      	ldr	r5, [r7, #72]
  105bf2:	2d00      	cmp	r5, #0
  105bf4:	d107      	bne	105c06 <_pow5mult+0x2e>
  105bf6:	e02f      	b	105c58 <_pow5mult+0x80>
  105bf8:	1076      	asr	r6, r6, #1
  105bfa:	2e00      	cmp	r6, #0
  105bfc:	d013      	beq	105c26 <_pow5mult+0x4e>
  105bfe:	682c      	ldr	r4, [r5, #0]
  105c00:	2c00      	cmp	r4, #0
  105c02:	d016      	beq	105c32 <_pow5mult+0x5a>
  105c04:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105c06:	07f3      	lsl	r3, r6, #31
  105c08:	d5f6      	bpl	105bf8 <_pow5mult+0x20>
  105c0a:	4641      	mov	r1, r8
  105c0c:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105c0e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105c10:	fee0f7ff 	bl	1059d4 <_multiply>
  105c14:	1076      	asr	r6, r6, #1
  105c16:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105c18:	4641      	mov	r1, r8
  105c1a:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105c1c:	fc12f7ff 	bl	105444 <_Bfree>
  105c20:	46a0      	mov	r8, r4
  105c22:	2e00      	cmp	r6, #0
  105c24:	d1eb      	bne	105bfe <_pow5mult+0x26>
  105c26:	4640      	mov	r0, r8
  105c28:	bc04      	pop	{r2}
  105c2a:	4690      	mov	r8, r2
  105c2c:	bcf0      	pop	{r4, r5, r6, r7}
  105c2e:	bc02      	pop	{r1}
  105c30:	4708      	bx	r1
  105c32:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105c34:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105c36:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105c38:	feccf7ff 	bl	1059d4 <_multiply>
  105c3c:	6028      	str	r0, [r5, #0]
  105c3e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105c40:	6004      	str	r4, [r0, #0]
  105c42:	e7e0      	b	105c06 <_pow5mult+0x2e>
  105c44:	4b09      	ldr	r3, [pc, #36]	(105c6c <.text+0x5c6c>)
  105c46:	0092      	lsl	r2, r2, #2
  105c48:	18d2      	add	r2, r2, r3
  105c4a:	3a04      	sub	r2, #4
  105c4c:	6812      	ldr	r2, [r2, #0]
  105c4e:	2300      	mov	r3, #0
  105c50:	ff74f7ff 	bl	105b3c <_multadd>
  105c54:	4680      	mov	r8, r0
  105c56:	e7c8      	b	105bea <_pow5mult+0x12>
  105c58:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105c5a:	4905      	ldr	r1, [pc, #20]	(105c70 <.text+0x5c70>)
  105c5c:	ff62f7ff 	bl	105b24 <_i2b>
  105c60:	2300      	mov	r3, #0
  105c62:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105c64:	64b8      	str	r0, [r7, #72]
  105c66:	6003      	str	r3, [r0, #0]
  105c68:	e7cd      	b	105c06 <_pow5mult+0x2e>
  105c6a:	0000      	lsl	r0, r0, #0
  105c6c:	78f4      	ldrb	r4, [r6, #3]
  105c6e:	0010      	lsl	r0, r2, #0
  105c70:	0271      	lsl	r1, r6, #9
	...

00105c74 <_s2b>:
  105c74:	b5f0      	push	{r4, r5, r6, r7, lr}
  105c76:	4647      	mov	r7, r8
  105c78:	b480      	push	{r7}
  105c7a:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105c7c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  105c7e:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105c80:	3008      	add	r0, #8
  105c82:	2109      	mov	r1, #9
  105c84:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105c86:	4698      	mov	r8, r3
  105c88:	fb88f000 	bl	10639c <__aeabi_idiv>
  105c8c:	2801      	cmp	r0, #1
  105c8e:	dd36      	ble	105cfe <_s2b+0x8a>
  105c90:	2301      	mov	r3, #1
  105c92:	2100      	mov	r1, #0
  105c94:	005b      	lsl	r3, r3, #1
  105c96:	3101      	add	r1, #1
  105c98:	4298      	cmp	r0, r3
  105c9a:	dcfb      	bgt	105c94 <_s2b+0x20>
  105c9c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105c9e:	fd2df7ff 	bl	1056fc <_Balloc>
  105ca2:	9b06      	ldr	r3, [sp, #24]
  105ca4:	6143      	str	r3, [r0, #20]
  105ca6:	2301      	mov	r3, #1
  105ca8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105caa:	6103      	str	r3, [r0, #16]
  105cac:	2f09      	cmp	r7, #9
  105cae:	dd22      	ble	105cf6 <_s2b+0x82>
  105cb0:	2509      	mov	r5, #9
  105cb2:	5d2b      	ldrb	r3, [r5, r4]
  105cb4:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105cb6:	3b30      	sub	r3, #48
  105cb8:	220a      	mov	r2, #10
  105cba:	ff3ff7ff 	bl	105b3c <_multadd>
  105cbe:	3501      	add	r5, #1
  105cc0:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105cc2:	42af      	cmp	r7, r5
  105cc4:	d1f5      	bne	105cb2 <_s2b+0x3e>
  105cc6:	1963      	add	r3, r4, r5
  105cc8:	3301      	add	r3, #1
  105cca:	45a8      	cmp	r8, r5
  105ccc:	dd0d      	ble	105cea <_s2b+0x76>
  105cce:	4642      	mov	r2, r8
  105cd0:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105cd2:	1b53      	sub	r3, r2, r5
  105cd4:	18e5      	add	r5, r4, r3
  105cd6:	7823      	ldrb	r3, [r4, #0]
  105cd8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105cda:	3b30      	sub	r3, #48
  105cdc:	220a      	mov	r2, #10
  105cde:	ff2df7ff 	bl	105b3c <_multadd>
  105ce2:	3401      	add	r4, #1
  105ce4:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105ce6:	42a5      	cmp	r5, r4
  105ce8:	d1f5      	bne	105cd6 <_s2b+0x62>
  105cea:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105cec:	bc04      	pop	{r2}
  105cee:	4690      	mov	r8, r2
  105cf0:	bcf0      	pop	{r4, r5, r6, r7}
  105cf2:	bc02      	pop	{r1}
  105cf4:	4708      	bx	r1
  105cf6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  105cf8:	330a      	add	r3, #10
  105cfa:	2509      	mov	r5, #9
  105cfc:	e7e5      	b	105cca <_s2b+0x56>
  105cfe:	2100      	mov	r1, #0
  105d00:	e7cc      	b	105c9c <_s2b+0x28>
  105d02:	46c0      	nop			(mov r8, r8)

00105d04 <_realloc_r>:
  105d04:	b5f0      	push	{r4, r5, r6, r7, lr}
  105d06:	465f      	mov	r7, fp
  105d08:	4656      	mov	r6, sl
  105d0a:	464d      	mov	r5, r9
  105d0c:	4644      	mov	r4, r8
  105d0e:	b4f0      	push	{r4, r5, r6, r7}
  105d10:	b085      	sub	sp, #20
  105d12:	4683      	mov	fp, r0
  105d14:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105d16:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105d18:	2900      	cmp	r1, #0
  105d1a:	d100      	bne	105d1e <_realloc_r+0x1a>
  105d1c:	e118      	b	105f50 <_realloc_r+0x24c>
  105d1e:	1c34      	mov	r4, r6		(add r4, r6, #0)
  105d20:	3c08      	sub	r4, #8
  105d22:	fb8bf7ff 	bl	10543c <__malloc_lock>
  105d26:	6860      	ldr	r0, [r4, #4]
  105d28:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105d2a:	320b      	add	r2, #11
  105d2c:	4681      	mov	r9, r0
  105d2e:	2a16      	cmp	r2, #22
  105d30:	d823      	bhi	105d7a <_realloc_r+0x76>
  105d32:	2110      	mov	r1, #16
  105d34:	9103      	str	r1, [sp, #12]
  105d36:	2010      	mov	r0, #16
  105d38:	9a03      	ldr	r2, [sp, #12]
  105d3a:	4295      	cmp	r5, r2
  105d3c:	d823      	bhi	105d86 <_realloc_r+0x82>
  105d3e:	2103      	mov	r1, #3
  105d40:	464a      	mov	r2, r9
  105d42:	438a      	bic	r2, r1
  105d44:	4690      	mov	r8, r2
  105d46:	468c      	mov	ip, r1
  105d48:	4580      	cmp	r8, r0
  105d4a:	db2a      	blt	105da2 <_realloc_r+0x9e>
  105d4c:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105d4e:	46a2      	mov	sl, r4
  105d50:	3508      	add	r5, #8
  105d52:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105d54:	9903      	ldr	r1, [sp, #12]
  105d56:	1a78      	sub	r0, r7, r1
  105d58:	280f      	cmp	r0, #15
  105d5a:	d900      	bls	105d5e <_realloc_r+0x5a>
  105d5c:	e0fd      	b	105f5a <_realloc_r+0x256>
  105d5e:	6863      	ldr	r3, [r4, #4]
  105d60:	2101      	mov	r1, #1
  105d62:	400b      	and	r3, r1
  105d64:	433b      	orr	r3, r7
  105d66:	6063      	str	r3, [r4, #4]
  105d68:	4650      	mov	r0, sl
  105d6a:	183a      	add	r2, r7, r0
  105d6c:	6853      	ldr	r3, [r2, #4]
  105d6e:	430b      	orr	r3, r1
  105d70:	6053      	str	r3, [r2, #4]
  105d72:	4658      	mov	r0, fp
  105d74:	fb64f7ff 	bl	105440 <__malloc_unlock>
  105d78:	e009      	b	105d8e <_realloc_r+0x8a>
  105d7a:	2307      	mov	r3, #7
  105d7c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105d7e:	4398      	bic	r0, r3
  105d80:	9003      	str	r0, [sp, #12]
  105d82:	2800      	cmp	r0, #0
  105d84:	dad8      	bge	105d38 <_realloc_r+0x34>
  105d86:	230c      	mov	r3, #12
  105d88:	465e      	mov	r6, fp
  105d8a:	6033      	str	r3, [r6, #0]
  105d8c:	2500      	mov	r5, #0
  105d8e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105d90:	b005      	add	sp, #20
  105d92:	bc3c      	pop	{r2, r3, r4, r5}
  105d94:	4690      	mov	r8, r2
  105d96:	4699      	mov	r9, r3
  105d98:	46a2      	mov	sl, r4
  105d9a:	46ab      	mov	fp, r5
  105d9c:	bcf0      	pop	{r4, r5, r6, r7}
  105d9e:	bc02      	pop	{r1}
  105da0:	4708      	bx	r1
  105da2:	4bcd      	ldr	r3, [pc, #820]	(1060d8 <.text+0x60d8>)
  105da4:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105da6:	689a      	ldr	r2, [r3, #8]
  105da8:	4441      	add	r1, r8
  105daa:	46a2      	mov	sl, r4
  105dac:	9300      	str	r3, [sp, #0]
  105dae:	9201      	str	r2, [sp, #4]
  105db0:	4291      	cmp	r1, r2
  105db2:	d100      	bne	105db6 <_realloc_r+0xb2>
  105db4:	e0f2      	b	105f9c <_realloc_r+0x298>
  105db6:	684f      	ldr	r7, [r1, #4]
  105db8:	2301      	mov	r3, #1
  105dba:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  105dbc:	439a      	bic	r2, r3
  105dbe:	1852      	add	r2, r2, r1
  105dc0:	6852      	ldr	r2, [r2, #4]
  105dc2:	421a      	tst	r2, r3
  105dc4:	d000      	beq	105dc8 <_realloc_r+0xc4>
  105dc6:	e0db      	b	105f80 <_realloc_r+0x27c>
  105dc8:	4662      	mov	r2, ip
  105dca:	4397      	bic	r7, r2
  105dcc:	46bc      	mov	ip, r7
  105dce:	4647      	mov	r7, r8
  105dd0:	4467      	add	r7, ip
  105dd2:	42b8      	cmp	r0, r7
  105dd4:	dc00      	bgt	105dd8 <_realloc_r+0xd4>
  105dd6:	e0d6      	b	105f86 <_realloc_r+0x282>
  105dd8:	464a      	mov	r2, r9
  105dda:	07d2      	lsl	r2, r2, #31
  105ddc:	d47d      	bmi	105eda <_realloc_r+0x1d6>
  105dde:	6823      	ldr	r3, [r4, #0]
  105de0:	1ae3      	sub	r3, r4, r3
  105de2:	685a      	ldr	r2, [r3, #4]
  105de4:	4699      	mov	r9, r3
  105de6:	2303      	mov	r3, #3
  105de8:	439a      	bic	r2, r3
  105dea:	2900      	cmp	r1, #0
  105dec:	d040      	beq	105e70 <_realloc_r+0x16c>
  105dee:	9b01      	ldr	r3, [sp, #4]
  105df0:	4299      	cmp	r1, r3
  105df2:	d100      	bne	105df6 <_realloc_r+0xf2>
  105df4:	e0f0      	b	105fd8 <_realloc_r+0x2d4>
  105df6:	4643      	mov	r3, r8
  105df8:	189f      	add	r7, r3, r2
  105dfa:	4662      	mov	r2, ip
  105dfc:	19d2      	add	r2, r2, r7
  105dfe:	9204      	str	r2, [sp, #16]
  105e00:	4290      	cmp	r0, r2
  105e02:	dc37      	bgt	105e74 <_realloc_r+0x170>
  105e04:	68ca      	ldr	r2, [r1, #12]
  105e06:	688b      	ldr	r3, [r1, #8]
  105e08:	6093      	str	r3, [r2, #8]
  105e0a:	60da      	str	r2, [r3, #12]
  105e0c:	464b      	mov	r3, r9
  105e0e:	68da      	ldr	r2, [r3, #12]
  105e10:	689b      	ldr	r3, [r3, #8]
  105e12:	60da      	str	r2, [r3, #12]
  105e14:	6093      	str	r3, [r2, #8]
  105e16:	4642      	mov	r2, r8
  105e18:	464d      	mov	r5, r9
  105e1a:	3a04      	sub	r2, #4
  105e1c:	46ca      	mov	sl, r9
  105e1e:	3508      	add	r5, #8
  105e20:	2a24      	cmp	r2, #36
  105e22:	d900      	bls	105e26 <_realloc_r+0x122>
  105e24:	e129      	b	10607a <_realloc_r+0x376>
  105e26:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105e28:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105e2a:	2a13      	cmp	r2, #19
  105e2c:	d915      	bls	105e5a <_realloc_r+0x156>
  105e2e:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105e30:	c908      	ldmia	r1!,{r3}
  105e32:	4648      	mov	r0, r9
  105e34:	6083      	str	r3, [r0, #8]
  105e36:	6873      	ldr	r3, [r6, #4]
  105e38:	3408      	add	r4, #8
  105e3a:	60c3      	str	r3, [r0, #12]
  105e3c:	1d08      	add	r0, r1, #4
  105e3e:	2a1b      	cmp	r2, #27
  105e40:	d90b      	bls	105e5a <_realloc_r+0x156>
  105e42:	684b      	ldr	r3, [r1, #4]
  105e44:	4649      	mov	r1, r9
  105e46:	610b      	str	r3, [r1, #16]
  105e48:	6843      	ldr	r3, [r0, #4]
  105e4a:	1d01      	add	r1, r0, #4
  105e4c:	464e      	mov	r6, r9
  105e4e:	6173      	str	r3, [r6, #20]
  105e50:	3408      	add	r4, #8
  105e52:	1d08      	add	r0, r1, #4
  105e54:	2a24      	cmp	r2, #36
  105e56:	d100      	bne	105e5a <_realloc_r+0x156>
  105e58:	e128      	b	1060ac <_realloc_r+0x3a8>
  105e5a:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105e5c:	c908      	ldmia	r1!,{r3}
  105e5e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105e60:	c208      	stmia	r2!,{r3}
  105e62:	6843      	ldr	r3, [r0, #4]
  105e64:	6063      	str	r3, [r4, #4]
  105e66:	9f04      	ldr	r7, [sp, #16]
  105e68:	684b      	ldr	r3, [r1, #4]
  105e6a:	464c      	mov	r4, r9
  105e6c:	6053      	str	r3, [r2, #4]
  105e6e:	e771      	b	105d54 <_realloc_r+0x50>
  105e70:	4641      	mov	r1, r8
  105e72:	188f      	add	r7, r1, r2
  105e74:	42b8      	cmp	r0, r7
  105e76:	dc30      	bgt	105eda <_realloc_r+0x1d6>
  105e78:	464b      	mov	r3, r9
  105e7a:	68da      	ldr	r2, [r3, #12]
  105e7c:	689b      	ldr	r3, [r3, #8]
  105e7e:	60da      	str	r2, [r3, #12]
  105e80:	6093      	str	r3, [r2, #8]
  105e82:	4642      	mov	r2, r8
  105e84:	464d      	mov	r5, r9
  105e86:	3a04      	sub	r2, #4
  105e88:	46ca      	mov	sl, r9
  105e8a:	3508      	add	r5, #8
  105e8c:	2a24      	cmp	r2, #36
  105e8e:	d900      	bls	105e92 <_realloc_r+0x18e>
  105e90:	e0fa      	b	106088 <_realloc_r+0x384>
  105e92:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105e94:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105e96:	2a13      	cmp	r2, #19
  105e98:	d915      	bls	105ec6 <_realloc_r+0x1c2>
  105e9a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105e9c:	c908      	ldmia	r1!,{r3}
  105e9e:	4648      	mov	r0, r9
  105ea0:	6083      	str	r3, [r0, #8]
  105ea2:	6873      	ldr	r3, [r6, #4]
  105ea4:	3408      	add	r4, #8
  105ea6:	60c3      	str	r3, [r0, #12]
  105ea8:	1d08      	add	r0, r1, #4
  105eaa:	2a1b      	cmp	r2, #27
  105eac:	d90b      	bls	105ec6 <_realloc_r+0x1c2>
  105eae:	684b      	ldr	r3, [r1, #4]
  105eb0:	4649      	mov	r1, r9
  105eb2:	610b      	str	r3, [r1, #16]
  105eb4:	6843      	ldr	r3, [r0, #4]
  105eb6:	1d01      	add	r1, r0, #4
  105eb8:	464e      	mov	r6, r9
  105eba:	6173      	str	r3, [r6, #20]
  105ebc:	3408      	add	r4, #8
  105ebe:	1d08      	add	r0, r1, #4
  105ec0:	2a24      	cmp	r2, #36
  105ec2:	d100      	bne	105ec6 <_realloc_r+0x1c2>
  105ec4:	e0f9      	b	1060ba <_realloc_r+0x3b6>
  105ec6:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105ec8:	c908      	ldmia	r1!,{r3}
  105eca:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105ecc:	c208      	stmia	r2!,{r3}
  105ece:	6843      	ldr	r3, [r0, #4]
  105ed0:	6063      	str	r3, [r4, #4]
  105ed2:	684b      	ldr	r3, [r1, #4]
  105ed4:	464c      	mov	r4, r9
  105ed6:	6053      	str	r3, [r2, #4]
  105ed8:	e73c      	b	105d54 <_realloc_r+0x50>
  105eda:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105edc:	4658      	mov	r0, fp
  105ede:	ff3bf7fe 	bl	104d58 <_malloc_r>
  105ee2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105ee4:	2800      	cmp	r0, #0
  105ee6:	d100      	bne	105eea <_realloc_r+0x1e6>
  105ee8:	e743      	b	105d72 <_realloc_r+0x6e>
  105eea:	6863      	ldr	r3, [r4, #4]
  105eec:	2201      	mov	r2, #1
  105eee:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105ef0:	4393      	bic	r3, r2
  105ef2:	3908      	sub	r1, #8
  105ef4:	18e3      	add	r3, r4, r3
  105ef6:	4299      	cmp	r1, r3
  105ef8:	d100      	bne	105efc <_realloc_r+0x1f8>
  105efa:	e0b6      	b	10606a <_realloc_r+0x366>
  105efc:	4642      	mov	r2, r8
  105efe:	3a04      	sub	r2, #4
  105f00:	2a24      	cmp	r2, #36
  105f02:	d847      	bhi	105f94 <_realloc_r+0x290>
  105f04:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105f06:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105f08:	2a13      	cmp	r2, #19
  105f0a:	d914      	bls	105f36 <_realloc_r+0x232>
  105f0c:	1c37      	mov	r7, r6		(add r7, r6, #0)
  105f0e:	cf08      	ldmia	r7!,{r3}
  105f10:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105f12:	c108      	stmia	r1!,{r3}
  105f14:	6873      	ldr	r3, [r6, #4]
  105f16:	1d0c      	add	r4, r1, #4
  105f18:	606b      	str	r3, [r5, #4]
  105f1a:	1d38      	add	r0, r7, #4
  105f1c:	2a1b      	cmp	r2, #27
  105f1e:	d90a      	bls	105f36 <_realloc_r+0x232>
  105f20:	687b      	ldr	r3, [r7, #4]
  105f22:	604b      	str	r3, [r1, #4]
  105f24:	6843      	ldr	r3, [r0, #4]
  105f26:	1d27      	add	r7, r4, #4
  105f28:	1d01      	add	r1, r0, #4
  105f2a:	6063      	str	r3, [r4, #4]
  105f2c:	1d08      	add	r0, r1, #4
  105f2e:	1d3c      	add	r4, r7, #4
  105f30:	2a24      	cmp	r2, #36
  105f32:	d100      	bne	105f36 <_realloc_r+0x232>
  105f34:	e0ae      	b	106094 <_realloc_r+0x390>
  105f36:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105f38:	c908      	ldmia	r1!,{r3}
  105f3a:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105f3c:	c208      	stmia	r2!,{r3}
  105f3e:	6843      	ldr	r3, [r0, #4]
  105f40:	6063      	str	r3, [r4, #4]
  105f42:	684b      	ldr	r3, [r1, #4]
  105f44:	6053      	str	r3, [r2, #4]
  105f46:	4658      	mov	r0, fp
  105f48:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105f4a:	fbabf7fe 	bl	1046a4 <_free_r>
  105f4e:	e710      	b	105d72 <_realloc_r+0x6e>
  105f50:	1c11      	mov	r1, r2		(add r1, r2, #0)
  105f52:	ff01f7fe 	bl	104d58 <_malloc_r>
  105f56:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105f58:	e719      	b	105d8e <_realloc_r+0x8a>
  105f5a:	6863      	ldr	r3, [r4, #4]
  105f5c:	2201      	mov	r2, #1
  105f5e:	9e03      	ldr	r6, [sp, #12]
  105f60:	4013      	and	r3, r2
  105f62:	4333      	orr	r3, r6
  105f64:	6063      	str	r3, [r4, #4]
  105f66:	1c03      	mov	r3, r0		(add r3, r0, #0)
  105f68:	4451      	add	r1, sl
  105f6a:	4313      	orr	r3, r2
  105f6c:	604b      	str	r3, [r1, #4]
  105f6e:	1808      	add	r0, r1, r0
  105f70:	6843      	ldr	r3, [r0, #4]
  105f72:	4313      	orr	r3, r2
  105f74:	6043      	str	r3, [r0, #4]
  105f76:	3108      	add	r1, #8
  105f78:	4658      	mov	r0, fp
  105f7a:	fb93f7fe 	bl	1046a4 <_free_r>
  105f7e:	e6f8      	b	105d72 <_realloc_r+0x6e>
  105f80:	2100      	mov	r1, #0
  105f82:	468c      	mov	ip, r1
  105f84:	e728      	b	105dd8 <_realloc_r+0xd4>
  105f86:	68ca      	ldr	r2, [r1, #12]
  105f88:	688b      	ldr	r3, [r1, #8]
  105f8a:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105f8c:	3508      	add	r5, #8
  105f8e:	60da      	str	r2, [r3, #12]
  105f90:	6093      	str	r3, [r2, #8]
  105f92:	e6df      	b	105d54 <_realloc_r+0x50>
  105f94:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105f96:	f9d9f7ff 	bl	10534c <memmove>
  105f9a:	e7d4      	b	105f46 <_realloc_r+0x242>
  105f9c:	684b      	ldr	r3, [r1, #4]
  105f9e:	4662      	mov	r2, ip
  105fa0:	4393      	bic	r3, r2
  105fa2:	469c      	mov	ip, r3
  105fa4:	9b03      	ldr	r3, [sp, #12]
  105fa6:	4642      	mov	r2, r8
  105fa8:	4462      	add	r2, ip
  105faa:	3310      	add	r3, #16
  105fac:	429a      	cmp	r2, r3
  105fae:	da00      	bge	105fb2 <_realloc_r+0x2ae>
  105fb0:	e712      	b	105dd8 <_realloc_r+0xd4>
  105fb2:	9903      	ldr	r1, [sp, #12]
  105fb4:	9b00      	ldr	r3, [sp, #0]
  105fb6:	9e03      	ldr	r6, [sp, #12]
  105fb8:	4451      	add	r1, sl
  105fba:	6099      	str	r1, [r3, #8]
  105fbc:	1b93      	sub	r3, r2, r6
  105fbe:	2201      	mov	r2, #1
  105fc0:	4313      	orr	r3, r2
  105fc2:	604b      	str	r3, [r1, #4]
  105fc4:	6863      	ldr	r3, [r4, #4]
  105fc6:	4013      	and	r3, r2
  105fc8:	4333      	orr	r3, r6
  105fca:	6063      	str	r3, [r4, #4]
  105fcc:	4658      	mov	r0, fp
  105fce:	fa37f7ff 	bl	105440 <__malloc_unlock>
  105fd2:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105fd4:	3508      	add	r5, #8
  105fd6:	e6da      	b	105d8e <_realloc_r+0x8a>
  105fd8:	4641      	mov	r1, r8
  105fda:	9b03      	ldr	r3, [sp, #12]
  105fdc:	188f      	add	r7, r1, r2
  105fde:	4662      	mov	r2, ip
  105fe0:	19d2      	add	r2, r2, r7
  105fe2:	3310      	add	r3, #16
  105fe4:	9202      	str	r2, [sp, #8]
  105fe6:	429a      	cmp	r2, r3
  105fe8:	da00      	bge	105fec <_realloc_r+0x2e8>
  105fea:	e743      	b	105e74 <_realloc_r+0x170>
  105fec:	464b      	mov	r3, r9
  105fee:	68da      	ldr	r2, [r3, #12]
  105ff0:	689b      	ldr	r3, [r3, #8]
  105ff2:	60da      	str	r2, [r3, #12]
  105ff4:	6093      	str	r3, [r2, #8]
  105ff6:	4642      	mov	r2, r8
  105ff8:	464d      	mov	r5, r9
  105ffa:	3a04      	sub	r2, #4
  105ffc:	3508      	add	r5, #8
  105ffe:	2a24      	cmp	r2, #36
  106000:	d84f      	bhi	1060a2 <_realloc_r+0x39e>
  106002:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106004:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  106006:	2a13      	cmp	r2, #19
  106008:	d914      	bls	106034 <_realloc_r+0x330>
  10600a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10600c:	c908      	ldmia	r1!,{r3}
  10600e:	4648      	mov	r0, r9
  106010:	6083      	str	r3, [r0, #8]
  106012:	6873      	ldr	r3, [r6, #4]
  106014:	3408      	add	r4, #8
  106016:	60c3      	str	r3, [r0, #12]
  106018:	1d08      	add	r0, r1, #4
  10601a:	2a1b      	cmp	r2, #27
  10601c:	d90a      	bls	106034 <_realloc_r+0x330>
  10601e:	684b      	ldr	r3, [r1, #4]
  106020:	4649      	mov	r1, r9
  106022:	610b      	str	r3, [r1, #16]
  106024:	6843      	ldr	r3, [r0, #4]
  106026:	1d01      	add	r1, r0, #4
  106028:	464e      	mov	r6, r9
  10602a:	6173      	str	r3, [r6, #20]
  10602c:	3408      	add	r4, #8
  10602e:	1d08      	add	r0, r1, #4
  106030:	2a24      	cmp	r2, #36
  106032:	d049      	beq	1060c8 <_realloc_r+0x3c4>
  106034:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106036:	c908      	ldmia	r1!,{r3}
  106038:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10603a:	c208      	stmia	r2!,{r3}
  10603c:	6843      	ldr	r3, [r0, #4]
  10603e:	6063      	str	r3, [r4, #4]
  106040:	684b      	ldr	r3, [r1, #4]
  106042:	6053      	str	r3, [r2, #4]
  106044:	9a02      	ldr	r2, [sp, #8]
  106046:	9e03      	ldr	r6, [sp, #12]
  106048:	9903      	ldr	r1, [sp, #12]
  10604a:	1b93      	sub	r3, r2, r6
  10604c:	2201      	mov	r2, #1
  10604e:	4449      	add	r1, r9
  106050:	9800      	ldr	r0, [sp, #0]
  106052:	4313      	orr	r3, r2
  106054:	604b      	str	r3, [r1, #4]
  106056:	6081      	str	r1, [r0, #8]
  106058:	4648      	mov	r0, r9
  10605a:	6843      	ldr	r3, [r0, #4]
  10605c:	4013      	and	r3, r2
  10605e:	4333      	orr	r3, r6
  106060:	6043      	str	r3, [r0, #4]
  106062:	4658      	mov	r0, fp
  106064:	f9ecf7ff 	bl	105440 <__malloc_unlock>
  106068:	e691      	b	105d8e <_realloc_r+0x8a>
  10606a:	684b      	ldr	r3, [r1, #4]
  10606c:	2203      	mov	r2, #3
  10606e:	4393      	bic	r3, r2
  106070:	4640      	mov	r0, r8
  106072:	1c25      	mov	r5, r4		(add r5, r4, #0)
  106074:	18c7      	add	r7, r0, r3
  106076:	3508      	add	r5, #8
  106078:	e66c      	b	105d54 <_realloc_r+0x50>
  10607a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10607c:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10607e:	f965f7ff 	bl	10534c <memmove>
  106082:	9f04      	ldr	r7, [sp, #16]
  106084:	464c      	mov	r4, r9
  106086:	e665      	b	105d54 <_realloc_r+0x50>
  106088:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10608a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  10608c:	f95ef7ff 	bl	10534c <memmove>
  106090:	464c      	mov	r4, r9
  106092:	e65f      	b	105d54 <_realloc_r+0x50>
  106094:	684b      	ldr	r3, [r1, #4]
  106096:	607b      	str	r3, [r7, #4]
  106098:	6843      	ldr	r3, [r0, #4]
  10609a:	3008      	add	r0, #8
  10609c:	6063      	str	r3, [r4, #4]
  10609e:	3408      	add	r4, #8
  1060a0:	e749      	b	105f36 <_realloc_r+0x232>
  1060a2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1060a4:	1c31      	mov	r1, r6		(add r1, r6, #0)
  1060a6:	f951f7ff 	bl	10534c <memmove>
  1060aa:	e7cb      	b	106044 <_realloc_r+0x340>
  1060ac:	684b      	ldr	r3, [r1, #4]
  1060ae:	61b3      	str	r3, [r6, #24]
  1060b0:	6843      	ldr	r3, [r0, #4]
  1060b2:	3408      	add	r4, #8
  1060b4:	3008      	add	r0, #8
  1060b6:	61f3      	str	r3, [r6, #28]
  1060b8:	e6cf      	b	105e5a <_realloc_r+0x156>
  1060ba:	684b      	ldr	r3, [r1, #4]
  1060bc:	61b3      	str	r3, [r6, #24]
  1060be:	6843      	ldr	r3, [r0, #4]
  1060c0:	3408      	add	r4, #8
  1060c2:	3008      	add	r0, #8
  1060c4:	61f3      	str	r3, [r6, #28]
  1060c6:	e6fe      	b	105ec6 <_realloc_r+0x1c2>
  1060c8:	684b      	ldr	r3, [r1, #4]
  1060ca:	61b3      	str	r3, [r6, #24]
  1060cc:	6843      	ldr	r3, [r0, #4]
  1060ce:	3408      	add	r4, #8
  1060d0:	3008      	add	r0, #8
  1060d2:	61f3      	str	r3, [r6, #28]
  1060d4:	e7ae      	b	106034 <_realloc_r+0x330>
  1060d6:	0000      	lsl	r0, r0, #0
  1060d8:	0424      	lsl	r4, r4, #16
  1060da:	0020      	lsl	r0, r4, #0

001060dc <isinf>:
  1060dc:	424a      	neg	r2, r1
  1060de:	4b06      	ldr	r3, [pc, #24]	(1060f8 <.text+0x60f8>)
  1060e0:	430a      	orr	r2, r1
  1060e2:	4003      	and	r3, r0
  1060e4:	0fd2      	lsr	r2, r2, #31
  1060e6:	431a      	orr	r2, r3
  1060e8:	4b04      	ldr	r3, [pc, #16]	(1060fc <.text+0x60fc>)
  1060ea:	1a9b      	sub	r3, r3, r2
  1060ec:	425a      	neg	r2, r3
  1060ee:	4313      	orr	r3, r2
  1060f0:	0fdb      	lsr	r3, r3, #31
  1060f2:	2001      	mov	r0, #1
  1060f4:	1ac0      	sub	r0, r0, r3
  1060f6:	4770      	bx	lr
  1060f8:	ffff      	second half of BL instruction 0xffff
  1060fa:	7fff      	ldrb	r7, [r7, #31]
  1060fc:	0000      	lsl	r0, r0, #0
  1060fe:	7ff0      	ldrb	r0, [r6, #31]

00106100 <isnan>:
  106100:	424a      	neg	r2, r1
  106102:	4b04      	ldr	r3, [pc, #16]	(106114 <.text+0x6114>)
  106104:	430a      	orr	r2, r1
  106106:	4003      	and	r3, r0
  106108:	0fd2      	lsr	r2, r2, #31
  10610a:	4803      	ldr	r0, [pc, #12]	(106118 <.text+0x6118>)
  10610c:	431a      	orr	r2, r3
  10610e:	1a80      	sub	r0, r0, r2
  106110:	0fc0      	lsr	r0, r0, #31
  106112:	4770      	bx	lr
  106114:	ffff      	second half of BL instruction 0xffff
  106116:	7fff      	ldrb	r7, [r7, #31]
  106118:	0000      	lsl	r0, r0, #0
  10611a:	7ff0      	ldrb	r0, [r6, #31]

0010611c <__sclose>:
  10611c:	b500      	push	{lr}
  10611e:	4b04      	ldr	r3, [pc, #16]	(106130 <.text+0x6130>)
  106120:	1c02      	mov	r2, r0		(add r2, r0, #0)
  106122:	6818      	ldr	r0, [r3, #0]
  106124:	230e      	mov	r3, #14
  106126:	5ed1      	ldrsh	r1, [r2, r3]
  106128:	fa08f001 	bl	10753c <___close_r_from_thumb>
  10612c:	bc02      	pop	{r1}
  10612e:	4708      	bx	r1
  106130:	0010      	lsl	r0, r2, #0
  106132:	0020      	lsl	r0, r4, #0

00106134 <__sseek>:
  106134:	b530      	push	{r4, r5, lr}
  106136:	1c13      	mov	r3, r2		(add r3, r2, #0)
  106138:	4a0c      	ldr	r2, [pc, #48]	(10616c <.text+0x616c>)
  10613a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  10613c:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  10613e:	6810      	ldr	r0, [r2, #0]
  106140:	220e      	mov	r2, #14
  106142:	5ea9      	ldrsh	r1, [r5, r2]
  106144:	1c22      	mov	r2, r4		(add r2, r4, #0)
  106146:	f9fdf001 	bl	107544 <___lseek_r_from_thumb>
  10614a:	1c43      	add	r3, r0, #1
  10614c:	d008      	beq	106160 <__sseek+0x2c>
  10614e:	89ab      	ldrh	r3, [r5, #12]
  106150:	2280      	mov	r2, #128
  106152:	0152      	lsl	r2, r2, #5
  106154:	4313      	orr	r3, r2
  106156:	81ab      	strh	r3, [r5, #12]
  106158:	6528      	str	r0, [r5, #80]
  10615a:	bc30      	pop	{r4, r5}
  10615c:	bc02      	pop	{r1}
  10615e:	4708      	bx	r1
  106160:	89ab      	ldrh	r3, [r5, #12]
  106162:	4a03      	ldr	r2, [pc, #12]	(106170 <.text+0x6170>)
  106164:	4013      	and	r3, r2
  106166:	81ab      	strh	r3, [r5, #12]
  106168:	e7f7      	b	10615a <__sseek+0x26>
  10616a:	0000      	lsl	r0, r0, #0
  10616c:	0010      	lsl	r0, r2, #0
  10616e:	0020      	lsl	r0, r4, #0
  106170:	efff      	undefined
  106172:	ffff      	second half of BL instruction 0xffff

00106174 <__swrite>:
  106174:	b5f0      	push	{r4, r5, r6, r7, lr}
  106176:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106178:	8982      	ldrh	r2, [r0, #12]
  10617a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10617c:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  10617e:	05d3      	lsl	r3, r2, #23
  106180:	d40d      	bmi	10619e <__swrite+0x2a>
  106182:	4d0c      	ldr	r5, [pc, #48]	(1061b4 <.text+0x61b4>)
  106184:	4b0c      	ldr	r3, [pc, #48]	(1061b8 <.text+0x61b8>)
  106186:	4013      	and	r3, r2
  106188:	81a3      	strh	r3, [r4, #12]
  10618a:	6828      	ldr	r0, [r5, #0]
  10618c:	230e      	mov	r3, #14
  10618e:	5ee1      	ldrsh	r1, [r4, r3]
  106190:	1c32      	mov	r2, r6		(add r2, r6, #0)
  106192:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  106194:	f9daf001 	bl	10754c <___write_r_from_thumb>
  106198:	bcf0      	pop	{r4, r5, r6, r7}
  10619a:	bc02      	pop	{r1}
  10619c:	4708      	bx	r1
  10619e:	4d05      	ldr	r5, [pc, #20]	(1061b4 <.text+0x61b4>)
  1061a0:	230e      	mov	r3, #14
  1061a2:	5ee1      	ldrsh	r1, [r4, r3]
  1061a4:	2200      	mov	r2, #0
  1061a6:	6828      	ldr	r0, [r5, #0]
  1061a8:	2302      	mov	r3, #2
  1061aa:	f9cbf001 	bl	107544 <___lseek_r_from_thumb>
  1061ae:	89a2      	ldrh	r2, [r4, #12]
  1061b0:	e7e8      	b	106184 <__swrite+0x10>
  1061b2:	0000      	lsl	r0, r0, #0
  1061b4:	0010      	lsl	r0, r2, #0
  1061b6:	0020      	lsl	r0, r4, #0
  1061b8:	efff      	undefined
  1061ba:	ffff      	second half of BL instruction 0xffff

001061bc <__sread>:
  1061bc:	b530      	push	{r4, r5, lr}
  1061be:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1061c0:	4a0a      	ldr	r2, [pc, #40]	(1061ec <.text+0x61ec>)
  1061c2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1061c4:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1061c6:	6810      	ldr	r0, [r2, #0]
  1061c8:	220e      	mov	r2, #14
  1061ca:	5ea9      	ldrsh	r1, [r5, r2]
  1061cc:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1061ce:	f9c1f001 	bl	107554 <___read_r_from_thumb>
  1061d2:	2800      	cmp	r0, #0
  1061d4:	db05      	blt	1061e2 <__sread+0x26>
  1061d6:	6d2b      	ldr	r3, [r5, #80]
  1061d8:	181b      	add	r3, r3, r0
  1061da:	652b      	str	r3, [r5, #80]
  1061dc:	bc30      	pop	{r4, r5}
  1061de:	bc02      	pop	{r1}
  1061e0:	4708      	bx	r1
  1061e2:	89ab      	ldrh	r3, [r5, #12]
  1061e4:	4a02      	ldr	r2, [pc, #8]	(1061f0 <.text+0x61f0>)
  1061e6:	4013      	and	r3, r2
  1061e8:	81ab      	strh	r3, [r5, #12]
  1061ea:	e7f7      	b	1061dc <__sread+0x20>
  1061ec:	0010      	lsl	r0, r2, #0
  1061ee:	0020      	lsl	r0, r4, #0
  1061f0:	efff      	undefined
  1061f2:	ffff      	second half of BL instruction 0xffff

001061f4 <_calloc_r>:
  1061f4:	b510      	push	{r4, lr}
  1061f6:	4351      	mul	r1, r2
  1061f8:	fdaef7fe 	bl	104d58 <_malloc_r>
  1061fc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1061fe:	2800      	cmp	r0, #0
  106200:	d00f      	beq	106222 <_calloc_r+0x2e>
  106202:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106204:	3b08      	sub	r3, #8
  106206:	685b      	ldr	r3, [r3, #4]
  106208:	2203      	mov	r2, #3
  10620a:	4393      	bic	r3, r2
  10620c:	1f1a      	sub	r2, r3, #4
  10620e:	2a24      	cmp	r2, #36
  106210:	d81b      	bhi	10624a <_calloc_r+0x56>
  106212:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106214:	2a13      	cmp	r2, #19
  106216:	d808      	bhi	10622a <_calloc_r+0x36>
  106218:	2200      	mov	r2, #0
  10621a:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10621c:	c304      	stmia	r3!,{r2}
  10621e:	604a      	str	r2, [r1, #4]
  106220:	605a      	str	r2, [r3, #4]
  106222:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106224:	bc10      	pop	{r4}
  106226:	bc02      	pop	{r1}
  106228:	4708      	bx	r1
  10622a:	2300      	mov	r3, #0
  10622c:	c008      	stmia	r0!,{r3}
  10622e:	6063      	str	r3, [r4, #4]
  106230:	1d01      	add	r1, r0, #4
  106232:	2a1b      	cmp	r2, #27
  106234:	d9f0      	bls	106218 <_calloc_r+0x24>
  106236:	6043      	str	r3, [r0, #4]
  106238:	1d08      	add	r0, r1, #4
  10623a:	604b      	str	r3, [r1, #4]
  10623c:	1d01      	add	r1, r0, #4
  10623e:	2a24      	cmp	r2, #36
  106240:	d1ea      	bne	106218 <_calloc_r+0x24>
  106242:	6043      	str	r3, [r0, #4]
  106244:	604b      	str	r3, [r1, #4]
  106246:	3108      	add	r1, #8
  106248:	e7e6      	b	106218 <_calloc_r+0x24>
  10624a:	2100      	mov	r1, #0
  10624c:	f8c4f7ff 	bl	1053d8 <memset>
  106250:	e7e7      	b	106222 <_calloc_r+0x2e>
  106252:	46c0      	nop			(mov r8, r8)

00106254 <_fclose_r>:
  106254:	b570      	push	{r4, r5, r6, lr}
  106256:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106258:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  10625a:	2900      	cmp	r1, #0
  10625c:	d037      	beq	1062ce <_fclose_r+0x7a>
  10625e:	f90bf7fe 	bl	104478 <__sfp_lock_acquire>
  106262:	2d00      	cmp	r5, #0
  106264:	d002      	beq	10626c <_fclose_r+0x18>
  106266:	6bab      	ldr	r3, [r5, #56]
  106268:	2b00      	cmp	r3, #0
  10626a:	d032      	beq	1062d2 <_fclose_r+0x7e>
  10626c:	89a3      	ldrh	r3, [r4, #12]
  10626e:	2b00      	cmp	r3, #0
  106270:	d02b      	beq	1062ca <_fclose_r+0x76>
  106272:	071a      	lsl	r2, r3, #28
  106274:	d431      	bmi	1062da <_fclose_r+0x86>
  106276:	2600      	mov	r6, #0
  106278:	6ae3      	ldr	r3, [r4, #44]
  10627a:	2b00      	cmp	r3, #0
  10627c:	d004      	beq	106288 <_fclose_r+0x34>
  10627e:	69e0      	ldr	r0, [r4, #28]
  106280:	f844f000 	bl	10630c <.text+0x630c>
  106284:	2800      	cmp	r0, #0
  106286:	db32      	blt	1062ee <_fclose_r+0x9a>
  106288:	89a3      	ldrh	r3, [r4, #12]
  10628a:	061a      	lsl	r2, r3, #24
  10628c:	d42a      	bmi	1062e4 <_fclose_r+0x90>
  10628e:	6b21      	ldr	r1, [r4, #48]
  106290:	2900      	cmp	r1, #0
  106292:	d009      	beq	1062a8 <_fclose_r+0x54>
  106294:	1c23      	mov	r3, r4		(add r3, r4, #0)
  106296:	3340      	add	r3, #64
  106298:	4299      	cmp	r1, r3
  10629a:	d003      	beq	1062a4 <_fclose_r+0x50>
  10629c:	4b15      	ldr	r3, [pc, #84]	(1062f4 <.text+0x62f4>)
  10629e:	6818      	ldr	r0, [r3, #0]
  1062a0:	fa00f7fe 	bl	1046a4 <_free_r>
  1062a4:	2300      	mov	r3, #0
  1062a6:	6323      	str	r3, [r4, #48]
  1062a8:	6c61      	ldr	r1, [r4, #68]
  1062aa:	2900      	cmp	r1, #0
  1062ac:	d005      	beq	1062ba <_fclose_r+0x66>
  1062ae:	4b11      	ldr	r3, [pc, #68]	(1062f4 <.text+0x62f4>)
  1062b0:	6818      	ldr	r0, [r3, #0]
  1062b2:	f9f7f7fe 	bl	1046a4 <_free_r>
  1062b6:	2300      	mov	r3, #0
  1062b8:	6463      	str	r3, [r4, #68]
  1062ba:	2300      	mov	r3, #0
  1062bc:	81a3      	strh	r3, [r4, #12]
  1062be:	f8ddf7fe 	bl	10447c <__sfp_lock_release>
  1062c2:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1062c4:	bc70      	pop	{r4, r5, r6}
  1062c6:	bc02      	pop	{r1}
  1062c8:	4708      	bx	r1
  1062ca:	f8d7f7fe 	bl	10447c <__sfp_lock_release>
  1062ce:	2600      	mov	r6, #0
  1062d0:	e7f7      	b	1062c2 <_fclose_r+0x6e>
  1062d2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1062d4:	f8d8f7fe 	bl	104488 <__sinit>
  1062d8:	e7c8      	b	10626c <_fclose_r+0x18>
  1062da:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1062dc:	f868f7fe 	bl	1043b0 <fflush>
  1062e0:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1062e2:	e7c9      	b	106278 <_fclose_r+0x24>
  1062e4:	6921      	ldr	r1, [r4, #16]
  1062e6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1062e8:	f9dcf7fe 	bl	1046a4 <_free_r>
  1062ec:	e7cf      	b	10628e <_fclose_r+0x3a>
  1062ee:	2601      	mov	r6, #1
  1062f0:	4276      	neg	r6, r6
  1062f2:	e7c9      	b	106288 <_fclose_r+0x34>
  1062f4:	0010      	lsl	r0, r2, #0
  1062f6:	0020      	lsl	r0, r4, #0

001062f8 <fclose>:
  1062f8:	b500      	push	{lr}
  1062fa:	4b03      	ldr	r3, [pc, #12]	(106308 <.text+0x6308>)
  1062fc:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1062fe:	6818      	ldr	r0, [r3, #0]
  106300:	ffa8f7ff 	bl	106254 <_fclose_r>
  106304:	bc02      	pop	{r1}
  106306:	4708      	bx	r1
  106308:	0010      	lsl	r0, r2, #0
  10630a:	0020      	lsl	r0, r4, #0
  10630c:	4718      	bx	r3
  10630e:	46c0      	nop			(mov r8, r8)

00106310 <__aeabi_uidiv>:
  106310:	2900      	cmp	r1, #0
  106312:	d034      	beq	10637e <__aeabi_uidiv+0x6e>
  106314:	2301      	mov	r3, #1
  106316:	2200      	mov	r2, #0
  106318:	b410      	push	{r4}
  10631a:	4288      	cmp	r0, r1
  10631c:	d32c      	bcc	106378 <__aeabi_uidiv+0x68>
  10631e:	2401      	mov	r4, #1
  106320:	0724      	lsl	r4, r4, #28
  106322:	42a1      	cmp	r1, r4
  106324:	d204      	bcs	106330 <__aeabi_uidiv+0x20>
  106326:	4281      	cmp	r1, r0
  106328:	d202      	bcs	106330 <__aeabi_uidiv+0x20>
  10632a:	0109      	lsl	r1, r1, #4
  10632c:	011b      	lsl	r3, r3, #4
  10632e:	e7f8      	b	106322 <__aeabi_uidiv+0x12>
  106330:	00e4      	lsl	r4, r4, #3
  106332:	42a1      	cmp	r1, r4
  106334:	d204      	bcs	106340 <__aeabi_uidiv+0x30>
  106336:	4281      	cmp	r1, r0
  106338:	d202      	bcs	106340 <__aeabi_uidiv+0x30>
  10633a:	0049      	lsl	r1, r1, #1
  10633c:	005b      	lsl	r3, r3, #1
  10633e:	e7f8      	b	106332 <__aeabi_uidiv+0x22>
  106340:	4288      	cmp	r0, r1
  106342:	d301      	bcc	106348 <__aeabi_uidiv+0x38>
  106344:	1a40      	sub	r0, r0, r1
  106346:	431a      	orr	r2, r3
  106348:	084c      	lsr	r4, r1, #1
  10634a:	42a0      	cmp	r0, r4
  10634c:	d302      	bcc	106354 <__aeabi_uidiv+0x44>
  10634e:	1b00      	sub	r0, r0, r4
  106350:	085c      	lsr	r4, r3, #1
  106352:	4322      	orr	r2, r4
  106354:	088c      	lsr	r4, r1, #2
  106356:	42a0      	cmp	r0, r4
  106358:	d302      	bcc	106360 <__aeabi_uidiv+0x50>
  10635a:	1b00      	sub	r0, r0, r4
  10635c:	089c      	lsr	r4, r3, #2
  10635e:	4322      	orr	r2, r4
  106360:	08cc      	lsr	r4, r1, #3
  106362:	42a0      	cmp	r0, r4
  106364:	d302      	bcc	10636c <__aeabi_uidiv+0x5c>
  106366:	1b00      	sub	r0, r0, r4
  106368:	08dc      	lsr	r4, r3, #3
  10636a:	4322      	orr	r2, r4
  10636c:	2800      	cmp	r0, #0
  10636e:	d003      	beq	106378 <__aeabi_uidiv+0x68>
  106370:	091b      	lsr	r3, r3, #4
  106372:	d001      	beq	106378 <__aeabi_uidiv+0x68>
  106374:	0909      	lsr	r1, r1, #4
  106376:	e7e3      	b	106340 <__aeabi_uidiv+0x30>
  106378:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10637a:	bc10      	pop	{r4}
  10637c:	4770      	bx	lr
  10637e:	b502      	push	{r1, lr}
  106380:	f92ef000 	bl	1065e0 <__aeabi_idiv0>
  106384:	2000      	mov	r0, #0
  106386:	bc06      	pop	{r1, r2}
  106388:	4710      	bx	r2
	...

0010638c <__aeabi_uidivmod>:
  10638c:	b503      	push	{r0, r1, lr}
  10638e:	ffbff7ff 	bl	106310 <__aeabi_uidiv>
  106392:	bc0e      	pop	{r1, r2, r3}
  106394:	4342      	mul	r2, r0
  106396:	1a89      	sub	r1, r1, r2
  106398:	4718      	bx	r3
  10639a:	46c0      	nop			(mov r8, r8)

0010639c <__aeabi_idiv>:
  10639c:	2900      	cmp	r1, #0
  10639e:	d041      	beq	106424 <__aeabi_idiv+0x88>
  1063a0:	b410      	push	{r4}
  1063a2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1063a4:	404c      	eor	r4, r1
  1063a6:	46a4      	mov	ip, r4
  1063a8:	2301      	mov	r3, #1
  1063aa:	2200      	mov	r2, #0
  1063ac:	2900      	cmp	r1, #0
  1063ae:	d500      	bpl	1063b2 <__aeabi_idiv+0x16>
  1063b0:	4249      	neg	r1, r1
  1063b2:	2800      	cmp	r0, #0
  1063b4:	d500      	bpl	1063b8 <__aeabi_idiv+0x1c>
  1063b6:	4240      	neg	r0, r0
  1063b8:	4288      	cmp	r0, r1
  1063ba:	d32c      	bcc	106416 <__aeabi_idiv+0x7a>
  1063bc:	2401      	mov	r4, #1
  1063be:	0724      	lsl	r4, r4, #28
  1063c0:	42a1      	cmp	r1, r4
  1063c2:	d204      	bcs	1063ce <__aeabi_idiv+0x32>
  1063c4:	4281      	cmp	r1, r0
  1063c6:	d202      	bcs	1063ce <__aeabi_idiv+0x32>
  1063c8:	0109      	lsl	r1, r1, #4
  1063ca:	011b      	lsl	r3, r3, #4
  1063cc:	e7f8      	b	1063c0 <__aeabi_idiv+0x24>
  1063ce:	00e4      	lsl	r4, r4, #3
  1063d0:	42a1      	cmp	r1, r4
  1063d2:	d204      	bcs	1063de <__aeabi_idiv+0x42>
  1063d4:	4281      	cmp	r1, r0
  1063d6:	d202      	bcs	1063de <__aeabi_idiv+0x42>
  1063d8:	0049      	lsl	r1, r1, #1
  1063da:	005b      	lsl	r3, r3, #1
  1063dc:	e7f8      	b	1063d0 <__aeabi_idiv+0x34>
  1063de:	4288      	cmp	r0, r1
  1063e0:	d301      	bcc	1063e6 <__aeabi_idiv+0x4a>
  1063e2:	1a40      	sub	r0, r0, r1
  1063e4:	431a      	orr	r2, r3
  1063e6:	084c      	lsr	r4, r1, #1
  1063e8:	42a0      	cmp	r0, r4
  1063ea:	d302      	bcc	1063f2 <__aeabi_idiv+0x56>
  1063ec:	1b00      	sub	r0, r0, r4
  1063ee:	085c      	lsr	r4, r3, #1
  1063f0:	4322      	orr	r2, r4
  1063f2:	088c      	lsr	r4, r1, #2
  1063f4:	42a0      	cmp	r0, r4
  1063f6:	d302      	bcc	1063fe <__aeabi_idiv+0x62>
  1063f8:	1b00      	sub	r0, r0, r4
  1063fa:	089c      	lsr	r4, r3, #2
  1063fc:	4322      	orr	r2, r4
  1063fe:	08cc      	lsr	r4, r1, #3
  106400:	42a0      	cmp	r0, r4
  106402:	d302      	bcc	10640a <__aeabi_idiv+0x6e>
  106404:	1b00      	sub	r0, r0, r4
  106406:	08dc      	lsr	r4, r3, #3
  106408:	4322      	orr	r2, r4
  10640a:	2800      	cmp	r0, #0
  10640c:	d003      	beq	106416 <__aeabi_idiv+0x7a>
  10640e:	091b      	lsr	r3, r3, #4
  106410:	d001      	beq	106416 <__aeabi_idiv+0x7a>
  106412:	0909      	lsr	r1, r1, #4
  106414:	e7e3      	b	1063de <__aeabi_idiv+0x42>
  106416:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106418:	4664      	mov	r4, ip
  10641a:	2c00      	cmp	r4, #0
  10641c:	d500      	bpl	106420 <__aeabi_idiv+0x84>
  10641e:	4240      	neg	r0, r0
  106420:	bc10      	pop	{r4}
  106422:	4770      	bx	lr
  106424:	b502      	push	{r1, lr}
  106426:	f8dbf000 	bl	1065e0 <__aeabi_idiv0>
  10642a:	2000      	mov	r0, #0
  10642c:	bc06      	pop	{r1, r2}
  10642e:	4710      	bx	r2

00106430 <__aeabi_idivmod>:
  106430:	b503      	push	{r0, r1, lr}
  106432:	ffb3f7ff 	bl	10639c <__aeabi_idiv>
  106436:	bc0e      	pop	{r1, r2, r3}
  106438:	4342      	mul	r2, r0
  10643a:	1a89      	sub	r1, r1, r2
  10643c:	4718      	bx	r3
  10643e:	46c0      	nop			(mov r8, r8)

00106440 <__umodsi3>:
  106440:	2900      	cmp	r1, #0
  106442:	d05a      	beq	1064fa <__umodsi3+0xba>
  106444:	2301      	mov	r3, #1
  106446:	4288      	cmp	r0, r1
  106448:	d200      	bcs	10644c <__umodsi3+0xc>
  10644a:	4770      	bx	lr
  10644c:	b410      	push	{r4}
  10644e:	2401      	mov	r4, #1
  106450:	0724      	lsl	r4, r4, #28
  106452:	42a1      	cmp	r1, r4
  106454:	d204      	bcs	106460 <__umodsi3+0x20>
  106456:	4281      	cmp	r1, r0
  106458:	d202      	bcs	106460 <__umodsi3+0x20>
  10645a:	0109      	lsl	r1, r1, #4
  10645c:	011b      	lsl	r3, r3, #4
  10645e:	e7f8      	b	106452 <__umodsi3+0x12>
  106460:	00e4      	lsl	r4, r4, #3
  106462:	42a1      	cmp	r1, r4
  106464:	d204      	bcs	106470 <__umodsi3+0x30>
  106466:	4281      	cmp	r1, r0
  106468:	d202      	bcs	106470 <__umodsi3+0x30>
  10646a:	0049      	lsl	r1, r1, #1
  10646c:	005b      	lsl	r3, r3, #1
  10646e:	e7f8      	b	106462 <__umodsi3+0x22>
  106470:	2200      	mov	r2, #0
  106472:	4288      	cmp	r0, r1
  106474:	d300      	bcc	106478 <__umodsi3+0x38>
  106476:	1a40      	sub	r0, r0, r1
  106478:	084c      	lsr	r4, r1, #1
  10647a:	42a0      	cmp	r0, r4
  10647c:	d305      	bcc	10648a <__umodsi3+0x4a>
  10647e:	1b00      	sub	r0, r0, r4
  106480:	469c      	mov	ip, r3
  106482:	2401      	mov	r4, #1
  106484:	41e3      	ror	r3, r4
  106486:	431a      	orr	r2, r3
  106488:	4663      	mov	r3, ip
  10648a:	088c      	lsr	r4, r1, #2
  10648c:	42a0      	cmp	r0, r4
  10648e:	d305      	bcc	10649c <__umodsi3+0x5c>
  106490:	1b00      	sub	r0, r0, r4
  106492:	469c      	mov	ip, r3
  106494:	2402      	mov	r4, #2
  106496:	41e3      	ror	r3, r4
  106498:	431a      	orr	r2, r3
  10649a:	4663      	mov	r3, ip
  10649c:	08cc      	lsr	r4, r1, #3
  10649e:	42a0      	cmp	r0, r4
  1064a0:	d305      	bcc	1064ae <__umodsi3+0x6e>
  1064a2:	1b00      	sub	r0, r0, r4
  1064a4:	469c      	mov	ip, r3
  1064a6:	2403      	mov	r4, #3
  1064a8:	41e3      	ror	r3, r4
  1064aa:	431a      	orr	r2, r3
  1064ac:	4663      	mov	r3, ip
  1064ae:	469c      	mov	ip, r3
  1064b0:	2800      	cmp	r0, #0
  1064b2:	d003      	beq	1064bc <__umodsi3+0x7c>
  1064b4:	091b      	lsr	r3, r3, #4
  1064b6:	d001      	beq	1064bc <__umodsi3+0x7c>
  1064b8:	0909      	lsr	r1, r1, #4
  1064ba:	e7d9      	b	106470 <__umodsi3+0x30>
  1064bc:	240e      	mov	r4, #14
  1064be:	0724      	lsl	r4, r4, #28
  1064c0:	4022      	and	r2, r4
  1064c2:	d018      	beq	1064f6 <__umodsi3+0xb6>
  1064c4:	4663      	mov	r3, ip
  1064c6:	2407      	mov	r4, #7
  1064c8:	4223      	tst	r3, r4
  1064ca:	d014      	beq	1064f6 <__umodsi3+0xb6>
  1064cc:	4663      	mov	r3, ip
  1064ce:	2403      	mov	r4, #3
  1064d0:	41e3      	ror	r3, r4
  1064d2:	421a      	tst	r2, r3
  1064d4:	d001      	beq	1064da <__umodsi3+0x9a>
  1064d6:	08cc      	lsr	r4, r1, #3
  1064d8:	1900      	add	r0, r0, r4
  1064da:	4663      	mov	r3, ip
  1064dc:	2402      	mov	r4, #2
  1064de:	41e3      	ror	r3, r4
  1064e0:	421a      	tst	r2, r3
  1064e2:	d001      	beq	1064e8 <__umodsi3+0xa8>
  1064e4:	088c      	lsr	r4, r1, #2
  1064e6:	1900      	add	r0, r0, r4
  1064e8:	4663      	mov	r3, ip
  1064ea:	2401      	mov	r4, #1
  1064ec:	41e3      	ror	r3, r4
  1064ee:	421a      	tst	r2, r3
  1064f0:	d001      	beq	1064f6 <__umodsi3+0xb6>
  1064f2:	084c      	lsr	r4, r1, #1
  1064f4:	1900      	add	r0, r0, r4
  1064f6:	bc10      	pop	{r4}
  1064f8:	4770      	bx	lr
  1064fa:	b502      	push	{r1, lr}
  1064fc:	f870f000 	bl	1065e0 <__aeabi_idiv0>
  106500:	2000      	mov	r0, #0
  106502:	bc06      	pop	{r1, r2}
  106504:	4710      	bx	r2
  106506:	46c0      	nop			(mov r8, r8)

00106508 <__modsi3>:
  106508:	2301      	mov	r3, #1
  10650a:	2900      	cmp	r1, #0
  10650c:	d062      	beq	1065d4 <__modsi3+0xcc>
  10650e:	d500      	bpl	106512 <__modsi3+0xa>
  106510:	4249      	neg	r1, r1
  106512:	b410      	push	{r4}
  106514:	b401      	push	{r0}
  106516:	2800      	cmp	r0, #0
  106518:	d500      	bpl	10651c <__modsi3+0x14>
  10651a:	4240      	neg	r0, r0
  10651c:	4288      	cmp	r0, r1
  10651e:	d353      	bcc	1065c8 <__modsi3+0xc0>
  106520:	2401      	mov	r4, #1
  106522:	0724      	lsl	r4, r4, #28
  106524:	42a1      	cmp	r1, r4
  106526:	d204      	bcs	106532 <__modsi3+0x2a>
  106528:	4281      	cmp	r1, r0
  10652a:	d202      	bcs	106532 <__modsi3+0x2a>
  10652c:	0109      	lsl	r1, r1, #4
  10652e:	011b      	lsl	r3, r3, #4
  106530:	e7f8      	b	106524 <__modsi3+0x1c>
  106532:	00e4      	lsl	r4, r4, #3
  106534:	42a1      	cmp	r1, r4
  106536:	d204      	bcs	106542 <__modsi3+0x3a>
  106538:	4281      	cmp	r1, r0
  10653a:	d202      	bcs	106542 <__modsi3+0x3a>
  10653c:	0049      	lsl	r1, r1, #1
  10653e:	005b      	lsl	r3, r3, #1
  106540:	e7f8      	b	106534 <__modsi3+0x2c>
  106542:	2200      	mov	r2, #0
  106544:	4288      	cmp	r0, r1
  106546:	d300      	bcc	10654a <__modsi3+0x42>
  106548:	1a40      	sub	r0, r0, r1
  10654a:	084c      	lsr	r4, r1, #1
  10654c:	42a0      	cmp	r0, r4
  10654e:	d305      	bcc	10655c <__modsi3+0x54>
  106550:	1b00      	sub	r0, r0, r4
  106552:	469c      	mov	ip, r3
  106554:	2401      	mov	r4, #1
  106556:	41e3      	ror	r3, r4
  106558:	431a      	orr	r2, r3
  10655a:	4663      	mov	r3, ip
  10655c:	088c      	lsr	r4, r1, #2
  10655e:	42a0      	cmp	r0, r4
  106560:	d305      	bcc	10656e <__modsi3+0x66>
  106562:	1b00      	sub	r0, r0, r4
  106564:	469c      	mov	ip, r3
  106566:	2402      	mov	r4, #2
  106568:	41e3      	ror	r3, r4
  10656a:	431a      	orr	r2, r3
  10656c:	4663      	mov	r3, ip
  10656e:	08cc      	lsr	r4, r1, #3
  106570:	42a0      	cmp	r0, r4
  106572:	d305      	bcc	106580 <__modsi3+0x78>
  106574:	1b00      	sub	r0, r0, r4
  106576:	469c      	mov	ip, r3
  106578:	2403      	mov	r4, #3
  10657a:	41e3      	ror	r3, r4
  10657c:	431a      	orr	r2, r3
  10657e:	4663      	mov	r3, ip
  106580:	469c      	mov	ip, r3
  106582:	2800      	cmp	r0, #0
  106584:	d003      	beq	10658e <__modsi3+0x86>
  106586:	091b      	lsr	r3, r3, #4
  106588:	d001      	beq	10658e <__modsi3+0x86>
  10658a:	0909      	lsr	r1, r1, #4
  10658c:	e7d9      	b	106542 <__modsi3+0x3a>
  10658e:	240e      	mov	r4, #14
  106590:	0724      	lsl	r4, r4, #28
  106592:	4022      	and	r2, r4
  106594:	d018      	beq	1065c8 <__modsi3+0xc0>
  106596:	4663      	mov	r3, ip
  106598:	2407      	mov	r4, #7
  10659a:	4223      	tst	r3, r4
  10659c:	d014      	beq	1065c8 <__modsi3+0xc0>
  10659e:	4663      	mov	r3, ip
  1065a0:	2403      	mov	r4, #3
  1065a2:	41e3      	ror	r3, r4
  1065a4:	421a      	tst	r2, r3
  1065a6:	d001      	beq	1065ac <__modsi3+0xa4>
  1065a8:	08cc      	lsr	r4, r1, #3
  1065aa:	1900      	add	r0, r0, r4
  1065ac:	4663      	mov	r3, ip
  1065ae:	2402      	mov	r4, #2
  1065b0:	41e3      	ror	r3, r4
  1065b2:	421a      	tst	r2, r3
  1065b4:	d001      	beq	1065ba <__modsi3+0xb2>
  1065b6:	088c      	lsr	r4, r1, #2
  1065b8:	1900      	add	r0, r0, r4
  1065ba:	4663      	mov	r3, ip
  1065bc:	2401      	mov	r4, #1
  1065be:	41e3      	ror	r3, r4
  1065c0:	421a      	tst	r2, r3
  1065c2:	d001      	beq	1065c8 <__modsi3+0xc0>
  1065c4:	084c      	lsr	r4, r1, #1
  1065c6:	1900      	add	r0, r0, r4
  1065c8:	bc10      	pop	{r4}
  1065ca:	2c00      	cmp	r4, #0
  1065cc:	d500      	bpl	1065d0 <__modsi3+0xc8>
  1065ce:	4240      	neg	r0, r0
  1065d0:	bc10      	pop	{r4}
  1065d2:	4770      	bx	lr
  1065d4:	b502      	push	{r1, lr}
  1065d6:	f803f000 	bl	1065e0 <__aeabi_idiv0>
  1065da:	2000      	mov	r0, #0
  1065dc:	bc06      	pop	{r1, r2}
  1065de:	4710      	bx	r2

001065e0 <__aeabi_idiv0>:
  1065e0:	4770      	bx	lr
  1065e2:	46c0      	nop			(mov r8, r8)

001065e4 <nan>:
  1065e4:	4800      	ldr	r0, [pc, #0]	(1065e8 <.text+0x65e8>)
  1065e6:	4770      	bx	lr
  1065e8:	7900      	ldrb	r0, [r0, #4]
  1065ea:	0010      	lsl	r0, r2, #0

001065ec <isnan>:
  1065ec:	6803      	ldr	r3, [r0, #0]
  1065ee:	2200      	mov	r2, #0
  1065f0:	2b01      	cmp	r3, #1
  1065f2:	d800      	bhi	1065f6 <isnan+0xa>
  1065f4:	2201      	mov	r2, #1
  1065f6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1065f8:	4770      	bx	lr
	...

001065fc <isinf>:
  1065fc:	6803      	ldr	r3, [r0, #0]
  1065fe:	2200      	mov	r2, #0
  106600:	2b04      	cmp	r3, #4
  106602:	d001      	beq	106608 <isinf+0xc>
  106604:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106606:	4770      	bx	lr
  106608:	2201      	mov	r2, #1
  10660a:	e7fb      	b	106604 <isinf+0x8>

0010660c <iszero>:
  10660c:	6803      	ldr	r3, [r0, #0]
  10660e:	2200      	mov	r2, #0
  106610:	2b02      	cmp	r3, #2
  106612:	d001      	beq	106618 <iszero+0xc>
  106614:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106616:	4770      	bx	lr
  106618:	2201      	mov	r2, #1
  10661a:	e7fb      	b	106614 <iszero+0x8>

0010661c <_fpadd_parts>:
  10661c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10661e:	465f      	mov	r7, fp
  106620:	4656      	mov	r6, sl
  106622:	464d      	mov	r5, r9
  106624:	4644      	mov	r4, r8
  106626:	b4f0      	push	{r4, r5, r6, r7}
  106628:	b084      	sub	sp, #16
  10662a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  10662c:	4688      	mov	r8, r1
  10662e:	4692      	mov	sl, r2
  106630:	ffdcf7ff 	bl	1065ec <isnan>
  106634:	2800      	cmp	r0, #0
  106636:	d009      	beq	10664c <_fpadd_parts+0x30>
  106638:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10663a:	b004      	add	sp, #16
  10663c:	bc3c      	pop	{r2, r3, r4, r5}
  10663e:	4690      	mov	r8, r2
  106640:	4699      	mov	r9, r3
  106642:	46a2      	mov	sl, r4
  106644:	46ab      	mov	fp, r5
  106646:	bcf0      	pop	{r4, r5, r6, r7}
  106648:	bc02      	pop	{r1}
  10664a:	4708      	bx	r1
  10664c:	4640      	mov	r0, r8
  10664e:	ffcdf7ff 	bl	1065ec <isnan>
  106652:	2800      	cmp	r0, #0
  106654:	d001      	beq	10665a <_fpadd_parts+0x3e>
  106656:	4645      	mov	r5, r8
  106658:	e7ee      	b	106638 <_fpadd_parts+0x1c>
  10665a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10665c:	ffcef7ff 	bl	1065fc <isinf>
  106660:	2800      	cmp	r0, #0
  106662:	d000      	beq	106666 <_fpadd_parts+0x4a>
  106664:	e0a9      	b	1067ba <_fpadd_parts+0x19e>
  106666:	4640      	mov	r0, r8
  106668:	ffc8f7ff 	bl	1065fc <isinf>
  10666c:	2800      	cmp	r0, #0
  10666e:	d1f2      	bne	106656 <_fpadd_parts+0x3a>
  106670:	4640      	mov	r0, r8
  106672:	ffcbf7ff 	bl	10660c <iszero>
  106676:	2800      	cmp	r0, #0
  106678:	d000      	beq	10667c <_fpadd_parts+0x60>
  10667a:	e0ae      	b	1067da <_fpadd_parts+0x1be>
  10667c:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10667e:	ffc5f7ff 	bl	10660c <iszero>
  106682:	2800      	cmp	r0, #0
  106684:	d1e7      	bne	106656 <_fpadd_parts+0x3a>
  106686:	68a9      	ldr	r1, [r5, #8]
  106688:	9101      	str	r1, [sp, #4]
  10668a:	68eb      	ldr	r3, [r5, #12]
  10668c:	692c      	ldr	r4, [r5, #16]
  10668e:	4642      	mov	r2, r8
  106690:	9302      	str	r3, [sp, #8]
  106692:	9403      	str	r4, [sp, #12]
  106694:	6892      	ldr	r2, [r2, #8]
  106696:	4644      	mov	r4, r8
  106698:	1a89      	sub	r1, r1, r2
  10669a:	4693      	mov	fp, r2
  10669c:	68e6      	ldr	r6, [r4, #12]
  10669e:	6927      	ldr	r7, [r4, #16]
  1066a0:	4689      	mov	r9, r1
  1066a2:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1066a4:	2900      	cmp	r1, #0
  1066a6:	da00      	bge	1066aa <_fpadd_parts+0x8e>
  1066a8:	e0de      	b	106868 <_fpadd_parts+0x24c>
  1066aa:	2b3f      	cmp	r3, #63
  1066ac:	dd00      	ble	1066b0 <_fpadd_parts+0x94>
  1066ae:	e0a8      	b	106802 <_fpadd_parts+0x1e6>
  1066b0:	9801      	ldr	r0, [sp, #4]
  1066b2:	4558      	cmp	r0, fp
  1066b4:	dd11      	ble	1066da <_fpadd_parts+0xbe>
  1066b6:	2100      	mov	r1, #0
  1066b8:	468c      	mov	ip, r1
  1066ba:	2400      	mov	r4, #0
  1066bc:	087a      	lsr	r2, r7, #1
  1066be:	07f8      	lsl	r0, r7, #31
  1066c0:	2301      	mov	r3, #1
  1066c2:	1c27      	mov	r7, r4		(add r7, r4, #0)
  1066c4:	0871      	lsr	r1, r6, #1
  1066c6:	4033      	and	r3, r6
  1066c8:	4317      	orr	r7, r2
  1066ca:	2201      	mov	r2, #1
  1066cc:	4301      	orr	r1, r0
  1066ce:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1066d0:	4494      	add	ip, r2
  1066d2:	430e      	orr	r6, r1
  1066d4:	45cc      	cmp	ip, r9
  1066d6:	d1f0      	bne	1066ba <_fpadd_parts+0x9e>
  1066d8:	44e3      	add	fp, ip
  1066da:	9b01      	ldr	r3, [sp, #4]
  1066dc:	455b      	cmp	r3, fp
  1066de:	da1f      	bge	106720 <_fpadd_parts+0x104>
  1066e0:	4658      	mov	r0, fp
  1066e2:	2400      	mov	r4, #0
  1066e4:	1ac0      	sub	r0, r0, r3
  1066e6:	2101      	mov	r1, #1
  1066e8:	46a4      	mov	ip, r4
  1066ea:	4681      	mov	r9, r0
  1066ec:	468b      	mov	fp, r1
  1066ee:	9803      	ldr	r0, [sp, #12]
  1066f0:	07c0      	lsl	r0, r0, #31
  1066f2:	9a02      	ldr	r2, [sp, #8]
  1066f4:	9000      	str	r0, [sp, #0]
  1066f6:	9800      	ldr	r0, [sp, #0]
  1066f8:	0851      	lsr	r1, r2, #1
  1066fa:	4301      	orr	r1, r0
  1066fc:	465b      	mov	r3, fp
  1066fe:	9803      	ldr	r0, [sp, #12]
  106700:	4013      	and	r3, r2
  106702:	0842      	lsr	r2, r0, #1
  106704:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106706:	4308      	orr	r0, r1
  106708:	2400      	mov	r4, #0
  10670a:	9002      	str	r0, [sp, #8]
  10670c:	2101      	mov	r1, #1
  10670e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106710:	4310      	orr	r0, r2
  106712:	448c      	add	ip, r1
  106714:	9003      	str	r0, [sp, #12]
  106716:	45e1      	cmp	r9, ip
  106718:	d1e9      	bne	1066ee <_fpadd_parts+0xd2>
  10671a:	9a01      	ldr	r2, [sp, #4]
  10671c:	4462      	add	r2, ip
  10671e:	9201      	str	r2, [sp, #4]
  106720:	4641      	mov	r1, r8
  106722:	6868      	ldr	r0, [r5, #4]
  106724:	684b      	ldr	r3, [r1, #4]
  106726:	4298      	cmp	r0, r3
  106728:	d100      	bne	10672c <_fpadd_parts+0x110>
  10672a:	e08c      	b	106846 <_fpadd_parts+0x22a>
  10672c:	2800      	cmp	r0, #0
  10672e:	d100      	bne	106732 <_fpadd_parts+0x116>
  106730:	e084      	b	10683c <_fpadd_parts+0x220>
  106732:	9a02      	ldr	r2, [sp, #8]
  106734:	9b03      	ldr	r3, [sp, #12]
  106736:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106738:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10673a:	1a80      	sub	r0, r0, r2
  10673c:	4199      	sbc	r1, r3
  10673e:	2900      	cmp	r1, #0
  106740:	da00      	bge	106744 <_fpadd_parts+0x128>
  106742:	e093      	b	10686c <_fpadd_parts+0x250>
  106744:	9d01      	ldr	r5, [sp, #4]
  106746:	4652      	mov	r2, sl
  106748:	4654      	mov	r4, sl
  10674a:	2300      	mov	r3, #0
  10674c:	60d0      	str	r0, [r2, #12]
  10674e:	6111      	str	r1, [r2, #16]
  106750:	6063      	str	r3, [r4, #4]
  106752:	60a5      	str	r5, [r4, #8]
  106754:	4653      	mov	r3, sl
  106756:	68dd      	ldr	r5, [r3, #12]
  106758:	691e      	ldr	r6, [r3, #16]
  10675a:	2301      	mov	r3, #1
  10675c:	425b      	neg	r3, r3
  10675e:	17dc      	asr	r4, r3, #31
  106760:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  106762:	494a      	ldr	r1, [pc, #296]	(10688c <.text+0x688c>)
  106764:	1c23      	mov	r3, r4		(add r3, r4, #0)
  106766:	1952      	add	r2, r2, r5
  106768:	4173      	adc	r3, r6
  10676a:	428b      	cmp	r3, r1
  10676c:	d81d      	bhi	1067aa <_fpadd_parts+0x18e>
  10676e:	428b      	cmp	r3, r1
  106770:	d100      	bne	106774 <_fpadd_parts+0x158>
  106772:	e087      	b	106884 <_fpadd_parts+0x268>
  106774:	4654      	mov	r4, sl
  106776:	68a0      	ldr	r0, [r4, #8]
  106778:	0fea      	lsr	r2, r5, #31
  10677a:	0073      	lsl	r3, r6, #1
  10677c:	4651      	mov	r1, sl
  10677e:	4313      	orr	r3, r2
  106780:	610b      	str	r3, [r1, #16]
  106782:	006b      	lsl	r3, r5, #1
  106784:	60cb      	str	r3, [r1, #12]
  106786:	3801      	sub	r0, #1
  106788:	68cd      	ldr	r5, [r1, #12]
  10678a:	690e      	ldr	r6, [r1, #16]
  10678c:	2301      	mov	r3, #1
  10678e:	425b      	neg	r3, r3
  106790:	17dc      	asr	r4, r3, #31
  106792:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  106794:	6088      	str	r0, [r1, #8]
  106796:	1c23      	mov	r3, r4		(add r3, r4, #0)
  106798:	493c      	ldr	r1, [pc, #240]	(10688c <.text+0x688c>)
  10679a:	1952      	add	r2, r2, r5
  10679c:	4173      	adc	r3, r6
  10679e:	428b      	cmp	r3, r1
  1067a0:	d803      	bhi	1067aa <_fpadd_parts+0x18e>
  1067a2:	428b      	cmp	r3, r1
  1067a4:	d1e8      	bne	106778 <_fpadd_parts+0x15c>
  1067a6:	3202      	add	r2, #2
  1067a8:	d9e6      	bls	106778 <_fpadd_parts+0x15c>
  1067aa:	2303      	mov	r3, #3
  1067ac:	4652      	mov	r2, sl
  1067ae:	6013      	str	r3, [r2, #0]
  1067b0:	4b37      	ldr	r3, [pc, #220]	(106890 <.text+0x6890>)
  1067b2:	42b3      	cmp	r3, r6
  1067b4:	d32f      	bcc	106816 <_fpadd_parts+0x1fa>
  1067b6:	4655      	mov	r5, sl
  1067b8:	e73e      	b	106638 <_fpadd_parts+0x1c>
  1067ba:	4640      	mov	r0, r8
  1067bc:	ff1ef7ff 	bl	1065fc <isinf>
  1067c0:	2800      	cmp	r0, #0
  1067c2:	d100      	bne	1067c6 <_fpadd_parts+0x1aa>
  1067c4:	e738      	b	106638 <_fpadd_parts+0x1c>
  1067c6:	4640      	mov	r0, r8
  1067c8:	686a      	ldr	r2, [r5, #4]
  1067ca:	6843      	ldr	r3, [r0, #4]
  1067cc:	429a      	cmp	r2, r3
  1067ce:	d100      	bne	1067d2 <_fpadd_parts+0x1b6>
  1067d0:	e732      	b	106638 <_fpadd_parts+0x1c>
  1067d2:	ff07f7ff 	bl	1065e4 <nan>
  1067d6:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1067d8:	e72e      	b	106638 <_fpadd_parts+0x1c>
  1067da:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1067dc:	ff16f7ff 	bl	10660c <iszero>
  1067e0:	2800      	cmp	r0, #0
  1067e2:	d100      	bne	1067e6 <_fpadd_parts+0x1ca>
  1067e4:	e728      	b	106638 <_fpadd_parts+0x1c>
  1067e6:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1067e8:	4652      	mov	r2, sl
  1067ea:	cb13      	ldmia	r3!,{r0, r1, r4}
  1067ec:	c213      	stmia	r2!,{r0, r1, r4}
  1067ee:	cb12      	ldmia	r3!,{r1, r4}
  1067f0:	c212      	stmia	r2!,{r1, r4}
  1067f2:	686b      	ldr	r3, [r5, #4]
  1067f4:	4645      	mov	r5, r8
  1067f6:	686a      	ldr	r2, [r5, #4]
  1067f8:	4650      	mov	r0, sl
  1067fa:	4013      	and	r3, r2
  1067fc:	4655      	mov	r5, sl
  1067fe:	6043      	str	r3, [r0, #4]
  106800:	e71a      	b	106638 <_fpadd_parts+0x1c>
  106802:	9b01      	ldr	r3, [sp, #4]
  106804:	455b      	cmp	r3, fp
  106806:	dc2c      	bgt	106862 <_fpadd_parts+0x246>
  106808:	465c      	mov	r4, fp
  10680a:	2000      	mov	r0, #0
  10680c:	2100      	mov	r1, #0
  10680e:	9401      	str	r4, [sp, #4]
  106810:	9002      	str	r0, [sp, #8]
  106812:	9103      	str	r1, [sp, #12]
  106814:	e784      	b	106720 <_fpadd_parts+0x104>
  106816:	2301      	mov	r3, #1
  106818:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10681a:	4019      	and	r1, r3
  10681c:	07f0      	lsl	r0, r6, #31
  10681e:	086b      	lsr	r3, r5, #1
  106820:	4303      	orr	r3, r0
  106822:	2200      	mov	r2, #0
  106824:	1c08      	mov	r0, r1		(add r0, r1, #0)
  106826:	4318      	orr	r0, r3
  106828:	0874      	lsr	r4, r6, #1
  10682a:	1c13      	mov	r3, r2		(add r3, r2, #0)
  10682c:	4655      	mov	r5, sl
  10682e:	4323      	orr	r3, r4
  106830:	612b      	str	r3, [r5, #16]
  106832:	68ab      	ldr	r3, [r5, #8]
  106834:	3301      	add	r3, #1
  106836:	60e8      	str	r0, [r5, #12]
  106838:	60ab      	str	r3, [r5, #8]
  10683a:	e6fd      	b	106638 <_fpadd_parts+0x1c>
  10683c:	9802      	ldr	r0, [sp, #8]
  10683e:	9903      	ldr	r1, [sp, #12]
  106840:	1b80      	sub	r0, r0, r6
  106842:	41b9      	sbc	r1, r7
  106844:	e77b      	b	10673e <_fpadd_parts+0x122>
  106846:	4652      	mov	r2, sl
  106848:	6050      	str	r0, [r2, #4]
  10684a:	9802      	ldr	r0, [sp, #8]
  10684c:	9903      	ldr	r1, [sp, #12]
  10684e:	9b01      	ldr	r3, [sp, #4]
  106850:	1980      	add	r0, r0, r6
  106852:	4179      	adc	r1, r7
  106854:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  106856:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106858:	4651      	mov	r1, sl
  10685a:	6093      	str	r3, [r2, #8]
  10685c:	60cd      	str	r5, [r1, #12]
  10685e:	610e      	str	r6, [r1, #16]
  106860:	e7a3      	b	1067aa <_fpadd_parts+0x18e>
  106862:	2600      	mov	r6, #0
  106864:	2700      	mov	r7, #0
  106866:	e75b      	b	106720 <_fpadd_parts+0x104>
  106868:	424b      	neg	r3, r1
  10686a:	e71e      	b	1066aa <_fpadd_parts+0x8e>
  10686c:	9a01      	ldr	r2, [sp, #4]
  10686e:	4655      	mov	r5, sl
  106870:	2301      	mov	r3, #1
  106872:	606b      	str	r3, [r5, #4]
  106874:	60aa      	str	r2, [r5, #8]
  106876:	4653      	mov	r3, sl
  106878:	2600      	mov	r6, #0
  10687a:	4245      	neg	r5, r0
  10687c:	418e      	sbc	r6, r1
  10687e:	60dd      	str	r5, [r3, #12]
  106880:	611e      	str	r6, [r3, #16]
  106882:	e767      	b	106754 <_fpadd_parts+0x138>
  106884:	3202      	add	r2, #2
  106886:	d890      	bhi	1067aa <_fpadd_parts+0x18e>
  106888:	e774      	b	106774 <_fpadd_parts+0x158>
  10688a:	0000      	lsl	r0, r0, #0
  10688c:	ffff      	second half of BL instruction 0xffff
  10688e:	0fff      	lsr	r7, r7, #31
  106890:	ffff      	second half of BL instruction 0xffff
  106892:	1fff      	sub	r7, r7, #7

00106894 <__subdf3>:
  106894:	b530      	push	{r4, r5, lr}
  106896:	b093      	sub	sp, #76
  106898:	ad0a      	add	r5, sp, #40
  10689a:	9011      	str	r0, [sp, #68]
  10689c:	9112      	str	r1, [sp, #72]
  10689e:	ac05      	add	r4, sp, #20
  1068a0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1068a2:	a811      	add	r0, sp, #68
  1068a4:	920f      	str	r2, [sp, #60]
  1068a6:	9310      	str	r3, [sp, #64]
  1068a8:	fd62f000 	bl	107370 <__unpack_d>
  1068ac:	a80f      	add	r0, sp, #60
  1068ae:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1068b0:	fd5ef000 	bl	107370 <__unpack_d>
  1068b4:	9b06      	ldr	r3, [sp, #24]
  1068b6:	2201      	mov	r2, #1
  1068b8:	4053      	eor	r3, r2
  1068ba:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1068bc:	466a      	mov	r2, sp
  1068be:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1068c0:	9306      	str	r3, [sp, #24]
  1068c2:	feabf7ff 	bl	10661c <_fpadd_parts>
  1068c6:	fc23f000 	bl	107110 <__pack_d>
  1068ca:	b013      	add	sp, #76
  1068cc:	bc30      	pop	{r4, r5}
  1068ce:	bc04      	pop	{r2}
  1068d0:	4710      	bx	r2
	...

001068d4 <__adddf3>:
  1068d4:	b530      	push	{r4, r5, lr}
  1068d6:	b093      	sub	sp, #76
  1068d8:	ad0a      	add	r5, sp, #40
  1068da:	9011      	str	r0, [sp, #68]
  1068dc:	9112      	str	r1, [sp, #72]
  1068de:	ac05      	add	r4, sp, #20
  1068e0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1068e2:	a811      	add	r0, sp, #68
  1068e4:	920f      	str	r2, [sp, #60]
  1068e6:	9310      	str	r3, [sp, #64]
  1068e8:	fd42f000 	bl	107370 <__unpack_d>
  1068ec:	a80f      	add	r0, sp, #60
  1068ee:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1068f0:	fd3ef000 	bl	107370 <__unpack_d>
  1068f4:	466a      	mov	r2, sp
  1068f6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1068f8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1068fa:	fe8ff7ff 	bl	10661c <_fpadd_parts>
  1068fe:	fc07f000 	bl	107110 <__pack_d>
  106902:	b013      	add	sp, #76
  106904:	bc30      	pop	{r4, r5}
  106906:	bc04      	pop	{r2}
  106908:	4710      	bx	r2
  10690a:	46c0      	nop			(mov r8, r8)

0010690c <nan>:
  10690c:	4800      	ldr	r0, [pc, #0]	(106910 <.text+0x6910>)
  10690e:	4770      	bx	lr
  106910:	7900      	ldrb	r0, [r0, #4]
  106912:	0010      	lsl	r0, r2, #0

00106914 <isnan>:
  106914:	6803      	ldr	r3, [r0, #0]
  106916:	2200      	mov	r2, #0
  106918:	2b01      	cmp	r3, #1
  10691a:	d800      	bhi	10691e <isnan+0xa>
  10691c:	2201      	mov	r2, #1
  10691e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106920:	4770      	bx	lr
	...

00106924 <isinf>:
  106924:	6803      	ldr	r3, [r0, #0]
  106926:	2200      	mov	r2, #0
  106928:	2b04      	cmp	r3, #4
  10692a:	d001      	beq	106930 <isinf+0xc>
  10692c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10692e:	4770      	bx	lr
  106930:	2201      	mov	r2, #1
  106932:	e7fb      	b	10692c <isinf+0x8>

00106934 <iszero>:
  106934:	6803      	ldr	r3, [r0, #0]
  106936:	2200      	mov	r2, #0
  106938:	2b02      	cmp	r3, #2
  10693a:	d001      	beq	106940 <iszero+0xc>
  10693c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10693e:	4770      	bx	lr
  106940:	2201      	mov	r2, #1
  106942:	e7fb      	b	10693c <iszero+0x8>

00106944 <__muldf3>:
  106944:	b5f0      	push	{r4, r5, r6, r7, lr}
  106946:	b0a3      	sub	sp, #140
  106948:	ac1a      	add	r4, sp, #104
  10694a:	9021      	str	r0, [sp, #132]
  10694c:	9122      	str	r1, [sp, #136]
  10694e:	ad15      	add	r5, sp, #84
  106950:	a821      	add	r0, sp, #132
  106952:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106954:	921f      	str	r2, [sp, #124]
  106956:	9320      	str	r3, [sp, #128]
  106958:	fd0af000 	bl	107370 <__unpack_d>
  10695c:	a81f      	add	r0, sp, #124
  10695e:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106960:	fd06f000 	bl	107370 <__unpack_d>
  106964:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106966:	ffd5f7ff 	bl	106914 <isnan>
  10696a:	2800      	cmp	r0, #0
  10696c:	d00d      	beq	10698a <__muldf3+0x46>
  10696e:	9a1b      	ldr	r2, [sp, #108]
  106970:	9b16      	ldr	r3, [sp, #88]
  106972:	2100      	mov	r1, #0
  106974:	429a      	cmp	r2, r3
  106976:	d000      	beq	10697a <__muldf3+0x36>
  106978:	2101      	mov	r1, #1
  10697a:	911b      	str	r1, [sp, #108]
  10697c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10697e:	fbc7f000 	bl	107110 <__pack_d>
  106982:	b023      	add	sp, #140
  106984:	bcf0      	pop	{r4, r5, r6, r7}
  106986:	bc04      	pop	{r2}
  106988:	4710      	bx	r2
  10698a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10698c:	ffc2f7ff 	bl	106914 <isnan>
  106990:	2800      	cmp	r0, #0
  106992:	d008      	beq	1069a6 <__muldf3+0x62>
  106994:	9a1b      	ldr	r2, [sp, #108]
  106996:	9b16      	ldr	r3, [sp, #88]
  106998:	2100      	mov	r1, #0
  10699a:	429a      	cmp	r2, r3
  10699c:	d000      	beq	1069a0 <__muldf3+0x5c>
  10699e:	2101      	mov	r1, #1
  1069a0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069a2:	9116      	str	r1, [sp, #88]
  1069a4:	e7eb      	b	10697e <__muldf3+0x3a>
  1069a6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1069a8:	ffbcf7ff 	bl	106924 <isinf>
  1069ac:	2800      	cmp	r0, #0
  1069ae:	d10c      	bne	1069ca <__muldf3+0x86>
  1069b0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069b2:	ffb7f7ff 	bl	106924 <isinf>
  1069b6:	2800      	cmp	r0, #0
  1069b8:	d00f      	beq	1069da <__muldf3+0x96>
  1069ba:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1069bc:	ffbaf7ff 	bl	106934 <iszero>
  1069c0:	2800      	cmp	r0, #0
  1069c2:	d0e7      	beq	106994 <__muldf3+0x50>
  1069c4:	ffa2f7ff 	bl	10690c <nan>
  1069c8:	e7d9      	b	10697e <__muldf3+0x3a>
  1069ca:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069cc:	ffb2f7ff 	bl	106934 <iszero>
  1069d0:	2800      	cmp	r0, #0
  1069d2:	d0cc      	beq	10696e <__muldf3+0x2a>
  1069d4:	ff9af7ff 	bl	10690c <nan>
  1069d8:	e7d1      	b	10697e <__muldf3+0x3a>
  1069da:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1069dc:	ffaaf7ff 	bl	106934 <iszero>
  1069e0:	2800      	cmp	r0, #0
  1069e2:	d1c4      	bne	10696e <__muldf3+0x2a>
  1069e4:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069e6:	ffa5f7ff 	bl	106934 <iszero>
  1069ea:	2800      	cmp	r0, #0
  1069ec:	d1d2      	bne	106994 <__muldf3+0x50>
  1069ee:	991d      	ldr	r1, [sp, #116]
  1069f0:	9a1e      	ldr	r2, [sp, #120]
  1069f2:	9c18      	ldr	r4, [sp, #96]
  1069f4:	9d19      	ldr	r5, [sp, #100]
  1069f6:	910e      	str	r1, [sp, #56]
  1069f8:	920f      	str	r2, [sp, #60]
  1069fa:	9e0e      	ldr	r6, [sp, #56]
  1069fc:	2200      	mov	r2, #0
  1069fe:	940c      	str	r4, [sp, #48]
  106a00:	920d      	str	r2, [sp, #52]
  106a02:	2700      	mov	r7, #0
  106a04:	1c32      	mov	r2, r6		(add r2, r6, #0)
  106a06:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  106a08:	980c      	ldr	r0, [sp, #48]
  106a0a:	990d      	ldr	r1, [sp, #52]
  106a0c:	fb26f000 	bl	10705c <__muldi3>
  106a10:	2300      	mov	r3, #0
  106a12:	950a      	str	r5, [sp, #40]
  106a14:	930b      	str	r3, [sp, #44]
  106a16:	9006      	str	r0, [sp, #24]
  106a18:	9107      	str	r1, [sp, #28]
  106a1a:	9a0a      	ldr	r2, [sp, #40]
  106a1c:	9b0b      	ldr	r3, [sp, #44]
  106a1e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106a20:	1c39      	mov	r1, r7		(add r1, r7, #0)
  106a22:	fb1bf000 	bl	10705c <__muldi3>
  106a26:	9b0f      	ldr	r3, [sp, #60]
  106a28:	2600      	mov	r6, #0
  106a2a:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  106a2c:	9000      	str	r0, [sp, #0]
  106a2e:	9101      	str	r1, [sp, #4]
  106a30:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106a32:	980c      	ldr	r0, [sp, #48]
  106a34:	990d      	ldr	r1, [sp, #52]
  106a36:	1c33      	mov	r3, r6		(add r3, r6, #0)
  106a38:	fb10f000 	bl	10705c <__muldi3>
  106a3c:	9a00      	ldr	r2, [sp, #0]
  106a3e:	9b01      	ldr	r3, [sp, #4]
  106a40:	9c01      	ldr	r4, [sp, #4]
  106a42:	1812      	add	r2, r2, r0
  106a44:	414b      	adc	r3, r1
  106a46:	9202      	str	r2, [sp, #8]
  106a48:	9303      	str	r3, [sp, #12]
  106a4a:	429c      	cmp	r4, r3
  106a4c:	d900      	bls	106a50 <__muldf3+0x10c>
  106a4e:	e08c      	b	106b6a <__muldf3+0x226>
  106a50:	9f03      	ldr	r7, [sp, #12]
  106a52:	42bc      	cmp	r4, r7
  106a54:	d100      	bne	106a58 <__muldf3+0x114>
  106a56:	e084      	b	106b62 <__muldf3+0x21e>
  106a58:	2200      	mov	r2, #0
  106a5a:	2300      	mov	r3, #0
  106a5c:	9204      	str	r2, [sp, #16]
  106a5e:	9305      	str	r3, [sp, #20]
  106a60:	9b02      	ldr	r3, [sp, #8]
  106a62:	9906      	ldr	r1, [sp, #24]
  106a64:	9a07      	ldr	r2, [sp, #28]
  106a66:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  106a68:	2300      	mov	r3, #0
  106a6a:	18c9      	add	r1, r1, r3
  106a6c:	4162      	adc	r2, r4
  106a6e:	9b07      	ldr	r3, [sp, #28]
  106a70:	9108      	str	r1, [sp, #32]
  106a72:	9209      	str	r2, [sp, #36]
  106a74:	4293      	cmp	r3, r2
  106a76:	d86b      	bhi	106b50 <__muldf3+0x20c>
  106a78:	9c09      	ldr	r4, [sp, #36]
  106a7a:	42a3      	cmp	r3, r4
  106a7c:	d065      	beq	106b4a <__muldf3+0x206>
  106a7e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  106a80:	1c33      	mov	r3, r6		(add r3, r6, #0)
  106a82:	980a      	ldr	r0, [sp, #40]
  106a84:	990b      	ldr	r1, [sp, #44]
  106a86:	fae9f000 	bl	10705c <__muldi3>
  106a8a:	9b03      	ldr	r3, [sp, #12]
  106a8c:	2400      	mov	r4, #0
  106a8e:	18c0      	add	r0, r0, r3
  106a90:	4161      	adc	r1, r4
  106a92:	9a04      	ldr	r2, [sp, #16]
  106a94:	9b05      	ldr	r3, [sp, #20]
  106a96:	1880      	add	r0, r0, r2
  106a98:	4159      	adc	r1, r3
  106a9a:	9a1c      	ldr	r2, [sp, #112]
  106a9c:	9b17      	ldr	r3, [sp, #92]
  106a9e:	3204      	add	r2, #4
  106aa0:	189b      	add	r3, r3, r2
  106aa2:	9312      	str	r3, [sp, #72]
  106aa4:	2300      	mov	r3, #0
  106aa6:	9311      	str	r3, [sp, #68]
  106aa8:	9a1b      	ldr	r2, [sp, #108]
  106aaa:	9b16      	ldr	r3, [sp, #88]
  106aac:	429a      	cmp	r2, r3
  106aae:	d001      	beq	106ab4 <__muldf3+0x170>
  106ab0:	2301      	mov	r3, #1
  106ab2:	9311      	str	r3, [sp, #68]
  106ab4:	4a3c      	ldr	r2, [pc, #240]	(106ba8 <.text+0x6ba8>)
  106ab6:	4291      	cmp	r1, r2
  106ab8:	d920      	bls	106afc <__muldf3+0x1b8>
  106aba:	9b12      	ldr	r3, [sp, #72]
  106abc:	2601      	mov	r6, #1
  106abe:	1c5d      	add	r5, r3, #1
  106ac0:	1c17      	mov	r7, r2		(add r7, r2, #0)
  106ac2:	1c33      	mov	r3, r6		(add r3, r6, #0)
  106ac4:	4003      	and	r3, r0
  106ac6:	2b00      	cmp	r3, #0
  106ac8:	d00d      	beq	106ae6 <__muldf3+0x1a2>
  106aca:	9b09      	ldr	r3, [sp, #36]
  106acc:	9a08      	ldr	r2, [sp, #32]
  106ace:	07db      	lsl	r3, r3, #31
  106ad0:	469c      	mov	ip, r3
  106ad2:	0853      	lsr	r3, r2, #1
  106ad4:	4662      	mov	r2, ip
  106ad6:	4313      	orr	r3, r2
  106ad8:	9a09      	ldr	r2, [sp, #36]
  106ada:	0854      	lsr	r4, r2, #1
  106adc:	2280      	mov	r2, #128
  106ade:	0612      	lsl	r2, r2, #24
  106ae0:	4322      	orr	r2, r4
  106ae2:	9308      	str	r3, [sp, #32]
  106ae4:	9209      	str	r2, [sp, #36]
  106ae6:	07ca      	lsl	r2, r1, #31
  106ae8:	0843      	lsr	r3, r0, #1
  106aea:	084c      	lsr	r4, r1, #1
  106aec:	4313      	orr	r3, r2
  106aee:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106af0:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106af2:	3501      	add	r5, #1
  106af4:	428f      	cmp	r7, r1
  106af6:	d3e4      	bcc	106ac2 <__muldf3+0x17e>
  106af8:	1e6b      	sub	r3, r5, #1
  106afa:	9312      	str	r3, [sp, #72]
  106afc:	4b2b      	ldr	r3, [pc, #172]	(106bac <.text+0x6bac>)
  106afe:	4299      	cmp	r1, r3
  106b00:	d817      	bhi	106b32 <__muldf3+0x1ee>
  106b02:	9d12      	ldr	r5, [sp, #72]
  106b04:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  106b06:	0043      	lsl	r3, r0, #1
  106b08:	0fc2      	lsr	r2, r0, #31
  106b0a:	004c      	lsl	r4, r1, #1
  106b0c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106b0e:	9b09      	ldr	r3, [sp, #36]
  106b10:	4314      	orr	r4, r2
  106b12:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106b14:	2b00      	cmp	r3, #0
  106b16:	db41      	blt	106b9c <__muldf3+0x258>
  106b18:	9c08      	ldr	r4, [sp, #32]
  106b1a:	9f09      	ldr	r7, [sp, #36]
  106b1c:	0fe2      	lsr	r2, r4, #31
  106b1e:	007c      	lsl	r4, r7, #1
  106b20:	4314      	orr	r4, r2
  106b22:	9a08      	ldr	r2, [sp, #32]
  106b24:	0053      	lsl	r3, r2, #1
  106b26:	9308      	str	r3, [sp, #32]
  106b28:	9409      	str	r4, [sp, #36]
  106b2a:	3d01      	sub	r5, #1
  106b2c:	42b1      	cmp	r1, r6
  106b2e:	d9ea      	bls	106b06 <__muldf3+0x1c2>
  106b30:	9512      	str	r5, [sp, #72]
  106b32:	25ff      	mov	r5, #255
  106b34:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106b36:	402b      	and	r3, r5
  106b38:	2400      	mov	r4, #0
  106b3a:	2b80      	cmp	r3, #128
  106b3c:	d01a      	beq	106b74 <__muldf3+0x230>
  106b3e:	9013      	str	r0, [sp, #76]
  106b40:	9114      	str	r1, [sp, #80]
  106b42:	2303      	mov	r3, #3
  106b44:	a810      	add	r0, sp, #64
  106b46:	9310      	str	r3, [sp, #64]
  106b48:	e719      	b	10697e <__muldf3+0x3a>
  106b4a:	9f06      	ldr	r7, [sp, #24]
  106b4c:	428f      	cmp	r7, r1
  106b4e:	d996      	bls	106a7e <__muldf3+0x13a>
  106b50:	9904      	ldr	r1, [sp, #16]
  106b52:	9a05      	ldr	r2, [sp, #20]
  106b54:	2301      	mov	r3, #1
  106b56:	2400      	mov	r4, #0
  106b58:	18c9      	add	r1, r1, r3
  106b5a:	4162      	adc	r2, r4
  106b5c:	9104      	str	r1, [sp, #16]
  106b5e:	9205      	str	r2, [sp, #20]
  106b60:	e78d      	b	106a7e <__muldf3+0x13a>
  106b62:	9900      	ldr	r1, [sp, #0]
  106b64:	4291      	cmp	r1, r2
  106b66:	d800      	bhi	106b6a <__muldf3+0x226>
  106b68:	e776      	b	106a58 <__muldf3+0x114>
  106b6a:	4b11      	ldr	r3, [pc, #68]	(106bb0 <.text+0x6bb0>)
  106b6c:	4c11      	ldr	r4, [pc, #68]	(106bb4 <.text+0x6bb4>)
  106b6e:	9304      	str	r3, [sp, #16]
  106b70:	9405      	str	r4, [sp, #20]
  106b72:	e775      	b	106a60 <__muldf3+0x11c>
  106b74:	2c00      	cmp	r4, #0
  106b76:	d1e2      	bne	106b3e <__muldf3+0x1fa>
  106b78:	2280      	mov	r2, #128
  106b7a:	0052      	lsl	r2, r2, #1
  106b7c:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106b7e:	4013      	and	r3, r2
  106b80:	4323      	orr	r3, r4
  106b82:	d1dc      	bne	106b3e <__muldf3+0x1fa>
  106b84:	9b08      	ldr	r3, [sp, #32]
  106b86:	9c09      	ldr	r4, [sp, #36]
  106b88:	4323      	orr	r3, r4
  106b8a:	d0d8      	beq	106b3e <__muldf3+0x1fa>
  106b8c:	2380      	mov	r3, #128
  106b8e:	2400      	mov	r4, #0
  106b90:	181b      	add	r3, r3, r0
  106b92:	414c      	adc	r4, r1
  106b94:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106b96:	43a8      	bic	r0, r5
  106b98:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106b9a:	e7d0      	b	106b3e <__muldf3+0x1fa>
  106b9c:	2301      	mov	r3, #1
  106b9e:	4303      	orr	r3, r0
  106ba0:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106ba2:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106ba4:	e7b8      	b	106b18 <__muldf3+0x1d4>
  106ba6:	0000      	lsl	r0, r0, #0
  106ba8:	ffff      	second half of BL instruction 0xffff
  106baa:	1fff      	sub	r7, r7, #7
  106bac:	ffff      	second half of BL instruction 0xffff
  106bae:	0fff      	lsr	r7, r7, #31
  106bb0:	0000      	lsl	r0, r0, #0
  106bb2:	0000      	lsl	r0, r0, #0
  106bb4:	0001      	lsl	r1, r0, #0
	...

00106bb8 <nan>:
  106bb8:	4800      	ldr	r0, [pc, #0]	(106bbc <.text+0x6bbc>)
  106bba:	4770      	bx	lr
  106bbc:	7900      	ldrb	r0, [r0, #4]
  106bbe:	0010      	lsl	r0, r2, #0

00106bc0 <isnan>:
  106bc0:	6803      	ldr	r3, [r0, #0]
  106bc2:	2200      	mov	r2, #0
  106bc4:	2b01      	cmp	r3, #1
  106bc6:	d800      	bhi	106bca <isnan+0xa>
  106bc8:	2201      	mov	r2, #1
  106bca:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106bcc:	4770      	bx	lr
	...

00106bd0 <isinf>:
  106bd0:	6803      	ldr	r3, [r0, #0]
  106bd2:	2200      	mov	r2, #0
  106bd4:	2b04      	cmp	r3, #4
  106bd6:	d001      	beq	106bdc <isinf+0xc>
  106bd8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106bda:	4770      	bx	lr
  106bdc:	2201      	mov	r2, #1
  106bde:	e7fb      	b	106bd8 <isinf+0x8>

00106be0 <iszero>:
  106be0:	6803      	ldr	r3, [r0, #0]
  106be2:	2200      	mov	r2, #0
  106be4:	2b02      	cmp	r3, #2
  106be6:	d001      	beq	106bec <iszero+0xc>
  106be8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106bea:	4770      	bx	lr
  106bec:	2201      	mov	r2, #1
  106bee:	e7fb      	b	106be8 <iszero+0x8>

00106bf0 <__divdf3>:
  106bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
  106bf2:	b092      	sub	sp, #72
  106bf4:	af09      	add	r7, sp, #36
  106bf6:	9010      	str	r0, [sp, #64]
  106bf8:	9111      	str	r1, [sp, #68]
  106bfa:	ad04      	add	r5, sp, #16
  106bfc:	a810      	add	r0, sp, #64
  106bfe:	1c39      	mov	r1, r7		(add r1, r7, #0)
  106c00:	920e      	str	r2, [sp, #56]
  106c02:	930f      	str	r3, [sp, #60]
  106c04:	fbb4f000 	bl	107370 <__unpack_d>
  106c08:	a80e      	add	r0, sp, #56
  106c0a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106c0c:	fbb0f000 	bl	107370 <__unpack_d>
  106c10:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c12:	ffd5f7ff 	bl	106bc0 <isnan>
  106c16:	2800      	cmp	r0, #0
  106c18:	d006      	beq	106c28 <__divdf3+0x38>
  106c1a:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c1c:	fa78f000 	bl	107110 <__pack_d>
  106c20:	b012      	add	sp, #72
  106c22:	bcf0      	pop	{r4, r5, r6, r7}
  106c24:	bc04      	pop	{r2}
  106c26:	4710      	bx	r2
  106c28:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c2a:	ffc9f7ff 	bl	106bc0 <isnan>
  106c2e:	2800      	cmp	r0, #0
  106c30:	d001      	beq	106c36 <__divdf3+0x46>
  106c32:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c34:	e7f2      	b	106c1c <__divdf3+0x2c>
  106c36:	9b0a      	ldr	r3, [sp, #40]
  106c38:	9a05      	ldr	r2, [sp, #20]
  106c3a:	4053      	eor	r3, r2
  106c3c:	930a      	str	r3, [sp, #40]
  106c3e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c40:	ffc6f7ff 	bl	106bd0 <isinf>
  106c44:	2800      	cmp	r0, #0
  106c46:	d006      	beq	106c56 <__divdf3+0x66>
  106c48:	9a09      	ldr	r2, [sp, #36]
  106c4a:	9b04      	ldr	r3, [sp, #16]
  106c4c:	429a      	cmp	r2, r3
  106c4e:	d1e4      	bne	106c1a <__divdf3+0x2a>
  106c50:	ffb2f7ff 	bl	106bb8 <nan>
  106c54:	e7e2      	b	106c1c <__divdf3+0x2c>
  106c56:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c58:	ffc2f7ff 	bl	106be0 <iszero>
  106c5c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  106c5e:	2800      	cmp	r0, #0
  106c60:	d1f2      	bne	106c48 <__divdf3+0x58>
  106c62:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c64:	ffb4f7ff 	bl	106bd0 <isinf>
  106c68:	2800      	cmp	r0, #0
  106c6a:	d006      	beq	106c7a <__divdf3+0x8a>
  106c6c:	2300      	mov	r3, #0
  106c6e:	2400      	mov	r4, #0
  106c70:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c72:	930c      	str	r3, [sp, #48]
  106c74:	940d      	str	r4, [sp, #52]
  106c76:	960b      	str	r6, [sp, #44]
  106c78:	e7d0      	b	106c1c <__divdf3+0x2c>
  106c7a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c7c:	ffb0f7ff 	bl	106be0 <iszero>
  106c80:	2800      	cmp	r0, #0
  106c82:	d003      	beq	106c8c <__divdf3+0x9c>
  106c84:	2304      	mov	r3, #4
  106c86:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106c88:	9309      	str	r3, [sp, #36]
  106c8a:	e7c7      	b	106c1c <__divdf3+0x2c>
  106c8c:	9a0b      	ldr	r2, [sp, #44]
  106c8e:	9b06      	ldr	r3, [sp, #24]
  106c90:	9d0c      	ldr	r5, [sp, #48]
  106c92:	9e0d      	ldr	r6, [sp, #52]
  106c94:	1ad0      	sub	r0, r2, r3
  106c96:	9a07      	ldr	r2, [sp, #28]
  106c98:	9b08      	ldr	r3, [sp, #32]
  106c9a:	900b      	str	r0, [sp, #44]
  106c9c:	9200      	str	r2, [sp, #0]
  106c9e:	9301      	str	r3, [sp, #4]
  106ca0:	42b3      	cmp	r3, r6
  106ca2:	d83c      	bhi	106d1e <__divdf3+0x12e>
  106ca4:	9b01      	ldr	r3, [sp, #4]
  106ca6:	42b3      	cmp	r3, r6
  106ca8:	d037      	beq	106d1a <__divdf3+0x12a>
  106caa:	2200      	mov	r2, #0
  106cac:	2300      	mov	r3, #0
  106cae:	9202      	str	r2, [sp, #8]
  106cb0:	9303      	str	r3, [sp, #12]
  106cb2:	492b      	ldr	r1, [pc, #172]	(106d60 <.text+0x6d60>)
  106cb4:	4829      	ldr	r0, [pc, #164]	(106d5c <.text+0x6d5c>)
  106cb6:	2300      	mov	r3, #0
  106cb8:	469c      	mov	ip, r3
  106cba:	e01a      	b	106cf2 <__divdf3+0x102>
  106cbc:	9b02      	ldr	r3, [sp, #8]
  106cbe:	9c03      	ldr	r4, [sp, #12]
  106cc0:	4303      	orr	r3, r0
  106cc2:	430c      	orr	r4, r1
  106cc4:	9302      	str	r3, [sp, #8]
  106cc6:	9403      	str	r4, [sp, #12]
  106cc8:	9b00      	ldr	r3, [sp, #0]
  106cca:	9c01      	ldr	r4, [sp, #4]
  106ccc:	1aed      	sub	r5, r5, r3
  106cce:	41a6      	sbc	r6, r4
  106cd0:	07ca      	lsl	r2, r1, #31
  106cd2:	0843      	lsr	r3, r0, #1
  106cd4:	084c      	lsr	r4, r1, #1
  106cd6:	4313      	orr	r3, r2
  106cd8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106cda:	0fea      	lsr	r2, r5, #31
  106cdc:	0074      	lsl	r4, r6, #1
  106cde:	4314      	orr	r4, r2
  106ce0:	1c26      	mov	r6, r4		(add r6, r4, #0)
  106ce2:	2401      	mov	r4, #1
  106ce4:	44a4      	add	ip, r4
  106ce6:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106ce8:	4662      	mov	r2, ip
  106cea:	006b      	lsl	r3, r5, #1
  106cec:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106cee:	2a3d      	cmp	r2, #61
  106cf0:	d008      	beq	106d04 <__divdf3+0x114>
  106cf2:	9c01      	ldr	r4, [sp, #4]
  106cf4:	42b4      	cmp	r4, r6
  106cf6:	d8eb      	bhi	106cd0 <__divdf3+0xe0>
  106cf8:	42b4      	cmp	r4, r6
  106cfa:	d1df      	bne	106cbc <__divdf3+0xcc>
  106cfc:	9a00      	ldr	r2, [sp, #0]
  106cfe:	42aa      	cmp	r2, r5
  106d00:	d8e6      	bhi	106cd0 <__divdf3+0xe0>
  106d02:	e7db      	b	106cbc <__divdf3+0xcc>
  106d04:	9a02      	ldr	r2, [sp, #8]
  106d06:	21ff      	mov	r1, #255
  106d08:	400a      	and	r2, r1
  106d0a:	2300      	mov	r3, #0
  106d0c:	2a80      	cmp	r2, #128
  106d0e:	d00f      	beq	106d30 <__divdf3+0x140>
  106d10:	9a02      	ldr	r2, [sp, #8]
  106d12:	9b03      	ldr	r3, [sp, #12]
  106d14:	920c      	str	r2, [sp, #48]
  106d16:	930d      	str	r3, [sp, #52]
  106d18:	e77f      	b	106c1a <__divdf3+0x2a>
  106d1a:	42aa      	cmp	r2, r5
  106d1c:	d9c5      	bls	106caa <__divdf3+0xba>
  106d1e:	0feb      	lsr	r3, r5, #31
  106d20:	0072      	lsl	r2, r6, #1
  106d22:	431a      	orr	r2, r3
  106d24:	0069      	lsl	r1, r5, #1
  106d26:	1e43      	sub	r3, r0, #1
  106d28:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  106d2a:	1c16      	mov	r6, r2		(add r6, r2, #0)
  106d2c:	930b      	str	r3, [sp, #44]
  106d2e:	e7bc      	b	106caa <__divdf3+0xba>
  106d30:	2b00      	cmp	r3, #0
  106d32:	d1ed      	bne	106d10 <__divdf3+0x120>
  106d34:	9b02      	ldr	r3, [sp, #8]
  106d36:	0052      	lsl	r2, r2, #1
  106d38:	4013      	and	r3, r2
  106d3a:	2400      	mov	r4, #0
  106d3c:	4323      	orr	r3, r4
  106d3e:	d1e7      	bne	106d10 <__divdf3+0x120>
  106d40:	4335      	orr	r5, r6
  106d42:	d0e5      	beq	106d10 <__divdf3+0x120>
  106d44:	9d02      	ldr	r5, [sp, #8]
  106d46:	9e03      	ldr	r6, [sp, #12]
  106d48:	2380      	mov	r3, #128
  106d4a:	2400      	mov	r4, #0
  106d4c:	195b      	add	r3, r3, r5
  106d4e:	4174      	adc	r4, r6
  106d50:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  106d52:	438e      	bic	r6, r1
  106d54:	9602      	str	r6, [sp, #8]
  106d56:	9403      	str	r4, [sp, #12]
  106d58:	e7da      	b	106d10 <__divdf3+0x120>
	...
  106d62:	1000      	asr	r0, r0, #0

00106d64 <isnan>:
  106d64:	6803      	ldr	r3, [r0, #0]
  106d66:	2200      	mov	r2, #0
  106d68:	2b01      	cmp	r3, #1
  106d6a:	d800      	bhi	106d6e <isnan+0xa>
  106d6c:	2201      	mov	r2, #1
  106d6e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106d70:	4770      	bx	lr
	...

00106d74 <__eqdf2>:
  106d74:	b530      	push	{r4, r5, lr}
  106d76:	b08e      	sub	sp, #56
  106d78:	ad05      	add	r5, sp, #20
  106d7a:	900c      	str	r0, [sp, #48]
  106d7c:	910d      	str	r1, [sp, #52]
  106d7e:	a80c      	add	r0, sp, #48
  106d80:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106d82:	920a      	str	r2, [sp, #40]
  106d84:	930b      	str	r3, [sp, #44]
  106d86:	faf3f000 	bl	107370 <__unpack_d>
  106d8a:	a80a      	add	r0, sp, #40
  106d8c:	4669      	mov	r1, sp
  106d8e:	faeff000 	bl	107370 <__unpack_d>
  106d92:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106d94:	ffe6f7ff 	bl	106d64 <isnan>
  106d98:	2800      	cmp	r0, #0
  106d9a:	d004      	beq	106da6 <__eqdf2+0x32>
  106d9c:	2001      	mov	r0, #1
  106d9e:	b00e      	add	sp, #56
  106da0:	bc30      	pop	{r4, r5}
  106da2:	bc02      	pop	{r1}
  106da4:	4708      	bx	r1
  106da6:	4668      	mov	r0, sp
  106da8:	ffdcf7ff 	bl	106d64 <isnan>
  106dac:	2800      	cmp	r0, #0
  106dae:	d1f5      	bne	106d9c <__eqdf2+0x28>
  106db0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106db2:	4669      	mov	r1, sp
  106db4:	fb56f000 	bl	107464 <__fpcmp_parts_d>
  106db8:	e7f1      	b	106d9e <__eqdf2+0x2a>
  106dba:	46c0      	nop			(mov r8, r8)

00106dbc <isnan>:
  106dbc:	6803      	ldr	r3, [r0, #0]
  106dbe:	2200      	mov	r2, #0
  106dc0:	2b01      	cmp	r3, #1
  106dc2:	d800      	bhi	106dc6 <isnan+0xa>
  106dc4:	2201      	mov	r2, #1
  106dc6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106dc8:	4770      	bx	lr
	...

00106dcc <__nedf2>:
  106dcc:	b530      	push	{r4, r5, lr}
  106dce:	b08e      	sub	sp, #56
  106dd0:	ad05      	add	r5, sp, #20
  106dd2:	900c      	str	r0, [sp, #48]
  106dd4:	910d      	str	r1, [sp, #52]
  106dd6:	a80c      	add	r0, sp, #48
  106dd8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106dda:	920a      	str	r2, [sp, #40]
  106ddc:	930b      	str	r3, [sp, #44]
  106dde:	fac7f000 	bl	107370 <__unpack_d>
  106de2:	a80a      	add	r0, sp, #40
  106de4:	4669      	mov	r1, sp
  106de6:	fac3f000 	bl	107370 <__unpack_d>
  106dea:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106dec:	ffe6f7ff 	bl	106dbc <isnan>
  106df0:	2800      	cmp	r0, #0
  106df2:	d004      	beq	106dfe <__nedf2+0x32>
  106df4:	2001      	mov	r0, #1
  106df6:	b00e      	add	sp, #56
  106df8:	bc30      	pop	{r4, r5}
  106dfa:	bc02      	pop	{r1}
  106dfc:	4708      	bx	r1
  106dfe:	4668      	mov	r0, sp
  106e00:	ffdcf7ff 	bl	106dbc <isnan>
  106e04:	2800      	cmp	r0, #0
  106e06:	d1f5      	bne	106df4 <__nedf2+0x28>
  106e08:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106e0a:	4669      	mov	r1, sp
  106e0c:	fb2af000 	bl	107464 <__fpcmp_parts_d>
  106e10:	e7f1      	b	106df6 <__nedf2+0x2a>
  106e12:	46c0      	nop			(mov r8, r8)

00106e14 <isnan>:
  106e14:	6803      	ldr	r3, [r0, #0]
  106e16:	2200      	mov	r2, #0
  106e18:	2b01      	cmp	r3, #1
  106e1a:	d800      	bhi	106e1e <isnan+0xa>
  106e1c:	2201      	mov	r2, #1
  106e1e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e20:	4770      	bx	lr
	...

00106e24 <__gtdf2>:
  106e24:	b530      	push	{r4, r5, lr}
  106e26:	b08e      	sub	sp, #56
  106e28:	ac05      	add	r4, sp, #20
  106e2a:	900c      	str	r0, [sp, #48]
  106e2c:	910d      	str	r1, [sp, #52]
  106e2e:	a80c      	add	r0, sp, #48
  106e30:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106e32:	920a      	str	r2, [sp, #40]
  106e34:	930b      	str	r3, [sp, #44]
  106e36:	fa9bf000 	bl	107370 <__unpack_d>
  106e3a:	a80a      	add	r0, sp, #40
  106e3c:	4669      	mov	r1, sp
  106e3e:	fa97f000 	bl	107370 <__unpack_d>
  106e42:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106e44:	ffe6f7ff 	bl	106e14 <isnan>
  106e48:	2800      	cmp	r0, #0
  106e4a:	d005      	beq	106e58 <__gtdf2+0x34>
  106e4c:	2001      	mov	r0, #1
  106e4e:	4240      	neg	r0, r0
  106e50:	b00e      	add	sp, #56
  106e52:	bc30      	pop	{r4, r5}
  106e54:	bc02      	pop	{r1}
  106e56:	4708      	bx	r1
  106e58:	4668      	mov	r0, sp
  106e5a:	ffdbf7ff 	bl	106e14 <isnan>
  106e5e:	2800      	cmp	r0, #0
  106e60:	d1f4      	bne	106e4c <__gtdf2+0x28>
  106e62:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106e64:	4669      	mov	r1, sp
  106e66:	fafdf000 	bl	107464 <__fpcmp_parts_d>
  106e6a:	e7f1      	b	106e50 <__gtdf2+0x2c>

00106e6c <isnan>:
  106e6c:	6803      	ldr	r3, [r0, #0]
  106e6e:	2200      	mov	r2, #0
  106e70:	2b01      	cmp	r3, #1
  106e72:	d800      	bhi	106e76 <isnan+0xa>
  106e74:	2201      	mov	r2, #1
  106e76:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e78:	4770      	bx	lr
	...

00106e7c <__gedf2>:
  106e7c:	b530      	push	{r4, r5, lr}
  106e7e:	b08e      	sub	sp, #56
  106e80:	ac05      	add	r4, sp, #20
  106e82:	900c      	str	r0, [sp, #48]
  106e84:	910d      	str	r1, [sp, #52]
  106e86:	a80c      	add	r0, sp, #48
  106e88:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106e8a:	920a      	str	r2, [sp, #40]
  106e8c:	930b      	str	r3, [sp, #44]
  106e8e:	fa6ff000 	bl	107370 <__unpack_d>
  106e92:	a80a      	add	r0, sp, #40
  106e94:	4669      	mov	r1, sp
  106e96:	fa6bf000 	bl	107370 <__unpack_d>
  106e9a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106e9c:	ffe6f7ff 	bl	106e6c <isnan>
  106ea0:	2800      	cmp	r0, #0
  106ea2:	d005      	beq	106eb0 <__gedf2+0x34>
  106ea4:	2001      	mov	r0, #1
  106ea6:	4240      	neg	r0, r0
  106ea8:	b00e      	add	sp, #56
  106eaa:	bc30      	pop	{r4, r5}
  106eac:	bc02      	pop	{r1}
  106eae:	4708      	bx	r1
  106eb0:	4668      	mov	r0, sp
  106eb2:	ffdbf7ff 	bl	106e6c <isnan>
  106eb6:	2800      	cmp	r0, #0
  106eb8:	d1f4      	bne	106ea4 <__gedf2+0x28>
  106eba:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106ebc:	4669      	mov	r1, sp
  106ebe:	fad1f000 	bl	107464 <__fpcmp_parts_d>
  106ec2:	e7f1      	b	106ea8 <__gedf2+0x2c>

00106ec4 <isnan>:
  106ec4:	6803      	ldr	r3, [r0, #0]
  106ec6:	2200      	mov	r2, #0
  106ec8:	2b01      	cmp	r3, #1
  106eca:	d800      	bhi	106ece <isnan+0xa>
  106ecc:	2201      	mov	r2, #1
  106ece:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106ed0:	4770      	bx	lr
	...

00106ed4 <__ltdf2>:
  106ed4:	b530      	push	{r4, r5, lr}
  106ed6:	b08e      	sub	sp, #56
  106ed8:	ad05      	add	r5, sp, #20
  106eda:	900c      	str	r0, [sp, #48]
  106edc:	910d      	str	r1, [sp, #52]
  106ede:	a80c      	add	r0, sp, #48
  106ee0:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106ee2:	920a      	str	r2, [sp, #40]
  106ee4:	930b      	str	r3, [sp, #44]
  106ee6:	fa43f000 	bl	107370 <__unpack_d>
  106eea:	a80a      	add	r0, sp, #40
  106eec:	4669      	mov	r1, sp
  106eee:	fa3ff000 	bl	107370 <__unpack_d>
  106ef2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106ef4:	ffe6f7ff 	bl	106ec4 <isnan>
  106ef8:	2800      	cmp	r0, #0
  106efa:	d004      	beq	106f06 <__ltdf2+0x32>
  106efc:	2001      	mov	r0, #1
  106efe:	b00e      	add	sp, #56
  106f00:	bc30      	pop	{r4, r5}
  106f02:	bc02      	pop	{r1}
  106f04:	4708      	bx	r1
  106f06:	4668      	mov	r0, sp
  106f08:	ffdcf7ff 	bl	106ec4 <isnan>
  106f0c:	2800      	cmp	r0, #0
  106f0e:	d1f5      	bne	106efc <__ltdf2+0x28>
  106f10:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106f12:	4669      	mov	r1, sp
  106f14:	faa6f000 	bl	107464 <__fpcmp_parts_d>
  106f18:	e7f1      	b	106efe <__ltdf2+0x2a>
  106f1a:	46c0      	nop			(mov r8, r8)

00106f1c <__floatsidf>:
  106f1c:	b510      	push	{r4, lr}
  106f1e:	b085      	sub	sp, #20
  106f20:	2303      	mov	r3, #3
  106f22:	9300      	str	r3, [sp, #0]
  106f24:	2300      	mov	r3, #0
  106f26:	9301      	str	r3, [sp, #4]
  106f28:	2800      	cmp	r0, #0
  106f2a:	db30      	blt	106f8e <__floatsidf+0x72>
  106f2c:	2800      	cmp	r0, #0
  106f2e:	d108      	bne	106f42 <__floatsidf+0x26>
  106f30:	2302      	mov	r3, #2
  106f32:	9300      	str	r3, [sp, #0]
  106f34:	4668      	mov	r0, sp
  106f36:	f8ebf000 	bl	107110 <__pack_d>
  106f3a:	b005      	add	sp, #20
  106f3c:	bc10      	pop	{r4}
  106f3e:	bc04      	pop	{r2}
  106f40:	4710      	bx	r2
  106f42:	9b01      	ldr	r3, [sp, #4]
  106f44:	243c      	mov	r4, #60
  106f46:	9402      	str	r4, [sp, #8]
  106f48:	2b00      	cmp	r3, #0
  106f4a:	d01c      	beq	106f86 <__floatsidf+0x6a>
  106f4c:	2380      	mov	r3, #128
  106f4e:	061b      	lsl	r3, r3, #24
  106f50:	4298      	cmp	r0, r3
  106f52:	d01f      	beq	106f94 <__floatsidf+0x78>
  106f54:	4243      	neg	r3, r0
  106f56:	9303      	str	r3, [sp, #12]
  106f58:	17db      	asr	r3, r3, #31
  106f5a:	9304      	str	r3, [sp, #16]
  106f5c:	9803      	ldr	r0, [sp, #12]
  106f5e:	9904      	ldr	r1, [sp, #16]
  106f60:	4b0e      	ldr	r3, [pc, #56]	(106f9c <.text+0x6f9c>)
  106f62:	4299      	cmp	r1, r3
  106f64:	d8e6      	bhi	106f34 <__floatsidf+0x18>
  106f66:	9c02      	ldr	r4, [sp, #8]
  106f68:	0fc2      	lsr	r2, r0, #31
  106f6a:	004b      	lsl	r3, r1, #1
  106f6c:	4313      	orr	r3, r2
  106f6e:	9304      	str	r3, [sp, #16]
  106f70:	0043      	lsl	r3, r0, #1
  106f72:	9303      	str	r3, [sp, #12]
  106f74:	1e63      	sub	r3, r4, #1
  106f76:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  106f78:	9302      	str	r3, [sp, #8]
  106f7a:	9803      	ldr	r0, [sp, #12]
  106f7c:	9904      	ldr	r1, [sp, #16]
  106f7e:	4b07      	ldr	r3, [pc, #28]	(106f9c <.text+0x6f9c>)
  106f80:	4299      	cmp	r1, r3
  106f82:	d9f1      	bls	106f68 <__floatsidf+0x4c>
  106f84:	e7d6      	b	106f34 <__floatsidf+0x18>
  106f86:	17c3      	asr	r3, r0, #31
  106f88:	9003      	str	r0, [sp, #12]
  106f8a:	9304      	str	r3, [sp, #16]
  106f8c:	e7e6      	b	106f5c <__floatsidf+0x40>
  106f8e:	2301      	mov	r3, #1
  106f90:	9301      	str	r3, [sp, #4]
  106f92:	e7cb      	b	106f2c <__floatsidf+0x10>
  106f94:	4802      	ldr	r0, [pc, #8]	(106fa0 <.text+0x6fa0>)
  106f96:	4903      	ldr	r1, [pc, #12]	(106fa4 <.text+0x6fa4>)
  106f98:	e7cf      	b	106f3a <__floatsidf+0x1e>
  106f9a:	0000      	lsl	r0, r0, #0
  106f9c:	ffff      	second half of BL instruction 0xffff
  106f9e:	0fff      	lsr	r7, r7, #31
  106fa0:	0000      	lsl	r0, r0, #0
  106fa2:	c1e0      	stmia	r1!,{r5, r6, r7}
  106fa4:	0000      	lsl	r0, r0, #0
	...

00106fa8 <isnan>:
  106fa8:	6803      	ldr	r3, [r0, #0]
  106faa:	2200      	mov	r2, #0
  106fac:	2b01      	cmp	r3, #1
  106fae:	d800      	bhi	106fb2 <isnan+0xa>
  106fb0:	2201      	mov	r2, #1
  106fb2:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106fb4:	4770      	bx	lr
	...

00106fb8 <isinf>:
  106fb8:	6803      	ldr	r3, [r0, #0]
  106fba:	2200      	mov	r2, #0
  106fbc:	2b04      	cmp	r3, #4
  106fbe:	d001      	beq	106fc4 <isinf+0xc>
  106fc0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106fc2:	4770      	bx	lr
  106fc4:	2201      	mov	r2, #1
  106fc6:	e7fb      	b	106fc0 <isinf+0x8>

00106fc8 <iszero>:
  106fc8:	6803      	ldr	r3, [r0, #0]
  106fca:	2200      	mov	r2, #0
  106fcc:	2b02      	cmp	r3, #2
  106fce:	d001      	beq	106fd4 <iszero+0xc>
  106fd0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106fd2:	4770      	bx	lr
  106fd4:	2201      	mov	r2, #1
  106fd6:	e7fb      	b	106fd0 <iszero+0x8>

00106fd8 <__fixdfsi>:
  106fd8:	b570      	push	{r4, r5, r6, lr}
  106fda:	b087      	sub	sp, #28
  106fdc:	9005      	str	r0, [sp, #20]
  106fde:	9106      	str	r1, [sp, #24]
  106fe0:	a805      	add	r0, sp, #20
  106fe2:	4669      	mov	r1, sp
  106fe4:	f9c4f000 	bl	107370 <__unpack_d>
  106fe8:	4668      	mov	r0, sp
  106fea:	ffedf7ff 	bl	106fc8 <iszero>
  106fee:	2800      	cmp	r0, #0
  106ff0:	d004      	beq	106ffc <__fixdfsi+0x24>
  106ff2:	2000      	mov	r0, #0
  106ff4:	b007      	add	sp, #28
  106ff6:	bc70      	pop	{r4, r5, r6}
  106ff8:	bc02      	pop	{r1}
  106ffa:	4708      	bx	r1
  106ffc:	4668      	mov	r0, sp
  106ffe:	ffd3f7ff 	bl	106fa8 <isnan>
  107002:	2800      	cmp	r0, #0
  107004:	d1f5      	bne	106ff2 <__fixdfsi+0x1a>
  107006:	4668      	mov	r0, sp
  107008:	ffd6f7ff 	bl	106fb8 <isinf>
  10700c:	2800      	cmp	r0, #0
  10700e:	d004      	beq	10701a <__fixdfsi+0x42>
  107010:	9b01      	ldr	r3, [sp, #4]
  107012:	2b00      	cmp	r3, #0
  107014:	d114      	bne	107040 <__fixdfsi+0x68>
  107016:	4810      	ldr	r0, [pc, #64]	(107058 <.text+0x7058>)
  107018:	e7ec      	b	106ff4 <__fixdfsi+0x1c>
  10701a:	9a02      	ldr	r2, [sp, #8]
  10701c:	2a00      	cmp	r2, #0
  10701e:	dbe8      	blt	106ff2 <__fixdfsi+0x1a>
  107020:	2a1e      	cmp	r2, #30
  107022:	dcf5      	bgt	107010 <__fixdfsi+0x38>
  107024:	233c      	mov	r3, #60
  107026:	1a99      	sub	r1, r3, r2
  107028:	3b5c      	sub	r3, #92
  10702a:	18ca      	add	r2, r1, r3
  10702c:	d40b      	bmi	107046 <__fixdfsi+0x6e>
  10702e:	9b04      	ldr	r3, [sp, #16]
  107030:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107032:	40d5      	lsr	r5, r2
  107034:	9b01      	ldr	r3, [sp, #4]
  107036:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107038:	2b00      	cmp	r3, #0
  10703a:	d0db      	beq	106ff4 <__fixdfsi+0x1c>
  10703c:	4268      	neg	r0, r5
  10703e:	e7d9      	b	106ff4 <__fixdfsi+0x1c>
  107040:	2080      	mov	r0, #128
  107042:	0600      	lsl	r0, r0, #24
  107044:	e7d6      	b	106ff4 <__fixdfsi+0x1c>
  107046:	2320      	mov	r3, #32
  107048:	9a04      	ldr	r2, [sp, #16]
  10704a:	1a5b      	sub	r3, r3, r1
  10704c:	409a      	lsl	r2, r3
  10704e:	9b03      	ldr	r3, [sp, #12]
  107050:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  107052:	40cd      	lsr	r5, r1
  107054:	4315      	orr	r5, r2
  107056:	e7ed      	b	107034 <__fixdfsi+0x5c>
  107058:	ffff      	second half of BL instruction 0xffff
  10705a:	7fff      	ldrb	r7, [r7, #31]

0010705c <__muldi3>:
  10705c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10705e:	4657      	mov	r7, sl
  107060:	4646      	mov	r6, r8
  107062:	b4c0      	push	{r6, r7}
  107064:	b084      	sub	sp, #16
  107066:	9200      	str	r2, [sp, #0]
  107068:	9301      	str	r3, [sp, #4]
  10706a:	4684      	mov	ip, r0
  10706c:	9002      	str	r0, [sp, #8]
  10706e:	9103      	str	r1, [sp, #12]
  107070:	481a      	ldr	r0, [pc, #104]	(1070dc <.text+0x70dc>)
  107072:	9f00      	ldr	r7, [sp, #0]
  107074:	1c03      	mov	r3, r0		(add r3, r0, #0)
  107076:	4662      	mov	r2, ip
  107078:	403b      	and	r3, r7
  10707a:	4002      	and	r2, r0
  10707c:	4680      	mov	r8, r0
  10707e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107080:	4350      	mul	r0, r2
  107082:	4661      	mov	r1, ip
  107084:	0c0c      	lsr	r4, r1, #16
  107086:	0c39      	lsr	r1, r7, #16
  107088:	4682      	mov	sl, r0
  10708a:	434a      	mul	r2, r1
  10708c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10708e:	4360      	mul	r0, r4
  107090:	4361      	mul	r1, r4
  107092:	4654      	mov	r4, sl
  107094:	1812      	add	r2, r2, r0
  107096:	0c23      	lsr	r3, r4, #16
  107098:	189a      	add	r2, r3, r2
  10709a:	4290      	cmp	r0, r2
  10709c:	d902      	bls	1070a4 <__muldi3+0x48>
  10709e:	2080      	mov	r0, #128
  1070a0:	0240      	lsl	r0, r0, #9
  1070a2:	1809      	add	r1, r1, r0
  1070a4:	0c13      	lsr	r3, r2, #16
  1070a6:	18cb      	add	r3, r1, r3
  1070a8:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  1070aa:	4643      	mov	r3, r8
  1070ac:	4641      	mov	r1, r8
  1070ae:	4013      	and	r3, r2
  1070b0:	4652      	mov	r2, sl
  1070b2:	400a      	and	r2, r1
  1070b4:	041b      	lsl	r3, r3, #16
  1070b6:	189b      	add	r3, r3, r2
  1070b8:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1070ba:	9c01      	ldr	r4, [sp, #4]
  1070bc:	9b03      	ldr	r3, [sp, #12]
  1070be:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  1070c0:	435a      	mul	r2, r3
  1070c2:	4663      	mov	r3, ip
  1070c4:	4363      	mul	r3, r4
  1070c6:	199b      	add	r3, r3, r6
  1070c8:	18d2      	add	r2, r2, r3
  1070ca:	1c11      	mov	r1, r2		(add r1, r2, #0)
  1070cc:	b004      	add	sp, #16
  1070ce:	bc0c      	pop	{r2, r3}
  1070d0:	4690      	mov	r8, r2
  1070d2:	469a      	mov	sl, r3
  1070d4:	bcf0      	pop	{r4, r5, r6, r7}
  1070d6:	bc04      	pop	{r2}
  1070d8:	4710      	bx	r2
  1070da:	0000      	lsl	r0, r0, #0
  1070dc:	ffff      	second half of BL instruction 0xffff
	...

001070e0 <isnan>:
  1070e0:	6803      	ldr	r3, [r0, #0]
  1070e2:	2200      	mov	r2, #0
  1070e4:	2b01      	cmp	r3, #1
  1070e6:	d800      	bhi	1070ea <isnan+0xa>
  1070e8:	2201      	mov	r2, #1
  1070ea:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1070ec:	4770      	bx	lr
	...

001070f0 <isinf>:
  1070f0:	6803      	ldr	r3, [r0, #0]
  1070f2:	2200      	mov	r2, #0
  1070f4:	2b04      	cmp	r3, #4
  1070f6:	d001      	beq	1070fc <isinf+0xc>
  1070f8:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1070fa:	4770      	bx	lr
  1070fc:	2201      	mov	r2, #1
  1070fe:	e7fb      	b	1070f8 <isinf+0x8>

00107100 <iszero>:
  107100:	6803      	ldr	r3, [r0, #0]
  107102:	2200      	mov	r2, #0
  107104:	2b02      	cmp	r3, #2
  107106:	d001      	beq	10710c <iszero+0xc>
  107108:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10710a:	4770      	bx	lr
  10710c:	2201      	mov	r2, #1
  10710e:	e7fb      	b	107108 <iszero+0x8>

00107110 <__pack_d>:
  107110:	b5f0      	push	{r4, r5, r6, r7, lr}
  107112:	b08c      	sub	sp, #48
  107114:	2500      	mov	r5, #0
  107116:	2600      	mov	r6, #0
  107118:	9504      	str	r5, [sp, #16]
  10711a:	9605      	str	r6, [sp, #20]
  10711c:	9500      	str	r5, [sp, #0]
  10711e:	9601      	str	r6, [sp, #4]
  107120:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107122:	6901      	ldr	r1, [r0, #16]
  107124:	68c0      	ldr	r0, [r0, #12]
  107126:	9006      	str	r0, [sp, #24]
  107128:	9107      	str	r1, [sp, #28]
  10712a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10712c:	6867      	ldr	r7, [r4, #4]
  10712e:	ffd7f7ff 	bl	1070e0 <isnan>
  107132:	2800      	cmp	r0, #0
  107134:	d023      	beq	10717e <__pack_d+0x6e>
  107136:	4c84      	ldr	r4, [pc, #528]	(107348 <.text+0x7348>)
  107138:	4b82      	ldr	r3, [pc, #520]	(107344 <.text+0x7344>)
  10713a:	9907      	ldr	r1, [sp, #28]
  10713c:	4a83      	ldr	r2, [pc, #524]	(10734c <.text+0x734c>)
  10713e:	4321      	orr	r1, r4
  107140:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107142:	4014      	and	r4, r2
  107144:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107146:	9806      	ldr	r0, [sp, #24]
  107148:	4c81      	ldr	r4, [pc, #516]	(107350 <.text+0x7350>)
  10714a:	4b80      	ldr	r3, [pc, #512]	(10734c <.text+0x734c>)
  10714c:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  10714e:	401a      	and	r2, r3
  107150:	4b80      	ldr	r3, [pc, #512]	(107354 <.text+0x7354>)
  107152:	401e      	and	r6, r3
  107154:	4b7e      	ldr	r3, [pc, #504]	(107350 <.text+0x7350>)
  107156:	4316      	orr	r6, r2
  107158:	4a7f      	ldr	r2, [pc, #508]	(107358 <.text+0x7358>)
  10715a:	4023      	and	r3, r4
  10715c:	051b      	lsl	r3, r3, #20
  10715e:	4016      	and	r6, r2
  107160:	431e      	orr	r6, r3
  107162:	4a7e      	ldr	r2, [pc, #504]	(10735c <.text+0x735c>)
  107164:	063b      	lsl	r3, r7, #24
  107166:	0e1b      	lsr	r3, r3, #24
  107168:	07db      	lsl	r3, r3, #31
  10716a:	4016      	and	r6, r2
  10716c:	431e      	orr	r6, r3
  10716e:	1c35      	mov	r5, r6		(add r5, r6, #0)
  107170:	4684      	mov	ip, r0
  107172:	4661      	mov	r1, ip
  107174:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107176:	b00c      	add	sp, #48
  107178:	bcf0      	pop	{r4, r5, r6, r7}
  10717a:	bc04      	pop	{r2}
  10717c:	4710      	bx	r2
  10717e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107180:	ffb6f7ff 	bl	1070f0 <isinf>
  107184:	2800      	cmp	r0, #0
  107186:	d003      	beq	107190 <__pack_d+0x80>
  107188:	4c71      	ldr	r4, [pc, #452]	(107350 <.text+0x7350>)
  10718a:	2000      	mov	r0, #0
  10718c:	2100      	mov	r1, #0
  10718e:	e7dc      	b	10714a <__pack_d+0x3a>
  107190:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107192:	ffb5f7ff 	bl	107100 <iszero>
  107196:	2800      	cmp	r0, #0
  107198:	d15a      	bne	107250 <__pack_d+0x140>
  10719a:	9906      	ldr	r1, [sp, #24]
  10719c:	9a07      	ldr	r2, [sp, #28]
  10719e:	4311      	orr	r1, r2
  1071a0:	d056      	beq	107250 <__pack_d+0x140>
  1071a2:	68a0      	ldr	r0, [r4, #8]
  1071a4:	4b6e      	ldr	r3, [pc, #440]	(107360 <.text+0x7360>)
  1071a6:	4298      	cmp	r0, r3
  1071a8:	da56      	bge	107258 <__pack_d+0x148>
  1071aa:	1a18      	sub	r0, r3, r0
  1071ac:	2838      	cmp	r0, #56
  1071ae:	dd00      	ble	1071b2 <__pack_d+0xa2>
  1071b0:	e081      	b	1072b6 <__pack_d+0x1a6>
  1071b2:	2320      	mov	r3, #32
  1071b4:	425b      	neg	r3, r3
  1071b6:	18c2      	add	r2, r0, r3
  1071b8:	d500      	bpl	1071bc <__pack_d+0xac>
  1071ba:	e0b4      	b	107326 <__pack_d+0x216>
  1071bc:	9c07      	ldr	r4, [sp, #28]
  1071be:	40d4      	lsr	r4, r2
  1071c0:	9404      	str	r4, [sp, #16]
  1071c2:	9b07      	ldr	r3, [sp, #28]
  1071c4:	40c3      	lsr	r3, r0
  1071c6:	9305      	str	r3, [sp, #20]
  1071c8:	2300      	mov	r3, #0
  1071ca:	2400      	mov	r4, #0
  1071cc:	9302      	str	r3, [sp, #8]
  1071ce:	9403      	str	r4, [sp, #12]
  1071d0:	2a00      	cmp	r2, #0
  1071d2:	da00      	bge	1071d6 <__pack_d+0xc6>
  1071d4:	e0a1      	b	10731a <__pack_d+0x20a>
  1071d6:	2301      	mov	r3, #1
  1071d8:	4093      	lsl	r3, r2
  1071da:	9301      	str	r3, [sp, #4]
  1071dc:	2301      	mov	r3, #1
  1071de:	4083      	lsl	r3, r0
  1071e0:	9300      	str	r3, [sp, #0]
  1071e2:	9900      	ldr	r1, [sp, #0]
  1071e4:	9a01      	ldr	r2, [sp, #4]
  1071e6:	2301      	mov	r3, #1
  1071e8:	425b      	neg	r3, r3
  1071ea:	17dc      	asr	r4, r3, #31
  1071ec:	18c9      	add	r1, r1, r3
  1071ee:	4162      	adc	r2, r4
  1071f0:	9b06      	ldr	r3, [sp, #24]
  1071f2:	9c07      	ldr	r4, [sp, #28]
  1071f4:	400b      	and	r3, r1
  1071f6:	4014      	and	r4, r2
  1071f8:	4323      	orr	r3, r4
  1071fa:	d003      	beq	107204 <__pack_d+0xf4>
  1071fc:	2001      	mov	r0, #1
  1071fe:	2100      	mov	r1, #0
  107200:	9002      	str	r0, [sp, #8]
  107202:	9103      	str	r1, [sp, #12]
  107204:	9b05      	ldr	r3, [sp, #20]
  107206:	9c03      	ldr	r4, [sp, #12]
  107208:	9a02      	ldr	r2, [sp, #8]
  10720a:	9904      	ldr	r1, [sp, #16]
  10720c:	4323      	orr	r3, r4
  10720e:	4311      	orr	r1, r2
  107210:	930b      	str	r3, [sp, #44]
  107212:	23ff      	mov	r3, #255
  107214:	910a      	str	r1, [sp, #40]
  107216:	4019      	and	r1, r3
  107218:	2200      	mov	r2, #0
  10721a:	2980      	cmp	r1, #128
  10721c:	d063      	beq	1072e6 <__pack_d+0x1d6>
  10721e:	237f      	mov	r3, #127
  107220:	2400      	mov	r4, #0
  107222:	990a      	ldr	r1, [sp, #40]
  107224:	9a0b      	ldr	r2, [sp, #44]
  107226:	18c9      	add	r1, r1, r3
  107228:	4162      	adc	r2, r4
  10722a:	4b4e      	ldr	r3, [pc, #312]	(107364 <.text+0x7364>)
  10722c:	2000      	mov	r0, #0
  10722e:	429a      	cmp	r2, r3
  107230:	d900      	bls	107234 <__pack_d+0x124>
  107232:	2001      	mov	r0, #1
  107234:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107236:	0613      	lsl	r3, r2, #24
  107238:	0a08      	lsr	r0, r1, #8
  10723a:	4318      	orr	r0, r3
  10723c:	0a11      	lsr	r1, r2, #8
  10723e:	9008      	str	r0, [sp, #32]
  107240:	9109      	str	r1, [sp, #36]
  107242:	4b42      	ldr	r3, [pc, #264]	(10734c <.text+0x734c>)
  107244:	9909      	ldr	r1, [sp, #36]
  107246:	4019      	and	r1, r3
  107248:	4b41      	ldr	r3, [pc, #260]	(107350 <.text+0x7350>)
  10724a:	9808      	ldr	r0, [sp, #32]
  10724c:	401c      	and	r4, r3
  10724e:	e77c      	b	10714a <__pack_d+0x3a>
  107250:	2000      	mov	r0, #0
  107252:	2100      	mov	r1, #0
  107254:	2400      	mov	r4, #0
  107256:	e778      	b	10714a <__pack_d+0x3a>
  107258:	4b43      	ldr	r3, [pc, #268]	(107368 <.text+0x7368>)
  10725a:	4298      	cmp	r0, r3
  10725c:	dc94      	bgt	107188 <__pack_d+0x78>
  10725e:	9906      	ldr	r1, [sp, #24]
  107260:	181a      	add	r2, r3, r0
  107262:	23ff      	mov	r3, #255
  107264:	4019      	and	r1, r3
  107266:	4694      	mov	ip, r2
  107268:	2200      	mov	r2, #0
  10726a:	2980      	cmp	r1, #128
  10726c:	d029      	beq	1072c2 <__pack_d+0x1b2>
  10726e:	9906      	ldr	r1, [sp, #24]
  107270:	9a07      	ldr	r2, [sp, #28]
  107272:	237f      	mov	r3, #127
  107274:	2400      	mov	r4, #0
  107276:	18c9      	add	r1, r1, r3
  107278:	4162      	adc	r2, r4
  10727a:	9106      	str	r1, [sp, #24]
  10727c:	9207      	str	r2, [sp, #28]
  10727e:	4b3b      	ldr	r3, [pc, #236]	(10736c <.text+0x736c>)
  107280:	9a07      	ldr	r2, [sp, #28]
  107282:	429a      	cmp	r2, r3
  107284:	d909      	bls	10729a <__pack_d+0x18a>
  107286:	9806      	ldr	r0, [sp, #24]
  107288:	9907      	ldr	r1, [sp, #28]
  10728a:	07d2      	lsl	r2, r2, #31
  10728c:	0843      	lsr	r3, r0, #1
  10728e:	4313      	orr	r3, r2
  107290:	084c      	lsr	r4, r1, #1
  107292:	9306      	str	r3, [sp, #24]
  107294:	9407      	str	r4, [sp, #28]
  107296:	2201      	mov	r2, #1
  107298:	4494      	add	ip, r2
  10729a:	9c07      	ldr	r4, [sp, #28]
  10729c:	9a06      	ldr	r2, [sp, #24]
  10729e:	0a21      	lsr	r1, r4, #8
  1072a0:	0a10      	lsr	r0, r2, #8
  1072a2:	4a2a      	ldr	r2, [pc, #168]	(10734c <.text+0x734c>)
  1072a4:	0623      	lsl	r3, r4, #24
  1072a6:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1072a8:	4014      	and	r4, r2
  1072aa:	4318      	orr	r0, r3
  1072ac:	4b28      	ldr	r3, [pc, #160]	(107350 <.text+0x7350>)
  1072ae:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1072b0:	4664      	mov	r4, ip
  1072b2:	401c      	and	r4, r3
  1072b4:	e749      	b	10714a <__pack_d+0x3a>
  1072b6:	2100      	mov	r1, #0
  1072b8:	2200      	mov	r2, #0
  1072ba:	2400      	mov	r4, #0
  1072bc:	9108      	str	r1, [sp, #32]
  1072be:	9209      	str	r2, [sp, #36]
  1072c0:	e7bf      	b	107242 <__pack_d+0x132>
  1072c2:	2a00      	cmp	r2, #0
  1072c4:	d1d3      	bne	10726e <__pack_d+0x15e>
  1072c6:	2280      	mov	r2, #128
  1072c8:	9b06      	ldr	r3, [sp, #24]
  1072ca:	0052      	lsl	r2, r2, #1
  1072cc:	4013      	and	r3, r2
  1072ce:	2400      	mov	r4, #0
  1072d0:	4323      	orr	r3, r4
  1072d2:	d0d4      	beq	10727e <__pack_d+0x16e>
  1072d4:	9806      	ldr	r0, [sp, #24]
  1072d6:	9907      	ldr	r1, [sp, #28]
  1072d8:	2380      	mov	r3, #128
  1072da:	2400      	mov	r4, #0
  1072dc:	18c0      	add	r0, r0, r3
  1072de:	4161      	adc	r1, r4
  1072e0:	9006      	str	r0, [sp, #24]
  1072e2:	9107      	str	r1, [sp, #28]
  1072e4:	e7cb      	b	10727e <__pack_d+0x16e>
  1072e6:	2a00      	cmp	r2, #0
  1072e8:	d199      	bne	10721e <__pack_d+0x10e>
  1072ea:	2280      	mov	r2, #128
  1072ec:	9b0a      	ldr	r3, [sp, #40]
  1072ee:	0052      	lsl	r2, r2, #1
  1072f0:	4013      	and	r3, r2
  1072f2:	2400      	mov	r4, #0
  1072f4:	4323      	orr	r3, r4
  1072f6:	d121      	bne	10733c <__pack_d+0x22c>
  1072f8:	4b1a      	ldr	r3, [pc, #104]	(107364 <.text+0x7364>)
  1072fa:	990b      	ldr	r1, [sp, #44]
  1072fc:	2200      	mov	r2, #0
  1072fe:	4299      	cmp	r1, r3
  107300:	d900      	bls	107304 <__pack_d+0x1f4>
  107302:	2201      	mov	r2, #1
  107304:	980a      	ldr	r0, [sp, #40]
  107306:	1c14      	mov	r4, r2		(add r4, r2, #0)
  107308:	9a0b      	ldr	r2, [sp, #44]
  10730a:	0a00      	lsr	r0, r0, #8
  10730c:	0613      	lsl	r3, r2, #24
  10730e:	1c01      	mov	r1, r0		(add r1, r0, #0)
  107310:	4319      	orr	r1, r3
  107312:	0a12      	lsr	r2, r2, #8
  107314:	9108      	str	r1, [sp, #32]
  107316:	9209      	str	r2, [sp, #36]
  107318:	e793      	b	107242 <__pack_d+0x132>
  10731a:	2320      	mov	r3, #32
  10731c:	1a1b      	sub	r3, r3, r0
  10731e:	2201      	mov	r2, #1
  107320:	40da      	lsr	r2, r3
  107322:	9201      	str	r2, [sp, #4]
  107324:	e75a      	b	1071dc <__pack_d+0xcc>
  107326:	2320      	mov	r3, #32
  107328:	9907      	ldr	r1, [sp, #28]
  10732a:	9c06      	ldr	r4, [sp, #24]
  10732c:	1a1b      	sub	r3, r3, r0
  10732e:	4099      	lsl	r1, r3
  107330:	40c4      	lsr	r4, r0
  107332:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  107334:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107336:	4319      	orr	r1, r3
  107338:	9104      	str	r1, [sp, #16]
  10733a:	e742      	b	1071c2 <__pack_d+0xb2>
  10733c:	2380      	mov	r3, #128
  10733e:	2400      	mov	r4, #0
  107340:	e76f      	b	107222 <__pack_d+0x112>
	...
  10734a:	0008      	lsl	r0, r1, #0
  10734c:	ffff      	second half of BL instruction 0xffff
  10734e:	000f      	lsl	r7, r1, #0
  107350:	07ff      	lsl	r7, r7, #31
  107352:	0000      	lsl	r0, r0, #0
  107354:	0000      	lsl	r0, r0, #0
  107356:	fff0      	second half of BL instruction 0xfff0
  107358:	ffff      	second half of BL instruction 0xffff
  10735a:	800f      	strh	r7, [r1, #0]
  10735c:	ffff      	second half of BL instruction 0xffff
  10735e:	7fff      	ldrb	r7, [r7, #31]
  107360:	fc02      	second half of BL instruction 0xfc02
  107362:	ffff      	second half of BL instruction 0xffff
  107364:	ffff      	second half of BL instruction 0xffff
  107366:	0fff      	lsr	r7, r7, #31
  107368:	03ff      	lsl	r7, r7, #15
  10736a:	0000      	lsl	r0, r0, #0
  10736c:	ffff      	second half of BL instruction 0xffff
  10736e:	1fff      	sub	r7, r7, #7

00107370 <__unpack_d>:
  107370:	b5f0      	push	{r4, r5, r6, r7, lr}
  107372:	6804      	ldr	r4, [r0, #0]
  107374:	6843      	ldr	r3, [r0, #4]
  107376:	0322      	lsl	r2, r4, #12
  107378:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10737a:	0b11      	lsr	r1, r2, #12
  10737c:	0062      	lsl	r2, r4, #1
  10737e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107380:	0d52      	lsr	r2, r2, #21
  107382:	0fe3      	lsr	r3, r4, #31
  107384:	607b      	str	r3, [r7, #4]
  107386:	2a00      	cmp	r2, #0
  107388:	d11c      	bne	1073c4 <__unpack_d+0x54>
  10738a:	1c03      	mov	r3, r0		(add r3, r0, #0)
  10738c:	430b      	orr	r3, r1
  10738e:	d02e      	beq	1073ee <__unpack_d+0x7e>
  107390:	0e03      	lsr	r3, r0, #24
  107392:	020e      	lsl	r6, r1, #8
  107394:	431e      	orr	r6, r3
  107396:	2303      	mov	r3, #3
  107398:	4a20      	ldr	r2, [pc, #128]	(10741c <.text+0x741c>)
  10739a:	603b      	str	r3, [r7, #0]
  10739c:	4b20      	ldr	r3, [pc, #128]	(107420 <.text+0x7420>)
  10739e:	60ba      	str	r2, [r7, #8]
  1073a0:	0205      	lsl	r5, r0, #8
  1073a2:	429e      	cmp	r6, r3
  1073a4:	d80b      	bhi	1073be <__unpack_d+0x4e>
  1073a6:	1c11      	mov	r1, r2		(add r1, r2, #0)
  1073a8:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1073aa:	0fea      	lsr	r2, r5, #31
  1073ac:	0074      	lsl	r4, r6, #1
  1073ae:	4314      	orr	r4, r2
  1073b0:	006b      	lsl	r3, r5, #1
  1073b2:	1c26      	mov	r6, r4		(add r6, r4, #0)
  1073b4:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1073b6:	3901      	sub	r1, #1
  1073b8:	42b0      	cmp	r0, r6
  1073ba:	d2f6      	bcs	1073aa <__unpack_d+0x3a>
  1073bc:	60b9      	str	r1, [r7, #8]
  1073be:	60fd      	str	r5, [r7, #12]
  1073c0:	613e      	str	r6, [r7, #16]
  1073c2:	e011      	b	1073e8 <__unpack_d+0x78>
  1073c4:	4b17      	ldr	r3, [pc, #92]	(107424 <.text+0x7424>)
  1073c6:	429a      	cmp	r2, r3
  1073c8:	d014      	beq	1073f4 <__unpack_d+0x84>
  1073ca:	4c17      	ldr	r4, [pc, #92]	(107428 <.text+0x7428>)
  1073cc:	1913      	add	r3, r2, r4
  1073ce:	60bb      	str	r3, [r7, #8]
  1073d0:	0e02      	lsr	r2, r0, #24
  1073d2:	2303      	mov	r3, #3
  1073d4:	020c      	lsl	r4, r1, #8
  1073d6:	4314      	orr	r4, r2
  1073d8:	603b      	str	r3, [r7, #0]
  1073da:	4914      	ldr	r1, [pc, #80]	(10742c <.text+0x742c>)
  1073dc:	4a14      	ldr	r2, [pc, #80]	(107430 <.text+0x7430>)
  1073de:	0203      	lsl	r3, r0, #8
  1073e0:	60fb      	str	r3, [r7, #12]
  1073e2:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1073e4:	4313      	orr	r3, r2
  1073e6:	613b      	str	r3, [r7, #16]
  1073e8:	bcf0      	pop	{r4, r5, r6, r7}
  1073ea:	bc01      	pop	{r0}
  1073ec:	4700      	bx	r0
  1073ee:	2302      	mov	r3, #2
  1073f0:	603b      	str	r3, [r7, #0]
  1073f2:	e7f9      	b	1073e8 <__unpack_d+0x78>
  1073f4:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1073f6:	430c      	orr	r4, r1
  1073f8:	d102      	bne	107400 <__unpack_d+0x90>
  1073fa:	2304      	mov	r3, #4
  1073fc:	603b      	str	r3, [r7, #0]
  1073fe:	e7f3      	b	1073e8 <__unpack_d+0x78>
  107400:	2280      	mov	r2, #128
  107402:	0312      	lsl	r2, r2, #12
  107404:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107406:	2300      	mov	r3, #0
  107408:	4014      	and	r4, r2
  10740a:	4323      	orr	r3, r4
  10740c:	d004      	beq	107418 <__unpack_d+0xa8>
  10740e:	2301      	mov	r3, #1
  107410:	603b      	str	r3, [r7, #0]
  107412:	60f8      	str	r0, [r7, #12]
  107414:	6139      	str	r1, [r7, #16]
  107416:	e7e7      	b	1073e8 <__unpack_d+0x78>
  107418:	603b      	str	r3, [r7, #0]
  10741a:	e7fa      	b	107412 <__unpack_d+0xa2>
  10741c:	fc02      	second half of BL instruction 0xfc02
  10741e:	ffff      	second half of BL instruction 0xffff
  107420:	ffff      	second half of BL instruction 0xffff
  107422:	0fff      	lsr	r7, r7, #31
  107424:	07ff      	lsl	r7, r7, #31
  107426:	0000      	lsl	r0, r0, #0
  107428:	fc01      	second half of BL instruction 0xfc01
  10742a:	ffff      	second half of BL instruction 0xffff
  10742c:	0000      	lsl	r0, r0, #0
  10742e:	0000      	lsl	r0, r0, #0
  107430:	0000      	lsl	r0, r0, #0
  107432:	1000      	asr	r0, r0, #0

00107434 <isnan>:
  107434:	6803      	ldr	r3, [r0, #0]
  107436:	2200      	mov	r2, #0
  107438:	2b01      	cmp	r3, #1
  10743a:	d800      	bhi	10743e <isnan+0xa>
  10743c:	2201      	mov	r2, #1
  10743e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  107440:	4770      	bx	lr
	...

00107444 <isinf>:
  107444:	6803      	ldr	r3, [r0, #0]
  107446:	2200      	mov	r2, #0
  107448:	2b04      	cmp	r3, #4
  10744a:	d001      	beq	107450 <isinf+0xc>
  10744c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10744e:	4770      	bx	lr
  107450:	2201      	mov	r2, #1
  107452:	e7fb      	b	10744c <isinf+0x8>

00107454 <iszero>:
  107454:	6803      	ldr	r3, [r0, #0]
  107456:	2200      	mov	r2, #0
  107458:	2b02      	cmp	r3, #2
  10745a:	d001      	beq	107460 <iszero+0xc>
  10745c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10745e:	4770      	bx	lr
  107460:	2201      	mov	r2, #1
  107462:	e7fb      	b	10745c <iszero+0x8>

00107464 <__fpcmp_parts_d>:
  107464:	b530      	push	{r4, r5, lr}
  107466:	1c04      	mov	r4, r0		(add r4, r0, #0)
  107468:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10746a:	ffe3f7ff 	bl	107434 <isnan>
  10746e:	2800      	cmp	r0, #0
  107470:	d003      	beq	10747a <__fpcmp_parts_d+0x16>
  107472:	2001      	mov	r0, #1
  107474:	bc30      	pop	{r4, r5}
  107476:	bc02      	pop	{r1}
  107478:	4708      	bx	r1
  10747a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10747c:	ffdaf7ff 	bl	107434 <isnan>
  107480:	2800      	cmp	r0, #0
  107482:	d1f6      	bne	107472 <__fpcmp_parts_d+0xe>
  107484:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107486:	ffddf7ff 	bl	107444 <isinf>
  10748a:	2800      	cmp	r0, #0
  10748c:	d117      	bne	1074be <__fpcmp_parts_d+0x5a>
  10748e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107490:	ffd8f7ff 	bl	107444 <isinf>
  107494:	2800      	cmp	r0, #0
  107496:	d126      	bne	1074e6 <__fpcmp_parts_d+0x82>
  107498:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10749a:	ffdbf7ff 	bl	107454 <iszero>
  10749e:	2800      	cmp	r0, #0
  1074a0:	d11a      	bne	1074d8 <__fpcmp_parts_d+0x74>
  1074a2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1074a4:	ffd6f7ff 	bl	107454 <iszero>
  1074a8:	2800      	cmp	r0, #0
  1074aa:	d111      	bne	1074d0 <__fpcmp_parts_d+0x6c>
  1074ac:	6862      	ldr	r2, [r4, #4]
  1074ae:	686b      	ldr	r3, [r5, #4]
  1074b0:	429a      	cmp	r2, r3
  1074b2:	d01c      	beq	1074ee <__fpcmp_parts_d+0x8a>
  1074b4:	2a00      	cmp	r2, #0
  1074b6:	d0dc      	beq	107472 <__fpcmp_parts_d+0xe>
  1074b8:	2001      	mov	r0, #1
  1074ba:	4240      	neg	r0, r0
  1074bc:	e7da      	b	107474 <__fpcmp_parts_d+0x10>
  1074be:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1074c0:	ffc0f7ff 	bl	107444 <isinf>
  1074c4:	2800      	cmp	r0, #0
  1074c6:	d003      	beq	1074d0 <__fpcmp_parts_d+0x6c>
  1074c8:	686a      	ldr	r2, [r5, #4]
  1074ca:	6863      	ldr	r3, [r4, #4]
  1074cc:	1ad0      	sub	r0, r2, r3
  1074ce:	e7d1      	b	107474 <__fpcmp_parts_d+0x10>
  1074d0:	6863      	ldr	r3, [r4, #4]
  1074d2:	2b00      	cmp	r3, #0
  1074d4:	d0cd      	beq	107472 <__fpcmp_parts_d+0xe>
  1074d6:	e7ef      	b	1074b8 <__fpcmp_parts_d+0x54>
  1074d8:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1074da:	ffbbf7ff 	bl	107454 <iszero>
  1074de:	2800      	cmp	r0, #0
  1074e0:	d001      	beq	1074e6 <__fpcmp_parts_d+0x82>
  1074e2:	2000      	mov	r0, #0
  1074e4:	e7c6      	b	107474 <__fpcmp_parts_d+0x10>
  1074e6:	686b      	ldr	r3, [r5, #4]
  1074e8:	2b00      	cmp	r3, #0
  1074ea:	d1c2      	bne	107472 <__fpcmp_parts_d+0xe>
  1074ec:	e7e4      	b	1074b8 <__fpcmp_parts_d+0x54>
  1074ee:	68a1      	ldr	r1, [r4, #8]
  1074f0:	68ab      	ldr	r3, [r5, #8]
  1074f2:	4299      	cmp	r1, r3
  1074f4:	dcde      	bgt	1074b4 <__fpcmp_parts_d+0x50>
  1074f6:	4299      	cmp	r1, r3
  1074f8:	db0d      	blt	107516 <__fpcmp_parts_d+0xb2>
  1074fa:	68e3      	ldr	r3, [r4, #12]
  1074fc:	6924      	ldr	r4, [r4, #16]
  1074fe:	68e8      	ldr	r0, [r5, #12]
  107500:	6929      	ldr	r1, [r5, #16]
  107502:	428c      	cmp	r4, r1
  107504:	d8d6      	bhi	1074b4 <__fpcmp_parts_d+0x50>
  107506:	428c      	cmp	r4, r1
  107508:	d008      	beq	10751c <__fpcmp_parts_d+0xb8>
  10750a:	42a1      	cmp	r1, r4
  10750c:	d803      	bhi	107516 <__fpcmp_parts_d+0xb2>
  10750e:	42a1      	cmp	r1, r4
  107510:	d1e7      	bne	1074e2 <__fpcmp_parts_d+0x7e>
  107512:	4298      	cmp	r0, r3
  107514:	d9e5      	bls	1074e2 <__fpcmp_parts_d+0x7e>
  107516:	2a00      	cmp	r2, #0
  107518:	d1ab      	bne	107472 <__fpcmp_parts_d+0xe>
  10751a:	e7cd      	b	1074b8 <__fpcmp_parts_d+0x54>
  10751c:	4283      	cmp	r3, r0
  10751e:	d9f4      	bls	10750a <__fpcmp_parts_d+0xa6>
  107520:	e7c8      	b	1074b4 <__fpcmp_parts_d+0x50>
  107522:	46c0      	nop			(mov r8, r8)

00107524 <___sbrk_r_from_thumb>:
  107524:	4778      	bx	pc
  107526:	46c0      	nop			(mov r8, r8)

00107528 <___sbrk_r_change_to_arm>:
  107528:	eaffe4ba 	b	100818 <_sbrk_r>

0010752c <___fstat_r_from_thumb>:
  10752c:	4778      	bx	pc
  10752e:	46c0      	nop			(mov r8, r8)

00107530 <___fstat_r_change_to_arm>:
  107530:	eaffe4b2 	b	100800 <_fstat_r>

00107534 <__isatty_from_thumb>:
  107534:	4778      	bx	pc
  107536:	46c0      	nop			(mov r8, r8)

00107538 <__isatty_change_to_arm>:
  107538:	eaffe4b4 	b	100810 <isatty>

0010753c <___close_r_from_thumb>:
  10753c:	4778      	bx	pc
  10753e:	46c0      	nop			(mov r8, r8)

00107540 <___close_r_change_to_arm>:
  107540:	eaffe4aa 	b	1007f0 <_close_r>

00107544 <___lseek_r_from_thumb>:
  107544:	4778      	bx	pc
  107546:	46c0      	nop			(mov r8, r8)

00107548 <___lseek_r_change_to_arm>:
  107548:	eaffe4aa 	b	1007f8 <_lseek_r>

0010754c <___write_r_from_thumb>:
  10754c:	4778      	bx	pc
  10754e:	46c0      	nop			(mov r8, r8)

00107550 <___write_r_change_to_arm>:
  107550:	eaffe495 	b	1007ac <_write_r>

00107554 <___read_r_from_thumb>:
  107554:	4778      	bx	pc
  107556:	46c0      	nop			(mov r8, r8)

00107558 <___read_r_change_to_arm>:
  107558:	eaffe479 	b	100744 <_read_r>

0010755c <__memcpy_from_arm>:
  10755c:	e59fc000 	ldr	ip, [pc, #0]	; 107564 <__memcpy_from_arm+0x8>
  107560:	e12fff1c 	bx	ip
  107564:	001012ed 	andeqs	r1, r0, sp, ror #5

00107568 <__sprintf_from_arm>:
  107568:	e59fc000 	ldr	ip, [pc, #0]	; 107570 <__sprintf_from_arm+0x8>
  10756c:	e12fff1c 	bx	ip
  107570:	00101351 	andeqs	r1, r0, r1, asr r3

00107574 <__strlen_from_arm>:
  107574:	e59fc000 	ldr	ip, [pc, #0]	; 10757c <__strlen_from_arm+0x8>
  107578:	e12fff1c 	bx	ip
  10757c:	0010148d 	andeqs	r1, r0, sp, lsl #9

00107580 <__strtok_from_arm>:
  107580:	e59fc000 	ldr	ip, [pc, #0]	; 107588 <__strtok_from_arm+0x8>
  107584:	e12fff1c 	bx	ip
  107588:	001014dd 	ldreqsb	r1, [r0], -sp

0010758c <__strcmp_from_arm>:
  10758c:	e59fc000 	ldr	ip, [pc, #0]	; 107594 <__strcmp_from_arm+0x8>
  107590:	e12fff1c 	bx	ip
  107594:	001013d5 	ldreqsb	r1, [r0], -r5

00107598 <__strcpy_from_arm>:
  107598:	e59fc000 	ldr	ip, [pc, #0]	; 1075a0 <__strcpy_from_arm+0x8>
  10759c:	e12fff1c 	bx	ip
  1075a0:	0010143d 	andeqs	r1, r0, sp, lsr r4

001075a4 <____udivsi3_from_arm>:
  1075a4:	e59fc000 	ldr	ip, [pc, #0]	; 1075ac <____udivsi3_from_arm+0x8>
  1075a8:	e12fff1c 	bx	ip
  1075ac:	00106311 	andeqs	r6, r0, r1, lsl r3
