// Seed: 2616473054
module module_0;
  reg id_1;
  localparam id_2 = 1;
  generate
    always @* begin : LABEL_0
      $clog2(68);
      ;
      id_1 <= -1;
    end
  endgenerate
  id_3 :
  assert property (@(posedge "") ~id_3)
  else $clog2(8);
  ;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    output tri id_7,
    output uwire id_8,
    input wire id_9,
    output tri id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri0 id_15
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_7 = -1;
endmodule
