/*
 * GPIO_Priv.h
 *
 *  Created on: Sep 24, 2023
 *  Author: Menna Eid
 */

#ifndef GPIO_PRIV_H_
#define GPIO_PRIV_H_



typedef enum
{
	MODE0_BIT0,
	MODE0_BIT1,
    CNF0_BIT2,
	CNF0_BIT3,
	MODE1_BIT4,
	MODE1_BIT5,
	CNF1_BIT6,
	CNF1_BIT7,
	MODE2_BIT8,
	MODE2_BIT9,
	CNF2_BIT10,
	CNF2_BIT11,
	MODE3_BIT12,
	MODE3_BIT13,
	CNF3_BIT14,
	CNF3_BIT15,
	MODE4_BIT16,
	MODE4_BIT17,
	CNF4_BIT18,
	CNF4_BIT19,
	MODE5_BIT20,
	MODE5_BIT21,
	CNF5_BIT22,
	CNF5_BIT23,
	MODE6_BIT24,
	MODE6_BIT25,
	CNF6_BIT26,
	CNF6_BIT27,
	MODE7_BIT28,
	MODE7_BIT29,
	CNF7_BIT30,
	CNF7_BIT31,

}CRL_RegBits;

typedef enum
{
	MODE8_BIT0,
	MODE8_BIT1,
    CNF8_BIT2,
	CNF8_BIT3,
	MODE9_BIT4,
	MODE9_BIT5,
	CNF9_BIT6,
	CNF9_BIT7,
	MODE10_BIT8,
	MODE10_BIT9,
	CNF10_BIT10,
	CNF10_BIT11,
	MODE11_BIT12,
	MODE11_BIT13,
	CNF11_BIT14,
	CNF11_BIT15,
	MODE12_BIT16,
	MODE12_BIT17,
	CNF12_BIT18,
	CNF12_BIT19,
	MODE13_BIT20,
	MODE13_BIT21,
	CNF13_BIT22,
	CNF13_BIT23,
	MODE14_BIT24,
	MODE14_BIT25,
	CNF14_BIT26,
	CNF14_BIT27,
	MODE15_BIT28,
	MODE15_BIT29,
	CNF15_BIT30,
	CNF15_BIT31,

}CRH_RegBits;

#endif /* GPIO_PRIV_H_ */
