# Verilog HDL Group Study

---

## âœ” ì„¸ë¶€ ì‚¬í•­

---

- **â€˜25 Summer Semester (2025.03 - 2025.09)**
- ì¤‘ì•™ëŒ€í•™êµ ì»´í“¨í„° í•˜ë“œì›¨ì–´ ì¤‘ì•™ë™ì•„ë¦¬ CECOM ë‚´ë¶€ì—ì„œ ì§„í–‰ëœ Group Study
- Verilog ê¸°ì´ˆ ë¬¸ë²•, ì˜ˆì œë¥¼ í’€ê³  ê°„ë‹¨í•œ ì—°ì‚°ì„ í•˜ëŠ” CPU êµ¬ìƒê¹Œì§€ ì§„í–‰

## ğŸ§° ìœ ìš©í•œ ì‚¬ì´íŠ¸

---

ë² ë¦´ë¡œê·¸ ìŠ¤í„°ë”” í•˜ëŠ” ë™ì•ˆ ë‚´ ë…¸íŠ¸ë¶ì„ ì‚¬ìš©í•˜ì§€ ëª»í•˜ëŠ” ê¸°ê°„ì´ ê²¹ì³¤ì–´ì„œ ë¶€ë“ì´í•˜ê²Œ ë¶€ë¶„ë¶€ë¶„ Vivado ëŒ€ì‹  ì™¸ë¶€ ì›¹ì—ì„œ ì½”ë“œë¥¼ ëŒë ¤ë´¤ì—ˆëŠ”ë°, ê·¸ ë•Œ ë°œê²¬í•œ ìœ ìš©í•œ ì‚¬ì´íŠ¸ ë‘ê°œê°€ ìˆë‹¤.

- HDLBits
    
    [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
    
    ë² ë¦´ë¡œê·¸ê³„ì˜ ë°±ì¤€!!!! ë°œê²¬í•˜ê³  ì‹ ë‚˜ì„œ ì´ê²ƒì €ê²ƒ í’€ì–´ë´„!
    ì¡°í•©/ìˆœì°¨ ë…¼ë¦¬íšŒë¡œ êµ¬ë³„ë˜ì–´ìˆì–´ì„œ ë¬¸ë²• ì—°ìŠµ/ë…¼ë¦¬íšŒë¡œ ê¸°ì–µ ë˜ì‚´ë¦¬ê¸°ì— ëª¨ë‘ ì¢‹ì€ ì›¹ì‚¬ì´íŠ¸.. .
    
- EDA Playground
    
    [EDA Playground](https://edaplayground.com/)
    
    ë² ë¦´ë¡œê·¸, Testbench ëŒë ¤ë³¼ ìˆ˜ ìˆëŠ” ì‚¬ì´íŠ¸ê°€ ë§ì§€ ì•Šì€ë°,, ì–˜ê°€ ì œì¼ ë¹ ë¦¿ë¹ ë¦¿í•˜ê²Œ ê²°ê³¼ë¥¼ ì¤˜ì„œ ì¢‹ì•˜ë‹¤. **waveform**ë„ ìˆê³ , **ì½˜ì†”**ë„ ìˆì–´ì„œ ì œëŒ€ë¡œ ë™ì‘í•œ ê²Œ ë§ëŠ”ì§€ í™•ì¸í•˜ê¸° ì¢‹ì•˜ë‹¤.
    

## ğŸš© ìŠ¤í„°ë”” ë‚´ìš© Summary

---

ìŠ¤í„°ë””ì¥ì„ ì œì™¸í•˜ê³ ëŠ” ëª¨ë‘ Verilog ê¸°ì´ˆê°€ ëª¨ìë€ ìƒí™©ì´ë¼, IDEC ê°•ì˜ ìˆ˜ê°•ê³¼ ê³¼ì œë¡œ ê¸°ì´ˆë¥¼ ì±„ì› ë‹¤!
í•˜ì—¬ ì•„ë˜ ì í ëŒ€ë¶€ë¶„ì˜ ë‚´ìš©ì€ í˜¼ìë“¤ì€ IDEC ê°•ì˜ ë‚´ìš©ì´ë‹¤.

ê°•ì˜ë¥¼ ë“£ê³ ë‚˜ë‹ˆ Verilogê°€ ë‹¤ë¥¸ ì–¸ì–´ë‘ì€ ë‹¤ë¥¸ íŠ¹ì„±(ì‹œê·¸ë„ íƒ€ì… ì§€ì •ì´ë¼ë˜ê°€, ì¶”ìƒí™”ë¥¼ ì–¼ë§ˆë‚˜ í• ì§€ë„ ê³ ë¯¼í•´ì•¼í•¨ ë“±ë“±)ì´ ë§ì•„ì„œ ë¬´ì‘ì • ì‹œì‘í•˜ê¸°ë³´ë‹¤ëŠ” ê¼­ í•œ ë²ˆ ë“£ê³  ì‹œì‘í•´ì•¼ ì‹œí–‰ì°©ì˜¤ê°€ ì ì€ ê²ƒ ê°™ë‹¤. 

### Verilog ê¸°ì´ˆ

- Verilog êµ¬ì„±
    
    ![image.png](image.png)
    
    - Constrain : í•´ë‹¹ ëª¨ë“ˆì´ siliconì—ì„œ ì°¨ì§€í•  Area, timing, power, testability
    
- Module
    - Systems & Circuit/logic ë””ìì¸ì´ ëª¨ë“ˆ ë‹¨ìœ„ë¡œ í‘œí˜„ë¨ (Cì˜ í•¨ìˆ˜ ì •ë„ ëŠë‚Œ)
    - ê° Moduleë¼ë¦¬ëŠ” Signalë¡œ ì—°ê²°
    - ì´ë¦„ì€ Start with letter or underscre
    - comment : `//(í•œì¤„)` , `/* (ë¸”ëŸ­) */`
    - Module interface
        
        ![image.png](image%201.png)
        
        - ë‘êº¼ìš´ í™”ì‚´í‘œ = multibit, ì–‡ì€ê±° = single (ë‹¹ì—°)
        - outì¸ì§€ inì¸ì§€ direction ì§€ì •
        - multiì¸ ê²½ìš° [3:0]ê³¼ ê°™ì´ MSB, LSBìˆœìœ¼ë¡œ ì§€ì •
        - signal type(`wire` or `reg`)ë„ ì§€ì •í•´ì¤˜ì•¼ í•˜ëŠ”ë° ì‚¬ì‹¤ ìœ„ì— ëª¨ë“ˆ ëª… ì´í›„ì˜ ê´„í˜¸ì—ì„œ ëª¨ë‘ í•´ê²°í•´ë„ ê´œì°®ìŒ
        
        port sig typeì€ ê´„í˜¸ì•ˆì—ì„œ ì§€ì •ë„ ê°€ëŠ¥í•˜ê³ , ëª¨ë“ˆ ë‚´ì—ì„œë„ ì§€ì •ê°€ëŠ¥!
        
- ë‹¤ì–‘í•œ ì¶”ìƒí™” ë ˆë²¨ì˜ ê²Œì´íŠ¸ ë¬˜ì‚¬ ë°©ë²•
    - 4 to 1 Multiflexerë¥¼ ì˜ˆì‹œë¡œ ì‚´í´ë³´ë©´
        - Structural Style (ì œì¼ LOW)
            - physical circuitì„ ê·¸ëƒ¥ ìŠ¤íŠ¸ë ˆì‡ìœ¼ë¡œ ë§ë¡œ í‘œí˜„
                
                ![image.png](image%202.png)
                
        - Dataflow Style
            - input signalì˜ transformtationìœ¼ë¡œ outputì„ ë¬˜ì‚¬
                
                ![image.png](image%203.png)
                
        - Behavioral Style
            - ì˜ˆìƒë˜ëŠ” í–‰ë™ì„ ë¬˜ì‚¬
            - ì œì¼ natural languageì— ê°€ê¹Œì›Œ ì¶”ìƒí™” ì •ë„ê°€ ê°€ì¥ ë†’ìŒ
                
                ![image.png](image%204.png)
                

- Signals
    - Verilog ì‹œê·¸ë„ì€ 4ê°œë¿
        - 0 : logic zero or false condition
        - 1 : logic one or True Condition
        - X : interpreted â€˜0â€™ or â€˜1â€™ or â€˜Zâ€™ or in the state of change
        - Z : HIGH IMPEDANCE ë¬¼ë¦¬ì  cut off
    - Classes of Signals
        
        Signalì˜ í´ë˜ìŠ¤ëŠ” ì—¬ëŸ¬ê°œê°€ ìˆëŠ”ë° ëª¨ë“ ê±¸ ì €ì¥í•˜ëŠ”ê±´ ë¶ˆê°€ëŠ¥ì´ë‹ˆ ì €ì¥ í•„ìš” ì—¬ë¶€ì— ë”°ë¼ ì‹œê·¸ë„ì˜ í´ë˜ìŠ¤ë¥¼ ë‚˜ëˆ”
        
        - NET signal type
            
            ![image.png](image%205.png)
            
            - wire : single driver nets
            - tri : High impedanceê°€ ê°€ëŠ¥í•¨. triëŠ” nets with multiple sources
            - wand, wor = ë…¼ë¦¬í•©ì„± ë¶ˆê°€ â†’ ì‹œë®¬ë ˆì´ì…˜ìš©
        - Register(Variable)
            - Cì—ì„œ ë³€ìˆ˜ì™€ ë™ì¼.
            - ìƒˆê±° í• ë‹¹í•˜ê¸° ì „ê¹Œì§€ëŠ” ìœ ì§€ì„
    - Scalar Signals And Vectors
        - Scalar
            - single wire connection â†’ single logical value at one time
            (e.g. `clock`)
        - Vectors (=Buses)
            - multiple-line signal â†’ complex values and codes can be sent and recieved ( e.g. `32-bit microprocessor`)
    - Vector Specification
        - Vectorê°€ ê¸°ë³¸í˜•ì´ê³ , 
        Scalarê°€ special case of vector (MSB=LSBì¸ vector)
        - [-5 : 0] ë„ ë¬¸ë²•ì ìœ¼ë¡œëŠ” í—ˆìš©~
    - External Signal
        - module ë‚´ë¶€ì—ì„œ ì •ì˜ëœ signalë“¤ì€ ì „ë¶€ internal signal
        - External Signalì€ module portsë¡œ ì •ì˜
        - module port
            - input : environmentì—ì„œ ëª¨ë“ˆì´ dataë¥¼ ì½ì–´ì˜´, system ë‚´ë¶€ì˜ í¬íŠ¸ì— ì“°ëŠ” ê±´ ë¶ˆê°€ëŠ¥
            - output : dataê°€ ëª¨ë“ˆì—ì„œ environmentë¡œ ë³´ë‚´ì§ systemì—ì„œ ì½ëŠ” ê±´ ë¶ˆê°€ëŠ¥
            - inout : bi-directional

- A Structural View of System
    - **Module Instantiation**
        - module provides a template
        module templateì—ì„œ objectë¥¼ ë§Œë“œëŠ” ê²ƒ : **instantiation**
        ê°ê°ì˜ **object = instance**
        - Cì–¸ì–´ì—ì„œ í•¨ìˆ˜ì²˜ëŸ¼ í•œ ëª¨ë“ˆì—ì„œ ë‹¤ë¥¸ ëª¨ë“ˆ í˜¸ì¶œ ê°€ëŠ¥
        - í˜¸ì¶œ(invoke)ì‹œ verilogê°€ ì•Œì•„ì„œ instanceë¥¼ ë§Œë“¦
        ì´ë¦„ì€ ì§ì ‘ ì •í•´ì¤˜ì•¼ í•¨ (ì™œëƒ  ì—¬ëŸ¬ê°œ ë¶ˆëŸ¬ ì˜¬ ìˆ˜ë„ ìˆìë„ˆ~)
        - ë² ë¦´ë¡œê·¸ ê¸°ë³¸ì œê³µ ëª¨ë“ˆì€ ì¸ìŠ¤í„´ìŠ¤ëª…ì„ ì•ˆì¨ë„ ë¨!
    - **Port Connecting Rules**
        
        **module instantiation flexibility**ë¥¼ ìœ„í•´ì„œ outsideì™€ í¬íŠ¸ ì—°ê²° ì‹œ, Ruleì´ í•„ìš” 
        ëª¨ë“  í¬íŠ¸ëŠ” internal part ì™€ external partê°€ ì¡´ì¬
        
        ![image.png](image%206.png)
        
        - **input port**
            
            **internal : `net`
            external : `net or reg`**
            
        - **inout** **port** : must be **`net** (**both**)`
        - **output** port
            
            **internal : `reg or net`
            external : `net`**
            
        - ë°›ëŠ” ìª½ = WIREë¼ê³  ìƒê°í•˜ë©´ ì¢‹ìŒ!!
    - port maping
        - ordered port list
            
            ì›ë˜ ëª¨ë“ˆì˜ í¬íŠ¸ì •ì˜ ìˆœì„œëŒ€ë¡œ ë¡œì»¬ í¬íŠ¸ë¥¼ ëª…ì‹œí•˜ë©´ ë¨~ (C í•¨ìˆ˜ì™€ ìœ ì‚¬)
            
            ex ) my_module u1 (sig_a, sig_b, sig_y);
            
        - ë¡œì»¬ í¬íŠ¸ëª…ì„ ì¸ìŠ¤í„´ìŠ¤ í¬íŠ¸ëª… ì˜†ì— ê´„í˜¸ë¥¼ ì—´ê³  í‘œì‹œ
            
            í—·ê°ˆë ¤ì„œ ì–˜ë¥¼ ë” ìì£¼ ì“°ê¸´ í•¨..
            ex ) FullAdder ROW_FA3(.a(soil[6]), .b(soil[7]), .cin(soil[8]), .sum(row3[1:0]));
            

### Verilog ê¸°ë³¸ ë¬¸ë²•

**Posible Operand Types for Expression**

- Constant
    
    <aside>
    ğŸ“
    
    **Integer Constant í‘œê¸° ë°©ë²•**
    
    e.g)  2â€™b01
    
    Verilogì˜ ìˆ«ì í‘œí˜„ ë°©ì‹ 2 = ë¹„íŠ¸ìˆ˜, b = binary, 01 = binary ìˆ«ì
    
    | Value | Unsized Decimal Integer |
    | --- | --- |
    | size â€˜ base value | sized integer in a specific radix(base(ì§„ìˆ˜ìš”.. ì§„ìˆ˜)) |
    
    | Base | Symbol | Legal Values |
    | --- | --- | --- |
    | unsigned binary | â€˜b | 0,1,x(X), z(Z), ?, _ |
    | unsigned octal | â€˜o | 0-7, x(X), z(Z), ?, _ |
    | unsigned decimal | â€˜d | 0-9,_ |
    | unsigned hexadecimal | â€˜h | 0-f(F),  x(X), z(Z), ?, _ |
    - singedì˜ ê²½ìš° â€˜sb, â€˜so, â€˜sd, â€˜sh ì´ì™¸ ë™ì¼
    - **â€™bì™€ â€˜BëŠ” ë™ì¼**
    - ? = Zì˜ ë‹¤ë¥¸ í‘œí˜„ ë°©ë²•
    - underscoreëŠ” ë¬´ì‹œë¨. ONLY ì¸ê°„ì˜ ê°€ë…ì„± ë•Œë¬¸ì— ì”€(ì²¨ì—ëŠ” ëª»ì˜¨ë‹¨ë‹¤)
    - ì‚¬ì´ì¦ˆë¥¼ ë„˜ì–´ê°€ëŠ” ìˆ˜ê°€ ë‹´ê¸°ë©´ ìƒìœ„ë¹„íŠ¸ ì§¤ë¦¼(ë‹¹ì—°â€¦)
    </aside>
    
    - literal : 23, 0.1, 2â€™b01
    - Named Constant : â€˜define A 10, parameter A=10;
        - parameter = ë¡œì»¬, define = ê¸€ë¡œë²Œ
- Signal
- Function call : f1(s)
- Bit-Select and Part-Select
    - `reg [7:0] DataBus;` ë¼ê³  ì‹œê·¸ë„ì´ ì„ ì–¸ë˜ì—ˆì„ ë•Œ,
        
        **`DataBus [3];`** í˜¹ì€ **`DateBus[5:2];`** ì™€ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ì„ íƒí•  ìˆ˜ ìˆìŒ
        
- Operator
    - Relational Operators
        - `<` , `>` , `<=` , `>=` ë“±ì„ ì´ìš©í•  ìˆ˜ ìˆìœ¼ë‚˜, X í˜¹ì€ Zê°€ í¬í•¨ëœ ê²½ìš° ëª¨ë‘ ì•Œìˆ˜ì—†ìŒ(X)ê°€ ë¨
        - `===` ,`!==`  ë¹„íŠ¸ ë‹¨ìœ„ë¡œ ë¹„êµí•¨ â†’ ë”°ë¼ì„œ `0xx0===0xx0` ì€ `1`
        - `==` ,`!=`  ê°’ì„ ë¹„êµ â†’ ë”°ë¼ì„œ Xë‚˜ Zê°€ ìˆëŠ” ê²½ìš° X
    - Bitwise Operators
        
        ![image.png](image%207.png)
        
        ![image.png](image%208.png)
        
        ![image.png](image%209.png)
        
    - Shift Operators
        - `<<` , `>>`
            - ex) regA << 3 ì„ í•˜ë©´ regAì˜ ë¹„íŠ¸ë“¤ì´ ì™¼ìª½ìœ¼ë¡œ 3ì¹¸ ì´ë™ í›„ ë¹ˆê³³ì€ 0ìœ¼ë¡œ ì±„ì›Œì§
            - `>>>` ì˜ ê²½ìš° ì™¼ìª½ìœ¼ë¡œ ì˜®ê¸°ê³  0ìœ¼ë¡œ ì±„ìš°ë˜, sign bitëŠ” ìœ ì§€
- Continous Assignment
    - ë…¼ë¦¬í•©ì„± ì•ˆ ë¨
    - assign #3 ChipOut = Switch;
        - #3 â‡’ delay 3
        - ChipOut â‡’ **Targetìœ¼ë¡œ netë§Œ ê°€ëŠ¥**
        - ìš°ë³€ì€ ì•”ë¼ë‚˜ ê°€ëŠ¥
- Conditional Assignment
    - ë…¼ë¦¬í•©ì„± ê°€ëŠ¥
        
        ![image.png](image%2010.png)
        
- **Delay**
    - #t ì™€ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ì‚¬ìš©
    - ì‹¤ì œ íšŒë¡œì—ì„œ ë”œë ˆì´ë¥¼ ì›í•œë‹¤ë©´ íšŒë¡œë¥¼ í•©ì„±í•´ì•¼ í•¨ â†’ ê³ ë¡œ ì˜¨ë¦¬ ì‹œë®¬ë ˆì´ì…˜ ë§Œì„ ìœ„í•¨
    - ë”œë ˆì´ ë™ì•ˆ ìš°ë³€ê°’ì´ ë°”ë€Œë©´ ì–´ì‚¬ì¸ ì•ˆ í•¨!

### The Behavior Approach

- Variables (registor)
    
    ![image.png](image%2011.png)
    
    - signedì™€ rangeëŠ” regíƒ€ì…ì˜ variableì—ë§Œ ì‚¬ìš©ê°€ëŠ¥
    - `variable_type`
        
        ![image.png](image%2012.png)
        
    - `array`
        - [first_address : last_address][first__address : last_address]ì™€ ê°™ì€ í˜•ì‹ìœ¼ë¡œ í‘œì‹œ
    - initial_value (option)
        - valueëŠ” simultaion time 0ì— setë¨
    - parameter
        - ìì£¼ ì‚¬ìš©í•˜ëŠ” ìƒìˆ˜ëŠ” íŒŒë¼ë¯¸í„°ë¡œ ì´ë¦„ ì§€ì • ê°€ëŠ¥
        - ex ) `Parameter` BusSize = 16;
- procedure Routines for Behavior Description
    - initial
        - Never executes again
    - always
        - powerê°€ ìˆëŠ” ì´ìƒ ê³„ì—ì—ã…”ì—ì—ì—ì—ã…”ã…‡ì—ì† í•¨
- Variable Assignment
    - target of the assignment = register (netì€ ë¶ˆê°€ëŠ¥)
    - initial í˜¹ì€ always ì˜ behavior block ì•ì—ì„œ Variable íƒ€ì…ì˜ Signalì„ ë¨¼ì € ì •ì˜í•´ì•¼ í•¨

## ğŸ–¨ ê³¼ì œ ëª¨ìŒ

---

- **Half adder**
    
    ```verilog
    module test_HalfAdder(
        input A,
        input B,
        output S,
        output C
        );
    assign S = A ^ B ;
    assign C = A & B ;
    endmodule
    ```
    
    ![image.png](image%2013.png)
    
    ![image.png](image%2014.png)
    
- **Full adder**
    
    ```jsx
    module test_FullAdder(
        input A,
        input B,
        input C_in,
        output S,
        output C_out
        );
        wire s, c1, c2;
        test_HalfAdder HA1(.A(A),.B(B),.C(c1),.S(s));
        test_HalfAdder HA2(.A(s),.B(C_in),.C(c2),.S(S));
        assign C_out = c1 | c2  ;
    endmodule
    ```
    
    ![image.png](image%2015.png)
    
    ![image.png](image%2016.png)
    
    - ë‹¤ë¥¸ ë°©ë²•
        
        ```verilog
        module fadd ( 
            input a, b, cin,
            output cout, sum );
            assign {cout,sum} = a + b + cin;
        endmodule
        ```
        
        **{} ìœ¼ë¡œ ë‘ ë³€ìˆ˜ë¥¼ ë¬¶ì–´ì„œ ë°›ì„ ìˆ˜ ìˆë‹¤!**
        
- **8ë¹„íŠ¸ ê°€ê°ì‚°ê¸°**
    
    ![image.png](image%2017.png)
    
    ```verilog
    module test_AdderSubstractor (
        input [7:0] x,
        input [7:0] y, 
        input sel,
        output [8:0] sum
        );
        
        wire [8:0] c; // ìºë¦¬ ë§Œë“¤ê¸°
        if(sel)
    	    begin
    		    c[0] = 1;
    		    assign y = y ^ {8{sub}};
    		  end
    	  else
    		  assign c[0] = 0; //ì²«ë²ˆì§¸ carry in = 0
        
        genvar i;
        generate
            for (i = 0; i < 8; i = i + 1) begin : U2
                FA FA1(A[i], B[i], C_in[i], C_out[i+1], S[i]);
            end
    		endgenerate
    		
        assign S[8] = C_out[8];
        
    endmodule
     
    module FA (
        input A,
        input B,
        input C_in,
        output S,
        output C_out
        );
        wire s, c1, c2;
        test_HalfAdder HA1(.A(A),.B(B),.C(c1),.S(s));
        test_HalfAdder HA2(.A(s),.B(C_in),.C(c2),.S(S));
        assign C_out = c1 | c2  ;
    endmodule
    ```
    
- **4 to 1 mux**
    
    ```verilog
    module MUX4to1(
    	input A,
    	input B,
    	input C,
    	input D,
    	input [1:0] S,
    	output reg M
    );
    	
    	always @(*) 
    	begin
    		case(S)
              2'b00 : M = A;
              2'b01 : M = B;
              2'b10 : M = C;
              2'b11 : M = D;
    		endcase
    	end
    endmodule
    ```
    
    ![image.png](image%2018.png)
    
- **8bit ë ˆì§€ìŠ¤í„°**
    
    ![image.png](image%2019.png)
    
    ```verilog
    module test_8BitRegister(
        input clk,
        input reset,
        input EN,
        input [7:0] Input,
        output reg [7:0] Output
    );
    
        always @(posedge clk) begin
            if (reset) begin
                Output = 8'b0;
            end
            else if (EN) begin
                Output = Input;
            end
        end
    
    endmodule
    ```
    
    ![image.png](96d05a99-9e4c-4ba2-91e7-fcff2be046c7.png)
    
- **ìë™ ë¬¼ì£¼ê¸° ì‹œìŠ¤í…œ**
    
    ```verilog
    module auto_mulbburigae(
        input [8:0] soil,
        input clk,
        output reg pour_water
    );
        reg [1:0] dried_time;
        wire [1:0] row1, row2;
        wire [2:0] row3, sum1, hydrated_soil;
        FullAdder ROW_FA1(.a(soil[0]), .b(soil[1]), .cin(soil[2]), .sum(row1));
        FullAdder ROW_FA2(.a(soil[3]), .b(soil[4]), .cin(soil[5]), .sum(row2));
        FullAdder ROW_FA3(.a(soil[6]), .b(soil[7]), .cin(soil[8]), .sum(row3[1:0]));
        assign row3[2] = 1'b0;
        
        HalfAdder2bit HA1(.a(row1), .b(row2), .sum(sum1));
        HalfAdder2bit HA2(.a(sum1), .b(row3), .sum(hydrated_soil));
    
        always @(posedge clk) begin        
    		    if (hydrated_soil < 3'd6) 
    			    begin  
                if (dried_time >= 2'd2) 
    	            begin
    	                pour_water <= 1'b1;
    	                dried_time <= 2'd0;
    	            end 
                else
    	            begin
    	                pour_water <= 1'b0;
    	                dried_time <= dried_time + 1;
    	            end
    	        end 
            else 
    	        begin
    	            pour_water <= 1'b0;
    	            dried_time <= 2'd0;
    	        end
        end
    endmodule
    
    module FullAdder( 
        input a, b, cin,
        output [1:0] sum
    );
        assign sum = a + b + cin;
    endmodule
    
    module HalfAdder2bit(
        input [1:0] a,
        input [1:0] b,
        output [2:0] sum
    );
        assign sum = a + b;
    endmodule
    ```
    
    ![image.png](image%2020.png)
    
- **ì‹¬í™”ë¬¸ì œ1 : ì§€í•˜ì²  ì†ë„ ì œì–´ì¥ì¹˜**
    
    ![image.png](image%2021.png)
    
    ![image.png](image%2022.png)
    
    ìµœê³ ì†ë„ 120km/h â†’ 7ë¹„íŠ¸ í•„ìš”. . ì§€ë§Œ 7ìë¦¬ëŠ” ì• ë§¤í•˜ë‹ˆ 8ìë¦¬ë¡œ ì§„í–‰í•¨
    
    - **ìƒê°ë“¤**
        - ê°€ëŠ¥í•œ ìŠ¤í…Œì´í„°ìŠ¤
            
            ![ì‹¤ì„  ì†ë„ 90 ë„˜ëŠ” ê²½ìš°, ì ì„  ì†ë„ 90 ì•ˆ ë„˜ëŠ” ê²½ìš°](image%2023.png)
            
            ì‹¤ì„  ì†ë„ 90 ë„˜ëŠ” ê²½ìš°, ì ì„  ì†ë„ 90 ì•ˆ ë„˜ëŠ” ê²½ìš°
            
        - **k-map**
            
            ![image.png](8fa16e56-215f-4fd2-9350-fd048b4c048f.png)
            
        - **ì •ë¦¬**
            
            input 90 ë„˜ë‚˜ ê²€ì‚¬ ë„˜ìœ¼ë©´ V = 1
            
            next_status = {VÂ·Sâ‚‚, V}
            
            brake = VÂ·Sâ‚
            
        - **ì½”ë“œ**
            
            ```verilog
            module subway(
              input [7:0] speed,
              input clk,
              output reg brake
            );
            
              wire isFast = (speed > 8'd90);
              reg [1:0] status;
            
              always @(posedge clk) 
            	    status[0] <= isFast;
            	    status[1] <= isFast & status[0];
            	    brake     <= isFast & status[1];
            	  end
            
            endmodule
            ```
            
        - testbench (GPTí•œí…Œ ì‹œì¼°ìë‹ˆë‹¤..)
            
            ```verilog
            `timescale 1ns/1ps
            
            module subway_tb;
            
              reg [7:0] speed;
              reg clk;
              wire brake;
            
              subway uut (
                .speed(speed),
                .clk(clk),
                .brake(brake)
              );
            
              always #5 clk = ~clk;
            
              // ëª¨ë‹ˆí„°ë§
              always @(posedge clk) begin
                $display("Time: %4dns | speed: %3d | brake: %b", $time, speed, brake);
              end
            
              initial begin
                // ì´ˆê¸°í™”
                clk = 0;
                speed = 0;
            
                // Waveform
                $dumpfile("subway_tb.vcd");
                $dumpvars(0, subway_tb);
            
                // === í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ===
            
                // 1. ëŠë¦° ì†ë„ ì§€ì†
                #10 speed = 8'd50;
                #20;
            
                // 2. ë¹ ë¦„ 1í´ëŸ­ (brake ì•ˆ ì¼œì ¸ì•¼ í•¨)
                #10 speed = 8'd100;
                #10 speed = 8'd80;
            
                // 3. ë¹ ë¦„ 2í´ëŸ­ (brake ì¼œì ¸ì•¼ í•¨)
                #10 speed = 8'd100;
                #10;
                #10 speed = 8'd80;
            
                // 4. ë¹ ë¦„ 4í´ëŸ­ (brake ê³„ì† ìœ ì§€)
                #10 speed = 8'd110;
                #40 speed = 8'd70;
            
                // 5. ë¹ ë¦„-ëŠë¦¼ ë°˜ë³µ (brakeê°€ ì •í™•íˆ êº¼ì¡Œë‹¤ ì¼œì§ í™•ì¸)
                #10 speed = 8'd100;
                #10 speed = 8'd85;
                #10 speed = 8'd100;
                #10;
                #10 speed = 8'd85;
            
                // 6. ê²½ê³„ í…ŒìŠ¤íŠ¸ (89 â†’ 90 â†’ 91)
                #10 speed = 8'd89;
                #10 speed = 8'd90;
                #10 speed = 8'd91;
                #10;
                #10 speed = 8'd90;
                #10 speed = 8'd91;
                #10 speed = 8'd89;
            
                // 7. ë¹ ë¦„ ë„ì¤‘ 1í´ëŸ­ë§Œ ëŠë¦¼ (brake êº¼ì ¸ì•¼ í•¨)
                #10 speed = 8'd100;
                #10;
                #10 speed = 8'd85;   // ë¹ ë¦„ ì¤‘ ì ê¹ êº¼ì§
                #10 speed = 8'd100;
            
                // ì¢…ë£Œ
                #20;
                $finish;
              end
            
            endmodule
            ```
            
        - ê²°ê³¼
            
            ```verilog
            Time:    5ns | speed:   0 | brake: x
            Time:   15ns | speed:  50 | brake: 0
            Time:   25ns | speed:  50 | brake: 0
            Time:   35ns | speed:  50 | brake: 0
            Time:   45ns | speed: 100 | brake: 0
            Time:   55ns | speed:  80 | brake: 0
            Time:   65ns | speed: 100 | brake: 0
            Time:   75ns | speed: 100 | brake: 0
            Time:   85ns | speed:  80 | brake: 0
            Time:   95ns | speed: 110 | brake: 0
            Time:  105ns | speed: 110 | brake: 0
            Time:  115ns | speed: 110 | brake: 0
            Time:  125ns | speed: 110 | brake: 1
            Time:  135ns | speed:  70 | brake: 1
            Time:  145ns | speed: 100 | brake: 0
            Time:  155ns | speed:  85 | brake: 0
            Time:  165ns | speed: 100 | brake: 0
            Time:  175ns | speed: 100 | brake: 0
            Time:  185ns | speed:  85 | brake: 0
            Time:  195ns | speed:  89 | brake: 0
            Time:  205ns | speed:  90 | brake: 0
            Time:  215ns | speed:  91 | brake: 0
            Time:  225ns | speed:  91 | brake: 0
            Time:  235ns | speed:  90 | brake: 1
            Time:  245ns | speed:  91 | brake: 1
            Time:  255ns | speed:  89 | brake: 1
            Time:  265ns | speed: 100 | brake: 0
            Time:  275ns | speed: 100 | brake: 0
            Time:  285ns | speed:  85 | brake: 0
            Time:  295ns | speed: 100 | brake: 0
            Time:  305ns | speed: 100 | brake: 0
            ```
            
- **ì‹¬í™”ë¬¸ì œ2 : ë¹„ë°€ë²ˆí˜¸ ì ê¸ˆ í•´ì œ ì¥ì¹˜**
    
    ![image.png](image%2024.png)
    
    - **ìƒê°ë“¤**
        
        12ë¹„íŠ¸ ì§œë¦¬ ì •ë‹µ ì½”ë“œ ì„¤ì • 001100010100
        
        12ë¹„íŠ¸ì§œë¦¬ ì…ë ¥ ì½”ë“œ ë§Œë“¤ê¸°
        
        ë§¤ í´ë½ 4ë¹„íŠ¸ ì‰¬í”„íŒ… + 12ë¹„íŠ¸ ì•¤ë“œì—°ì‚° 
        
        ë§ìœ¼ë©´ ì—´ê¸°
        
    - **ì½”ë“œ**
        
        ```verilog
        module DoorLock(
          input clk,
          input [3:0] key_in,
          output reg unlocked
        );
          reg [11:0] correctAnswer = 12'b001100010100;   
          reg [11:0] inputAnswer;
        
          always@(posedge clk)
            begin
              inputAnswer = {inputAnswer[7:0], key_in};
              unlocked <= (inputAnswer == correctAnswer);
            end
        endmodule
        ```
        
    - testbench (by.GPT)(ìˆœì„œëŒ€ë¡œ ì…ë ¥ 2, 2, 3, 1, 2, 3, 1, 4, 5, 5, 3, 1, 4)
        
        ```verilog
        module tb_DoorLock;
        
          reg clk;
          reg [3:0] key_in;
          wire unlocked;
        
          // DUT (Device Under Test)
          DoorLock uut (
            .clk(clk),
            .key_in(key_in),
            .unlocked(unlocked)
          );
        
          // í´ëŸ­ ìƒì„± (10nsë§ˆë‹¤ ë°˜ì „)
          always begin
            #5 clk = ~clk;
          end
        
          initial begin
            // ì´ˆê¸°í™”
            clk = 0;
            key_in = 4'b0000;  // ì´ˆê¸°ê°’
            $display("Time\tkey_in\tunlocked");
            $display("----------------------------------------------------");
            
            // ì²« ë²ˆì§¸ ì…ë ¥
            key_in = 4'b0011; #10;  // ì²« ë²ˆì§¸ 4ë¹„íŠ¸
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
            
            // ë‘ ë²ˆì§¸ ì…ë ¥
            key_in = 4'b0001; #10;  // ë‘ ë²ˆì§¸ 4ë¹„íŠ¸
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
            
            // ì„¸ ë²ˆì§¸ ì…ë ¥
            key_in = 4'b0100; #10;  // ì„¸ ë²ˆì§¸ 4ë¹„íŠ¸
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
        
            // ì •ë‹µ ì…ë ¥ í›„ unlocked ê°’ í™•ì¸
            #10;  // ì¶”ê°€ ì§€ì—°
            $display("%0t\t%b\t%b", $time, key_in, unlocked);  // unlocked ê°’ ì¶œë ¥
        
            // ì˜ëª»ëœ ì…ë ¥ ì‹œë„ (ì •ë‹µì´ ì•„ë‹ ë•Œ)
            key_in = 4'b1111; #10;
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
            
            key_in = 4'b0000; #10;
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
            
            key_in = 4'b1111; #10;
            $display("%0t\t%b\t%b", $time, key_in, unlocked);
            
            // ì˜ëª»ëœ ì…ë ¥ í›„ ìƒíƒœ ì¶œë ¥
            #10;  // ì¶”ê°€ ì§€ì—°
            $display("%0t\t%b\t%b", $time, key_in, unlocked);  // ì‹¤íŒ¨ ì‹œ unlocked = 0
        
            // ì¢…ë£Œ (ìì—°ìŠ¤ëŸ½ê²Œ ì¢…ë£Œ)
            $finish;
          end
        
        endmodule
        ```
        
    - ê²°ê³¼
        
        
        ![blocking ì ìš©ì‹œ](image%2025.png)
        
        blocking ì ìš©ì‹œ
        
        ![blocking ë¯¸ ì ìš©ì‹œ](image%2026.png)
        
        blocking ë¯¸ ì ìš©ì‹œ