git clone --depth 1 --no-tags https://github.com/jsamarth/GuitarPedalBoard.git f:/verilog_sva_gh_scraper/data/full_repos/260807252
git clone --depth 1 --no-tags https://github.com/ChristianKouris/cse140l-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/259474020
git clone --depth 1 --no-tags https://github.com/strangetrail/simple_convolution.git f:/verilog_sva_gh_scraper/data/full_repos/259650920
git clone --depth 1 --no-tags https://github.com/alex-aleyan/stratix10_dev_board.git f:/verilog_sva_gh_scraper/data/full_repos/241204164
git clone --depth 1 --no-tags https://github.com/anujp10/EE_599_aspatil_5704035814.git f:/verilog_sva_gh_scraper/data/full_repos/245590498
git clone --depth 1 --no-tags https://github.com/XavRobo/IbexAsynchrone.git f:/verilog_sva_gh_scraper/data/full_repos/246067931
git clone --depth 1 --no-tags https://github.com/hellgate202/freq_meas.git f:/verilog_sva_gh_scraper/data/full_repos/274327910
git clone --depth 1 --no-tags https://github.com/waseemorphali/segment_display.git f:/verilog_sva_gh_scraper/data/full_repos/274229720
git clone --depth 1 --no-tags https://github.com/aaronferrucci/svmonty.git f:/verilog_sva_gh_scraper/data/full_repos/259383395
git clone --depth 1 --no-tags https://github.com/Chandlerxlnx/UVM_Example.git f:/verilog_sva_gh_scraper/data/full_repos/271424265
git clone --depth 1 --no-tags https://github.com/Kevin-Heyer/Kalman-Filter-Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/260052073
git clone --depth 1 --no-tags https://github.com/NWChenTW/UVM_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/263750413
git clone --depth 1 --no-tags https://github.com/spraakbanken/sparv-models.git f:/verilog_sva_gh_scraper/data/full_repos/263615757
git clone --depth 1 --no-tags https://github.com/daveant1/385-digital-systems.git f:/verilog_sva_gh_scraper/data/full_repos/265443627
git clone --depth 1 --no-tags https://github.com/BenHalpe/Sim1.git f:/verilog_sva_gh_scraper/data/full_repos/265809524
git clone --depth 1 --no-tags https://github.com/freddyD77/Block-Floating-Point-Vector-Dot-Product-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/271095618
git clone --depth 1 --no-tags https://github.com/wwkkww1983/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/269886032
git clone --depth 1 --no-tags https://github.com/DUNE-DAQ/protodune-wib-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/253184243
git clone --depth 1 --no-tags https://github.com/afans4/Verilogmod.git f:/verilog_sva_gh_scraper/data/full_repos/244796544
git clone --depth 1 --no-tags https://github.com/raibu/vlog-labs.git f:/verilog_sva_gh_scraper/data/full_repos/244048726
git clone --depth 1 --no-tags https://github.com/isikozsoy/CS223_Course_Project.git f:/verilog_sva_gh_scraper/data/full_repos/241934964
git clone --depth 1 --no-tags https://github.com/harinidarapu/Accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/240947941
git clone --depth 1 --no-tags https://github.com/cufeolm/KA_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/248354679
git clone --depth 1 --no-tags https://github.com/Ag48/demo_structure_regfile.git f:/verilog_sva_gh_scraper/data/full_repos/249199164
git clone --depth 1 --no-tags https://github.com/hk700/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/249088680
git clone --depth 1 --no-tags https://github.com/msattine/misc.git f:/verilog_sva_gh_scraper/data/full_repos/252147208
git clone --depth 1 --no-tags https://github.com/brunocamboim/arq2-verilog-trabalho-processador.git f:/verilog_sva_gh_scraper/data/full_repos/250356061
git clone --depth 1 --no-tags https://github.com/ialit/18742-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/253068282
git clone --depth 1 --no-tags https://github.com/aqweszxcd/ClosestEditDistance.git f:/verilog_sva_gh_scraper/data/full_repos/264415349
git clone --depth 1 --no-tags https://github.com/merledu/Buraq-mini.git f:/verilog_sva_gh_scraper/data/full_repos/251519443
git clone --depth 1 --no-tags https://github.com/AnouarNechi/ITI-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/249434400
git clone --depth 1 --no-tags https://github.com/srishis/vm2002.git f:/verilog_sva_gh_scraper/data/full_repos/253138757
git clone --depth 1 --no-tags https://github.com/ralfgad/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/271469091
git clone --depth 1 --no-tags https://github.com/AnkithMuralidhar/HDL_SV_projects.git f:/verilog_sva_gh_scraper/data/full_repos/265322761
git clone --depth 1 --no-tags https://github.com/hellgate202/math_lib.git f:/verilog_sva_gh_scraper/data/full_repos/260309689
git clone --depth 1 --no-tags https://github.com/tarasm2/ProjectB.git f:/verilog_sva_gh_scraper/data/full_repos/265963006
git clone --depth 1 --no-tags https://github.com/dzy10/18847-hardware-tnn-bernard-2020.git f:/verilog_sva_gh_scraper/data/full_repos/261537317
git clone --depth 1 --no-tags https://github.com/Kevin-Heyer/RISC-V_Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/273603207
git clone --depth 1 --no-tags https://github.com/chaserwhytey/VerilogTetrisGame.git f:/verilog_sva_gh_scraper/data/full_repos/242193252
git clone --depth 1 --no-tags https://github.com/gbrlribeiro/SE204.git f:/verilog_sva_gh_scraper/data/full_repos/242763997
git clone --depth 1 --no-tags https://github.com/ShaunCrippen/School-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/243188605
git clone --depth 1 --no-tags https://github.com/mtdudek/RISC-V_caches.git f:/verilog_sva_gh_scraper/data/full_repos/243130528
git clone --depth 1 --no-tags https://github.com/chrissteinsland/DDS2_termproject.git f:/verilog_sva_gh_scraper/data/full_repos/245173108
git clone --depth 1 --no-tags https://github.com/maorshweky/oribar_training.git f:/verilog_sva_gh_scraper/data/full_repos/247981904
git clone --depth 1 --no-tags https://github.com/ssulca/interconnet.git f:/verilog_sva_gh_scraper/data/full_repos/248568719
git clone --depth 1 --no-tags https://github.com/srishis/DFF_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/250923254
git clone --depth 1 --no-tags https://github.com/MspecialK/FLOATING_SQRT.git f:/verilog_sva_gh_scraper/data/full_repos/243304985
git clone --depth 1 --no-tags https://github.com/LeandroDorta/gcd_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/258904291
git clone --depth 1 --no-tags https://github.com/Ashnfreeman/N-bit_graycode_binary_converter_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/262494941
git clone --depth 1 --no-tags https://github.com/freddyD77/Efficient-Convolutional-Neural-Network-Layer-on-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/263365452
git clone --depth 1 --no-tags https://github.com/daveant1/385-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/265443108
git clone --depth 1 --no-tags https://github.com/wilson07code/Arbiter_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/264679065
git clone --depth 1 --no-tags https://github.com/victorg11/VLSI_System_Design_ECE474.git f:/verilog_sva_gh_scraper/data/full_repos/268914886
git clone --depth 1 --no-tags https://github.com/ejziel/Mips-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/265906468
git clone --depth 1 --no-tags https://github.com/melt-umn/rewriting-regex-matching.git f:/verilog_sva_gh_scraper/data/full_repos/262402887
git clone --depth 1 --no-tags https://github.com/cetola/ECE593-Cetola-Inan.git f:/verilog_sva_gh_scraper/data/full_repos/242395520
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/chasm.git f:/verilog_sva_gh_scraper/data/full_repos/242140309
git clone --depth 1 --no-tags https://github.com/alegouis/my_repo.git f:/verilog_sva_gh_scraper/data/full_repos/243796880
git clone --depth 1 --no-tags https://github.com/wilson07code/LAB_prog.git f:/verilog_sva_gh_scraper/data/full_repos/245181398
git clone --depth 1 --no-tags https://github.com/navahc/msd_project.git f:/verilog_sva_gh_scraper/data/full_repos/245896062
git clone --depth 1 --no-tags https://github.com/wilson07code/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/245946317
git clone --depth 1 --no-tags https://github.com/RussellKook/CSE271.git f:/verilog_sva_gh_scraper/data/full_repos/245720083
git clone --depth 1 --no-tags https://github.com/mateusfh/Concepcao.git f:/verilog_sva_gh_scraper/data/full_repos/247950776
git clone --depth 1 --no-tags https://github.com/ujunhwan/de1soc-fpga-hps-speed-comparison.git f:/verilog_sva_gh_scraper/data/full_repos/247681236
git clone --depth 1 --no-tags https://github.com/faaiqgwaqar/ECE271-Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/249614325
git clone --depth 1 --no-tags https://github.com/terati/Kirby_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/255243650
git clone --depth 1 --no-tags https://github.com/has58/perceptron_systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/266903541
git clone --depth 1 --no-tags https://github.com/aqweszxcd/AES256ECB_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/264421273
git clone --depth 1 --no-tags https://github.com/samarth2317/Designing-of-Permutation-Engine-for-SHA-3-256-Hash.git f:/verilog_sva_gh_scraper/data/full_repos/264557598
git clone --depth 1 --no-tags https://github.com/michele-t/FMU.git f:/verilog_sva_gh_scraper/data/full_repos/275611178
git clone --depth 1 --no-tags https://github.com/jaycordaro/Basic-MAX10-FPGA-project-PLL.git f:/verilog_sva_gh_scraper/data/full_repos/274589402
git clone --depth 1 --no-tags https://github.com/pulp-platform/snitch.git f:/verilog_sva_gh_scraper/data/full_repos/289236605
git clone --depth 1 --no-tags https://github.com/fpgasystems/Coyote.git f:/verilog_sva_gh_scraper/data/full_repos/292958683
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/LM-RISCV-DV.git f:/verilog_sva_gh_scraper/data/full_repos/286453572
git clone --depth 1 --no-tags https://github.com/f4pga/prjuray.git f:/verilog_sva_gh_scraper/data/full_repos/279968526
git clone --depth 1 --no-tags https://github.com/dadongshangu/async_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/292976057
git clone --depth 1 --no-tags https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020.git f:/verilog_sva_gh_scraper/data/full_repos/288974075
git clone --depth 1 --no-tags https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC.git f:/verilog_sva_gh_scraper/data/full_repos/289939604
git clone --depth 1 --no-tags https://github.com/ThalesGroup/cva6-softcore-contest.git f:/verilog_sva_gh_scraper/data/full_repos/304030213
git clone --depth 1 --no-tags https://github.com/j-marjanovic/pp-sp-reference-design.git f:/verilog_sva_gh_scraper/data/full_repos/291270895
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/apb-uart-uvm-env.git f:/verilog_sva_gh_scraper/data/full_repos/311890035
git clone --depth 1 --no-tags https://github.com/Anjali-287/SPI-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/277051337
git clone --depth 1 --no-tags https://github.com/alaasal/GPCore.git f:/verilog_sva_gh_scraper/data/full_repos/293284979
git clone --depth 1 --no-tags https://github.com/SymbioticEDA/nerv.git f:/verilog_sva_gh_scraper/data/full_repos/305365923
git clone --depth 1 --no-tags https://github.com/ljgibbslf/basic_cache_core.git f:/verilog_sva_gh_scraper/data/full_repos/285513470
git clone --depth 1 --no-tags https://github.com/RSPwFPGAs/virtio-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/278244322
git clone --depth 1 --no-tags https://github.com/RSPwFPGAs/virtio-fpga-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/289426479
git clone --depth 1 --no-tags https://github.com/pgroupATusc/fasthash.git f:/verilog_sva_gh_scraper/data/full_repos/300706058
git clone --depth 1 --no-tags https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/301655681
git clone --depth 1 --no-tags https://github.com/CircuitCoder/mill.git f:/verilog_sva_gh_scraper/data/full_repos/299985634
git clone --depth 1 --no-tags https://github.com/shehanmunasinghe/tinyGPU.git f:/verilog_sva_gh_scraper/data/full_repos/300596733
git clone --depth 1 --no-tags https://github.com/kumarrishav14/AMBA_APB.git f:/verilog_sva_gh_scraper/data/full_repos/309136186
git clone --depth 1 --no-tags https://github.com/martinriis/RISC-V-Vector-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/284243255
git clone --depth 1 --no-tags https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB.git f:/verilog_sva_gh_scraper/data/full_repos/277882906
git clone --depth 1 --no-tags https://github.com/WeiChungWu/UVM_UART_Example.git f:/verilog_sva_gh_scraper/data/full_repos/288183829
git clone --depth 1 --no-tags https://github.com/efeslab/hardware-bugbase.git f:/verilog_sva_gh_scraper/data/full_repos/292319939
git clone --depth 1 --no-tags https://github.com/hughjackson/PeakRDL-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/309151056
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/Correlator.git f:/verilog_sva_gh_scraper/data/full_repos/277610151
git clone --depth 1 --no-tags https://github.com/amane-uehara/cpubook-code.git f:/verilog_sva_gh_scraper/data/full_repos/287538160
git clone --depth 1 --no-tags https://github.com/PulseRain/PulseRain_RISCV_MCU.git f:/verilog_sva_gh_scraper/data/full_repos/282561607
