

================================================================
== Vitis HLS Report for 'matrixMultiplication'
================================================================
* Date:           Wed Nov  6 12:43:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.513 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131091|   131091|  1.311 ms|  1.311 ms|  131092|  131092|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1_VITIS_LOOP_34_2  |   131089|   131089|        50|         32|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 32, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 53 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 54 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 55 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln32 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MATRIX_MULT.c:32]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln33 = store i13 0, i13 %indvar_flatten" [MATRIX_MULT.c:33]   --->   Operation 63 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln33 = store i7 0, i7 %i" [MATRIX_MULT.c:33]   --->   Operation 64 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln33 = store i7 0, i7 %j" [MATRIX_MULT.c:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_36_3" [MATRIX_MULT.c:33]   --->   Operation 66 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [MATRIX_MULT.c:37]   --->   Operation 67 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [MATRIX_MULT.c:33]   --->   Operation 68 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i7 %i_1" [MATRIX_MULT.c:37]   --->   Operation 69 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln37, i6 0" [MATRIX_MULT.c:37]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.64ns)   --->   "%icmp_ln33 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [MATRIX_MULT.c:33]   --->   Operation 72 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.75ns)   --->   "%add_ln33_1 = add i13 %indvar_flatten_load, i13 1" [MATRIX_MULT.c:33]   --->   Operation 73 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc27, void %for.end29" [MATRIX_MULT.c:33]   --->   Operation 74 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [MATRIX_MULT.c:34]   --->   Operation 75 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln33 = add i7 %i_1, i7 1" [MATRIX_MULT.c:33]   --->   Operation 76 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %add_ln33" [MATRIX_MULT.c:33]   --->   Operation 77 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.59ns)   --->   "%icmp_ln34 = icmp_eq  i7 %j_load, i7 64" [MATRIX_MULT.c:34]   --->   Operation 78 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.30ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i7 0, i7 %j_load" [MATRIX_MULT.c:33]   --->   Operation 79 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0" [MATRIX_MULT.c:37]   --->   Operation 80 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i7 %add_ln33, i7 %i_1" [MATRIX_MULT.c:33]   --->   Operation 81 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %select_ln33_1" [MATRIX_MULT.c:35]   --->   Operation 82 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln33_67 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 83 'select' 'select_ln33_67' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln33_2 = or i12 %select_ln33_67, i12 3" [MATRIX_MULT.c:33]   --->   Operation 84 'or' 'or_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln37_190 = zext i12 %or_ln33_2" [MATRIX_MULT.c:37]   --->   Operation 85 'zext' 'zext_ln37_190' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i8 %A, i64 0, i64 %zext_ln37_190" [MATRIX_MULT.c:37]   --->   Operation 86 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%A_load_2 = load i12 %A_addr_2" [MATRIX_MULT.c:33]   --->   Operation 87 'load' 'A_load_2' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln37_252 = zext i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 88 'zext' 'zext_ln37_252' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.71ns)   --->   "%add_ln37_63 = add i9 %zext_ln37_252, i9 192" [MATRIX_MULT.c:37]   --->   Operation 89 'add' 'add_ln37_63' <Predicate = (!icmp_ln33)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln37_258 = zext i9 %add_ln37_63" [MATRIX_MULT.c:37]   --->   Operation 90 'zext' 'zext_ln37_258' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i8 %B, i64 0, i64 %zext_ln37_258" [MATRIX_MULT.c:37]   --->   Operation 91 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%B_load_2 = load i12 %B_addr_2" [MATRIX_MULT.c:37]   --->   Operation 92 'load' 'B_load_2' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_1 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln34 = add i7 %select_ln33, i7 1" [MATRIX_MULT.c:34]   --->   Operation 93 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln34 = store i13 %add_ln33_1, i13 %indvar_flatten" [MATRIX_MULT.c:34]   --->   Operation 94 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 %select_ln33_1, i7 %i" [MATRIX_MULT.c:34]   --->   Operation 95 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 %add_ln34, i7 %j" [MATRIX_MULT.c:34]   --->   Operation 96 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%A_load_2 = load i12 %A_addr_2" [MATRIX_MULT.c:33]   --->   Operation 97 'load' 'A_load_2' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 98 [1/1] (0.29ns)   --->   "%select_ln33_69 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 98 'select' 'select_ln33_69' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln33_4 = or i12 %select_ln33_69, i12 5" [MATRIX_MULT.c:33]   --->   Operation 99 'or' 'or_ln33_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln37_192 = zext i12 %or_ln33_4" [MATRIX_MULT.c:37]   --->   Operation 100 'zext' 'zext_ln37_192' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i8 %A, i64 0, i64 %zext_ln37_192" [MATRIX_MULT.c:37]   --->   Operation 101 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.23ns)   --->   "%A_load_4 = load i12 %A_addr_4" [MATRIX_MULT.c:33]   --->   Operation 102 'load' 'A_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 103 [1/1] (0.29ns)   --->   "%select_ln33_71 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 103 'select' 'select_ln33_71' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln33_6 = or i12 %select_ln33_71, i12 7" [MATRIX_MULT.c:33]   --->   Operation 104 'or' 'or_ln33_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln37_194 = zext i12 %or_ln33_6" [MATRIX_MULT.c:37]   --->   Operation 105 'zext' 'zext_ln37_194' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i8 %A, i64 0, i64 %zext_ln37_194" [MATRIX_MULT.c:37]   --->   Operation 106 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.23ns)   --->   "%A_load_6 = load i12 %A_addr_6" [MATRIX_MULT.c:33]   --->   Operation 107 'load' 'A_load_6' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln37_253 = zext i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 108 'zext' 'zext_ln37_253' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.71ns)   --->   "%add_ln37_64 = add i9 %zext_ln37_252, i9 320" [MATRIX_MULT.c:37]   --->   Operation 109 'add' 'add_ln37_64' <Predicate = (!icmp_ln33)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_260 = zext i9 %add_ln37_64" [MATRIX_MULT.c:37]   --->   Operation 110 'zext' 'zext_ln37_260' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i8 %B, i64 0, i64 %zext_ln37_260" [MATRIX_MULT.c:37]   --->   Operation 111 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.72ns)   --->   "%add_ln37_65 = add i10 %zext_ln37_253, i10 448" [MATRIX_MULT.c:37]   --->   Operation 112 'add' 'add_ln37_65' <Predicate = (!icmp_ln33)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln37_262 = zext i10 %add_ln37_65" [MATRIX_MULT.c:37]   --->   Operation 113 'zext' 'zext_ln37_262' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i8 %B, i64 0, i64 %zext_ln37_262" [MATRIX_MULT.c:37]   --->   Operation 114 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%B_load_2 = load i12 %B_addr_2" [MATRIX_MULT.c:37]   --->   Operation 115 'load' 'B_load_2' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%B_load_4 = load i12 %B_addr_4" [MATRIX_MULT.c:37]   --->   Operation 116 'load' 'B_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%B_load_6 = load i12 %B_addr_6" [MATRIX_MULT.c:37]   --->   Operation 117 'load' 'B_load_6' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 118 [1/2] (1.23ns)   --->   "%A_load_4 = load i12 %A_addr_4" [MATRIX_MULT.c:33]   --->   Operation 118 'load' 'A_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 119 [1/2] (1.23ns)   --->   "%A_load_6 = load i12 %A_addr_6" [MATRIX_MULT.c:33]   --->   Operation 119 'load' 'A_load_6' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 120 [1/1] (0.29ns)   --->   "%select_ln33_73 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 120 'select' 'select_ln33_73' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln33_8 = or i12 %select_ln33_73, i12 9" [MATRIX_MULT.c:33]   --->   Operation 121 'or' 'or_ln33_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln37_196 = zext i12 %or_ln33_8" [MATRIX_MULT.c:37]   --->   Operation 122 'zext' 'zext_ln37_196' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i8 %A, i64 0, i64 %zext_ln37_196" [MATRIX_MULT.c:37]   --->   Operation 123 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%A_load_8 = load i12 %A_addr_8" [MATRIX_MULT.c:33]   --->   Operation 124 'load' 'A_load_8' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 125 [1/1] (0.29ns)   --->   "%select_ln33_75 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 125 'select' 'select_ln33_75' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln33_10 = or i12 %select_ln33_75, i12 11" [MATRIX_MULT.c:33]   --->   Operation 126 'or' 'or_ln33_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln37_198 = zext i12 %or_ln33_10" [MATRIX_MULT.c:37]   --->   Operation 127 'zext' 'zext_ln37_198' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i8 %A, i64 0, i64 %zext_ln37_198" [MATRIX_MULT.c:37]   --->   Operation 128 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.23ns)   --->   "%A_load_10 = load i12 %A_addr_10" [MATRIX_MULT.c:33]   --->   Operation 129 'load' 'A_load_10' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 130 [1/1] (0.72ns)   --->   "%add_ln37_66 = add i10 %zext_ln37_253, i10 576" [MATRIX_MULT.c:37]   --->   Operation 130 'add' 'add_ln37_66' <Predicate = (!icmp_ln33)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln37_264 = zext i10 %add_ln37_66" [MATRIX_MULT.c:37]   --->   Operation 131 'zext' 'zext_ln37_264' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i8 %B, i64 0, i64 %zext_ln37_264" [MATRIX_MULT.c:37]   --->   Operation 132 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.72ns)   --->   "%add_ln37_67 = add i10 %zext_ln37_253, i10 704" [MATRIX_MULT.c:37]   --->   Operation 133 'add' 'add_ln37_67' <Predicate = (!icmp_ln33)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln37_266 = zext i10 %add_ln37_67" [MATRIX_MULT.c:37]   --->   Operation 134 'zext' 'zext_ln37_266' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i8 %B, i64 0, i64 %zext_ln37_266" [MATRIX_MULT.c:37]   --->   Operation 135 'getelementptr' 'B_addr_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (1.23ns)   --->   "%B_load_4 = load i12 %B_addr_4" [MATRIX_MULT.c:37]   --->   Operation 136 'load' 'B_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 137 [1/2] (1.23ns)   --->   "%B_load_6 = load i12 %B_addr_6" [MATRIX_MULT.c:37]   --->   Operation 137 'load' 'B_load_6' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 138 [2/2] (1.23ns)   --->   "%B_load_8 = load i12 %B_addr_8" [MATRIX_MULT.c:37]   --->   Operation 138 'load' 'B_load_8' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 139 [2/2] (1.23ns)   --->   "%B_load_10 = load i12 %B_addr_10" [MATRIX_MULT.c:37]   --->   Operation 139 'load' 'B_load_10' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 140 [1/2] (1.23ns)   --->   "%A_load_8 = load i12 %A_addr_8" [MATRIX_MULT.c:33]   --->   Operation 140 'load' 'A_load_8' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 141 [1/2] (1.23ns)   --->   "%A_load_10 = load i12 %A_addr_10" [MATRIX_MULT.c:33]   --->   Operation 141 'load' 'A_load_10' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 142 [1/1] (0.29ns)   --->   "%select_ln33_77 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 142 'select' 'select_ln33_77' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln33_12 = or i12 %select_ln33_77, i12 13" [MATRIX_MULT.c:33]   --->   Operation 143 'or' 'or_ln33_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln37_200 = zext i12 %or_ln33_12" [MATRIX_MULT.c:37]   --->   Operation 144 'zext' 'zext_ln37_200' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i8 %A, i64 0, i64 %zext_ln37_200" [MATRIX_MULT.c:37]   --->   Operation 145 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (1.23ns)   --->   "%A_load_12 = load i12 %A_addr_12" [MATRIX_MULT.c:33]   --->   Operation 146 'load' 'A_load_12' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 147 [1/1] (0.29ns)   --->   "%select_ln33_79 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 147 'select' 'select_ln33_79' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln33_14 = or i12 %select_ln33_79, i12 15" [MATRIX_MULT.c:33]   --->   Operation 148 'or' 'or_ln33_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln37_202 = zext i12 %or_ln33_14" [MATRIX_MULT.c:37]   --->   Operation 149 'zext' 'zext_ln37_202' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i8 %A, i64 0, i64 %zext_ln37_202" [MATRIX_MULT.c:37]   --->   Operation 150 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (1.23ns)   --->   "%A_load_14 = load i12 %A_addr_14" [MATRIX_MULT.c:33]   --->   Operation 151 'load' 'A_load_14' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln37_254 = zext i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 152 'zext' 'zext_ln37_254' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i9 %add_ln37_64" [MATRIX_MULT.c:37]   --->   Operation 153 'sext' 'sext_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln37_268 = zext i10 %sext_ln37_2" [MATRIX_MULT.c:37]   --->   Operation 154 'zext' 'zext_ln37_268' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i8 %B, i64 0, i64 %zext_ln37_268" [MATRIX_MULT.c:37]   --->   Operation 155 'getelementptr' 'B_addr_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.73ns)   --->   "%add_ln37_68 = add i11 %zext_ln37_254, i11 960" [MATRIX_MULT.c:37]   --->   Operation 156 'add' 'add_ln37_68' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln37_270 = zext i11 %add_ln37_68" [MATRIX_MULT.c:37]   --->   Operation 157 'zext' 'zext_ln37_270' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i8 %B, i64 0, i64 %zext_ln37_270" [MATRIX_MULT.c:37]   --->   Operation 158 'getelementptr' 'B_addr_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 159 [1/2] (1.23ns)   --->   "%B_load_8 = load i12 %B_addr_8" [MATRIX_MULT.c:37]   --->   Operation 159 'load' 'B_load_8' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%B_load_10 = load i12 %B_addr_10" [MATRIX_MULT.c:37]   --->   Operation 160 'load' 'B_load_10' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 161 [2/2] (1.23ns)   --->   "%B_load_12 = load i12 %B_addr_12" [MATRIX_MULT.c:37]   --->   Operation 161 'load' 'B_load_12' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 162 [2/2] (1.23ns)   --->   "%B_load_14 = load i12 %B_addr_14" [MATRIX_MULT.c:37]   --->   Operation 162 'load' 'B_load_14' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.96>
ST_5 : Operation 163 [1/2] (1.23ns)   --->   "%A_load_12 = load i12 %A_addr_12" [MATRIX_MULT.c:33]   --->   Operation 163 'load' 'A_load_12' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 164 [1/2] (1.23ns)   --->   "%A_load_14 = load i12 %A_addr_14" [MATRIX_MULT.c:33]   --->   Operation 164 'load' 'A_load_14' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 165 [1/1] (0.29ns)   --->   "%select_ln33_81 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 165 'select' 'select_ln33_81' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln33_16 = or i12 %select_ln33_81, i12 17" [MATRIX_MULT.c:33]   --->   Operation 166 'or' 'or_ln33_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln37_204 = zext i12 %or_ln33_16" [MATRIX_MULT.c:37]   --->   Operation 167 'zext' 'zext_ln37_204' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i8 %A, i64 0, i64 %zext_ln37_204" [MATRIX_MULT.c:37]   --->   Operation 168 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 169 [2/2] (1.23ns)   --->   "%A_load_16 = load i12 %A_addr_16" [MATRIX_MULT.c:33]   --->   Operation 169 'load' 'A_load_16' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 170 [1/1] (0.29ns)   --->   "%select_ln33_83 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 170 'select' 'select_ln33_83' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln33_18 = or i12 %select_ln33_83, i12 19" [MATRIX_MULT.c:33]   --->   Operation 171 'or' 'or_ln33_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln37_206 = zext i12 %or_ln33_18" [MATRIX_MULT.c:37]   --->   Operation 172 'zext' 'zext_ln37_206' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i8 %A, i64 0, i64 %zext_ln37_206" [MATRIX_MULT.c:37]   --->   Operation 173 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 174 [2/2] (1.23ns)   --->   "%A_load_18 = load i12 %A_addr_18" [MATRIX_MULT.c:33]   --->   Operation 174 'load' 'A_load_18' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 175 [1/1] (0.73ns)   --->   "%add_ln37_69 = add i11 %zext_ln37_254, i11 1088" [MATRIX_MULT.c:37]   --->   Operation 175 'add' 'add_ln37_69' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln37_272 = zext i11 %add_ln37_69" [MATRIX_MULT.c:37]   --->   Operation 176 'zext' 'zext_ln37_272' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i8 %B, i64 0, i64 %zext_ln37_272" [MATRIX_MULT.c:37]   --->   Operation 177 'getelementptr' 'B_addr_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.73ns)   --->   "%add_ln37_70 = add i11 %zext_ln37_254, i11 1216" [MATRIX_MULT.c:37]   --->   Operation 178 'add' 'add_ln37_70' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln37_274 = zext i11 %add_ln37_70" [MATRIX_MULT.c:37]   --->   Operation 179 'zext' 'zext_ln37_274' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i8 %B, i64 0, i64 %zext_ln37_274" [MATRIX_MULT.c:37]   --->   Operation 180 'getelementptr' 'B_addr_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 181 [1/2] (1.23ns)   --->   "%B_load_12 = load i12 %B_addr_12" [MATRIX_MULT.c:37]   --->   Operation 181 'load' 'B_load_12' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 182 [1/2] (1.23ns)   --->   "%B_load_14 = load i12 %B_addr_14" [MATRIX_MULT.c:37]   --->   Operation 182 'load' 'B_load_14' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 183 [2/2] (1.23ns)   --->   "%B_load_16 = load i12 %B_addr_16" [MATRIX_MULT.c:37]   --->   Operation 183 'load' 'B_load_16' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_5 : Operation 184 [2/2] (1.23ns)   --->   "%B_load_18 = load i12 %B_addr_18" [MATRIX_MULT.c:37]   --->   Operation 184 'load' 'B_load_18' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 185 [1/2] (1.23ns)   --->   "%A_load_16 = load i12 %A_addr_16" [MATRIX_MULT.c:33]   --->   Operation 185 'load' 'A_load_16' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 186 [1/2] (1.23ns)   --->   "%A_load_18 = load i12 %A_addr_18" [MATRIX_MULT.c:33]   --->   Operation 186 'load' 'A_load_18' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 187 [1/1] (0.29ns)   --->   "%select_ln33_85 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 187 'select' 'select_ln33_85' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln33_20 = or i12 %select_ln33_85, i12 21" [MATRIX_MULT.c:33]   --->   Operation 188 'or' 'or_ln33_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln37_208 = zext i12 %or_ln33_20" [MATRIX_MULT.c:37]   --->   Operation 189 'zext' 'zext_ln37_208' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i8 %A, i64 0, i64 %zext_ln37_208" [MATRIX_MULT.c:37]   --->   Operation 190 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (1.23ns)   --->   "%A_load_20 = load i12 %A_addr_20" [MATRIX_MULT.c:33]   --->   Operation 191 'load' 'A_load_20' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 192 [1/1] (0.29ns)   --->   "%select_ln33_87 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 192 'select' 'select_ln33_87' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln33_22 = or i12 %select_ln33_87, i12 23" [MATRIX_MULT.c:33]   --->   Operation 193 'or' 'or_ln33_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln37_210 = zext i12 %or_ln33_22" [MATRIX_MULT.c:37]   --->   Operation 194 'zext' 'zext_ln37_210' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i8 %A, i64 0, i64 %zext_ln37_210" [MATRIX_MULT.c:37]   --->   Operation 195 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (1.23ns)   --->   "%A_load_22 = load i12 %A_addr_22" [MATRIX_MULT.c:33]   --->   Operation 196 'load' 'A_load_22' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 197 [1/1] (0.73ns)   --->   "%add_ln37_71 = add i11 %zext_ln37_254, i11 1344" [MATRIX_MULT.c:37]   --->   Operation 197 'add' 'add_ln37_71' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln37_276 = zext i11 %add_ln37_71" [MATRIX_MULT.c:37]   --->   Operation 198 'zext' 'zext_ln37_276' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr i8 %B, i64 0, i64 %zext_ln37_276" [MATRIX_MULT.c:37]   --->   Operation 199 'getelementptr' 'B_addr_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.73ns)   --->   "%add_ln37_72 = add i11 %zext_ln37_254, i11 1472" [MATRIX_MULT.c:37]   --->   Operation 200 'add' 'add_ln37_72' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln37_278 = zext i11 %add_ln37_72" [MATRIX_MULT.c:37]   --->   Operation 201 'zext' 'zext_ln37_278' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr i8 %B, i64 0, i64 %zext_ln37_278" [MATRIX_MULT.c:37]   --->   Operation 202 'getelementptr' 'B_addr_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 203 [1/2] (1.23ns)   --->   "%B_load_16 = load i12 %B_addr_16" [MATRIX_MULT.c:37]   --->   Operation 203 'load' 'B_load_16' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 204 [1/2] (1.23ns)   --->   "%B_load_18 = load i12 %B_addr_18" [MATRIX_MULT.c:37]   --->   Operation 204 'load' 'B_load_18' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 205 [2/2] (1.23ns)   --->   "%B_load_20 = load i12 %B_addr_20" [MATRIX_MULT.c:37]   --->   Operation 205 'load' 'B_load_20' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_6 : Operation 206 [2/2] (1.23ns)   --->   "%B_load_22 = load i12 %B_addr_22" [MATRIX_MULT.c:37]   --->   Operation 206 'load' 'B_load_22' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 207 [1/2] (1.23ns)   --->   "%A_load_20 = load i12 %A_addr_20" [MATRIX_MULT.c:33]   --->   Operation 207 'load' 'A_load_20' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 208 [1/2] (1.23ns)   --->   "%A_load_22 = load i12 %A_addr_22" [MATRIX_MULT.c:33]   --->   Operation 208 'load' 'A_load_22' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 209 [1/1] (0.29ns)   --->   "%select_ln33_89 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 209 'select' 'select_ln33_89' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln33_24 = or i12 %select_ln33_89, i12 25" [MATRIX_MULT.c:33]   --->   Operation 210 'or' 'or_ln33_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln37_212 = zext i12 %or_ln33_24" [MATRIX_MULT.c:37]   --->   Operation 211 'zext' 'zext_ln37_212' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i8 %A, i64 0, i64 %zext_ln37_212" [MATRIX_MULT.c:37]   --->   Operation 212 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 213 [2/2] (1.23ns)   --->   "%A_load_24 = load i12 %A_addr_24" [MATRIX_MULT.c:33]   --->   Operation 213 'load' 'A_load_24' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 214 [1/1] (0.29ns)   --->   "%select_ln33_91 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 214 'select' 'select_ln33_91' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln33_26 = or i12 %select_ln33_91, i12 27" [MATRIX_MULT.c:33]   --->   Operation 215 'or' 'or_ln33_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln37_214 = zext i12 %or_ln33_26" [MATRIX_MULT.c:37]   --->   Operation 216 'zext' 'zext_ln37_214' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i8 %A, i64 0, i64 %zext_ln37_214" [MATRIX_MULT.c:37]   --->   Operation 217 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 218 [2/2] (1.23ns)   --->   "%A_load_26 = load i12 %A_addr_26" [MATRIX_MULT.c:33]   --->   Operation 218 'load' 'A_load_26' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln37_5 = sext i10 %add_ln37_66" [MATRIX_MULT.c:37]   --->   Operation 219 'sext' 'sext_ln37_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln37_280 = zext i11 %sext_ln37_5" [MATRIX_MULT.c:37]   --->   Operation 220 'zext' 'zext_ln37_280' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr i8 %B, i64 0, i64 %zext_ln37_280" [MATRIX_MULT.c:37]   --->   Operation 221 'getelementptr' 'B_addr_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i10 %add_ln37_67" [MATRIX_MULT.c:37]   --->   Operation 222 'sext' 'sext_ln37_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln37_282 = zext i11 %sext_ln37_7" [MATRIX_MULT.c:37]   --->   Operation 223 'zext' 'zext_ln37_282' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr i8 %B, i64 0, i64 %zext_ln37_282" [MATRIX_MULT.c:37]   --->   Operation 224 'getelementptr' 'B_addr_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 225 [1/2] (1.23ns)   --->   "%B_load_20 = load i12 %B_addr_20" [MATRIX_MULT.c:37]   --->   Operation 225 'load' 'B_load_20' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 226 [1/2] (1.23ns)   --->   "%B_load_22 = load i12 %B_addr_22" [MATRIX_MULT.c:37]   --->   Operation 226 'load' 'B_load_22' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 227 [2/2] (1.23ns)   --->   "%B_load_24 = load i12 %B_addr_24" [MATRIX_MULT.c:37]   --->   Operation 227 'load' 'B_load_24' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_7 : Operation 228 [2/2] (1.23ns)   --->   "%B_load_26 = load i12 %B_addr_26" [MATRIX_MULT.c:37]   --->   Operation 228 'load' 'B_load_26' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 1.97>
ST_8 : Operation 229 [1/2] (1.23ns)   --->   "%A_load_24 = load i12 %A_addr_24" [MATRIX_MULT.c:33]   --->   Operation 229 'load' 'A_load_24' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 230 [1/2] (1.23ns)   --->   "%A_load_26 = load i12 %A_addr_26" [MATRIX_MULT.c:33]   --->   Operation 230 'load' 'A_load_26' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 231 [1/1] (0.29ns)   --->   "%select_ln33_93 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 231 'select' 'select_ln33_93' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln33_28 = or i12 %select_ln33_93, i12 29" [MATRIX_MULT.c:33]   --->   Operation 232 'or' 'or_ln33_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln37_216 = zext i12 %or_ln33_28" [MATRIX_MULT.c:37]   --->   Operation 233 'zext' 'zext_ln37_216' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i8 %A, i64 0, i64 %zext_ln37_216" [MATRIX_MULT.c:37]   --->   Operation 234 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 235 [2/2] (1.23ns)   --->   "%A_load_28 = load i12 %A_addr_28" [MATRIX_MULT.c:33]   --->   Operation 235 'load' 'A_load_28' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 236 [1/1] (0.29ns)   --->   "%select_ln33_95 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 236 'select' 'select_ln33_95' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln33_30 = or i12 %select_ln33_95, i12 31" [MATRIX_MULT.c:33]   --->   Operation 237 'or' 'or_ln33_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln37_218 = zext i12 %or_ln33_30" [MATRIX_MULT.c:37]   --->   Operation 238 'zext' 'zext_ln37_218' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i8 %A, i64 0, i64 %zext_ln37_218" [MATRIX_MULT.c:37]   --->   Operation 239 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 240 [2/2] (1.23ns)   --->   "%A_load_30 = load i12 %A_addr_30" [MATRIX_MULT.c:33]   --->   Operation 240 'load' 'A_load_30' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln37_251 = zext i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 241 'zext' 'zext_ln37_251' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln37_9 = sext i9 %add_ln37_64" [MATRIX_MULT.c:37]   --->   Operation 242 'sext' 'sext_ln37_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln37_284 = zext i11 %sext_ln37_9" [MATRIX_MULT.c:37]   --->   Operation 243 'zext' 'zext_ln37_284' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr i8 %B, i64 0, i64 %zext_ln37_284" [MATRIX_MULT.c:37]   --->   Operation 244 'getelementptr' 'B_addr_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.74ns)   --->   "%add_ln37_73 = add i12 %zext_ln37_251, i12 1984" [MATRIX_MULT.c:37]   --->   Operation 245 'add' 'add_ln37_73' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln37_286 = zext i12 %add_ln37_73" [MATRIX_MULT.c:37]   --->   Operation 246 'zext' 'zext_ln37_286' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr i8 %B, i64 0, i64 %zext_ln37_286" [MATRIX_MULT.c:37]   --->   Operation 247 'getelementptr' 'B_addr_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 248 [1/2] (1.23ns)   --->   "%B_load_24 = load i12 %B_addr_24" [MATRIX_MULT.c:37]   --->   Operation 248 'load' 'B_load_24' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 249 [1/2] (1.23ns)   --->   "%B_load_26 = load i12 %B_addr_26" [MATRIX_MULT.c:37]   --->   Operation 249 'load' 'B_load_26' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 250 [2/2] (1.23ns)   --->   "%B_load_28 = load i12 %B_addr_28" [MATRIX_MULT.c:37]   --->   Operation 250 'load' 'B_load_28' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_8 : Operation 251 [2/2] (1.23ns)   --->   "%B_load_30 = load i12 %B_addr_30" [MATRIX_MULT.c:37]   --->   Operation 251 'load' 'B_load_30' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 1.97>
ST_9 : Operation 252 [1/2] (1.23ns)   --->   "%A_load_28 = load i12 %A_addr_28" [MATRIX_MULT.c:33]   --->   Operation 252 'load' 'A_load_28' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 253 [1/2] (1.23ns)   --->   "%A_load_30 = load i12 %A_addr_30" [MATRIX_MULT.c:33]   --->   Operation 253 'load' 'A_load_30' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 254 [1/1] (0.29ns)   --->   "%select_ln33_97 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 254 'select' 'select_ln33_97' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln33_32 = or i12 %select_ln33_97, i12 33" [MATRIX_MULT.c:33]   --->   Operation 255 'or' 'or_ln33_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln37_220 = zext i12 %or_ln33_32" [MATRIX_MULT.c:37]   --->   Operation 256 'zext' 'zext_ln37_220' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i8 %A, i64 0, i64 %zext_ln37_220" [MATRIX_MULT.c:37]   --->   Operation 257 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 258 [2/2] (1.23ns)   --->   "%A_load_32 = load i12 %A_addr_32" [MATRIX_MULT.c:33]   --->   Operation 258 'load' 'A_load_32' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 259 [1/1] (0.29ns)   --->   "%select_ln33_99 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 259 'select' 'select_ln33_99' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln33_34 = or i12 %select_ln33_99, i12 35" [MATRIX_MULT.c:33]   --->   Operation 260 'or' 'or_ln33_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln37_222 = zext i12 %or_ln33_34" [MATRIX_MULT.c:37]   --->   Operation 261 'zext' 'zext_ln37_222' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i8 %A, i64 0, i64 %zext_ln37_222" [MATRIX_MULT.c:37]   --->   Operation 262 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 263 [2/2] (1.23ns)   --->   "%A_load_34 = load i12 %A_addr_34" [MATRIX_MULT.c:33]   --->   Operation 263 'load' 'A_load_34' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 264 [1/1] (0.74ns)   --->   "%add_ln37_74 = add i12 %zext_ln37_251, i12 2112" [MATRIX_MULT.c:37]   --->   Operation 264 'add' 'add_ln37_74' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln37_288 = zext i12 %add_ln37_74" [MATRIX_MULT.c:37]   --->   Operation 265 'zext' 'zext_ln37_288' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%B_addr_32 = getelementptr i8 %B, i64 0, i64 %zext_ln37_288" [MATRIX_MULT.c:37]   --->   Operation 266 'getelementptr' 'B_addr_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.74ns)   --->   "%add_ln37_75 = add i12 %zext_ln37_251, i12 2240" [MATRIX_MULT.c:37]   --->   Operation 267 'add' 'add_ln37_75' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln37_290 = zext i12 %add_ln37_75" [MATRIX_MULT.c:37]   --->   Operation 268 'zext' 'zext_ln37_290' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%B_addr_34 = getelementptr i8 %B, i64 0, i64 %zext_ln37_290" [MATRIX_MULT.c:37]   --->   Operation 269 'getelementptr' 'B_addr_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 270 [1/2] (1.23ns)   --->   "%B_load_28 = load i12 %B_addr_28" [MATRIX_MULT.c:37]   --->   Operation 270 'load' 'B_load_28' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 271 [1/2] (1.23ns)   --->   "%B_load_30 = load i12 %B_addr_30" [MATRIX_MULT.c:37]   --->   Operation 271 'load' 'B_load_30' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 272 [2/2] (1.23ns)   --->   "%B_load_32 = load i12 %B_addr_32" [MATRIX_MULT.c:37]   --->   Operation 272 'load' 'B_load_32' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_9 : Operation 273 [2/2] (1.23ns)   --->   "%B_load_34 = load i12 %B_addr_34" [MATRIX_MULT.c:37]   --->   Operation 273 'load' 'B_load_34' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 1.97>
ST_10 : Operation 274 [1/2] (1.23ns)   --->   "%A_load_32 = load i12 %A_addr_32" [MATRIX_MULT.c:33]   --->   Operation 274 'load' 'A_load_32' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 275 [1/2] (1.23ns)   --->   "%A_load_34 = load i12 %A_addr_34" [MATRIX_MULT.c:33]   --->   Operation 275 'load' 'A_load_34' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 276 [1/1] (0.29ns)   --->   "%select_ln33_101 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 276 'select' 'select_ln33_101' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln33_36 = or i12 %select_ln33_101, i12 37" [MATRIX_MULT.c:33]   --->   Operation 277 'or' 'or_ln33_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln37_224 = zext i12 %or_ln33_36" [MATRIX_MULT.c:37]   --->   Operation 278 'zext' 'zext_ln37_224' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i8 %A, i64 0, i64 %zext_ln37_224" [MATRIX_MULT.c:37]   --->   Operation 279 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 280 [2/2] (1.23ns)   --->   "%A_load_36 = load i12 %A_addr_36" [MATRIX_MULT.c:33]   --->   Operation 280 'load' 'A_load_36' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 281 [1/1] (0.29ns)   --->   "%select_ln33_103 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 281 'select' 'select_ln33_103' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln33_38 = or i12 %select_ln33_103, i12 39" [MATRIX_MULT.c:33]   --->   Operation 282 'or' 'or_ln33_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln37_226 = zext i12 %or_ln33_38" [MATRIX_MULT.c:37]   --->   Operation 283 'zext' 'zext_ln37_226' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i8 %A, i64 0, i64 %zext_ln37_226" [MATRIX_MULT.c:37]   --->   Operation 284 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 285 [2/2] (1.23ns)   --->   "%A_load_38 = load i12 %A_addr_38" [MATRIX_MULT.c:33]   --->   Operation 285 'load' 'A_load_38' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 286 [1/1] (0.74ns)   --->   "%add_ln37_76 = add i12 %zext_ln37_251, i12 2368" [MATRIX_MULT.c:37]   --->   Operation 286 'add' 'add_ln37_76' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln37_292 = zext i12 %add_ln37_76" [MATRIX_MULT.c:37]   --->   Operation 287 'zext' 'zext_ln37_292' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%B_addr_36 = getelementptr i8 %B, i64 0, i64 %zext_ln37_292" [MATRIX_MULT.c:37]   --->   Operation 288 'getelementptr' 'B_addr_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.74ns)   --->   "%add_ln37_77 = add i12 %zext_ln37_251, i12 2496" [MATRIX_MULT.c:37]   --->   Operation 289 'add' 'add_ln37_77' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln37_294 = zext i12 %add_ln37_77" [MATRIX_MULT.c:37]   --->   Operation 290 'zext' 'zext_ln37_294' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%B_addr_38 = getelementptr i8 %B, i64 0, i64 %zext_ln37_294" [MATRIX_MULT.c:37]   --->   Operation 291 'getelementptr' 'B_addr_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 292 [1/2] (1.23ns)   --->   "%B_load_32 = load i12 %B_addr_32" [MATRIX_MULT.c:37]   --->   Operation 292 'load' 'B_load_32' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 293 [1/2] (1.23ns)   --->   "%B_load_34 = load i12 %B_addr_34" [MATRIX_MULT.c:37]   --->   Operation 293 'load' 'B_load_34' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 294 [2/2] (1.23ns)   --->   "%B_load_36 = load i12 %B_addr_36" [MATRIX_MULT.c:37]   --->   Operation 294 'load' 'B_load_36' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_10 : Operation 295 [2/2] (1.23ns)   --->   "%B_load_38 = load i12 %B_addr_38" [MATRIX_MULT.c:37]   --->   Operation 295 'load' 'B_load_38' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 1.97>
ST_11 : Operation 296 [1/2] (1.23ns)   --->   "%A_load_36 = load i12 %A_addr_36" [MATRIX_MULT.c:33]   --->   Operation 296 'load' 'A_load_36' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 297 [1/2] (1.23ns)   --->   "%A_load_38 = load i12 %A_addr_38" [MATRIX_MULT.c:33]   --->   Operation 297 'load' 'A_load_38' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 298 [1/1] (0.29ns)   --->   "%select_ln33_105 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 298 'select' 'select_ln33_105' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln33_40 = or i12 %select_ln33_105, i12 41" [MATRIX_MULT.c:33]   --->   Operation 299 'or' 'or_ln33_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln37_228 = zext i12 %or_ln33_40" [MATRIX_MULT.c:37]   --->   Operation 300 'zext' 'zext_ln37_228' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i8 %A, i64 0, i64 %zext_ln37_228" [MATRIX_MULT.c:37]   --->   Operation 301 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 302 [2/2] (1.23ns)   --->   "%A_load_40 = load i12 %A_addr_40" [MATRIX_MULT.c:33]   --->   Operation 302 'load' 'A_load_40' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 303 [1/1] (0.29ns)   --->   "%select_ln33_107 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 303 'select' 'select_ln33_107' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln33_42 = or i12 %select_ln33_107, i12 43" [MATRIX_MULT.c:33]   --->   Operation 304 'or' 'or_ln33_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln37_230 = zext i12 %or_ln33_42" [MATRIX_MULT.c:37]   --->   Operation 305 'zext' 'zext_ln37_230' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i8 %A, i64 0, i64 %zext_ln37_230" [MATRIX_MULT.c:37]   --->   Operation 306 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 307 [2/2] (1.23ns)   --->   "%A_load_42 = load i12 %A_addr_42" [MATRIX_MULT.c:33]   --->   Operation 307 'load' 'A_load_42' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 308 [1/1] (0.74ns)   --->   "%add_ln37_78 = add i12 %zext_ln37_251, i12 2624" [MATRIX_MULT.c:37]   --->   Operation 308 'add' 'add_ln37_78' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln37_296 = zext i12 %add_ln37_78" [MATRIX_MULT.c:37]   --->   Operation 309 'zext' 'zext_ln37_296' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%B_addr_40 = getelementptr i8 %B, i64 0, i64 %zext_ln37_296" [MATRIX_MULT.c:37]   --->   Operation 310 'getelementptr' 'B_addr_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.74ns)   --->   "%add_ln37_79 = add i12 %zext_ln37_251, i12 2752" [MATRIX_MULT.c:37]   --->   Operation 311 'add' 'add_ln37_79' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln37_298 = zext i12 %add_ln37_79" [MATRIX_MULT.c:37]   --->   Operation 312 'zext' 'zext_ln37_298' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%B_addr_42 = getelementptr i8 %B, i64 0, i64 %zext_ln37_298" [MATRIX_MULT.c:37]   --->   Operation 313 'getelementptr' 'B_addr_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 314 [1/2] (1.23ns)   --->   "%B_load_36 = load i12 %B_addr_36" [MATRIX_MULT.c:37]   --->   Operation 314 'load' 'B_load_36' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 315 [1/2] (1.23ns)   --->   "%B_load_38 = load i12 %B_addr_38" [MATRIX_MULT.c:37]   --->   Operation 315 'load' 'B_load_38' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 316 [2/2] (1.23ns)   --->   "%B_load_40 = load i12 %B_addr_40" [MATRIX_MULT.c:37]   --->   Operation 316 'load' 'B_load_40' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_11 : Operation 317 [2/2] (1.23ns)   --->   "%B_load_42 = load i12 %B_addr_42" [MATRIX_MULT.c:37]   --->   Operation 317 'load' 'B_load_42' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 1.97>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln35, i6 0" [MATRIX_MULT.c:35]   --->   Operation 318 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 319 [1/2] (1.23ns)   --->   "%A_load_40 = load i12 %A_addr_40" [MATRIX_MULT.c:33]   --->   Operation 319 'load' 'A_load_40' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 320 [1/2] (1.23ns)   --->   "%A_load_42 = load i12 %A_addr_42" [MATRIX_MULT.c:33]   --->   Operation 320 'load' 'A_load_42' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 321 [1/1] (0.29ns)   --->   "%select_ln33_109 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 321 'select' 'select_ln33_109' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln33_44 = or i12 %select_ln33_109, i12 45" [MATRIX_MULT.c:33]   --->   Operation 322 'or' 'or_ln33_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln37_232 = zext i12 %or_ln33_44" [MATRIX_MULT.c:37]   --->   Operation 323 'zext' 'zext_ln37_232' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i8 %A, i64 0, i64 %zext_ln37_232" [MATRIX_MULT.c:37]   --->   Operation 324 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 325 [2/2] (1.23ns)   --->   "%A_load_44 = load i12 %A_addr_44" [MATRIX_MULT.c:33]   --->   Operation 325 'load' 'A_load_44' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 326 [1/1] (0.29ns)   --->   "%select_ln33_111 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 326 'select' 'select_ln33_111' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln33_46 = or i12 %select_ln33_111, i12 47" [MATRIX_MULT.c:33]   --->   Operation 327 'or' 'or_ln33_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln37_234 = zext i12 %or_ln33_46" [MATRIX_MULT.c:37]   --->   Operation 328 'zext' 'zext_ln37_234' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i8 %A, i64 0, i64 %zext_ln37_234" [MATRIX_MULT.c:37]   --->   Operation 329 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 330 [2/2] (1.23ns)   --->   "%A_load_46 = load i12 %A_addr_46" [MATRIX_MULT.c:33]   --->   Operation 330 'load' 'A_load_46' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 331 [1/1] (0.74ns)   --->   "%add_ln37_80 = add i12 %zext_ln37_251, i12 2880" [MATRIX_MULT.c:37]   --->   Operation 331 'add' 'add_ln37_80' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln37_300 = zext i12 %add_ln37_80" [MATRIX_MULT.c:37]   --->   Operation 332 'zext' 'zext_ln37_300' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%B_addr_44 = getelementptr i8 %B, i64 0, i64 %zext_ln37_300" [MATRIX_MULT.c:37]   --->   Operation 333 'getelementptr' 'B_addr_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.74ns)   --->   "%add_ln37_81 = add i12 %zext_ln37_251, i12 3008" [MATRIX_MULT.c:37]   --->   Operation 334 'add' 'add_ln37_81' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln37_302 = zext i12 %add_ln37_81" [MATRIX_MULT.c:37]   --->   Operation 335 'zext' 'zext_ln37_302' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%B_addr_46 = getelementptr i8 %B, i64 0, i64 %zext_ln37_302" [MATRIX_MULT.c:37]   --->   Operation 336 'getelementptr' 'B_addr_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.74ns)   --->   "%add_ln35 = add i12 %tmp_1, i12 %zext_ln37_251" [MATRIX_MULT.c:35]   --->   Operation 337 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/2] (1.23ns)   --->   "%B_load_40 = load i12 %B_addr_40" [MATRIX_MULT.c:37]   --->   Operation 338 'load' 'B_load_40' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 339 [1/2] (1.23ns)   --->   "%B_load_42 = load i12 %B_addr_42" [MATRIX_MULT.c:37]   --->   Operation 339 'load' 'B_load_42' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 340 [2/2] (1.23ns)   --->   "%B_load_44 = load i12 %B_addr_44" [MATRIX_MULT.c:37]   --->   Operation 340 'load' 'B_load_44' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_12 : Operation 341 [2/2] (1.23ns)   --->   "%B_load_46 = load i12 %B_addr_46" [MATRIX_MULT.c:37]   --->   Operation 341 'load' 'B_load_46' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 342 [1/2] (1.23ns)   --->   "%A_load_44 = load i12 %A_addr_44" [MATRIX_MULT.c:33]   --->   Operation 342 'load' 'A_load_44' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 343 [1/2] (1.23ns)   --->   "%A_load_46 = load i12 %A_addr_46" [MATRIX_MULT.c:33]   --->   Operation 343 'load' 'A_load_46' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 344 [1/1] (0.29ns)   --->   "%select_ln33_113 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 344 'select' 'select_ln33_113' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln33_48 = or i12 %select_ln33_113, i12 49" [MATRIX_MULT.c:33]   --->   Operation 345 'or' 'or_ln33_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln37_236 = zext i12 %or_ln33_48" [MATRIX_MULT.c:37]   --->   Operation 346 'zext' 'zext_ln37_236' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i8 %A, i64 0, i64 %zext_ln37_236" [MATRIX_MULT.c:37]   --->   Operation 347 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (1.23ns)   --->   "%A_load_48 = load i12 %A_addr_48" [MATRIX_MULT.c:33]   --->   Operation 348 'load' 'A_load_48' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 349 [1/1] (0.29ns)   --->   "%select_ln33_115 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 349 'select' 'select_ln33_115' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln33_50 = or i12 %select_ln33_115, i12 51" [MATRIX_MULT.c:33]   --->   Operation 350 'or' 'or_ln33_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln37_238 = zext i12 %or_ln33_50" [MATRIX_MULT.c:37]   --->   Operation 351 'zext' 'zext_ln37_238' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i8 %A, i64 0, i64 %zext_ln37_238" [MATRIX_MULT.c:37]   --->   Operation 352 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 353 [2/2] (1.23ns)   --->   "%A_load_50 = load i12 %A_addr_50" [MATRIX_MULT.c:33]   --->   Operation 353 'load' 'A_load_50' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln37_12 = sext i11 %add_ln37_69" [MATRIX_MULT.c:37]   --->   Operation 354 'sext' 'sext_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln37_304 = zext i12 %sext_ln37_12" [MATRIX_MULT.c:37]   --->   Operation 355 'zext' 'zext_ln37_304' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%B_addr_48 = getelementptr i8 %B, i64 0, i64 %zext_ln37_304" [MATRIX_MULT.c:37]   --->   Operation 356 'getelementptr' 'B_addr_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln37_14 = sext i11 %add_ln37_70" [MATRIX_MULT.c:37]   --->   Operation 357 'sext' 'sext_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln37_306 = zext i12 %sext_ln37_14" [MATRIX_MULT.c:37]   --->   Operation 358 'zext' 'zext_ln37_306' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%B_addr_50 = getelementptr i8 %B, i64 0, i64 %zext_ln37_306" [MATRIX_MULT.c:37]   --->   Operation 359 'getelementptr' 'B_addr_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 360 [1/2] (1.23ns)   --->   "%B_load_44 = load i12 %B_addr_44" [MATRIX_MULT.c:37]   --->   Operation 360 'load' 'B_load_44' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 361 [1/2] (1.23ns)   --->   "%B_load_46 = load i12 %B_addr_46" [MATRIX_MULT.c:37]   --->   Operation 361 'load' 'B_load_46' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 362 [2/2] (1.23ns)   --->   "%B_load_48 = load i12 %B_addr_48" [MATRIX_MULT.c:37]   --->   Operation 362 'load' 'B_load_48' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_13 : Operation 363 [2/2] (1.23ns)   --->   "%B_load_50 = load i12 %B_addr_50" [MATRIX_MULT.c:37]   --->   Operation 363 'load' 'B_load_50' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 364 [1/2] (1.23ns)   --->   "%A_load_48 = load i12 %A_addr_48" [MATRIX_MULT.c:33]   --->   Operation 364 'load' 'A_load_48' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 365 [1/2] (1.23ns)   --->   "%A_load_50 = load i12 %A_addr_50" [MATRIX_MULT.c:33]   --->   Operation 365 'load' 'A_load_50' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 366 [1/1] (0.29ns)   --->   "%select_ln33_117 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 366 'select' 'select_ln33_117' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln33_52 = or i12 %select_ln33_117, i12 53" [MATRIX_MULT.c:33]   --->   Operation 367 'or' 'or_ln33_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln37_240 = zext i12 %or_ln33_52" [MATRIX_MULT.c:37]   --->   Operation 368 'zext' 'zext_ln37_240' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i8 %A, i64 0, i64 %zext_ln37_240" [MATRIX_MULT.c:37]   --->   Operation 369 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 370 [2/2] (1.23ns)   --->   "%A_load_52 = load i12 %A_addr_52" [MATRIX_MULT.c:33]   --->   Operation 370 'load' 'A_load_52' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 371 [1/1] (0.29ns)   --->   "%select_ln33_119 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 371 'select' 'select_ln33_119' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln33_54 = or i12 %select_ln33_119, i12 55" [MATRIX_MULT.c:33]   --->   Operation 372 'or' 'or_ln33_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln37_242 = zext i12 %or_ln33_54" [MATRIX_MULT.c:37]   --->   Operation 373 'zext' 'zext_ln37_242' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i8 %A, i64 0, i64 %zext_ln37_242" [MATRIX_MULT.c:37]   --->   Operation 374 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 375 [2/2] (1.23ns)   --->   "%A_load_54 = load i12 %A_addr_54" [MATRIX_MULT.c:33]   --->   Operation 375 'load' 'A_load_54' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln37_16 = sext i11 %add_ln37_71" [MATRIX_MULT.c:37]   --->   Operation 376 'sext' 'sext_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln37_308 = zext i12 %sext_ln37_16" [MATRIX_MULT.c:37]   --->   Operation 377 'zext' 'zext_ln37_308' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%B_addr_52 = getelementptr i8 %B, i64 0, i64 %zext_ln37_308" [MATRIX_MULT.c:37]   --->   Operation 378 'getelementptr' 'B_addr_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln37_18 = sext i11 %add_ln37_72" [MATRIX_MULT.c:37]   --->   Operation 379 'sext' 'sext_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln37_310 = zext i12 %sext_ln37_18" [MATRIX_MULT.c:37]   --->   Operation 380 'zext' 'zext_ln37_310' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%B_addr_54 = getelementptr i8 %B, i64 0, i64 %zext_ln37_310" [MATRIX_MULT.c:37]   --->   Operation 381 'getelementptr' 'B_addr_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 382 [1/2] (1.23ns)   --->   "%B_load_48 = load i12 %B_addr_48" [MATRIX_MULT.c:37]   --->   Operation 382 'load' 'B_load_48' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 383 [1/2] (1.23ns)   --->   "%B_load_50 = load i12 %B_addr_50" [MATRIX_MULT.c:37]   --->   Operation 383 'load' 'B_load_50' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 384 [2/2] (1.23ns)   --->   "%B_load_52 = load i12 %B_addr_52" [MATRIX_MULT.c:37]   --->   Operation 384 'load' 'B_load_52' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_14 : Operation 385 [2/2] (1.23ns)   --->   "%B_load_54 = load i12 %B_addr_54" [MATRIX_MULT.c:37]   --->   Operation 385 'load' 'B_load_54' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 386 [1/2] (1.23ns)   --->   "%A_load_52 = load i12 %A_addr_52" [MATRIX_MULT.c:33]   --->   Operation 386 'load' 'A_load_52' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 387 [1/2] (1.23ns)   --->   "%A_load_54 = load i12 %A_addr_54" [MATRIX_MULT.c:33]   --->   Operation 387 'load' 'A_load_54' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 388 [1/1] (0.29ns)   --->   "%select_ln33_121 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 388 'select' 'select_ln33_121' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln33_56 = or i12 %select_ln33_121, i12 57" [MATRIX_MULT.c:33]   --->   Operation 389 'or' 'or_ln33_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln37_244 = zext i12 %or_ln33_56" [MATRIX_MULT.c:37]   --->   Operation 390 'zext' 'zext_ln37_244' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i8 %A, i64 0, i64 %zext_ln37_244" [MATRIX_MULT.c:37]   --->   Operation 391 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 392 [2/2] (1.23ns)   --->   "%A_load_56 = load i12 %A_addr_56" [MATRIX_MULT.c:33]   --->   Operation 392 'load' 'A_load_56' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 393 [1/1] (0.29ns)   --->   "%select_ln33_123 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 393 'select' 'select_ln33_123' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln33_58 = or i12 %select_ln33_123, i12 59" [MATRIX_MULT.c:33]   --->   Operation 394 'or' 'or_ln33_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln37_246 = zext i12 %or_ln33_58" [MATRIX_MULT.c:37]   --->   Operation 395 'zext' 'zext_ln37_246' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i8 %A, i64 0, i64 %zext_ln37_246" [MATRIX_MULT.c:37]   --->   Operation 396 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 397 [2/2] (1.23ns)   --->   "%A_load_58 = load i12 %A_addr_58" [MATRIX_MULT.c:33]   --->   Operation 397 'load' 'A_load_58' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln37_20 = sext i10 %add_ln37_66" [MATRIX_MULT.c:37]   --->   Operation 398 'sext' 'sext_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln37_312 = zext i12 %sext_ln37_20" [MATRIX_MULT.c:37]   --->   Operation 399 'zext' 'zext_ln37_312' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%B_addr_56 = getelementptr i8 %B, i64 0, i64 %zext_ln37_312" [MATRIX_MULT.c:37]   --->   Operation 400 'getelementptr' 'B_addr_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln37_22 = sext i10 %add_ln37_67" [MATRIX_MULT.c:37]   --->   Operation 401 'sext' 'sext_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln37_314 = zext i12 %sext_ln37_22" [MATRIX_MULT.c:37]   --->   Operation 402 'zext' 'zext_ln37_314' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%B_addr_58 = getelementptr i8 %B, i64 0, i64 %zext_ln37_314" [MATRIX_MULT.c:37]   --->   Operation 403 'getelementptr' 'B_addr_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 404 [1/2] (1.23ns)   --->   "%B_load_52 = load i12 %B_addr_52" [MATRIX_MULT.c:37]   --->   Operation 404 'load' 'B_load_52' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 405 [1/2] (1.23ns)   --->   "%B_load_54 = load i12 %B_addr_54" [MATRIX_MULT.c:37]   --->   Operation 405 'load' 'B_load_54' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 406 [2/2] (1.23ns)   --->   "%B_load_56 = load i12 %B_addr_56" [MATRIX_MULT.c:37]   --->   Operation 406 'load' 'B_load_56' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_15 : Operation 407 [2/2] (1.23ns)   --->   "%B_load_58 = load i12 %B_addr_58" [MATRIX_MULT.c:37]   --->   Operation 407 'load' 'B_load_58' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 1.52>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %A_load_2" [MATRIX_MULT.c:33]   --->   Operation 408 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 409 [1/2] (1.23ns)   --->   "%A_load_56 = load i12 %A_addr_56" [MATRIX_MULT.c:33]   --->   Operation 409 'load' 'A_load_56' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 410 [1/2] (1.23ns)   --->   "%A_load_58 = load i12 %A_addr_58" [MATRIX_MULT.c:33]   --->   Operation 410 'load' 'A_load_58' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 411 [1/1] (0.29ns)   --->   "%select_ln33_125 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 411 'select' 'select_ln33_125' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln33_60 = or i12 %select_ln33_125, i12 61" [MATRIX_MULT.c:33]   --->   Operation 412 'or' 'or_ln33_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln37_248 = zext i12 %or_ln33_60" [MATRIX_MULT.c:37]   --->   Operation 413 'zext' 'zext_ln37_248' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i8 %A, i64 0, i64 %zext_ln37_248" [MATRIX_MULT.c:37]   --->   Operation 414 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 415 [2/2] (1.23ns)   --->   "%A_load_60 = load i12 %A_addr_60" [MATRIX_MULT.c:33]   --->   Operation 415 'load' 'A_load_60' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 416 [1/1] (0.29ns)   --->   "%select_ln33_127 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 416 'select' 'select_ln33_127' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln33_62 = or i12 %select_ln33_127, i12 63" [MATRIX_MULT.c:33]   --->   Operation 417 'or' 'or_ln33_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln37_250 = zext i12 %or_ln33_62" [MATRIX_MULT.c:37]   --->   Operation 418 'zext' 'zext_ln37_250' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i8 %A, i64 0, i64 %zext_ln37_250" [MATRIX_MULT.c:37]   --->   Operation 419 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 420 [2/2] (1.23ns)   --->   "%A_load_62 = load i12 %A_addr_62" [MATRIX_MULT.c:33]   --->   Operation 420 'load' 'A_load_62' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln37_24 = sext i9 %add_ln37_64" [MATRIX_MULT.c:37]   --->   Operation 421 'sext' 'sext_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln37_316 = zext i12 %sext_ln37_24" [MATRIX_MULT.c:37]   --->   Operation 422 'zext' 'zext_ln37_316' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%B_addr_60 = getelementptr i8 %B, i64 0, i64 %zext_ln37_316" [MATRIX_MULT.c:37]   --->   Operation 423 'getelementptr' 'B_addr_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.22ns)   --->   "%xor_ln37 = xor i7 %select_ln33, i7 64" [MATRIX_MULT.c:37]   --->   Operation 424 'xor' 'xor_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln37_26 = sext i7 %xor_ln37" [MATRIX_MULT.c:37]   --->   Operation 425 'sext' 'sext_ln37_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln37_318 = zext i12 %sext_ln37_26" [MATRIX_MULT.c:37]   --->   Operation 426 'zext' 'zext_ln37_318' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%B_addr_62 = getelementptr i8 %B, i64 0, i64 %zext_ln37_318" [MATRIX_MULT.c:37]   --->   Operation 427 'getelementptr' 'B_addr_62' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i8 %B_load_2" [MATRIX_MULT.c:37]   --->   Operation 428 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 429 [3/3] (0.99ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2" [MATRIX_MULT.c:37]   --->   Operation 429 'mul' 'mul_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 430 [1/2] (1.23ns)   --->   "%B_load_56 = load i12 %B_addr_56" [MATRIX_MULT.c:37]   --->   Operation 430 'load' 'B_load_56' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 431 [1/2] (1.23ns)   --->   "%B_load_58 = load i12 %B_addr_58" [MATRIX_MULT.c:37]   --->   Operation 431 'load' 'B_load_58' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 432 [2/2] (1.23ns)   --->   "%B_load_60 = load i12 %B_addr_60" [MATRIX_MULT.c:37]   --->   Operation 432 'load' 'B_load_60' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_16 : Operation 433 [2/2] (1.23ns)   --->   "%B_load_62 = load i12 %B_addr_62" [MATRIX_MULT.c:37]   --->   Operation 433 'load' 'B_load_62' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 1.93>
ST_17 : Operation 434 [1/1] (0.29ns)   --->   "%select_ln33_65 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 434 'select' 'select_ln33_65' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%or_ln33 = or i12 %select_ln33_65, i12 1" [MATRIX_MULT.c:33]   --->   Operation 435 'or' 'or_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln37_188 = zext i12 %or_ln33" [MATRIX_MULT.c:37]   --->   Operation 436 'zext' 'zext_ln37_188' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln37_188" [MATRIX_MULT.c:37]   --->   Operation 437 'getelementptr' 'A_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 438 [2/2] (1.23ns)   --->   "%A_load = load i12 %A_addr" [MATRIX_MULT.c:33]   --->   Operation 438 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 439 [1/1] (0.29ns)   --->   "%select_ln33_68 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 439 'select' 'select_ln33_68' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln33_3 = or i12 %select_ln33_68, i12 4" [MATRIX_MULT.c:33]   --->   Operation 440 'or' 'or_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln37_191 = zext i12 %or_ln33_3" [MATRIX_MULT.c:37]   --->   Operation 441 'zext' 'zext_ln37_191' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i8 %A, i64 0, i64 %zext_ln37_191" [MATRIX_MULT.c:37]   --->   Operation 442 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 443 [2/2] (1.23ns)   --->   "%A_load_3 = load i12 %A_addr_3" [MATRIX_MULT.c:33]   --->   Operation 443 'load' 'A_load_3' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i8 %A_load_4" [MATRIX_MULT.c:33]   --->   Operation 444 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 445 [1/2] (1.23ns)   --->   "%A_load_60 = load i12 %A_addr_60" [MATRIX_MULT.c:33]   --->   Operation 445 'load' 'A_load_60' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 446 [1/2] (1.23ns)   --->   "%A_load_62 = load i12 %A_addr_62" [MATRIX_MULT.c:33]   --->   Operation 446 'load' 'A_load_62' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln37_255 = zext i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 447 'zext' 'zext_ln37_255' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 448 [1/1] (0.70ns)   --->   "%add_ln37_62 = add i8 %zext_ln37_255, i8 64" [MATRIX_MULT.c:37]   --->   Operation 448 'add' 'add_ln37_62' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln37_256 = zext i8 %add_ln37_62" [MATRIX_MULT.c:37]   --->   Operation 449 'zext' 'zext_ln37_256' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln37_256" [MATRIX_MULT.c:37]   --->   Operation 450 'getelementptr' 'B_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 451 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln37_259 = zext i9 %tmp_130_cast" [MATRIX_MULT.c:37]   --->   Operation 452 'zext' 'zext_ln37_259' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 453 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i8 %B, i64 0, i64 %zext_ln37_259" [MATRIX_MULT.c:37]   --->   Operation 453 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 454 [2/2] (1.23ns)   --->   "%B_load = load i12 %B_addr" [MATRIX_MULT.c:37]   --->   Operation 454 'load' 'B_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 455 [2/3] (0.99ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2" [MATRIX_MULT.c:37]   --->   Operation 455 'mul' 'mul_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 456 [2/2] (1.23ns)   --->   "%B_load_3 = load i12 %B_addr_3" [MATRIX_MULT.c:37]   --->   Operation 456 'load' 'B_load_3' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i8 %B_load_4" [MATRIX_MULT.c:37]   --->   Operation 457 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 458 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4" [MATRIX_MULT.c:37]   --->   Operation 458 'mul' 'mul_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 459 [1/2] (1.23ns)   --->   "%B_load_60 = load i12 %B_addr_60" [MATRIX_MULT.c:37]   --->   Operation 459 'load' 'B_load_60' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_17 : Operation 460 [1/2] (1.23ns)   --->   "%B_load_62 = load i12 %B_addr_62" [MATRIX_MULT.c:37]   --->   Operation 460 'load' 'B_load_62' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 461 [1/2] (1.23ns)   --->   "%A_load = load i12 %A_addr" [MATRIX_MULT.c:33]   --->   Operation 461 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %A_load" [MATRIX_MULT.c:33]   --->   Operation 462 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 463 [1/2] (1.23ns)   --->   "%A_load_3 = load i12 %A_addr_3" [MATRIX_MULT.c:33]   --->   Operation 463 'load' 'A_load_3' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 464 [1/1] (0.29ns)   --->   "%select_ln33_70 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 464 'select' 'select_ln33_70' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln33_5 = or i12 %select_ln33_70, i12 6" [MATRIX_MULT.c:33]   --->   Operation 465 'or' 'or_ln33_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln37_193 = zext i12 %or_ln33_5" [MATRIX_MULT.c:37]   --->   Operation 466 'zext' 'zext_ln37_193' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i8 %A, i64 0, i64 %zext_ln37_193" [MATRIX_MULT.c:37]   --->   Operation 467 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 468 [2/2] (1.23ns)   --->   "%A_load_5 = load i12 %A_addr_5" [MATRIX_MULT.c:33]   --->   Operation 468 'load' 'A_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i8 %A_load_6" [MATRIX_MULT.c:33]   --->   Operation 469 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (0.29ns)   --->   "%select_ln33_72 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 470 'select' 'select_ln33_72' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln33_7 = or i12 %select_ln33_72, i12 8" [MATRIX_MULT.c:33]   --->   Operation 471 'or' 'or_ln33_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln37_195 = zext i12 %or_ln33_7" [MATRIX_MULT.c:37]   --->   Operation 472 'zext' 'zext_ln37_195' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i8 %A, i64 0, i64 %zext_ln37_195" [MATRIX_MULT.c:37]   --->   Operation 473 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 474 [2/2] (1.23ns)   --->   "%A_load_7 = load i12 %A_addr_7" [MATRIX_MULT.c:33]   --->   Operation 474 'load' 'A_load_7' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_129_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 475 'bitconcatenate' 'tmp_129_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i8 %tmp_129_cast" [MATRIX_MULT.c:37]   --->   Operation 476 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln37_261 = zext i9 %sext_ln37" [MATRIX_MULT.c:37]   --->   Operation 477 'zext' 'zext_ln37_261' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i8 %B, i64 0, i64 %zext_ln37_261" [MATRIX_MULT.c:37]   --->   Operation 478 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_132_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 479 'bitconcatenate' 'tmp_132_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln37_263 = zext i10 %tmp_132_cast" [MATRIX_MULT.c:37]   --->   Operation 480 'zext' 'zext_ln37_263' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i8 %B, i64 0, i64 %zext_ln37_263" [MATRIX_MULT.c:37]   --->   Operation 481 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 482 [1/2] (1.23ns)   --->   "%B_load = load i12 %B_addr" [MATRIX_MULT.c:37]   --->   Operation 482 'load' 'B_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %B_load" [MATRIX_MULT.c:37]   --->   Operation 483 'zext' 'zext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 484 [1/1] (1.55ns)   --->   "%mul_ln37 = mul i16 %zext_ln37, i16 %zext_ln33" [MATRIX_MULT.c:37]   --->   Operation 484 'mul' 'mul_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i16 %mul_ln37" [MATRIX_MULT.c:37]   --->   Operation 485 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_2 = mul i16 %zext_ln37_4, i16 %zext_ln33_2" [MATRIX_MULT.c:37]   --->   Operation 486 'mul' 'mul_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 487 [1/1] (0.00ns) (grouped into DSP with root node add_ln37)   --->   "%zext_ln37_5 = zext i16 %mul_ln37_2" [MATRIX_MULT.c:37]   --->   Operation 487 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 488 [1/2] (1.23ns)   --->   "%B_load_3 = load i12 %B_addr_3" [MATRIX_MULT.c:37]   --->   Operation 488 'load' 'B_load_3' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 489 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4" [MATRIX_MULT.c:37]   --->   Operation 489 'mul' 'mul_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 490 [2/2] (1.23ns)   --->   "%B_load_5 = load i12 %B_addr_5" [MATRIX_MULT.c:37]   --->   Operation 490 'load' 'B_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i8 %B_load_6" [MATRIX_MULT.c:37]   --->   Operation 491 'zext' 'zext_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 492 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6" [MATRIX_MULT.c:37]   --->   Operation 492 'mul' 'mul_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 493 [2/2] (1.23ns)   --->   "%B_load_7 = load i12 %B_addr_7" [MATRIX_MULT.c:37]   --->   Operation 493 'load' 'B_load_7' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_18 : Operation 494 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37 = add i17 %zext_ln37_1, i17 %zext_ln37_5" [MATRIX_MULT.c:37]   --->   Operation 494 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1268 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [MATRIX_MULT.c:41]   --->   Operation 1268 'ret' 'ret_ln41' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.19>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %A_load_3" [MATRIX_MULT.c:33]   --->   Operation 495 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 496 [1/2] (1.23ns)   --->   "%A_load_5 = load i12 %A_addr_5" [MATRIX_MULT.c:33]   --->   Operation 496 'load' 'A_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 497 [1/2] (1.23ns)   --->   "%A_load_7 = load i12 %A_addr_7" [MATRIX_MULT.c:33]   --->   Operation 497 'load' 'A_load_7' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i8 %A_load_8" [MATRIX_MULT.c:33]   --->   Operation 498 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.29ns)   --->   "%select_ln33_74 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 499 'select' 'select_ln33_74' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln33_9 = or i12 %select_ln33_74, i12 10" [MATRIX_MULT.c:33]   --->   Operation 500 'or' 'or_ln33_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln37_197 = zext i12 %or_ln33_9" [MATRIX_MULT.c:37]   --->   Operation 501 'zext' 'zext_ln37_197' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i8 %A, i64 0, i64 %zext_ln37_197" [MATRIX_MULT.c:37]   --->   Operation 502 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 503 [2/2] (1.23ns)   --->   "%A_load_9 = load i12 %A_addr_9" [MATRIX_MULT.c:33]   --->   Operation 503 'load' 'A_load_9' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 504 [1/1] (0.29ns)   --->   "%select_ln33_76 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 504 'select' 'select_ln33_76' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln33_11 = or i12 %select_ln33_76, i12 12" [MATRIX_MULT.c:33]   --->   Operation 505 'or' 'or_ln33_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln37_199 = zext i12 %or_ln33_11" [MATRIX_MULT.c:37]   --->   Operation 506 'zext' 'zext_ln37_199' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 507 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i8 %A, i64 0, i64 %zext_ln37_199" [MATRIX_MULT.c:37]   --->   Operation 507 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 508 [2/2] (1.23ns)   --->   "%A_load_11 = load i12 %A_addr_11" [MATRIX_MULT.c:33]   --->   Operation 508 'load' 'A_load_11' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_133_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 509 'bitconcatenate' 'tmp_133_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln37_265 = zext i10 %tmp_133_cast" [MATRIX_MULT.c:37]   --->   Operation 510 'zext' 'zext_ln37_265' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i8 %B, i64 0, i64 %zext_ln37_265" [MATRIX_MULT.c:37]   --->   Operation 511 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i9 %tmp_130_cast" [MATRIX_MULT.c:37]   --->   Operation 512 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln37_267 = zext i10 %sext_ln37_1" [MATRIX_MULT.c:37]   --->   Operation 513 'zext' 'zext_ln37_267' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i8 %B, i64 0, i64 %zext_ln37_267" [MATRIX_MULT.c:37]   --->   Operation 514 'getelementptr' 'B_addr_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i8 %B_load_3" [MATRIX_MULT.c:37]   --->   Operation 515 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 516 [1/1] (1.55ns)   --->   "%mul_ln37_3 = mul i16 %zext_ln37_6, i16 %zext_ln33_3" [MATRIX_MULT.c:37]   --->   Operation 516 'mul' 'mul_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i16 %mul_ln37_3" [MATRIX_MULT.c:37]   --->   Operation 517 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_4 = mul i16 %zext_ln37_8, i16 %zext_ln33_4" [MATRIX_MULT.c:37]   --->   Operation 518 'mul' 'mul_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 519 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_2)   --->   "%zext_ln37_9 = zext i16 %mul_ln37_4" [MATRIX_MULT.c:37]   --->   Operation 519 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 520 [1/2] (1.23ns)   --->   "%B_load_5 = load i12 %B_addr_5" [MATRIX_MULT.c:37]   --->   Operation 520 'load' 'B_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 521 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6" [MATRIX_MULT.c:37]   --->   Operation 521 'mul' 'mul_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 522 [1/2] (1.23ns)   --->   "%B_load_7 = load i12 %B_addr_7" [MATRIX_MULT.c:37]   --->   Operation 522 'load' 'B_load_7' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i8 %B_load_8" [MATRIX_MULT.c:37]   --->   Operation 523 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 524 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8" [MATRIX_MULT.c:37]   --->   Operation 524 'mul' 'mul_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 525 [2/2] (1.23ns)   --->   "%B_load_9 = load i12 %B_addr_9" [MATRIX_MULT.c:37]   --->   Operation 525 'load' 'B_load_9' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 526 [2/2] (1.23ns)   --->   "%B_load_11 = load i12 %B_addr_11" [MATRIX_MULT.c:37]   --->   Operation 526 'load' 'B_load_11' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_19 : Operation 527 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37 = add i17 %zext_ln37_1, i17 %zext_ln37_5" [MATRIX_MULT.c:37]   --->   Operation 527 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 528 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_2 = add i17 %zext_ln37_7, i17 %zext_ln37_9" [MATRIX_MULT.c:37]   --->   Operation 528 'add' 'add_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i8 %A_load_5" [MATRIX_MULT.c:33]   --->   Operation 529 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 530 [1/2] (1.23ns)   --->   "%A_load_9 = load i12 %A_addr_9" [MATRIX_MULT.c:33]   --->   Operation 530 'load' 'A_load_9' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i8 %A_load_10" [MATRIX_MULT.c:33]   --->   Operation 531 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 532 [1/2] (1.23ns)   --->   "%A_load_11 = load i12 %A_addr_11" [MATRIX_MULT.c:33]   --->   Operation 532 'load' 'A_load_11' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 533 [1/1] (0.29ns)   --->   "%select_ln33_78 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 533 'select' 'select_ln33_78' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln33_13 = or i12 %select_ln33_78, i12 14" [MATRIX_MULT.c:33]   --->   Operation 534 'or' 'or_ln33_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln37_201 = zext i12 %or_ln33_13" [MATRIX_MULT.c:37]   --->   Operation 535 'zext' 'zext_ln37_201' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 536 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i8 %A, i64 0, i64 %zext_ln37_201" [MATRIX_MULT.c:37]   --->   Operation 536 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 537 [2/2] (1.23ns)   --->   "%A_load_13 = load i12 %A_addr_13" [MATRIX_MULT.c:33]   --->   Operation 537 'load' 'A_load_13' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 538 [1/1] (0.29ns)   --->   "%select_ln33_80 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 538 'select' 'select_ln33_80' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln33_15 = or i12 %select_ln33_80, i12 16" [MATRIX_MULT.c:33]   --->   Operation 539 'or' 'or_ln33_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln37_203 = zext i12 %or_ln33_15" [MATRIX_MULT.c:37]   --->   Operation 540 'zext' 'zext_ln37_203' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i8 %A, i64 0, i64 %zext_ln37_203" [MATRIX_MULT.c:37]   --->   Operation 541 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 542 [2/2] (1.23ns)   --->   "%A_load_15 = load i12 %A_addr_15" [MATRIX_MULT.c:33]   --->   Operation 542 'load' 'A_load_15' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i8 %tmp_129_cast" [MATRIX_MULT.c:37]   --->   Operation 543 'sext' 'sext_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln37_269 = zext i10 %sext_ln37_3" [MATRIX_MULT.c:37]   --->   Operation 544 'zext' 'zext_ln37_269' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i8 %B, i64 0, i64 %zext_ln37_269" [MATRIX_MULT.c:37]   --->   Operation 545 'getelementptr' 'B_addr_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_136_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 546 'bitconcatenate' 'tmp_136_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln37_271 = zext i11 %tmp_136_cast" [MATRIX_MULT.c:37]   --->   Operation 547 'zext' 'zext_ln37_271' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i8 %B, i64 0, i64 %zext_ln37_271" [MATRIX_MULT.c:37]   --->   Operation 548 'getelementptr' 'B_addr_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i8 %B_load_5" [MATRIX_MULT.c:37]   --->   Operation 549 'zext' 'zext_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (1.55ns)   --->   "%mul_ln37_5 = mul i16 %zext_ln37_10, i16 %zext_ln33_5" [MATRIX_MULT.c:37]   --->   Operation 550 'mul' 'mul_ln37_5' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i16 %mul_ln37_5" [MATRIX_MULT.c:37]   --->   Operation 551 'zext' 'zext_ln37_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_6 = mul i16 %zext_ln37_12, i16 %zext_ln33_6" [MATRIX_MULT.c:37]   --->   Operation 552 'mul' 'mul_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 553 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_3)   --->   "%zext_ln37_13 = zext i16 %mul_ln37_6" [MATRIX_MULT.c:37]   --->   Operation 553 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 554 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8" [MATRIX_MULT.c:37]   --->   Operation 554 'mul' 'mul_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 555 [1/2] (1.23ns)   --->   "%B_load_9 = load i12 %B_addr_9" [MATRIX_MULT.c:37]   --->   Operation 555 'load' 'B_load_9' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i8 %B_load_10" [MATRIX_MULT.c:37]   --->   Operation 556 'zext' 'zext_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 557 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10" [MATRIX_MULT.c:37]   --->   Operation 557 'mul' 'mul_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 558 [1/2] (1.23ns)   --->   "%B_load_11 = load i12 %B_addr_11" [MATRIX_MULT.c:37]   --->   Operation 558 'load' 'B_load_11' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 559 [2/2] (1.23ns)   --->   "%B_load_13 = load i12 %B_addr_13" [MATRIX_MULT.c:37]   --->   Operation 559 'load' 'B_load_13' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 560 [2/2] (1.23ns)   --->   "%B_load_15 = load i12 %B_addr_15" [MATRIX_MULT.c:37]   --->   Operation 560 'load' 'B_load_15' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_20 : Operation 561 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_2 = add i17 %zext_ln37_7, i17 %zext_ln37_9" [MATRIX_MULT.c:37]   --->   Operation 561 'add' 'add_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 562 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_3 = add i17 %zext_ln37_11, i17 %zext_ln37_13" [MATRIX_MULT.c:37]   --->   Operation 562 'add' 'add_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.19>
ST_21 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i8 %A_load_7" [MATRIX_MULT.c:33]   --->   Operation 563 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i8 %A_load_12" [MATRIX_MULT.c:33]   --->   Operation 564 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 565 [1/2] (1.23ns)   --->   "%A_load_13 = load i12 %A_addr_13" [MATRIX_MULT.c:33]   --->   Operation 565 'load' 'A_load_13' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 566 [1/2] (1.23ns)   --->   "%A_load_15 = load i12 %A_addr_15" [MATRIX_MULT.c:33]   --->   Operation 566 'load' 'A_load_15' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 567 [1/1] (0.29ns)   --->   "%select_ln33_82 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 567 'select' 'select_ln33_82' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln33_17 = or i12 %select_ln33_82, i12 18" [MATRIX_MULT.c:33]   --->   Operation 568 'or' 'or_ln33_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln37_205 = zext i12 %or_ln33_17" [MATRIX_MULT.c:37]   --->   Operation 569 'zext' 'zext_ln37_205' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i8 %A, i64 0, i64 %zext_ln37_205" [MATRIX_MULT.c:37]   --->   Operation 570 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 571 [2/2] (1.23ns)   --->   "%A_load_17 = load i12 %A_addr_17" [MATRIX_MULT.c:33]   --->   Operation 571 'load' 'A_load_17' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 572 [1/1] (0.29ns)   --->   "%select_ln33_84 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 572 'select' 'select_ln33_84' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln33_19 = or i12 %select_ln33_84, i12 20" [MATRIX_MULT.c:33]   --->   Operation 573 'or' 'or_ln33_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln37_207 = zext i12 %or_ln33_19" [MATRIX_MULT.c:37]   --->   Operation 574 'zext' 'zext_ln37_207' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i8 %A, i64 0, i64 %zext_ln37_207" [MATRIX_MULT.c:37]   --->   Operation 575 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 576 [2/2] (1.23ns)   --->   "%A_load_19 = load i12 %A_addr_19" [MATRIX_MULT.c:33]   --->   Operation 576 'load' 'A_load_19' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_137_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 577 'bitconcatenate' 'tmp_137_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln37_273 = zext i11 %tmp_137_cast" [MATRIX_MULT.c:37]   --->   Operation 578 'zext' 'zext_ln37_273' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 579 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i8 %B, i64 0, i64 %zext_ln37_273" [MATRIX_MULT.c:37]   --->   Operation 579 'getelementptr' 'B_addr_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_138_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 580 'bitconcatenate' 'tmp_138_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln37_275 = zext i11 %tmp_138_cast" [MATRIX_MULT.c:37]   --->   Operation 581 'zext' 'zext_ln37_275' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i8 %B, i64 0, i64 %zext_ln37_275" [MATRIX_MULT.c:37]   --->   Operation 582 'getelementptr' 'B_addr_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i8 %B_load_7" [MATRIX_MULT.c:37]   --->   Operation 583 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 584 [1/1] (1.55ns)   --->   "%mul_ln37_7 = mul i16 %zext_ln37_14, i16 %zext_ln33_7" [MATRIX_MULT.c:37]   --->   Operation 584 'mul' 'mul_ln37_7' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i16 %mul_ln37_7" [MATRIX_MULT.c:37]   --->   Operation 585 'zext' 'zext_ln37_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_8 = mul i16 %zext_ln37_16, i16 %zext_ln33_8" [MATRIX_MULT.c:37]   --->   Operation 586 'mul' 'mul_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 587 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_6)   --->   "%zext_ln37_17 = zext i16 %mul_ln37_8" [MATRIX_MULT.c:37]   --->   Operation 587 'zext' 'zext_ln37_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 588 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10" [MATRIX_MULT.c:37]   --->   Operation 588 'mul' 'mul_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln37_24 = zext i8 %B_load_12" [MATRIX_MULT.c:37]   --->   Operation 589 'zext' 'zext_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 590 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_9)   --->   "%mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12" [MATRIX_MULT.c:37]   --->   Operation 590 'mul' 'mul_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 591 [1/2] (1.23ns)   --->   "%B_load_13 = load i12 %B_addr_13" [MATRIX_MULT.c:37]   --->   Operation 591 'load' 'B_load_13' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 592 [1/2] (1.23ns)   --->   "%B_load_15 = load i12 %B_addr_15" [MATRIX_MULT.c:37]   --->   Operation 592 'load' 'B_load_15' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 593 [2/2] (1.23ns)   --->   "%B_load_17 = load i12 %B_addr_17" [MATRIX_MULT.c:37]   --->   Operation 593 'load' 'B_load_17' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 594 [2/2] (1.23ns)   --->   "%B_load_19 = load i12 %B_addr_19" [MATRIX_MULT.c:37]   --->   Operation 594 'load' 'B_load_19' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_21 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln37_128 = zext i17 %add_ln37_2" [MATRIX_MULT.c:37]   --->   Operation 595 'zext' 'zext_ln37_128' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 596 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_3 = add i17 %zext_ln37_11, i17 %zext_ln37_13" [MATRIX_MULT.c:37]   --->   Operation 596 'add' 'add_ln37_3' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln37_129 = zext i17 %add_ln37_3" [MATRIX_MULT.c:37]   --->   Operation 597 'zext' 'zext_ln37_129' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 598 [1/1] (0.79ns)   --->   "%add_ln37_4 = add i18 %zext_ln37_129, i18 %zext_ln37_128" [MATRIX_MULT.c:37]   --->   Operation 598 'add' 'add_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 599 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_6 = add i17 %zext_ln37_15, i17 %zext_ln37_17" [MATRIX_MULT.c:37]   --->   Operation 599 'add' 'add_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.19>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i8 %A_load_9" [MATRIX_MULT.c:33]   --->   Operation 600 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i8 %A_load_14" [MATRIX_MULT.c:33]   --->   Operation 601 'zext' 'zext_ln33_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 602 [1/2] (1.23ns)   --->   "%A_load_17 = load i12 %A_addr_17" [MATRIX_MULT.c:33]   --->   Operation 602 'load' 'A_load_17' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 603 [1/2] (1.23ns)   --->   "%A_load_19 = load i12 %A_addr_19" [MATRIX_MULT.c:33]   --->   Operation 603 'load' 'A_load_19' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 604 [1/1] (0.29ns)   --->   "%select_ln33_86 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 604 'select' 'select_ln33_86' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln33_21 = or i12 %select_ln33_86, i12 22" [MATRIX_MULT.c:33]   --->   Operation 605 'or' 'or_ln33_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln37_209 = zext i12 %or_ln33_21" [MATRIX_MULT.c:37]   --->   Operation 606 'zext' 'zext_ln37_209' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i8 %A, i64 0, i64 %zext_ln37_209" [MATRIX_MULT.c:37]   --->   Operation 607 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 608 [2/2] (1.23ns)   --->   "%A_load_21 = load i12 %A_addr_21" [MATRIX_MULT.c:33]   --->   Operation 608 'load' 'A_load_21' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 609 [1/1] (0.29ns)   --->   "%select_ln33_88 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 609 'select' 'select_ln33_88' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln33_23 = or i12 %select_ln33_88, i12 24" [MATRIX_MULT.c:33]   --->   Operation 610 'or' 'or_ln33_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln37_211 = zext i12 %or_ln33_23" [MATRIX_MULT.c:37]   --->   Operation 611 'zext' 'zext_ln37_211' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 612 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i8 %A, i64 0, i64 %zext_ln37_211" [MATRIX_MULT.c:37]   --->   Operation 612 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 613 [2/2] (1.23ns)   --->   "%A_load_23 = load i12 %A_addr_23" [MATRIX_MULT.c:33]   --->   Operation 613 'load' 'A_load_23' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_139_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 614 'bitconcatenate' 'tmp_139_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln37_277 = zext i11 %tmp_139_cast" [MATRIX_MULT.c:37]   --->   Operation 615 'zext' 'zext_ln37_277' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 616 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr i8 %B, i64 0, i64 %zext_ln37_277" [MATRIX_MULT.c:37]   --->   Operation 616 'getelementptr' 'B_addr_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i10 %tmp_132_cast" [MATRIX_MULT.c:37]   --->   Operation 617 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln37_279 = zext i11 %sext_ln37_4" [MATRIX_MULT.c:37]   --->   Operation 618 'zext' 'zext_ln37_279' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr i8 %B, i64 0, i64 %zext_ln37_279" [MATRIX_MULT.c:37]   --->   Operation 619 'getelementptr' 'B_addr_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i8 %B_load_9" [MATRIX_MULT.c:37]   --->   Operation 620 'zext' 'zext_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 621 [1/1] (1.55ns)   --->   "%mul_ln37_9 = mul i16 %zext_ln37_18, i16 %zext_ln33_9" [MATRIX_MULT.c:37]   --->   Operation 621 'mul' 'mul_ln37_9' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln37_19 = zext i16 %mul_ln37_9" [MATRIX_MULT.c:37]   --->   Operation 622 'zext' 'zext_ln37_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 623 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_10 = mul i16 %zext_ln37_20, i16 %zext_ln33_10" [MATRIX_MULT.c:37]   --->   Operation 623 'mul' 'mul_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 624 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_7)   --->   "%zext_ln37_21 = zext i16 %mul_ln37_10" [MATRIX_MULT.c:37]   --->   Operation 624 'zext' 'zext_ln37_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 625 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_9)   --->   "%mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12" [MATRIX_MULT.c:37]   --->   Operation 625 'mul' 'mul_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln37_28 = zext i8 %B_load_14" [MATRIX_MULT.c:37]   --->   Operation 626 'zext' 'zext_ln37_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 627 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_10)   --->   "%mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14" [MATRIX_MULT.c:37]   --->   Operation 627 'mul' 'mul_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 628 [1/2] (1.23ns)   --->   "%B_load_17 = load i12 %B_addr_17" [MATRIX_MULT.c:37]   --->   Operation 628 'load' 'B_load_17' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 629 [1/2] (1.23ns)   --->   "%B_load_19 = load i12 %B_addr_19" [MATRIX_MULT.c:37]   --->   Operation 629 'load' 'B_load_19' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 630 [2/2] (1.23ns)   --->   "%B_load_21 = load i12 %B_addr_21" [MATRIX_MULT.c:37]   --->   Operation 630 'load' 'B_load_21' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 631 [2/2] (1.23ns)   --->   "%B_load_23 = load i12 %B_addr_23" [MATRIX_MULT.c:37]   --->   Operation 631 'load' 'B_load_23' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_22 : Operation 632 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_6 = add i17 %zext_ln37_15, i17 %zext_ln37_17" [MATRIX_MULT.c:37]   --->   Operation 632 'add' 'add_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 633 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_7 = add i17 %zext_ln37_19, i17 %zext_ln37_21" [MATRIX_MULT.c:37]   --->   Operation 633 'add' 'add_ln37_7' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.19>
ST_23 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i8 %A_load_11" [MATRIX_MULT.c:33]   --->   Operation 634 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i8 %A_load_16" [MATRIX_MULT.c:33]   --->   Operation 635 'zext' 'zext_ln33_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 636 [1/2] (1.23ns)   --->   "%A_load_21 = load i12 %A_addr_21" [MATRIX_MULT.c:33]   --->   Operation 636 'load' 'A_load_21' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 637 [1/2] (1.23ns)   --->   "%A_load_23 = load i12 %A_addr_23" [MATRIX_MULT.c:33]   --->   Operation 637 'load' 'A_load_23' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 638 [1/1] (0.29ns)   --->   "%select_ln33_90 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 638 'select' 'select_ln33_90' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln33_25 = or i12 %select_ln33_90, i12 26" [MATRIX_MULT.c:33]   --->   Operation 639 'or' 'or_ln33_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln37_213 = zext i12 %or_ln33_25" [MATRIX_MULT.c:37]   --->   Operation 640 'zext' 'zext_ln37_213' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i8 %A, i64 0, i64 %zext_ln37_213" [MATRIX_MULT.c:37]   --->   Operation 641 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 642 [2/2] (1.23ns)   --->   "%A_load_25 = load i12 %A_addr_25" [MATRIX_MULT.c:33]   --->   Operation 642 'load' 'A_load_25' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 643 [1/1] (0.29ns)   --->   "%select_ln33_92 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 643 'select' 'select_ln33_92' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln33_27 = or i12 %select_ln33_92, i12 28" [MATRIX_MULT.c:33]   --->   Operation 644 'or' 'or_ln33_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln37_215 = zext i12 %or_ln33_27" [MATRIX_MULT.c:37]   --->   Operation 645 'zext' 'zext_ln37_215' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 646 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i8 %A, i64 0, i64 %zext_ln37_215" [MATRIX_MULT.c:37]   --->   Operation 646 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 647 [2/2] (1.23ns)   --->   "%A_load_27 = load i12 %A_addr_27" [MATRIX_MULT.c:33]   --->   Operation 647 'load' 'A_load_27' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln37_6 = sext i10 %tmp_133_cast" [MATRIX_MULT.c:37]   --->   Operation 648 'sext' 'sext_ln37_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln37_281 = zext i11 %sext_ln37_6" [MATRIX_MULT.c:37]   --->   Operation 649 'zext' 'zext_ln37_281' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 650 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr i8 %B, i64 0, i64 %zext_ln37_281" [MATRIX_MULT.c:37]   --->   Operation 650 'getelementptr' 'B_addr_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln37_8 = sext i9 %tmp_130_cast" [MATRIX_MULT.c:37]   --->   Operation 651 'sext' 'sext_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln37_283 = zext i11 %sext_ln37_8" [MATRIX_MULT.c:37]   --->   Operation 652 'zext' 'zext_ln37_283' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 653 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr i8 %B, i64 0, i64 %zext_ln37_283" [MATRIX_MULT.c:37]   --->   Operation 653 'getelementptr' 'B_addr_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln37_22 = zext i8 %B_load_11" [MATRIX_MULT.c:37]   --->   Operation 654 'zext' 'zext_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 655 [1/1] (1.55ns)   --->   "%mul_ln37_11 = mul i16 %zext_ln37_22, i16 %zext_ln33_11" [MATRIX_MULT.c:37]   --->   Operation 655 'mul' 'mul_ln37_11' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln37_23 = zext i16 %mul_ln37_11" [MATRIX_MULT.c:37]   --->   Operation 656 'zext' 'zext_ln37_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 657 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_9)   --->   "%mul_ln37_12 = mul i16 %zext_ln37_24, i16 %zext_ln33_12" [MATRIX_MULT.c:37]   --->   Operation 657 'mul' 'mul_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 658 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_9)   --->   "%zext_ln37_25 = zext i16 %mul_ln37_12" [MATRIX_MULT.c:37]   --->   Operation 658 'zext' 'zext_ln37_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 659 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_10)   --->   "%mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14" [MATRIX_MULT.c:37]   --->   Operation 659 'mul' 'mul_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln37_32 = zext i8 %B_load_16" [MATRIX_MULT.c:37]   --->   Operation 660 'zext' 'zext_ln37_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 661 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_14)   --->   "%mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16" [MATRIX_MULT.c:37]   --->   Operation 661 'mul' 'mul_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 662 [1/2] (1.23ns)   --->   "%B_load_21 = load i12 %B_addr_21" [MATRIX_MULT.c:37]   --->   Operation 662 'load' 'B_load_21' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 663 [1/2] (1.23ns)   --->   "%B_load_23 = load i12 %B_addr_23" [MATRIX_MULT.c:37]   --->   Operation 663 'load' 'B_load_23' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 664 [2/2] (1.23ns)   --->   "%B_load_25 = load i12 %B_addr_25" [MATRIX_MULT.c:37]   --->   Operation 664 'load' 'B_load_25' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 665 [2/2] (1.23ns)   --->   "%B_load_27 = load i12 %B_addr_27" [MATRIX_MULT.c:37]   --->   Operation 665 'load' 'B_load_27' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln37_132 = zext i17 %add_ln37_6" [MATRIX_MULT.c:37]   --->   Operation 666 'zext' 'zext_ln37_132' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 667 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_7 = add i17 %zext_ln37_19, i17 %zext_ln37_21" [MATRIX_MULT.c:37]   --->   Operation 667 'add' 'add_ln37_7' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln37_133 = zext i17 %add_ln37_7" [MATRIX_MULT.c:37]   --->   Operation 668 'zext' 'zext_ln37_133' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 669 [1/1] (0.79ns)   --->   "%add_ln37_8 = add i18 %zext_ln37_133, i18 %zext_ln37_132" [MATRIX_MULT.c:37]   --->   Operation 669 'add' 'add_ln37_8' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 670 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_9 = add i17 %zext_ln37_23, i17 %zext_ln37_25" [MATRIX_MULT.c:37]   --->   Operation 670 'add' 'add_ln37_9' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 2.19>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i8 %A_load_13" [MATRIX_MULT.c:33]   --->   Operation 671 'zext' 'zext_ln33_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i8 %A_load_18" [MATRIX_MULT.c:33]   --->   Operation 672 'zext' 'zext_ln33_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 673 [1/2] (1.23ns)   --->   "%A_load_25 = load i12 %A_addr_25" [MATRIX_MULT.c:33]   --->   Operation 673 'load' 'A_load_25' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 674 [1/2] (1.23ns)   --->   "%A_load_27 = load i12 %A_addr_27" [MATRIX_MULT.c:33]   --->   Operation 674 'load' 'A_load_27' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 675 [1/1] (0.29ns)   --->   "%select_ln33_94 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 675 'select' 'select_ln33_94' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%or_ln33_29 = or i12 %select_ln33_94, i12 30" [MATRIX_MULT.c:33]   --->   Operation 676 'or' 'or_ln33_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln37_217 = zext i12 %or_ln33_29" [MATRIX_MULT.c:37]   --->   Operation 677 'zext' 'zext_ln37_217' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i8 %A, i64 0, i64 %zext_ln37_217" [MATRIX_MULT.c:37]   --->   Operation 678 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 679 [2/2] (1.23ns)   --->   "%A_load_29 = load i12 %A_addr_29" [MATRIX_MULT.c:33]   --->   Operation 679 'load' 'A_load_29' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 680 [1/1] (0.29ns)   --->   "%select_ln33_96 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 680 'select' 'select_ln33_96' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%or_ln33_31 = or i12 %select_ln33_96, i12 32" [MATRIX_MULT.c:33]   --->   Operation 681 'or' 'or_ln33_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln37_219 = zext i12 %or_ln33_31" [MATRIX_MULT.c:37]   --->   Operation 682 'zext' 'zext_ln37_219' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i8 %A, i64 0, i64 %zext_ln37_219" [MATRIX_MULT.c:37]   --->   Operation 683 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 684 [2/2] (1.23ns)   --->   "%A_load_31 = load i12 %A_addr_31" [MATRIX_MULT.c:33]   --->   Operation 684 'load' 'A_load_31' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln37_10 = sext i8 %tmp_129_cast" [MATRIX_MULT.c:37]   --->   Operation 685 'sext' 'sext_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln37_285 = zext i11 %sext_ln37_10" [MATRIX_MULT.c:37]   --->   Operation 686 'zext' 'zext_ln37_285' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 687 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr i8 %B, i64 0, i64 %zext_ln37_285" [MATRIX_MULT.c:37]   --->   Operation 687 'getelementptr' 'B_addr_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_144_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 688 'bitconcatenate' 'tmp_144_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln37_287 = zext i12 %tmp_144_cast" [MATRIX_MULT.c:37]   --->   Operation 689 'zext' 'zext_ln37_287' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 690 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr i8 %B, i64 0, i64 %zext_ln37_287" [MATRIX_MULT.c:37]   --->   Operation 690 'getelementptr' 'B_addr_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln37_26 = zext i8 %B_load_13" [MATRIX_MULT.c:37]   --->   Operation 691 'zext' 'zext_ln37_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 692 [1/1] (1.55ns)   --->   "%mul_ln37_13 = mul i16 %zext_ln37_26, i16 %zext_ln33_13" [MATRIX_MULT.c:37]   --->   Operation 692 'mul' 'mul_ln37_13' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln37_27 = zext i16 %mul_ln37_13" [MATRIX_MULT.c:37]   --->   Operation 693 'zext' 'zext_ln37_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 694 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_10)   --->   "%mul_ln37_14 = mul i16 %zext_ln37_28, i16 %zext_ln33_14" [MATRIX_MULT.c:37]   --->   Operation 694 'mul' 'mul_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 695 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_10)   --->   "%zext_ln37_29 = zext i16 %mul_ln37_14" [MATRIX_MULT.c:37]   --->   Operation 695 'zext' 'zext_ln37_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 696 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_14)   --->   "%mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16" [MATRIX_MULT.c:37]   --->   Operation 696 'mul' 'mul_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln37_36 = zext i8 %B_load_18" [MATRIX_MULT.c:37]   --->   Operation 697 'zext' 'zext_ln37_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 698 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_15)   --->   "%mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18" [MATRIX_MULT.c:37]   --->   Operation 698 'mul' 'mul_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 699 [1/2] (1.23ns)   --->   "%B_load_25 = load i12 %B_addr_25" [MATRIX_MULT.c:37]   --->   Operation 699 'load' 'B_load_25' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 700 [1/2] (1.23ns)   --->   "%B_load_27 = load i12 %B_addr_27" [MATRIX_MULT.c:37]   --->   Operation 700 'load' 'B_load_27' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 701 [2/2] (1.23ns)   --->   "%B_load_29 = load i12 %B_addr_29" [MATRIX_MULT.c:37]   --->   Operation 701 'load' 'B_load_29' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 702 [2/2] (1.23ns)   --->   "%B_load_31 = load i12 %B_addr_31" [MATRIX_MULT.c:37]   --->   Operation 702 'load' 'B_load_31' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_24 : Operation 703 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_9 = add i17 %zext_ln37_23, i17 %zext_ln37_25" [MATRIX_MULT.c:37]   --->   Operation 703 'add' 'add_ln37_9' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 704 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_10 = add i17 %zext_ln37_27, i17 %zext_ln37_29" [MATRIX_MULT.c:37]   --->   Operation 704 'add' 'add_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.23>
ST_25 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln33_15 = zext i8 %A_load_15" [MATRIX_MULT.c:33]   --->   Operation 705 'zext' 'zext_ln33_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln33_20 = zext i8 %A_load_20" [MATRIX_MULT.c:33]   --->   Operation 706 'zext' 'zext_ln33_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 707 [1/2] (1.23ns)   --->   "%A_load_29 = load i12 %A_addr_29" [MATRIX_MULT.c:33]   --->   Operation 707 'load' 'A_load_29' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 708 [1/2] (1.23ns)   --->   "%A_load_31 = load i12 %A_addr_31" [MATRIX_MULT.c:33]   --->   Operation 708 'load' 'A_load_31' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 709 [1/1] (0.29ns)   --->   "%select_ln33_98 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 709 'select' 'select_ln33_98' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 710 [1/1] (0.00ns)   --->   "%or_ln33_33 = or i12 %select_ln33_98, i12 34" [MATRIX_MULT.c:33]   --->   Operation 710 'or' 'or_ln33_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln37_221 = zext i12 %or_ln33_33" [MATRIX_MULT.c:37]   --->   Operation 711 'zext' 'zext_ln37_221' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 712 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i8 %A, i64 0, i64 %zext_ln37_221" [MATRIX_MULT.c:37]   --->   Operation 712 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 713 [2/2] (1.23ns)   --->   "%A_load_33 = load i12 %A_addr_33" [MATRIX_MULT.c:33]   --->   Operation 713 'load' 'A_load_33' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 714 [1/1] (0.29ns)   --->   "%select_ln33_100 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 714 'select' 'select_ln33_100' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 715 [1/1] (0.00ns)   --->   "%or_ln33_35 = or i12 %select_ln33_100, i12 36" [MATRIX_MULT.c:33]   --->   Operation 715 'or' 'or_ln33_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln37_223 = zext i12 %or_ln33_35" [MATRIX_MULT.c:37]   --->   Operation 716 'zext' 'zext_ln37_223' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 717 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i8 %A, i64 0, i64 %zext_ln37_223" [MATRIX_MULT.c:37]   --->   Operation 717 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 718 [2/2] (1.23ns)   --->   "%A_load_35 = load i12 %A_addr_35" [MATRIX_MULT.c:33]   --->   Operation 718 'load' 'A_load_35' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_145_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 719 'bitconcatenate' 'tmp_145_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln37_289 = zext i12 %tmp_145_cast" [MATRIX_MULT.c:37]   --->   Operation 720 'zext' 'zext_ln37_289' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%B_addr_33 = getelementptr i8 %B, i64 0, i64 %zext_ln37_289" [MATRIX_MULT.c:37]   --->   Operation 721 'getelementptr' 'B_addr_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_146_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 722 'bitconcatenate' 'tmp_146_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln37_291 = zext i12 %tmp_146_cast" [MATRIX_MULT.c:37]   --->   Operation 723 'zext' 'zext_ln37_291' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 724 [1/1] (0.00ns)   --->   "%B_addr_35 = getelementptr i8 %B, i64 0, i64 %zext_ln37_291" [MATRIX_MULT.c:37]   --->   Operation 724 'getelementptr' 'B_addr_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln37_30 = zext i8 %B_load_15" [MATRIX_MULT.c:37]   --->   Operation 725 'zext' 'zext_ln37_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 726 [1/1] (1.55ns)   --->   "%mul_ln37_15 = mul i16 %zext_ln37_30, i16 %zext_ln33_15" [MATRIX_MULT.c:37]   --->   Operation 726 'mul' 'mul_ln37_15' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln37_31 = zext i16 %mul_ln37_15" [MATRIX_MULT.c:37]   --->   Operation 727 'zext' 'zext_ln37_31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_14)   --->   "%mul_ln37_16 = mul i16 %zext_ln37_32, i16 %zext_ln33_16" [MATRIX_MULT.c:37]   --->   Operation 728 'mul' 'mul_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 729 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_14)   --->   "%zext_ln37_33 = zext i16 %mul_ln37_16" [MATRIX_MULT.c:37]   --->   Operation 729 'zext' 'zext_ln37_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 730 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_15)   --->   "%mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18" [MATRIX_MULT.c:37]   --->   Operation 730 'mul' 'mul_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln37_40 = zext i8 %B_load_20" [MATRIX_MULT.c:37]   --->   Operation 731 'zext' 'zext_ln37_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 732 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_17)   --->   "%mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20" [MATRIX_MULT.c:37]   --->   Operation 732 'mul' 'mul_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 733 [1/2] (1.23ns)   --->   "%B_load_29 = load i12 %B_addr_29" [MATRIX_MULT.c:37]   --->   Operation 733 'load' 'B_load_29' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 734 [1/2] (1.23ns)   --->   "%B_load_31 = load i12 %B_addr_31" [MATRIX_MULT.c:37]   --->   Operation 734 'load' 'B_load_31' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 735 [2/2] (1.23ns)   --->   "%B_load_33 = load i12 %B_addr_33" [MATRIX_MULT.c:37]   --->   Operation 735 'load' 'B_load_33' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 736 [2/2] (1.23ns)   --->   "%B_load_35 = load i12 %B_addr_35" [MATRIX_MULT.c:37]   --->   Operation 736 'load' 'B_load_35' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_25 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln37_134 = zext i18 %add_ln37_8" [MATRIX_MULT.c:37]   --->   Operation 737 'zext' 'zext_ln37_134' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln37_135 = zext i17 %add_ln37_9" [MATRIX_MULT.c:37]   --->   Operation 738 'zext' 'zext_ln37_135' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 739 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_10 = add i17 %zext_ln37_27, i17 %zext_ln37_29" [MATRIX_MULT.c:37]   --->   Operation 739 'add' 'add_ln37_10' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln37_136 = zext i17 %add_ln37_10" [MATRIX_MULT.c:37]   --->   Operation 740 'zext' 'zext_ln37_136' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 741 [1/1] (0.79ns)   --->   "%add_ln37_11 = add i18 %zext_ln37_136, i18 %zext_ln37_135" [MATRIX_MULT.c:37]   --->   Operation 741 'add' 'add_ln37_11' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln37_137 = zext i18 %add_ln37_11" [MATRIX_MULT.c:37]   --->   Operation 742 'zext' 'zext_ln37_137' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 743 [1/1] (0.79ns)   --->   "%add_ln37_12 = add i19 %zext_ln37_137, i19 %zext_ln37_134" [MATRIX_MULT.c:37]   --->   Operation 743 'add' 'add_ln37_12' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 744 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_14 = add i17 %zext_ln37_31, i17 %zext_ln37_33" [MATRIX_MULT.c:37]   --->   Operation 744 'add' 'add_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.19>
ST_26 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln33_17 = zext i8 %A_load_17" [MATRIX_MULT.c:33]   --->   Operation 745 'zext' 'zext_ln33_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln33_22 = zext i8 %A_load_22" [MATRIX_MULT.c:33]   --->   Operation 746 'zext' 'zext_ln33_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 747 [1/2] (1.23ns)   --->   "%A_load_33 = load i12 %A_addr_33" [MATRIX_MULT.c:33]   --->   Operation 747 'load' 'A_load_33' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 748 [1/2] (1.23ns)   --->   "%A_load_35 = load i12 %A_addr_35" [MATRIX_MULT.c:33]   --->   Operation 748 'load' 'A_load_35' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 749 [1/1] (0.29ns)   --->   "%select_ln33_102 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 749 'select' 'select_ln33_102' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln33_37 = or i12 %select_ln33_102, i12 38" [MATRIX_MULT.c:33]   --->   Operation 750 'or' 'or_ln33_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln37_225 = zext i12 %or_ln33_37" [MATRIX_MULT.c:37]   --->   Operation 751 'zext' 'zext_ln37_225' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 752 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i8 %A, i64 0, i64 %zext_ln37_225" [MATRIX_MULT.c:37]   --->   Operation 752 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 753 [2/2] (1.23ns)   --->   "%A_load_37 = load i12 %A_addr_37" [MATRIX_MULT.c:33]   --->   Operation 753 'load' 'A_load_37' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 754 [1/1] (0.29ns)   --->   "%select_ln33_104 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 754 'select' 'select_ln33_104' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln33_39 = or i12 %select_ln33_104, i12 40" [MATRIX_MULT.c:33]   --->   Operation 755 'or' 'or_ln33_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln37_227 = zext i12 %or_ln33_39" [MATRIX_MULT.c:37]   --->   Operation 756 'zext' 'zext_ln37_227' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 757 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i8 %A, i64 0, i64 %zext_ln37_227" [MATRIX_MULT.c:37]   --->   Operation 757 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 758 [2/2] (1.23ns)   --->   "%A_load_39 = load i12 %A_addr_39" [MATRIX_MULT.c:33]   --->   Operation 758 'load' 'A_load_39' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_147_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 759 'bitconcatenate' 'tmp_147_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln37_293 = zext i12 %tmp_147_cast" [MATRIX_MULT.c:37]   --->   Operation 760 'zext' 'zext_ln37_293' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 761 [1/1] (0.00ns)   --->   "%B_addr_37 = getelementptr i8 %B, i64 0, i64 %zext_ln37_293" [MATRIX_MULT.c:37]   --->   Operation 761 'getelementptr' 'B_addr_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 762 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln37_295 = zext i12 %tmp_148_cast" [MATRIX_MULT.c:37]   --->   Operation 763 'zext' 'zext_ln37_295' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 764 [1/1] (0.00ns)   --->   "%B_addr_39 = getelementptr i8 %B, i64 0, i64 %zext_ln37_295" [MATRIX_MULT.c:37]   --->   Operation 764 'getelementptr' 'B_addr_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln37_34 = zext i8 %B_load_17" [MATRIX_MULT.c:37]   --->   Operation 765 'zext' 'zext_ln37_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 766 [1/1] (1.55ns)   --->   "%mul_ln37_17 = mul i16 %zext_ln37_34, i16 %zext_ln33_17" [MATRIX_MULT.c:37]   --->   Operation 766 'mul' 'mul_ln37_17' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln37_35 = zext i16 %mul_ln37_17" [MATRIX_MULT.c:37]   --->   Operation 767 'zext' 'zext_ln37_35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 768 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_15)   --->   "%mul_ln37_18 = mul i16 %zext_ln37_36, i16 %zext_ln33_18" [MATRIX_MULT.c:37]   --->   Operation 768 'mul' 'mul_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 769 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_15)   --->   "%zext_ln37_37 = zext i16 %mul_ln37_18" [MATRIX_MULT.c:37]   --->   Operation 769 'zext' 'zext_ln37_37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 770 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_17)   --->   "%mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20" [MATRIX_MULT.c:37]   --->   Operation 770 'mul' 'mul_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln37_44 = zext i8 %B_load_22" [MATRIX_MULT.c:37]   --->   Operation 771 'zext' 'zext_ln37_44' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 772 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_18)   --->   "%mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22" [MATRIX_MULT.c:37]   --->   Operation 772 'mul' 'mul_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 773 [1/2] (1.23ns)   --->   "%B_load_33 = load i12 %B_addr_33" [MATRIX_MULT.c:37]   --->   Operation 773 'load' 'B_load_33' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 774 [1/2] (1.23ns)   --->   "%B_load_35 = load i12 %B_addr_35" [MATRIX_MULT.c:37]   --->   Operation 774 'load' 'B_load_35' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 775 [2/2] (1.23ns)   --->   "%B_load_37 = load i12 %B_addr_37" [MATRIX_MULT.c:37]   --->   Operation 775 'load' 'B_load_37' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 776 [2/2] (1.23ns)   --->   "%B_load_39 = load i12 %B_addr_39" [MATRIX_MULT.c:37]   --->   Operation 776 'load' 'B_load_39' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_26 : Operation 777 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_14 = add i17 %zext_ln37_31, i17 %zext_ln37_33" [MATRIX_MULT.c:37]   --->   Operation 777 'add' 'add_ln37_14' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 778 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_15 = add i17 %zext_ln37_35, i17 %zext_ln37_37" [MATRIX_MULT.c:37]   --->   Operation 778 'add' 'add_ln37_15' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.19>
ST_27 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln33_19 = zext i8 %A_load_19" [MATRIX_MULT.c:33]   --->   Operation 779 'zext' 'zext_ln33_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln33_24 = zext i8 %A_load_24" [MATRIX_MULT.c:33]   --->   Operation 780 'zext' 'zext_ln33_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 781 [1/2] (1.23ns)   --->   "%A_load_37 = load i12 %A_addr_37" [MATRIX_MULT.c:33]   --->   Operation 781 'load' 'A_load_37' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 782 [1/2] (1.23ns)   --->   "%A_load_39 = load i12 %A_addr_39" [MATRIX_MULT.c:33]   --->   Operation 782 'load' 'A_load_39' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 783 [1/1] (0.29ns)   --->   "%select_ln33_106 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 783 'select' 'select_ln33_106' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 784 [1/1] (0.00ns)   --->   "%or_ln33_41 = or i12 %select_ln33_106, i12 42" [MATRIX_MULT.c:33]   --->   Operation 784 'or' 'or_ln33_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln37_229 = zext i12 %or_ln33_41" [MATRIX_MULT.c:37]   --->   Operation 785 'zext' 'zext_ln37_229' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 786 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i8 %A, i64 0, i64 %zext_ln37_229" [MATRIX_MULT.c:37]   --->   Operation 786 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 787 [2/2] (1.23ns)   --->   "%A_load_41 = load i12 %A_addr_41" [MATRIX_MULT.c:33]   --->   Operation 787 'load' 'A_load_41' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 788 [1/1] (0.29ns)   --->   "%select_ln33_108 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 788 'select' 'select_ln33_108' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 789 [1/1] (0.00ns)   --->   "%or_ln33_43 = or i12 %select_ln33_108, i12 44" [MATRIX_MULT.c:33]   --->   Operation 789 'or' 'or_ln33_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln37_231 = zext i12 %or_ln33_43" [MATRIX_MULT.c:37]   --->   Operation 790 'zext' 'zext_ln37_231' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 791 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i8 %A, i64 0, i64 %zext_ln37_231" [MATRIX_MULT.c:37]   --->   Operation 791 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 792 [2/2] (1.23ns)   --->   "%A_load_43 = load i12 %A_addr_43" [MATRIX_MULT.c:33]   --->   Operation 792 'load' 'A_load_43' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_149_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 793 'bitconcatenate' 'tmp_149_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln37_297 = zext i12 %tmp_149_cast" [MATRIX_MULT.c:37]   --->   Operation 794 'zext' 'zext_ln37_297' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 795 [1/1] (0.00ns)   --->   "%B_addr_41 = getelementptr i8 %B, i64 0, i64 %zext_ln37_297" [MATRIX_MULT.c:37]   --->   Operation 795 'getelementptr' 'B_addr_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 796 'bitconcatenate' 'tmp_150_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln37_299 = zext i12 %tmp_150_cast" [MATRIX_MULT.c:37]   --->   Operation 797 'zext' 'zext_ln37_299' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 798 [1/1] (0.00ns)   --->   "%B_addr_43 = getelementptr i8 %B, i64 0, i64 %zext_ln37_299" [MATRIX_MULT.c:37]   --->   Operation 798 'getelementptr' 'B_addr_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln37_38 = zext i8 %B_load_19" [MATRIX_MULT.c:37]   --->   Operation 799 'zext' 'zext_ln37_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 800 [1/1] (1.55ns)   --->   "%mul_ln37_19 = mul i16 %zext_ln37_38, i16 %zext_ln33_19" [MATRIX_MULT.c:37]   --->   Operation 800 'mul' 'mul_ln37_19' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln37_39 = zext i16 %mul_ln37_19" [MATRIX_MULT.c:37]   --->   Operation 801 'zext' 'zext_ln37_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 802 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_17)   --->   "%mul_ln37_20 = mul i16 %zext_ln37_40, i16 %zext_ln33_20" [MATRIX_MULT.c:37]   --->   Operation 802 'mul' 'mul_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 803 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_17)   --->   "%zext_ln37_41 = zext i16 %mul_ln37_20" [MATRIX_MULT.c:37]   --->   Operation 803 'zext' 'zext_ln37_41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 804 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_18)   --->   "%mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22" [MATRIX_MULT.c:37]   --->   Operation 804 'mul' 'mul_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln37_48 = zext i8 %B_load_24" [MATRIX_MULT.c:37]   --->   Operation 805 'zext' 'zext_ln37_48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 806 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_21)   --->   "%mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24" [MATRIX_MULT.c:37]   --->   Operation 806 'mul' 'mul_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 807 [1/2] (1.23ns)   --->   "%B_load_37 = load i12 %B_addr_37" [MATRIX_MULT.c:37]   --->   Operation 807 'load' 'B_load_37' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 808 [1/2] (1.23ns)   --->   "%B_load_39 = load i12 %B_addr_39" [MATRIX_MULT.c:37]   --->   Operation 808 'load' 'B_load_39' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 809 [2/2] (1.23ns)   --->   "%B_load_41 = load i12 %B_addr_41" [MATRIX_MULT.c:37]   --->   Operation 809 'load' 'B_load_41' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 810 [2/2] (1.23ns)   --->   "%B_load_43 = load i12 %B_addr_43" [MATRIX_MULT.c:37]   --->   Operation 810 'load' 'B_load_43' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_27 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln37_140 = zext i17 %add_ln37_14" [MATRIX_MULT.c:37]   --->   Operation 811 'zext' 'zext_ln37_140' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 812 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_15 = add i17 %zext_ln37_35, i17 %zext_ln37_37" [MATRIX_MULT.c:37]   --->   Operation 812 'add' 'add_ln37_15' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln37_141 = zext i17 %add_ln37_15" [MATRIX_MULT.c:37]   --->   Operation 813 'zext' 'zext_ln37_141' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (0.79ns)   --->   "%add_ln37_16 = add i18 %zext_ln37_141, i18 %zext_ln37_140" [MATRIX_MULT.c:37]   --->   Operation 814 'add' 'add_ln37_16' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 815 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_17 = add i17 %zext_ln37_39, i17 %zext_ln37_41" [MATRIX_MULT.c:37]   --->   Operation 815 'add' 'add_ln37_17' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.19>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln33_21 = zext i8 %A_load_21" [MATRIX_MULT.c:33]   --->   Operation 816 'zext' 'zext_ln33_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln33_26 = zext i8 %A_load_26" [MATRIX_MULT.c:33]   --->   Operation 817 'zext' 'zext_ln33_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 818 [1/2] (1.23ns)   --->   "%A_load_41 = load i12 %A_addr_41" [MATRIX_MULT.c:33]   --->   Operation 818 'load' 'A_load_41' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 819 [1/2] (1.23ns)   --->   "%A_load_43 = load i12 %A_addr_43" [MATRIX_MULT.c:33]   --->   Operation 819 'load' 'A_load_43' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 820 [1/1] (0.29ns)   --->   "%select_ln33_110 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 820 'select' 'select_ln33_110' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 821 [1/1] (0.00ns)   --->   "%or_ln33_45 = or i12 %select_ln33_110, i12 46" [MATRIX_MULT.c:33]   --->   Operation 821 'or' 'or_ln33_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln37_233 = zext i12 %or_ln33_45" [MATRIX_MULT.c:37]   --->   Operation 822 'zext' 'zext_ln37_233' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 823 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i8 %A, i64 0, i64 %zext_ln37_233" [MATRIX_MULT.c:37]   --->   Operation 823 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 824 [2/2] (1.23ns)   --->   "%A_load_45 = load i12 %A_addr_45" [MATRIX_MULT.c:33]   --->   Operation 824 'load' 'A_load_45' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 825 [1/1] (0.29ns)   --->   "%select_ln33_112 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 825 'select' 'select_ln33_112' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (0.00ns)   --->   "%or_ln33_47 = or i12 %select_ln33_112, i12 48" [MATRIX_MULT.c:33]   --->   Operation 826 'or' 'or_ln33_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln37_235 = zext i12 %or_ln33_47" [MATRIX_MULT.c:37]   --->   Operation 827 'zext' 'zext_ln37_235' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 828 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i8 %A, i64 0, i64 %zext_ln37_235" [MATRIX_MULT.c:37]   --->   Operation 828 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 829 [2/2] (1.23ns)   --->   "%A_load_47 = load i12 %A_addr_47" [MATRIX_MULT.c:33]   --->   Operation 829 'load' 'A_load_47' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_151_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %select_ln33" [MATRIX_MULT.c:37]   --->   Operation 830 'bitconcatenate' 'tmp_151_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln37_301 = zext i12 %tmp_151_cast" [MATRIX_MULT.c:37]   --->   Operation 831 'zext' 'zext_ln37_301' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 832 [1/1] (0.00ns)   --->   "%B_addr_45 = getelementptr i8 %B, i64 0, i64 %zext_ln37_301" [MATRIX_MULT.c:37]   --->   Operation 832 'getelementptr' 'B_addr_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln37_11 = sext i11 %tmp_136_cast" [MATRIX_MULT.c:37]   --->   Operation 833 'sext' 'sext_ln37_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln37_303 = zext i12 %sext_ln37_11" [MATRIX_MULT.c:37]   --->   Operation 834 'zext' 'zext_ln37_303' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 835 [1/1] (0.00ns)   --->   "%B_addr_47 = getelementptr i8 %B, i64 0, i64 %zext_ln37_303" [MATRIX_MULT.c:37]   --->   Operation 835 'getelementptr' 'B_addr_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln37_42 = zext i8 %B_load_21" [MATRIX_MULT.c:37]   --->   Operation 836 'zext' 'zext_ln37_42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (1.55ns)   --->   "%mul_ln37_21 = mul i16 %zext_ln37_42, i16 %zext_ln33_21" [MATRIX_MULT.c:37]   --->   Operation 837 'mul' 'mul_ln37_21' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln37_43 = zext i16 %mul_ln37_21" [MATRIX_MULT.c:37]   --->   Operation 838 'zext' 'zext_ln37_43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 839 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_18)   --->   "%mul_ln37_22 = mul i16 %zext_ln37_44, i16 %zext_ln33_22" [MATRIX_MULT.c:37]   --->   Operation 839 'mul' 'mul_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 840 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_18)   --->   "%zext_ln37_45 = zext i16 %mul_ln37_22" [MATRIX_MULT.c:37]   --->   Operation 840 'zext' 'zext_ln37_45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 841 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_21)   --->   "%mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24" [MATRIX_MULT.c:37]   --->   Operation 841 'mul' 'mul_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln37_52 = zext i8 %B_load_26" [MATRIX_MULT.c:37]   --->   Operation 842 'zext' 'zext_ln37_52' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 843 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_22)   --->   "%mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26" [MATRIX_MULT.c:37]   --->   Operation 843 'mul' 'mul_ln37_26' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 844 [1/2] (1.23ns)   --->   "%B_load_41 = load i12 %B_addr_41" [MATRIX_MULT.c:37]   --->   Operation 844 'load' 'B_load_41' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 845 [1/2] (1.23ns)   --->   "%B_load_43 = load i12 %B_addr_43" [MATRIX_MULT.c:37]   --->   Operation 845 'load' 'B_load_43' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 846 [2/2] (1.23ns)   --->   "%B_load_45 = load i12 %B_addr_45" [MATRIX_MULT.c:37]   --->   Operation 846 'load' 'B_load_45' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 847 [2/2] (1.23ns)   --->   "%B_load_47 = load i12 %B_addr_47" [MATRIX_MULT.c:37]   --->   Operation 847 'load' 'B_load_47' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_28 : Operation 848 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_17 = add i17 %zext_ln37_39, i17 %zext_ln37_41" [MATRIX_MULT.c:37]   --->   Operation 848 'add' 'add_ln37_17' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_18 = add i17 %zext_ln37_43, i17 %zext_ln37_45" [MATRIX_MULT.c:37]   --->   Operation 849 'add' 'add_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.23>
ST_29 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln33_23 = zext i8 %A_load_23" [MATRIX_MULT.c:33]   --->   Operation 850 'zext' 'zext_ln33_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln33_28 = zext i8 %A_load_28" [MATRIX_MULT.c:33]   --->   Operation 851 'zext' 'zext_ln33_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 852 [1/2] (1.23ns)   --->   "%A_load_45 = load i12 %A_addr_45" [MATRIX_MULT.c:33]   --->   Operation 852 'load' 'A_load_45' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 853 [1/2] (1.23ns)   --->   "%A_load_47 = load i12 %A_addr_47" [MATRIX_MULT.c:33]   --->   Operation 853 'load' 'A_load_47' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 854 [1/1] (0.29ns)   --->   "%select_ln33_114 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 854 'select' 'select_ln33_114' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 855 [1/1] (0.00ns)   --->   "%or_ln33_49 = or i12 %select_ln33_114, i12 50" [MATRIX_MULT.c:33]   --->   Operation 855 'or' 'or_ln33_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln37_237 = zext i12 %or_ln33_49" [MATRIX_MULT.c:37]   --->   Operation 856 'zext' 'zext_ln37_237' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 857 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i8 %A, i64 0, i64 %zext_ln37_237" [MATRIX_MULT.c:37]   --->   Operation 857 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 858 [2/2] (1.23ns)   --->   "%A_load_49 = load i12 %A_addr_49" [MATRIX_MULT.c:33]   --->   Operation 858 'load' 'A_load_49' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 859 [1/1] (0.29ns)   --->   "%select_ln33_116 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 859 'select' 'select_ln33_116' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 860 [1/1] (0.00ns)   --->   "%or_ln33_51 = or i12 %select_ln33_116, i12 52" [MATRIX_MULT.c:33]   --->   Operation 860 'or' 'or_ln33_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln37_239 = zext i12 %or_ln33_51" [MATRIX_MULT.c:37]   --->   Operation 861 'zext' 'zext_ln37_239' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 862 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i8 %A, i64 0, i64 %zext_ln37_239" [MATRIX_MULT.c:37]   --->   Operation 862 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 863 [2/2] (1.23ns)   --->   "%A_load_51 = load i12 %A_addr_51" [MATRIX_MULT.c:33]   --->   Operation 863 'load' 'A_load_51' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln37_13 = sext i11 %tmp_137_cast" [MATRIX_MULT.c:37]   --->   Operation 864 'sext' 'sext_ln37_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln37_305 = zext i12 %sext_ln37_13" [MATRIX_MULT.c:37]   --->   Operation 865 'zext' 'zext_ln37_305' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 866 [1/1] (0.00ns)   --->   "%B_addr_49 = getelementptr i8 %B, i64 0, i64 %zext_ln37_305" [MATRIX_MULT.c:37]   --->   Operation 866 'getelementptr' 'B_addr_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln37_15 = sext i11 %tmp_138_cast" [MATRIX_MULT.c:37]   --->   Operation 867 'sext' 'sext_ln37_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln37_307 = zext i12 %sext_ln37_15" [MATRIX_MULT.c:37]   --->   Operation 868 'zext' 'zext_ln37_307' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 869 [1/1] (0.00ns)   --->   "%B_addr_51 = getelementptr i8 %B, i64 0, i64 %zext_ln37_307" [MATRIX_MULT.c:37]   --->   Operation 869 'getelementptr' 'B_addr_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln37_46 = zext i8 %B_load_23" [MATRIX_MULT.c:37]   --->   Operation 870 'zext' 'zext_ln37_46' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 871 [1/1] (1.55ns)   --->   "%mul_ln37_23 = mul i16 %zext_ln37_46, i16 %zext_ln33_23" [MATRIX_MULT.c:37]   --->   Operation 871 'mul' 'mul_ln37_23' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln37_47 = zext i16 %mul_ln37_23" [MATRIX_MULT.c:37]   --->   Operation 872 'zext' 'zext_ln37_47' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 873 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_21)   --->   "%mul_ln37_24 = mul i16 %zext_ln37_48, i16 %zext_ln33_24" [MATRIX_MULT.c:37]   --->   Operation 873 'mul' 'mul_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 874 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_21)   --->   "%zext_ln37_49 = zext i16 %mul_ln37_24" [MATRIX_MULT.c:37]   --->   Operation 874 'zext' 'zext_ln37_49' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 875 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_22)   --->   "%mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26" [MATRIX_MULT.c:37]   --->   Operation 875 'mul' 'mul_ln37_26' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln37_56 = zext i8 %B_load_28" [MATRIX_MULT.c:37]   --->   Operation 876 'zext' 'zext_ln37_56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 877 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_24)   --->   "%mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28" [MATRIX_MULT.c:37]   --->   Operation 877 'mul' 'mul_ln37_28' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 878 [1/2] (1.23ns)   --->   "%B_load_45 = load i12 %B_addr_45" [MATRIX_MULT.c:37]   --->   Operation 878 'load' 'B_load_45' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 879 [1/2] (1.23ns)   --->   "%B_load_47 = load i12 %B_addr_47" [MATRIX_MULT.c:37]   --->   Operation 879 'load' 'B_load_47' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 880 [2/2] (1.23ns)   --->   "%B_load_49 = load i12 %B_addr_49" [MATRIX_MULT.c:37]   --->   Operation 880 'load' 'B_load_49' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 881 [2/2] (1.23ns)   --->   "%B_load_51 = load i12 %B_addr_51" [MATRIX_MULT.c:37]   --->   Operation 881 'load' 'B_load_51' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_29 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln37_142 = zext i18 %add_ln37_16" [MATRIX_MULT.c:37]   --->   Operation 882 'zext' 'zext_ln37_142' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln37_143 = zext i17 %add_ln37_17" [MATRIX_MULT.c:37]   --->   Operation 883 'zext' 'zext_ln37_143' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 884 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_18 = add i17 %zext_ln37_43, i17 %zext_ln37_45" [MATRIX_MULT.c:37]   --->   Operation 884 'add' 'add_ln37_18' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln37_144 = zext i17 %add_ln37_18" [MATRIX_MULT.c:37]   --->   Operation 885 'zext' 'zext_ln37_144' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 886 [1/1] (0.79ns)   --->   "%add_ln37_19 = add i18 %zext_ln37_144, i18 %zext_ln37_143" [MATRIX_MULT.c:37]   --->   Operation 886 'add' 'add_ln37_19' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln37_145 = zext i18 %add_ln37_19" [MATRIX_MULT.c:37]   --->   Operation 887 'zext' 'zext_ln37_145' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 888 [1/1] (0.79ns)   --->   "%add_ln37_20 = add i19 %zext_ln37_145, i19 %zext_ln37_142" [MATRIX_MULT.c:37]   --->   Operation 888 'add' 'add_ln37_20' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 889 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_21 = add i17 %zext_ln37_47, i17 %zext_ln37_49" [MATRIX_MULT.c:37]   --->   Operation 889 'add' 'add_ln37_21' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.19>
ST_30 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln33_25 = zext i8 %A_load_25" [MATRIX_MULT.c:33]   --->   Operation 890 'zext' 'zext_ln33_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln33_30 = zext i8 %A_load_30" [MATRIX_MULT.c:33]   --->   Operation 891 'zext' 'zext_ln33_30' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 892 [1/2] (1.23ns)   --->   "%A_load_49 = load i12 %A_addr_49" [MATRIX_MULT.c:33]   --->   Operation 892 'load' 'A_load_49' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 893 [1/2] (1.23ns)   --->   "%A_load_51 = load i12 %A_addr_51" [MATRIX_MULT.c:33]   --->   Operation 893 'load' 'A_load_51' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 894 [1/1] (0.29ns)   --->   "%select_ln33_118 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 894 'select' 'select_ln33_118' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 895 [1/1] (0.00ns)   --->   "%or_ln33_53 = or i12 %select_ln33_118, i12 54" [MATRIX_MULT.c:33]   --->   Operation 895 'or' 'or_ln33_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln37_241 = zext i12 %or_ln33_53" [MATRIX_MULT.c:37]   --->   Operation 896 'zext' 'zext_ln37_241' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 897 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i8 %A, i64 0, i64 %zext_ln37_241" [MATRIX_MULT.c:37]   --->   Operation 897 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 898 [2/2] (1.23ns)   --->   "%A_load_53 = load i12 %A_addr_53" [MATRIX_MULT.c:33]   --->   Operation 898 'load' 'A_load_53' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 899 [1/1] (0.29ns)   --->   "%select_ln33_120 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 899 'select' 'select_ln33_120' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 900 [1/1] (0.00ns)   --->   "%or_ln33_55 = or i12 %select_ln33_120, i12 56" [MATRIX_MULT.c:33]   --->   Operation 900 'or' 'or_ln33_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln37_243 = zext i12 %or_ln33_55" [MATRIX_MULT.c:37]   --->   Operation 901 'zext' 'zext_ln37_243' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 902 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i8 %A, i64 0, i64 %zext_ln37_243" [MATRIX_MULT.c:37]   --->   Operation 902 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 903 [2/2] (1.23ns)   --->   "%A_load_55 = load i12 %A_addr_55" [MATRIX_MULT.c:33]   --->   Operation 903 'load' 'A_load_55' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln37_17 = sext i11 %tmp_139_cast" [MATRIX_MULT.c:37]   --->   Operation 904 'sext' 'sext_ln37_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln37_309 = zext i12 %sext_ln37_17" [MATRIX_MULT.c:37]   --->   Operation 905 'zext' 'zext_ln37_309' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 906 [1/1] (0.00ns)   --->   "%B_addr_53 = getelementptr i8 %B, i64 0, i64 %zext_ln37_309" [MATRIX_MULT.c:37]   --->   Operation 906 'getelementptr' 'B_addr_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln37_19 = sext i10 %tmp_132_cast" [MATRIX_MULT.c:37]   --->   Operation 907 'sext' 'sext_ln37_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln37_311 = zext i12 %sext_ln37_19" [MATRIX_MULT.c:37]   --->   Operation 908 'zext' 'zext_ln37_311' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 909 [1/1] (0.00ns)   --->   "%B_addr_55 = getelementptr i8 %B, i64 0, i64 %zext_ln37_311" [MATRIX_MULT.c:37]   --->   Operation 909 'getelementptr' 'B_addr_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln37_50 = zext i8 %B_load_25" [MATRIX_MULT.c:37]   --->   Operation 910 'zext' 'zext_ln37_50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 911 [1/1] (1.55ns)   --->   "%mul_ln37_25 = mul i16 %zext_ln37_50, i16 %zext_ln33_25" [MATRIX_MULT.c:37]   --->   Operation 911 'mul' 'mul_ln37_25' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln37_51 = zext i16 %mul_ln37_25" [MATRIX_MULT.c:37]   --->   Operation 912 'zext' 'zext_ln37_51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_22)   --->   "%mul_ln37_26 = mul i16 %zext_ln37_52, i16 %zext_ln33_26" [MATRIX_MULT.c:37]   --->   Operation 913 'mul' 'mul_ln37_26' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 914 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_22)   --->   "%zext_ln37_53 = zext i16 %mul_ln37_26" [MATRIX_MULT.c:37]   --->   Operation 914 'zext' 'zext_ln37_53' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 915 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_24)   --->   "%mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28" [MATRIX_MULT.c:37]   --->   Operation 915 'mul' 'mul_ln37_28' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln37_60 = zext i8 %B_load_30" [MATRIX_MULT.c:37]   --->   Operation 916 'zext' 'zext_ln37_60' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 917 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_25)   --->   "%mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30" [MATRIX_MULT.c:37]   --->   Operation 917 'mul' 'mul_ln37_30' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 918 [1/2] (1.23ns)   --->   "%B_load_49 = load i12 %B_addr_49" [MATRIX_MULT.c:37]   --->   Operation 918 'load' 'B_load_49' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 919 [1/2] (1.23ns)   --->   "%B_load_51 = load i12 %B_addr_51" [MATRIX_MULT.c:37]   --->   Operation 919 'load' 'B_load_51' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 920 [2/2] (1.23ns)   --->   "%B_load_53 = load i12 %B_addr_53" [MATRIX_MULT.c:37]   --->   Operation 920 'load' 'B_load_53' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 921 [2/2] (1.23ns)   --->   "%B_load_55 = load i12 %B_addr_55" [MATRIX_MULT.c:37]   --->   Operation 921 'load' 'B_load_55' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_30 : Operation 922 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_21 = add i17 %zext_ln37_47, i17 %zext_ln37_49" [MATRIX_MULT.c:37]   --->   Operation 922 'add' 'add_ln37_21' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 923 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_22 = add i17 %zext_ln37_51, i17 %zext_ln37_53" [MATRIX_MULT.c:37]   --->   Operation 923 'add' 'add_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 2.19>
ST_31 : Operation 924 [1/1] (0.29ns)   --->   "%select_ln33_66 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 924 'select' 'select_ln33_66' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln33_27 = zext i8 %A_load_27" [MATRIX_MULT.c:33]   --->   Operation 925 'zext' 'zext_ln33_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln33_32 = zext i8 %A_load_32" [MATRIX_MULT.c:33]   --->   Operation 926 'zext' 'zext_ln33_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 927 [1/2] (1.23ns)   --->   "%A_load_53 = load i12 %A_addr_53" [MATRIX_MULT.c:33]   --->   Operation 927 'load' 'A_load_53' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 928 [1/2] (1.23ns)   --->   "%A_load_55 = load i12 %A_addr_55" [MATRIX_MULT.c:33]   --->   Operation 928 'load' 'A_load_55' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 929 [1/1] (0.29ns)   --->   "%select_ln33_122 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 929 'select' 'select_ln33_122' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 930 [1/1] (0.00ns)   --->   "%or_ln33_57 = or i12 %select_ln33_122, i12 58" [MATRIX_MULT.c:33]   --->   Operation 930 'or' 'or_ln33_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln37_245 = zext i12 %or_ln33_57" [MATRIX_MULT.c:37]   --->   Operation 931 'zext' 'zext_ln37_245' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 932 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i8 %A, i64 0, i64 %zext_ln37_245" [MATRIX_MULT.c:37]   --->   Operation 932 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 933 [2/2] (1.23ns)   --->   "%A_load_57 = load i12 %A_addr_57" [MATRIX_MULT.c:33]   --->   Operation 933 'load' 'A_load_57' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 934 [1/1] (0.29ns)   --->   "%select_ln33_124 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 934 'select' 'select_ln33_124' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln33_59 = or i12 %select_ln33_124, i12 60" [MATRIX_MULT.c:33]   --->   Operation 935 'or' 'or_ln33_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln37_247 = zext i12 %or_ln33_59" [MATRIX_MULT.c:37]   --->   Operation 936 'zext' 'zext_ln37_247' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 937 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i8 %A, i64 0, i64 %zext_ln37_247" [MATRIX_MULT.c:37]   --->   Operation 937 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 938 [2/2] (1.23ns)   --->   "%A_load_59 = load i12 %A_addr_59" [MATRIX_MULT.c:33]   --->   Operation 938 'load' 'A_load_59' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 939 [1/1] (0.29ns)   --->   "%select_ln33_126 = select i1 %icmp_ln34, i12 %tmp_s, i12 %tmp" [MATRIX_MULT.c:33]   --->   Operation 939 'select' 'select_ln33_126' <Predicate = (!icmp_ln33)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln37_21 = sext i10 %tmp_133_cast" [MATRIX_MULT.c:37]   --->   Operation 940 'sext' 'sext_ln37_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln37_313 = zext i12 %sext_ln37_21" [MATRIX_MULT.c:37]   --->   Operation 941 'zext' 'zext_ln37_313' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 942 [1/1] (0.00ns)   --->   "%B_addr_57 = getelementptr i8 %B, i64 0, i64 %zext_ln37_313" [MATRIX_MULT.c:37]   --->   Operation 942 'getelementptr' 'B_addr_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln37_23 = sext i9 %tmp_130_cast" [MATRIX_MULT.c:37]   --->   Operation 943 'sext' 'sext_ln37_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln37_315 = zext i12 %sext_ln37_23" [MATRIX_MULT.c:37]   --->   Operation 944 'zext' 'zext_ln37_315' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (0.00ns)   --->   "%B_addr_59 = getelementptr i8 %B, i64 0, i64 %zext_ln37_315" [MATRIX_MULT.c:37]   --->   Operation 945 'getelementptr' 'B_addr_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln37_54 = zext i8 %B_load_27" [MATRIX_MULT.c:37]   --->   Operation 946 'zext' 'zext_ln37_54' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 947 [1/1] (1.55ns)   --->   "%mul_ln37_27 = mul i16 %zext_ln37_54, i16 %zext_ln33_27" [MATRIX_MULT.c:37]   --->   Operation 947 'mul' 'mul_ln37_27' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln37_55 = zext i16 %mul_ln37_27" [MATRIX_MULT.c:37]   --->   Operation 948 'zext' 'zext_ln37_55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_24)   --->   "%mul_ln37_28 = mul i16 %zext_ln37_56, i16 %zext_ln33_28" [MATRIX_MULT.c:37]   --->   Operation 949 'mul' 'mul_ln37_28' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 950 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_24)   --->   "%zext_ln37_57 = zext i16 %mul_ln37_28" [MATRIX_MULT.c:37]   --->   Operation 950 'zext' 'zext_ln37_57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 951 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_25)   --->   "%mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30" [MATRIX_MULT.c:37]   --->   Operation 951 'mul' 'mul_ln37_30' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln37_64 = zext i8 %B_load_32" [MATRIX_MULT.c:37]   --->   Operation 952 'zext' 'zext_ln37_64' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 953 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_30)   --->   "%mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32" [MATRIX_MULT.c:37]   --->   Operation 953 'mul' 'mul_ln37_32' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 954 [1/2] (1.23ns)   --->   "%B_load_53 = load i12 %B_addr_53" [MATRIX_MULT.c:37]   --->   Operation 954 'load' 'B_load_53' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 955 [1/2] (1.23ns)   --->   "%B_load_55 = load i12 %B_addr_55" [MATRIX_MULT.c:37]   --->   Operation 955 'load' 'B_load_55' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 956 [2/2] (1.23ns)   --->   "%B_load_57 = load i12 %B_addr_57" [MATRIX_MULT.c:37]   --->   Operation 956 'load' 'B_load_57' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 957 [2/2] (1.23ns)   --->   "%B_load_59 = load i12 %B_addr_59" [MATRIX_MULT.c:37]   --->   Operation 957 'load' 'B_load_59' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_31 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln37_147 = zext i17 %add_ln37_21" [MATRIX_MULT.c:37]   --->   Operation 958 'zext' 'zext_ln37_147' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 959 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_22 = add i17 %zext_ln37_51, i17 %zext_ln37_53" [MATRIX_MULT.c:37]   --->   Operation 959 'add' 'add_ln37_22' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln37_148 = zext i17 %add_ln37_22" [MATRIX_MULT.c:37]   --->   Operation 960 'zext' 'zext_ln37_148' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 961 [1/1] (0.79ns)   --->   "%add_ln37_23 = add i18 %zext_ln37_148, i18 %zext_ln37_147" [MATRIX_MULT.c:37]   --->   Operation 961 'add' 'add_ln37_23' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 962 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_24 = add i17 %zext_ln37_55, i17 %zext_ln37_57" [MATRIX_MULT.c:37]   --->   Operation 962 'add' 'add_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.19>
ST_32 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln33_29 = zext i8 %A_load_29" [MATRIX_MULT.c:33]   --->   Operation 963 'zext' 'zext_ln33_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln33_34 = zext i8 %A_load_34" [MATRIX_MULT.c:33]   --->   Operation 964 'zext' 'zext_ln33_34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 965 [1/2] (1.23ns)   --->   "%A_load_57 = load i12 %A_addr_57" [MATRIX_MULT.c:33]   --->   Operation 965 'load' 'A_load_57' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 966 [1/2] (1.23ns)   --->   "%A_load_59 = load i12 %A_addr_59" [MATRIX_MULT.c:33]   --->   Operation 966 'load' 'A_load_59' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 967 [1/1] (0.00ns)   --->   "%or_ln33_61 = or i12 %select_ln33_126, i12 62" [MATRIX_MULT.c:33]   --->   Operation 967 'or' 'or_ln33_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln37_249 = zext i12 %or_ln33_61" [MATRIX_MULT.c:37]   --->   Operation 968 'zext' 'zext_ln37_249' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i8 %A, i64 0, i64 %zext_ln37_249" [MATRIX_MULT.c:37]   --->   Operation 969 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 970 [2/2] (1.23ns)   --->   "%A_load_61 = load i12 %A_addr_61" [MATRIX_MULT.c:33]   --->   Operation 970 'load' 'A_load_61' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln37_25 = sext i8 %tmp_129_cast" [MATRIX_MULT.c:37]   --->   Operation 971 'sext' 'sext_ln37_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln37_317 = zext i12 %sext_ln37_25" [MATRIX_MULT.c:37]   --->   Operation 972 'zext' 'zext_ln37_317' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 973 [1/1] (0.00ns)   --->   "%B_addr_61 = getelementptr i8 %B, i64 0, i64 %zext_ln37_317" [MATRIX_MULT.c:37]   --->   Operation 973 'getelementptr' 'B_addr_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln37_58 = zext i8 %B_load_29" [MATRIX_MULT.c:37]   --->   Operation 974 'zext' 'zext_ln37_58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 975 [1/1] (1.55ns)   --->   "%mul_ln37_29 = mul i16 %zext_ln37_58, i16 %zext_ln33_29" [MATRIX_MULT.c:37]   --->   Operation 975 'mul' 'mul_ln37_29' <Predicate = (!icmp_ln33)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln37_59 = zext i16 %mul_ln37_29" [MATRIX_MULT.c:37]   --->   Operation 976 'zext' 'zext_ln37_59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 977 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_25)   --->   "%mul_ln37_30 = mul i16 %zext_ln37_60, i16 %zext_ln33_30" [MATRIX_MULT.c:37]   --->   Operation 977 'mul' 'mul_ln37_30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 978 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_25)   --->   "%zext_ln37_61 = zext i16 %mul_ln37_30" [MATRIX_MULT.c:37]   --->   Operation 978 'zext' 'zext_ln37_61' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 979 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_30)   --->   "%mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32" [MATRIX_MULT.c:37]   --->   Operation 979 'mul' 'mul_ln37_32' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln37_68 = zext i8 %B_load_34" [MATRIX_MULT.c:37]   --->   Operation 980 'zext' 'zext_ln37_68' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 981 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_31)   --->   "%mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34" [MATRIX_MULT.c:37]   --->   Operation 981 'mul' 'mul_ln37_34' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 982 [1/2] (1.23ns)   --->   "%B_load_57 = load i12 %B_addr_57" [MATRIX_MULT.c:37]   --->   Operation 982 'load' 'B_load_57' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 983 [1/2] (1.23ns)   --->   "%B_load_59 = load i12 %B_addr_59" [MATRIX_MULT.c:37]   --->   Operation 983 'load' 'B_load_59' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 984 [2/2] (1.23ns)   --->   "%B_load_61 = load i12 %B_addr_61" [MATRIX_MULT.c:37]   --->   Operation 984 'load' 'B_load_61' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_32 : Operation 985 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_24 = add i17 %zext_ln37_55, i17 %zext_ln37_57" [MATRIX_MULT.c:37]   --->   Operation 985 'add' 'add_ln37_24' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 986 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_25 = add i17 %zext_ln37_59, i17 %zext_ln37_61" [MATRIX_MULT.c:37]   --->   Operation 986 'add' 'add_ln37_25' <Predicate = (!icmp_ln33)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 3.03>
ST_33 : Operation 987 [1/1] (0.00ns)   --->   "%or_ln33_1 = or i12 %select_ln33_66, i12 2" [MATRIX_MULT.c:33]   --->   Operation 987 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln37_189 = zext i12 %or_ln33_1" [MATRIX_MULT.c:37]   --->   Operation 988 'zext' 'zext_ln37_189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 989 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i8 %A, i64 0, i64 %zext_ln37_189" [MATRIX_MULT.c:37]   --->   Operation 989 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 990 [2/2] (1.23ns)   --->   "%A_load_1 = load i12 %A_addr_1" [MATRIX_MULT.c:33]   --->   Operation 990 'load' 'A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_33 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln33_31 = zext i8 %A_load_31" [MATRIX_MULT.c:33]   --->   Operation 991 'zext' 'zext_ln33_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln33_36 = zext i8 %A_load_36" [MATRIX_MULT.c:33]   --->   Operation 992 'zext' 'zext_ln33_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 993 [1/2] (1.23ns)   --->   "%A_load_61 = load i12 %A_addr_61" [MATRIX_MULT.c:33]   --->   Operation 993 'load' 'A_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_33 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln37_257 = zext i8 %tmp_129_cast" [MATRIX_MULT.c:37]   --->   Operation 994 'zext' 'zext_ln37_257' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 995 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i8 %B, i64 0, i64 %zext_ln37_257" [MATRIX_MULT.c:37]   --->   Operation 995 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 996 [2/2] (1.23ns)   --->   "%B_load_1 = load i12 %B_addr_1" [MATRIX_MULT.c:37]   --->   Operation 996 'load' 'B_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_33 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln37_62 = zext i8 %B_load_31" [MATRIX_MULT.c:37]   --->   Operation 997 'zext' 'zext_ln37_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 998 [1/1] (1.55ns)   --->   "%mul_ln37_31 = mul i16 %zext_ln37_62, i16 %zext_ln33_31" [MATRIX_MULT.c:37]   --->   Operation 998 'mul' 'mul_ln37_31' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln37_63 = zext i16 %mul_ln37_31" [MATRIX_MULT.c:37]   --->   Operation 999 'zext' 'zext_ln37_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1000 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_30)   --->   "%mul_ln37_32 = mul i16 %zext_ln37_64, i16 %zext_ln33_32" [MATRIX_MULT.c:37]   --->   Operation 1000 'mul' 'mul_ln37_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1001 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_30)   --->   "%zext_ln37_65 = zext i16 %mul_ln37_32" [MATRIX_MULT.c:37]   --->   Operation 1001 'zext' 'zext_ln37_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1002 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_31)   --->   "%mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34" [MATRIX_MULT.c:37]   --->   Operation 1002 'mul' 'mul_ln37_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln37_72 = zext i8 %B_load_36" [MATRIX_MULT.c:37]   --->   Operation 1003 'zext' 'zext_ln37_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1004 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_33)   --->   "%mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36" [MATRIX_MULT.c:37]   --->   Operation 1004 'mul' 'mul_ln37_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1005 [1/2] (1.23ns)   --->   "%B_load_61 = load i12 %B_addr_61" [MATRIX_MULT.c:37]   --->   Operation 1005 'load' 'B_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_33 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln37_146 = zext i19 %add_ln37_20" [MATRIX_MULT.c:37]   --->   Operation 1006 'zext' 'zext_ln37_146' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln37_149 = zext i18 %add_ln37_23" [MATRIX_MULT.c:37]   --->   Operation 1007 'zext' 'zext_ln37_149' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln37_150 = zext i17 %add_ln37_24" [MATRIX_MULT.c:37]   --->   Operation 1008 'zext' 'zext_ln37_150' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1009 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_25 = add i17 %zext_ln37_59, i17 %zext_ln37_61" [MATRIX_MULT.c:37]   --->   Operation 1009 'add' 'add_ln37_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln37_151 = zext i17 %add_ln37_25" [MATRIX_MULT.c:37]   --->   Operation 1010 'zext' 'zext_ln37_151' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1011 [1/1] (0.79ns)   --->   "%add_ln37_26 = add i18 %zext_ln37_151, i18 %zext_ln37_150" [MATRIX_MULT.c:37]   --->   Operation 1011 'add' 'add_ln37_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln37_152 = zext i18 %add_ln37_26" [MATRIX_MULT.c:37]   --->   Operation 1012 'zext' 'zext_ln37_152' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1013 [1/1] (0.79ns)   --->   "%add_ln37_27 = add i19 %zext_ln37_152, i19 %zext_ln37_149" [MATRIX_MULT.c:37]   --->   Operation 1013 'add' 'add_ln37_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln37_153 = zext i19 %add_ln37_27" [MATRIX_MULT.c:37]   --->   Operation 1014 'zext' 'zext_ln37_153' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1015 [1/1] (0.80ns)   --->   "%add_ln37_28 = add i20 %zext_ln37_153, i20 %zext_ln37_146" [MATRIX_MULT.c:37]   --->   Operation 1015 'add' 'add_ln37_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1016 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_30 = add i17 %zext_ln37_63, i17 %zext_ln37_65" [MATRIX_MULT.c:37]   --->   Operation 1016 'add' 'add_ln37_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.19>
ST_34 : Operation 1017 [1/2] (1.23ns)   --->   "%A_load_1 = load i12 %A_addr_1" [MATRIX_MULT.c:33]   --->   Operation 1017 'load' 'A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_34 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln33_33 = zext i8 %A_load_33" [MATRIX_MULT.c:33]   --->   Operation 1018 'zext' 'zext_ln33_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln33_38 = zext i8 %A_load_38" [MATRIX_MULT.c:33]   --->   Operation 1019 'zext' 'zext_ln33_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1020 [1/2] (1.23ns)   --->   "%B_load_1 = load i12 %B_addr_1" [MATRIX_MULT.c:37]   --->   Operation 1020 'load' 'B_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_34 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln37_66 = zext i8 %B_load_33" [MATRIX_MULT.c:37]   --->   Operation 1021 'zext' 'zext_ln37_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1022 [1/1] (1.55ns)   --->   "%mul_ln37_33 = mul i16 %zext_ln37_66, i16 %zext_ln33_33" [MATRIX_MULT.c:37]   --->   Operation 1022 'mul' 'mul_ln37_33' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln37_67 = zext i16 %mul_ln37_33" [MATRIX_MULT.c:37]   --->   Operation 1023 'zext' 'zext_ln37_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1024 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_31)   --->   "%mul_ln37_34 = mul i16 %zext_ln37_68, i16 %zext_ln33_34" [MATRIX_MULT.c:37]   --->   Operation 1024 'mul' 'mul_ln37_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1025 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_31)   --->   "%zext_ln37_69 = zext i16 %mul_ln37_34" [MATRIX_MULT.c:37]   --->   Operation 1025 'zext' 'zext_ln37_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1026 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_33)   --->   "%mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36" [MATRIX_MULT.c:37]   --->   Operation 1026 'mul' 'mul_ln37_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln37_76 = zext i8 %B_load_38" [MATRIX_MULT.c:37]   --->   Operation 1027 'zext' 'zext_ln37_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1028 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_34)   --->   "%mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38" [MATRIX_MULT.c:37]   --->   Operation 1028 'mul' 'mul_ln37_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1029 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_30 = add i17 %zext_ln37_63, i17 %zext_ln37_65" [MATRIX_MULT.c:37]   --->   Operation 1029 'add' 'add_ln37_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1030 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_31 = add i17 %zext_ln37_67, i17 %zext_ln37_69" [MATRIX_MULT.c:37]   --->   Operation 1030 'add' 'add_ln37_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 2.19>
ST_35 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln33_35 = zext i8 %A_load_35" [MATRIX_MULT.c:33]   --->   Operation 1031 'zext' 'zext_ln33_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln33_40 = zext i8 %A_load_40" [MATRIX_MULT.c:33]   --->   Operation 1032 'zext' 'zext_ln33_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln37_70 = zext i8 %B_load_35" [MATRIX_MULT.c:37]   --->   Operation 1033 'zext' 'zext_ln37_70' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1034 [1/1] (1.55ns)   --->   "%mul_ln37_35 = mul i16 %zext_ln37_70, i16 %zext_ln33_35" [MATRIX_MULT.c:37]   --->   Operation 1034 'mul' 'mul_ln37_35' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln37_71 = zext i16 %mul_ln37_35" [MATRIX_MULT.c:37]   --->   Operation 1035 'zext' 'zext_ln37_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1036 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_33)   --->   "%mul_ln37_36 = mul i16 %zext_ln37_72, i16 %zext_ln33_36" [MATRIX_MULT.c:37]   --->   Operation 1036 'mul' 'mul_ln37_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1037 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_33)   --->   "%zext_ln37_73 = zext i16 %mul_ln37_36" [MATRIX_MULT.c:37]   --->   Operation 1037 'zext' 'zext_ln37_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1038 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_34)   --->   "%mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38" [MATRIX_MULT.c:37]   --->   Operation 1038 'mul' 'mul_ln37_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln37_80 = zext i8 %B_load_40" [MATRIX_MULT.c:37]   --->   Operation 1039 'zext' 'zext_ln37_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1040 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_37)   --->   "%mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40" [MATRIX_MULT.c:37]   --->   Operation 1040 'mul' 'mul_ln37_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln37_156 = zext i17 %add_ln37_30" [MATRIX_MULT.c:37]   --->   Operation 1041 'zext' 'zext_ln37_156' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1042 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_31 = add i17 %zext_ln37_67, i17 %zext_ln37_69" [MATRIX_MULT.c:37]   --->   Operation 1042 'add' 'add_ln37_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln37_157 = zext i17 %add_ln37_31" [MATRIX_MULT.c:37]   --->   Operation 1043 'zext' 'zext_ln37_157' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1044 [1/1] (0.79ns)   --->   "%add_ln37_32 = add i18 %zext_ln37_157, i18 %zext_ln37_156" [MATRIX_MULT.c:37]   --->   Operation 1044 'add' 'add_ln37_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1045 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_33 = add i17 %zext_ln37_71, i17 %zext_ln37_73" [MATRIX_MULT.c:37]   --->   Operation 1045 'add' 'add_ln37_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 2.19>
ST_36 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln33_37 = zext i8 %A_load_37" [MATRIX_MULT.c:33]   --->   Operation 1046 'zext' 'zext_ln33_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln33_42 = zext i8 %A_load_42" [MATRIX_MULT.c:33]   --->   Operation 1047 'zext' 'zext_ln33_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln37_74 = zext i8 %B_load_37" [MATRIX_MULT.c:37]   --->   Operation 1048 'zext' 'zext_ln37_74' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1049 [1/1] (1.55ns)   --->   "%mul_ln37_37 = mul i16 %zext_ln37_74, i16 %zext_ln33_37" [MATRIX_MULT.c:37]   --->   Operation 1049 'mul' 'mul_ln37_37' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln37_75 = zext i16 %mul_ln37_37" [MATRIX_MULT.c:37]   --->   Operation 1050 'zext' 'zext_ln37_75' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_34)   --->   "%mul_ln37_38 = mul i16 %zext_ln37_76, i16 %zext_ln33_38" [MATRIX_MULT.c:37]   --->   Operation 1051 'mul' 'mul_ln37_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1052 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_34)   --->   "%zext_ln37_77 = zext i16 %mul_ln37_38" [MATRIX_MULT.c:37]   --->   Operation 1052 'zext' 'zext_ln37_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1053 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_37)   --->   "%mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40" [MATRIX_MULT.c:37]   --->   Operation 1053 'mul' 'mul_ln37_40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln37_84 = zext i8 %B_load_42" [MATRIX_MULT.c:37]   --->   Operation 1054 'zext' 'zext_ln37_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1055 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_38)   --->   "%mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42" [MATRIX_MULT.c:37]   --->   Operation 1055 'mul' 'mul_ln37_42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1056 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_33 = add i17 %zext_ln37_71, i17 %zext_ln37_73" [MATRIX_MULT.c:37]   --->   Operation 1056 'add' 'add_ln37_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1057 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_34 = add i17 %zext_ln37_75, i17 %zext_ln37_77" [MATRIX_MULT.c:37]   --->   Operation 1057 'add' 'add_ln37_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 2.23>
ST_37 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln33_39 = zext i8 %A_load_39" [MATRIX_MULT.c:33]   --->   Operation 1058 'zext' 'zext_ln33_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln33_44 = zext i8 %A_load_44" [MATRIX_MULT.c:33]   --->   Operation 1059 'zext' 'zext_ln33_44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln37_78 = zext i8 %B_load_39" [MATRIX_MULT.c:37]   --->   Operation 1060 'zext' 'zext_ln37_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1061 [1/1] (1.55ns)   --->   "%mul_ln37_39 = mul i16 %zext_ln37_78, i16 %zext_ln33_39" [MATRIX_MULT.c:37]   --->   Operation 1061 'mul' 'mul_ln37_39' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln37_79 = zext i16 %mul_ln37_39" [MATRIX_MULT.c:37]   --->   Operation 1062 'zext' 'zext_ln37_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1063 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_37)   --->   "%mul_ln37_40 = mul i16 %zext_ln37_80, i16 %zext_ln33_40" [MATRIX_MULT.c:37]   --->   Operation 1063 'mul' 'mul_ln37_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1064 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_37)   --->   "%zext_ln37_81 = zext i16 %mul_ln37_40" [MATRIX_MULT.c:37]   --->   Operation 1064 'zext' 'zext_ln37_81' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1065 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_38)   --->   "%mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42" [MATRIX_MULT.c:37]   --->   Operation 1065 'mul' 'mul_ln37_42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln37_88 = zext i8 %B_load_44" [MATRIX_MULT.c:37]   --->   Operation 1066 'zext' 'zext_ln37_88' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1067 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_40)   --->   "%mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44" [MATRIX_MULT.c:37]   --->   Operation 1067 'mul' 'mul_ln37_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln37_158 = zext i18 %add_ln37_32" [MATRIX_MULT.c:37]   --->   Operation 1068 'zext' 'zext_ln37_158' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln37_159 = zext i17 %add_ln37_33" [MATRIX_MULT.c:37]   --->   Operation 1069 'zext' 'zext_ln37_159' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1070 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_34 = add i17 %zext_ln37_75, i17 %zext_ln37_77" [MATRIX_MULT.c:37]   --->   Operation 1070 'add' 'add_ln37_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln37_160 = zext i17 %add_ln37_34" [MATRIX_MULT.c:37]   --->   Operation 1071 'zext' 'zext_ln37_160' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1072 [1/1] (0.79ns)   --->   "%add_ln37_35 = add i18 %zext_ln37_160, i18 %zext_ln37_159" [MATRIX_MULT.c:37]   --->   Operation 1072 'add' 'add_ln37_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln37_161 = zext i18 %add_ln37_35" [MATRIX_MULT.c:37]   --->   Operation 1073 'zext' 'zext_ln37_161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1074 [1/1] (0.79ns)   --->   "%add_ln37_36 = add i19 %zext_ln37_161, i19 %zext_ln37_158" [MATRIX_MULT.c:37]   --->   Operation 1074 'add' 'add_ln37_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1075 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_37 = add i17 %zext_ln37_79, i17 %zext_ln37_81" [MATRIX_MULT.c:37]   --->   Operation 1075 'add' 'add_ln37_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 2.19>
ST_38 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln33_41 = zext i8 %A_load_41" [MATRIX_MULT.c:33]   --->   Operation 1076 'zext' 'zext_ln33_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln33_46 = zext i8 %A_load_46" [MATRIX_MULT.c:33]   --->   Operation 1077 'zext' 'zext_ln33_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln37_82 = zext i8 %B_load_41" [MATRIX_MULT.c:37]   --->   Operation 1078 'zext' 'zext_ln37_82' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1079 [1/1] (1.55ns)   --->   "%mul_ln37_41 = mul i16 %zext_ln37_82, i16 %zext_ln33_41" [MATRIX_MULT.c:37]   --->   Operation 1079 'mul' 'mul_ln37_41' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln37_83 = zext i16 %mul_ln37_41" [MATRIX_MULT.c:37]   --->   Operation 1080 'zext' 'zext_ln37_83' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1081 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_38)   --->   "%mul_ln37_42 = mul i16 %zext_ln37_84, i16 %zext_ln33_42" [MATRIX_MULT.c:37]   --->   Operation 1081 'mul' 'mul_ln37_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1082 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_38)   --->   "%zext_ln37_85 = zext i16 %mul_ln37_42" [MATRIX_MULT.c:37]   --->   Operation 1082 'zext' 'zext_ln37_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1083 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_40)   --->   "%mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44" [MATRIX_MULT.c:37]   --->   Operation 1083 'mul' 'mul_ln37_44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln37_92 = zext i8 %B_load_46" [MATRIX_MULT.c:37]   --->   Operation 1084 'zext' 'zext_ln37_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1085 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_41)   --->   "%mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46" [MATRIX_MULT.c:37]   --->   Operation 1085 'mul' 'mul_ln37_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1086 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_37 = add i17 %zext_ln37_79, i17 %zext_ln37_81" [MATRIX_MULT.c:37]   --->   Operation 1086 'add' 'add_ln37_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1087 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_38 = add i17 %zext_ln37_83, i17 %zext_ln37_85" [MATRIX_MULT.c:37]   --->   Operation 1087 'add' 'add_ln37_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 2.19>
ST_39 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln33_43 = zext i8 %A_load_43" [MATRIX_MULT.c:33]   --->   Operation 1088 'zext' 'zext_ln33_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln33_48 = zext i8 %A_load_48" [MATRIX_MULT.c:33]   --->   Operation 1089 'zext' 'zext_ln33_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln37_86 = zext i8 %B_load_43" [MATRIX_MULT.c:37]   --->   Operation 1090 'zext' 'zext_ln37_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1091 [1/1] (1.55ns)   --->   "%mul_ln37_43 = mul i16 %zext_ln37_86, i16 %zext_ln33_43" [MATRIX_MULT.c:37]   --->   Operation 1091 'mul' 'mul_ln37_43' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln37_87 = zext i16 %mul_ln37_43" [MATRIX_MULT.c:37]   --->   Operation 1092 'zext' 'zext_ln37_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1093 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_40)   --->   "%mul_ln37_44 = mul i16 %zext_ln37_88, i16 %zext_ln33_44" [MATRIX_MULT.c:37]   --->   Operation 1093 'mul' 'mul_ln37_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1094 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_40)   --->   "%zext_ln37_89 = zext i16 %mul_ln37_44" [MATRIX_MULT.c:37]   --->   Operation 1094 'zext' 'zext_ln37_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1095 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_41)   --->   "%mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46" [MATRIX_MULT.c:37]   --->   Operation 1095 'mul' 'mul_ln37_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln37_96 = zext i8 %B_load_48" [MATRIX_MULT.c:37]   --->   Operation 1096 'zext' 'zext_ln37_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1097 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_45)   --->   "%mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48" [MATRIX_MULT.c:37]   --->   Operation 1097 'mul' 'mul_ln37_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln37_163 = zext i17 %add_ln37_37" [MATRIX_MULT.c:37]   --->   Operation 1098 'zext' 'zext_ln37_163' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1099 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_38 = add i17 %zext_ln37_83, i17 %zext_ln37_85" [MATRIX_MULT.c:37]   --->   Operation 1099 'add' 'add_ln37_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln37_164 = zext i17 %add_ln37_38" [MATRIX_MULT.c:37]   --->   Operation 1100 'zext' 'zext_ln37_164' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1101 [1/1] (0.79ns)   --->   "%add_ln37_39 = add i18 %zext_ln37_164, i18 %zext_ln37_163" [MATRIX_MULT.c:37]   --->   Operation 1101 'add' 'add_ln37_39' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_40 = add i17 %zext_ln37_87, i17 %zext_ln37_89" [MATRIX_MULT.c:37]   --->   Operation 1102 'add' 'add_ln37_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.19>
ST_40 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln33_45 = zext i8 %A_load_45" [MATRIX_MULT.c:33]   --->   Operation 1103 'zext' 'zext_ln33_45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln33_50 = zext i8 %A_load_50" [MATRIX_MULT.c:33]   --->   Operation 1104 'zext' 'zext_ln33_50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln37_90 = zext i8 %B_load_45" [MATRIX_MULT.c:37]   --->   Operation 1105 'zext' 'zext_ln37_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1106 [1/1] (1.55ns)   --->   "%mul_ln37_45 = mul i16 %zext_ln37_90, i16 %zext_ln33_45" [MATRIX_MULT.c:37]   --->   Operation 1106 'mul' 'mul_ln37_45' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln37_91 = zext i16 %mul_ln37_45" [MATRIX_MULT.c:37]   --->   Operation 1107 'zext' 'zext_ln37_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1108 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_41)   --->   "%mul_ln37_46 = mul i16 %zext_ln37_92, i16 %zext_ln33_46" [MATRIX_MULT.c:37]   --->   Operation 1108 'mul' 'mul_ln37_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1109 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_41)   --->   "%zext_ln37_93 = zext i16 %mul_ln37_46" [MATRIX_MULT.c:37]   --->   Operation 1109 'zext' 'zext_ln37_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1110 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_45)   --->   "%mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48" [MATRIX_MULT.c:37]   --->   Operation 1110 'mul' 'mul_ln37_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln37_100 = zext i8 %B_load_50" [MATRIX_MULT.c:37]   --->   Operation 1111 'zext' 'zext_ln37_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1112 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_46)   --->   "%mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50" [MATRIX_MULT.c:37]   --->   Operation 1112 'mul' 'mul_ln37_50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1113 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_40 = add i17 %zext_ln37_87, i17 %zext_ln37_89" [MATRIX_MULT.c:37]   --->   Operation 1113 'add' 'add_ln37_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1114 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_41 = add i17 %zext_ln37_91, i17 %zext_ln37_93" [MATRIX_MULT.c:37]   --->   Operation 1114 'add' 'add_ln37_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 3.03>
ST_41 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln33_47 = zext i8 %A_load_47" [MATRIX_MULT.c:33]   --->   Operation 1115 'zext' 'zext_ln33_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln33_52 = zext i8 %A_load_52" [MATRIX_MULT.c:33]   --->   Operation 1116 'zext' 'zext_ln33_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln37_94 = zext i8 %B_load_47" [MATRIX_MULT.c:37]   --->   Operation 1117 'zext' 'zext_ln37_94' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1118 [1/1] (1.55ns)   --->   "%mul_ln37_47 = mul i16 %zext_ln37_94, i16 %zext_ln33_47" [MATRIX_MULT.c:37]   --->   Operation 1118 'mul' 'mul_ln37_47' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln37_95 = zext i16 %mul_ln37_47" [MATRIX_MULT.c:37]   --->   Operation 1119 'zext' 'zext_ln37_95' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1120 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_45)   --->   "%mul_ln37_48 = mul i16 %zext_ln37_96, i16 %zext_ln33_48" [MATRIX_MULT.c:37]   --->   Operation 1120 'mul' 'mul_ln37_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1121 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_45)   --->   "%zext_ln37_97 = zext i16 %mul_ln37_48" [MATRIX_MULT.c:37]   --->   Operation 1121 'zext' 'zext_ln37_97' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1122 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_46)   --->   "%mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50" [MATRIX_MULT.c:37]   --->   Operation 1122 'mul' 'mul_ln37_50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln37_104 = zext i8 %B_load_52" [MATRIX_MULT.c:37]   --->   Operation 1123 'zext' 'zext_ln37_104' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1124 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_48)   --->   "%mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52" [MATRIX_MULT.c:37]   --->   Operation 1124 'mul' 'mul_ln37_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln37_162 = zext i19 %add_ln37_36" [MATRIX_MULT.c:37]   --->   Operation 1125 'zext' 'zext_ln37_162' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln37_165 = zext i18 %add_ln37_39" [MATRIX_MULT.c:37]   --->   Operation 1126 'zext' 'zext_ln37_165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln37_166 = zext i17 %add_ln37_40" [MATRIX_MULT.c:37]   --->   Operation 1127 'zext' 'zext_ln37_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1128 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_41 = add i17 %zext_ln37_91, i17 %zext_ln37_93" [MATRIX_MULT.c:37]   --->   Operation 1128 'add' 'add_ln37_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln37_167 = zext i17 %add_ln37_41" [MATRIX_MULT.c:37]   --->   Operation 1129 'zext' 'zext_ln37_167' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1130 [1/1] (0.79ns)   --->   "%add_ln37_42 = add i18 %zext_ln37_167, i18 %zext_ln37_166" [MATRIX_MULT.c:37]   --->   Operation 1130 'add' 'add_ln37_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln37_168 = zext i18 %add_ln37_42" [MATRIX_MULT.c:37]   --->   Operation 1131 'zext' 'zext_ln37_168' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1132 [1/1] (0.79ns)   --->   "%add_ln37_43 = add i19 %zext_ln37_168, i19 %zext_ln37_165" [MATRIX_MULT.c:37]   --->   Operation 1132 'add' 'add_ln37_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln37_169 = zext i19 %add_ln37_43" [MATRIX_MULT.c:37]   --->   Operation 1133 'zext' 'zext_ln37_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1134 [1/1] (0.80ns)   --->   "%add_ln37_44 = add i20 %zext_ln37_169, i20 %zext_ln37_162" [MATRIX_MULT.c:37]   --->   Operation 1134 'add' 'add_ln37_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1135 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_45 = add i17 %zext_ln37_95, i17 %zext_ln37_97" [MATRIX_MULT.c:37]   --->   Operation 1135 'add' 'add_ln37_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 2.19>
ST_42 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln33_49 = zext i8 %A_load_49" [MATRIX_MULT.c:33]   --->   Operation 1136 'zext' 'zext_ln33_49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln33_54 = zext i8 %A_load_54" [MATRIX_MULT.c:33]   --->   Operation 1137 'zext' 'zext_ln33_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln37_98 = zext i8 %B_load_49" [MATRIX_MULT.c:37]   --->   Operation 1138 'zext' 'zext_ln37_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1139 [1/1] (1.55ns)   --->   "%mul_ln37_49 = mul i16 %zext_ln37_98, i16 %zext_ln33_49" [MATRIX_MULT.c:37]   --->   Operation 1139 'mul' 'mul_ln37_49' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln37_99 = zext i16 %mul_ln37_49" [MATRIX_MULT.c:37]   --->   Operation 1140 'zext' 'zext_ln37_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1141 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_46)   --->   "%mul_ln37_50 = mul i16 %zext_ln37_100, i16 %zext_ln33_50" [MATRIX_MULT.c:37]   --->   Operation 1141 'mul' 'mul_ln37_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1142 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_46)   --->   "%zext_ln37_101 = zext i16 %mul_ln37_50" [MATRIX_MULT.c:37]   --->   Operation 1142 'zext' 'zext_ln37_101' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1143 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_48)   --->   "%mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52" [MATRIX_MULT.c:37]   --->   Operation 1143 'mul' 'mul_ln37_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln37_108 = zext i8 %B_load_54" [MATRIX_MULT.c:37]   --->   Operation 1144 'zext' 'zext_ln37_108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1145 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_49)   --->   "%mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54" [MATRIX_MULT.c:37]   --->   Operation 1145 'mul' 'mul_ln37_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1146 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_45 = add i17 %zext_ln37_95, i17 %zext_ln37_97" [MATRIX_MULT.c:37]   --->   Operation 1146 'add' 'add_ln37_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1147 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_46 = add i17 %zext_ln37_99, i17 %zext_ln37_101" [MATRIX_MULT.c:37]   --->   Operation 1147 'add' 'add_ln37_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 2.19>
ST_43 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln33_51 = zext i8 %A_load_51" [MATRIX_MULT.c:33]   --->   Operation 1148 'zext' 'zext_ln33_51' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln33_56 = zext i8 %A_load_56" [MATRIX_MULT.c:33]   --->   Operation 1149 'zext' 'zext_ln33_56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln37_102 = zext i8 %B_load_51" [MATRIX_MULT.c:37]   --->   Operation 1150 'zext' 'zext_ln37_102' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1151 [1/1] (1.55ns)   --->   "%mul_ln37_51 = mul i16 %zext_ln37_102, i16 %zext_ln33_51" [MATRIX_MULT.c:37]   --->   Operation 1151 'mul' 'mul_ln37_51' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln37_103 = zext i16 %mul_ln37_51" [MATRIX_MULT.c:37]   --->   Operation 1152 'zext' 'zext_ln37_103' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1153 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_48)   --->   "%mul_ln37_52 = mul i16 %zext_ln37_104, i16 %zext_ln33_52" [MATRIX_MULT.c:37]   --->   Operation 1153 'mul' 'mul_ln37_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1154 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_48)   --->   "%zext_ln37_105 = zext i16 %mul_ln37_52" [MATRIX_MULT.c:37]   --->   Operation 1154 'zext' 'zext_ln37_105' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1155 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_49)   --->   "%mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54" [MATRIX_MULT.c:37]   --->   Operation 1155 'mul' 'mul_ln37_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln37_112 = zext i8 %B_load_56" [MATRIX_MULT.c:37]   --->   Operation 1156 'zext' 'zext_ln37_112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1157 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_52)   --->   "%mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56" [MATRIX_MULT.c:37]   --->   Operation 1157 'mul' 'mul_ln37_56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln37_171 = zext i17 %add_ln37_45" [MATRIX_MULT.c:37]   --->   Operation 1158 'zext' 'zext_ln37_171' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_46 = add i17 %zext_ln37_99, i17 %zext_ln37_101" [MATRIX_MULT.c:37]   --->   Operation 1159 'add' 'add_ln37_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln37_172 = zext i17 %add_ln37_46" [MATRIX_MULT.c:37]   --->   Operation 1160 'zext' 'zext_ln37_172' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1161 [1/1] (0.79ns)   --->   "%add_ln37_47 = add i18 %zext_ln37_172, i18 %zext_ln37_171" [MATRIX_MULT.c:37]   --->   Operation 1161 'add' 'add_ln37_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_48 = add i17 %zext_ln37_103, i17 %zext_ln37_105" [MATRIX_MULT.c:37]   --->   Operation 1162 'add' 'add_ln37_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 2.19>
ST_44 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln33_53 = zext i8 %A_load_53" [MATRIX_MULT.c:33]   --->   Operation 1163 'zext' 'zext_ln33_53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln33_58 = zext i8 %A_load_58" [MATRIX_MULT.c:33]   --->   Operation 1164 'zext' 'zext_ln33_58' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln37_106 = zext i8 %B_load_53" [MATRIX_MULT.c:37]   --->   Operation 1165 'zext' 'zext_ln37_106' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1166 [1/1] (1.55ns)   --->   "%mul_ln37_53 = mul i16 %zext_ln37_106, i16 %zext_ln33_53" [MATRIX_MULT.c:37]   --->   Operation 1166 'mul' 'mul_ln37_53' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln37_107 = zext i16 %mul_ln37_53" [MATRIX_MULT.c:37]   --->   Operation 1167 'zext' 'zext_ln37_107' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1168 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_49)   --->   "%mul_ln37_54 = mul i16 %zext_ln37_108, i16 %zext_ln33_54" [MATRIX_MULT.c:37]   --->   Operation 1168 'mul' 'mul_ln37_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1169 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_49)   --->   "%zext_ln37_109 = zext i16 %mul_ln37_54" [MATRIX_MULT.c:37]   --->   Operation 1169 'zext' 'zext_ln37_109' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1170 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_52)   --->   "%mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56" [MATRIX_MULT.c:37]   --->   Operation 1170 'mul' 'mul_ln37_56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln37_116 = zext i8 %B_load_58" [MATRIX_MULT.c:37]   --->   Operation 1171 'zext' 'zext_ln37_116' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1172 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_53)   --->   "%mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58" [MATRIX_MULT.c:37]   --->   Operation 1172 'mul' 'mul_ln37_58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_48 = add i17 %zext_ln37_103, i17 %zext_ln37_105" [MATRIX_MULT.c:37]   --->   Operation 1173 'add' 'add_ln37_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1174 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_49 = add i17 %zext_ln37_107, i17 %zext_ln37_109" [MATRIX_MULT.c:37]   --->   Operation 1174 'add' 'add_ln37_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 2.23>
ST_45 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln33_55 = zext i8 %A_load_55" [MATRIX_MULT.c:33]   --->   Operation 1175 'zext' 'zext_ln33_55' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln33_60 = zext i8 %A_load_60" [MATRIX_MULT.c:33]   --->   Operation 1176 'zext' 'zext_ln33_60' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln37_110 = zext i8 %B_load_55" [MATRIX_MULT.c:37]   --->   Operation 1177 'zext' 'zext_ln37_110' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1178 [1/1] (1.55ns)   --->   "%mul_ln37_55 = mul i16 %zext_ln37_110, i16 %zext_ln33_55" [MATRIX_MULT.c:37]   --->   Operation 1178 'mul' 'mul_ln37_55' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln37_111 = zext i16 %mul_ln37_55" [MATRIX_MULT.c:37]   --->   Operation 1179 'zext' 'zext_ln37_111' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1180 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_52)   --->   "%mul_ln37_56 = mul i16 %zext_ln37_112, i16 %zext_ln33_56" [MATRIX_MULT.c:37]   --->   Operation 1180 'mul' 'mul_ln37_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1181 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_52)   --->   "%zext_ln37_113 = zext i16 %mul_ln37_56" [MATRIX_MULT.c:37]   --->   Operation 1181 'zext' 'zext_ln37_113' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1182 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_53)   --->   "%mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58" [MATRIX_MULT.c:37]   --->   Operation 1182 'mul' 'mul_ln37_58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln37_120 = zext i8 %B_load_60" [MATRIX_MULT.c:37]   --->   Operation 1183 'zext' 'zext_ln37_120' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1184 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_55)   --->   "%mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60" [MATRIX_MULT.c:37]   --->   Operation 1184 'mul' 'mul_ln37_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln37_173 = zext i18 %add_ln37_47" [MATRIX_MULT.c:37]   --->   Operation 1185 'zext' 'zext_ln37_173' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln37_174 = zext i17 %add_ln37_48" [MATRIX_MULT.c:37]   --->   Operation 1186 'zext' 'zext_ln37_174' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1187 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_49 = add i17 %zext_ln37_107, i17 %zext_ln37_109" [MATRIX_MULT.c:37]   --->   Operation 1187 'add' 'add_ln37_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln37_175 = zext i17 %add_ln37_49" [MATRIX_MULT.c:37]   --->   Operation 1188 'zext' 'zext_ln37_175' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1189 [1/1] (0.79ns)   --->   "%add_ln37_50 = add i18 %zext_ln37_175, i18 %zext_ln37_174" [MATRIX_MULT.c:37]   --->   Operation 1189 'add' 'add_ln37_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln37_176 = zext i18 %add_ln37_50" [MATRIX_MULT.c:37]   --->   Operation 1190 'zext' 'zext_ln37_176' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1191 [1/1] (0.79ns)   --->   "%add_ln37_51 = add i19 %zext_ln37_176, i19 %zext_ln37_173" [MATRIX_MULT.c:37]   --->   Operation 1191 'add' 'add_ln37_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_52 = add i17 %zext_ln37_111, i17 %zext_ln37_113" [MATRIX_MULT.c:37]   --->   Operation 1192 'add' 'add_ln37_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 2.19>
ST_46 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln33_57 = zext i8 %A_load_57" [MATRIX_MULT.c:33]   --->   Operation 1193 'zext' 'zext_ln33_57' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln33_62 = zext i8 %A_load_62" [MATRIX_MULT.c:33]   --->   Operation 1194 'zext' 'zext_ln33_62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln37_114 = zext i8 %B_load_57" [MATRIX_MULT.c:37]   --->   Operation 1195 'zext' 'zext_ln37_114' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1196 [1/1] (1.55ns)   --->   "%mul_ln37_57 = mul i16 %zext_ln37_114, i16 %zext_ln33_57" [MATRIX_MULT.c:37]   --->   Operation 1196 'mul' 'mul_ln37_57' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln37_115 = zext i16 %mul_ln37_57" [MATRIX_MULT.c:37]   --->   Operation 1197 'zext' 'zext_ln37_115' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1198 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_53)   --->   "%mul_ln37_58 = mul i16 %zext_ln37_116, i16 %zext_ln33_58" [MATRIX_MULT.c:37]   --->   Operation 1198 'mul' 'mul_ln37_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1199 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_53)   --->   "%zext_ln37_117 = zext i16 %mul_ln37_58" [MATRIX_MULT.c:37]   --->   Operation 1199 'zext' 'zext_ln37_117' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1200 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_55)   --->   "%mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60" [MATRIX_MULT.c:37]   --->   Operation 1200 'mul' 'mul_ln37_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln37_124 = zext i8 %B_load_62" [MATRIX_MULT.c:37]   --->   Operation 1201 'zext' 'zext_ln37_124' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1202 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_56)   --->   "%mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62" [MATRIX_MULT.c:37]   --->   Operation 1202 'mul' 'mul_ln37_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1203 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_52 = add i17 %zext_ln37_111, i17 %zext_ln37_113" [MATRIX_MULT.c:37]   --->   Operation 1203 'add' 'add_ln37_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1204 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_53 = add i17 %zext_ln37_115, i17 %zext_ln37_117" [MATRIX_MULT.c:37]   --->   Operation 1204 'add' 'add_ln37_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 2.19>
ST_47 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i8 %A_load_1" [MATRIX_MULT.c:33]   --->   Operation 1205 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln33_59 = zext i8 %A_load_59" [MATRIX_MULT.c:33]   --->   Operation 1206 'zext' 'zext_ln33_59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i8 %B_load_1" [MATRIX_MULT.c:37]   --->   Operation 1207 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1208 [3/3] (0.99ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1" [MATRIX_MULT.c:37]   --->   Operation 1208 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln37_118 = zext i8 %B_load_59" [MATRIX_MULT.c:37]   --->   Operation 1209 'zext' 'zext_ln37_118' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1210 [1/1] (1.55ns)   --->   "%mul_ln37_59 = mul i16 %zext_ln37_118, i16 %zext_ln33_59" [MATRIX_MULT.c:37]   --->   Operation 1210 'mul' 'mul_ln37_59' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln37_119 = zext i16 %mul_ln37_59" [MATRIX_MULT.c:37]   --->   Operation 1211 'zext' 'zext_ln37_119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1212 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_55)   --->   "%mul_ln37_60 = mul i16 %zext_ln37_120, i16 %zext_ln33_60" [MATRIX_MULT.c:37]   --->   Operation 1212 'mul' 'mul_ln37_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1213 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_55)   --->   "%zext_ln37_121 = zext i16 %mul_ln37_60" [MATRIX_MULT.c:37]   --->   Operation 1213 'zext' 'zext_ln37_121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1214 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_56)   --->   "%mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62" [MATRIX_MULT.c:37]   --->   Operation 1214 'mul' 'mul_ln37_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln37_178 = zext i17 %add_ln37_52" [MATRIX_MULT.c:37]   --->   Operation 1215 'zext' 'zext_ln37_178' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1216 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_53 = add i17 %zext_ln37_115, i17 %zext_ln37_117" [MATRIX_MULT.c:37]   --->   Operation 1216 'add' 'add_ln37_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln37_179 = zext i17 %add_ln37_53" [MATRIX_MULT.c:37]   --->   Operation 1217 'zext' 'zext_ln37_179' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1218 [1/1] (0.79ns)   --->   "%add_ln37_54 = add i18 %zext_ln37_179, i18 %zext_ln37_178" [MATRIX_MULT.c:37]   --->   Operation 1218 'add' 'add_ln37_54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1219 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_55 = add i17 %zext_ln37_119, i17 %zext_ln37_121" [MATRIX_MULT.c:37]   --->   Operation 1219 'add' 'add_ln37_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 2.19>
ST_48 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln33_61 = zext i8 %A_load_61" [MATRIX_MULT.c:33]   --->   Operation 1220 'zext' 'zext_ln33_61' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1221 [2/3] (0.99ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1" [MATRIX_MULT.c:37]   --->   Operation 1221 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln37_122 = zext i8 %B_load_61" [MATRIX_MULT.c:37]   --->   Operation 1222 'zext' 'zext_ln37_122' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1223 [1/1] (1.55ns)   --->   "%mul_ln37_61 = mul i16 %zext_ln37_122, i16 %zext_ln33_61" [MATRIX_MULT.c:37]   --->   Operation 1223 'mul' 'mul_ln37_61' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln37_123 = zext i16 %mul_ln37_61" [MATRIX_MULT.c:37]   --->   Operation 1224 'zext' 'zext_ln37_123' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1225 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_56)   --->   "%mul_ln37_62 = mul i16 %zext_ln37_124, i16 %zext_ln33_62" [MATRIX_MULT.c:37]   --->   Operation 1225 'mul' 'mul_ln37_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1226 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_56)   --->   "%zext_ln37_125 = zext i16 %mul_ln37_62" [MATRIX_MULT.c:37]   --->   Operation 1226 'zext' 'zext_ln37_125' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1227 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_55 = add i17 %zext_ln37_119, i17 %zext_ln37_121" [MATRIX_MULT.c:37]   --->   Operation 1227 'add' 'add_ln37_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1228 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_56 = add i17 %zext_ln37_123, i17 %zext_ln37_125" [MATRIX_MULT.c:37]   --->   Operation 1228 'add' 'add_ln37_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 3.84>
ST_49 : Operation 1229 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_1 = mul i16 %zext_ln37_2, i16 %zext_ln33_1" [MATRIX_MULT.c:37]   --->   Operation 1229 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1230 [1/1] (0.00ns) (grouped into DSP with root node add_ln37_1)   --->   "%zext_ln37_3 = zext i16 %mul_ln37_1" [MATRIX_MULT.c:37]   --->   Operation 1230 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln37_126 = zext i17 %add_ln37" [MATRIX_MULT.c:37]   --->   Operation 1231 'zext' 'zext_ln37_126' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_1 = add i18 %zext_ln37_126, i18 %zext_ln37_3" [MATRIX_MULT.c:37]   --->   Operation 1232 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln37_170 = zext i20 %add_ln37_44" [MATRIX_MULT.c:37]   --->   Operation 1233 'zext' 'zext_ln37_170' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln37_177 = zext i19 %add_ln37_51" [MATRIX_MULT.c:37]   --->   Operation 1234 'zext' 'zext_ln37_177' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln37_180 = zext i18 %add_ln37_54" [MATRIX_MULT.c:37]   --->   Operation 1235 'zext' 'zext_ln37_180' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln37_181 = zext i17 %add_ln37_55" [MATRIX_MULT.c:37]   --->   Operation 1236 'zext' 'zext_ln37_181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1237 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_56 = add i17 %zext_ln37_123, i17 %zext_ln37_125" [MATRIX_MULT.c:37]   --->   Operation 1237 'add' 'add_ln37_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln37_182 = zext i17 %add_ln37_56" [MATRIX_MULT.c:37]   --->   Operation 1238 'zext' 'zext_ln37_182' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1239 [1/1] (0.79ns)   --->   "%add_ln37_57 = add i18 %zext_ln37_182, i18 %zext_ln37_181" [MATRIX_MULT.c:37]   --->   Operation 1239 'add' 'add_ln37_57' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln37_183 = zext i18 %add_ln37_57" [MATRIX_MULT.c:37]   --->   Operation 1240 'zext' 'zext_ln37_183' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1241 [1/1] (0.79ns)   --->   "%add_ln37_58 = add i19 %zext_ln37_183, i19 %zext_ln37_180" [MATRIX_MULT.c:37]   --->   Operation 1241 'add' 'add_ln37_58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln37_184 = zext i19 %add_ln37_58" [MATRIX_MULT.c:37]   --->   Operation 1242 'zext' 'zext_ln37_184' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1243 [1/1] (0.80ns)   --->   "%add_ln37_59 = add i20 %zext_ln37_184, i20 %zext_ln37_177" [MATRIX_MULT.c:37]   --->   Operation 1243 'add' 'add_ln37_59' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln37_185 = zext i20 %add_ln37_59" [MATRIX_MULT.c:37]   --->   Operation 1244 'zext' 'zext_ln37_185' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1245 [1/1] (0.80ns)   --->   "%add_ln37_60 = add i21 %zext_ln37_185, i21 %zext_ln37_170" [MATRIX_MULT.c:37]   --->   Operation 1245 'add' 'add_ln37_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.51>
ST_50 : Operation 1246 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_34_2_str"   --->   Operation 1246 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1247 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1247 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %add_ln35" [MATRIX_MULT.c:35]   --->   Operation 1249 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1250 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln35" [MATRIX_MULT.c:35]   --->   Operation 1250 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1251 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [MATRIX_MULT.c:34]   --->   Operation 1251 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1252 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln37_1 = add i18 %zext_ln37_126, i18 %zext_ln37_3" [MATRIX_MULT.c:37]   --->   Operation 1252 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln37_127 = zext i18 %add_ln37_1" [MATRIX_MULT.c:37]   --->   Operation 1253 'zext' 'zext_ln37_127' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln37_130 = zext i18 %add_ln37_4" [MATRIX_MULT.c:37]   --->   Operation 1254 'zext' 'zext_ln37_130' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1255 [1/1] (0.79ns)   --->   "%add_ln37_5 = add i19 %zext_ln37_130, i19 %zext_ln37_127" [MATRIX_MULT.c:37]   --->   Operation 1255 'add' 'add_ln37_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln37_131 = zext i19 %add_ln37_5" [MATRIX_MULT.c:37]   --->   Operation 1256 'zext' 'zext_ln37_131' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln37_138 = zext i19 %add_ln37_12" [MATRIX_MULT.c:37]   --->   Operation 1257 'zext' 'zext_ln37_138' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1258 [1/1] (0.80ns)   --->   "%add_ln37_13 = add i20 %zext_ln37_138, i20 %zext_ln37_131" [MATRIX_MULT.c:37]   --->   Operation 1258 'add' 'add_ln37_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln37_139 = zext i20 %add_ln37_13" [MATRIX_MULT.c:37]   --->   Operation 1259 'zext' 'zext_ln37_139' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln37_154 = zext i20 %add_ln37_28" [MATRIX_MULT.c:37]   --->   Operation 1260 'zext' 'zext_ln37_154' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1261 [1/1] (0.80ns)   --->   "%add_ln37_29 = add i21 %zext_ln37_154, i21 %zext_ln37_139" [MATRIX_MULT.c:37]   --->   Operation 1261 'add' 'add_ln37_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln37_155 = zext i21 %add_ln37_29" [MATRIX_MULT.c:37]   --->   Operation 1262 'zext' 'zext_ln37_155' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln37_186 = zext i21 %add_ln37_60" [MATRIX_MULT.c:37]   --->   Operation 1263 'zext' 'zext_ln37_186' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1264 [1/1] (0.81ns)   --->   "%add_ln37_61 = add i22 %zext_ln37_186, i22 %zext_ln37_155" [MATRIX_MULT.c:37]   --->   Operation 1264 'add' 'add_ln37_61' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln37_187 = zext i22 %add_ln37_61" [MATRIX_MULT.c:37]   --->   Operation 1265 'zext' 'zext_ln37_187' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1266 [1/1] (1.64ns)   --->   "%store_ln37 = store i32 %zext_ln37_187, i12 %AB_addr" [MATRIX_MULT.c:37]   --->   Operation 1266 'store' 'store_ln37' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_50 : Operation 1267 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_3" [MATRIX_MULT.c:34]   --->   Operation 1267 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', MATRIX_MULT.c:34) on local variable 'j' [28]  (0 ns)
	'icmp' operation ('icmp_ln34', MATRIX_MULT.c:34) [33]  (0.6 ns)
	'select' operation ('select_ln33', MATRIX_MULT.c:33) [34]  (0.308 ns)
	'add' operation ('add_ln37_63', MATRIX_MULT.c:37) [429]  (0.715 ns)
	'getelementptr' operation ('B_addr_2', MATRIX_MULT.c:37) [431]  (0 ns)
	'load' operation ('B_load_2', MATRIX_MULT.c:37) on array 'B' [625]  (1.23 ns)

 <State 2>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln37_65', MATRIX_MULT.c:37) [441]  (0.725 ns)
	'getelementptr' operation ('B_addr_6', MATRIX_MULT.c:37) [443]  (0 ns)
	'load' operation ('B_load_6', MATRIX_MULT.c:37) on array 'B' [641]  (1.23 ns)

 <State 3>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln37_66', MATRIX_MULT.c:37) [447]  (0.725 ns)
	'getelementptr' operation ('B_addr_8', MATRIX_MULT.c:37) [449]  (0 ns)
	'load' operation ('B_load_8', MATRIX_MULT.c:37) on array 'B' [649]  (1.23 ns)

 <State 4>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln37_68', MATRIX_MULT.c:37) [465]  (0.735 ns)
	'getelementptr' operation ('B_addr_14', MATRIX_MULT.c:37) [467]  (0 ns)
	'load' operation ('B_load_14', MATRIX_MULT.c:37) on array 'B' [673]  (1.23 ns)

 <State 5>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln37_69', MATRIX_MULT.c:37) [471]  (0.735 ns)
	'getelementptr' operation ('B_addr_16', MATRIX_MULT.c:37) [473]  (0 ns)
	'load' operation ('B_load_16', MATRIX_MULT.c:37) on array 'B' [681]  (1.23 ns)

 <State 6>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln37_71', MATRIX_MULT.c:37) [483]  (0.735 ns)
	'getelementptr' operation ('B_addr_20', MATRIX_MULT.c:37) [485]  (0 ns)
	'load' operation ('B_load_20', MATRIX_MULT.c:37) on array 'B' [697]  (1.23 ns)

 <State 7>: 1.53ns
The critical path consists of the following:
	'select' operation ('select_ln33_89', MATRIX_MULT.c:33) [183]  (0.299 ns)
	'or' operation ('or_ln33_24', MATRIX_MULT.c:33) [184]  (0 ns)
	'getelementptr' operation ('A_addr_24', MATRIX_MULT.c:37) [186]  (0 ns)
	'load' operation ('A_load_24', MATRIX_MULT.c:33) on array 'A' [187]  (1.23 ns)

 <State 8>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln37_73', MATRIX_MULT.c:37) [513]  (0.745 ns)
	'getelementptr' operation ('B_addr_30', MATRIX_MULT.c:37) [515]  (0 ns)
	'load' operation ('B_load_30', MATRIX_MULT.c:37) on array 'B' [737]  (1.23 ns)

 <State 9>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln37_74', MATRIX_MULT.c:37) [519]  (0.745 ns)
	'getelementptr' operation ('B_addr_32', MATRIX_MULT.c:37) [521]  (0 ns)
	'load' operation ('B_load_32', MATRIX_MULT.c:37) on array 'B' [745]  (1.23 ns)

 <State 10>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln37_76', MATRIX_MULT.c:37) [531]  (0.745 ns)
	'getelementptr' operation ('B_addr_36', MATRIX_MULT.c:37) [533]  (0 ns)
	'load' operation ('B_load_36', MATRIX_MULT.c:37) on array 'B' [761]  (1.23 ns)

 <State 11>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln37_78', MATRIX_MULT.c:37) [543]  (0.745 ns)
	'getelementptr' operation ('B_addr_40', MATRIX_MULT.c:37) [545]  (0 ns)
	'load' operation ('B_load_40', MATRIX_MULT.c:37) on array 'B' [777]  (1.23 ns)

 <State 12>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln37_80', MATRIX_MULT.c:37) [555]  (0.745 ns)
	'getelementptr' operation ('B_addr_44', MATRIX_MULT.c:37) [557]  (0 ns)
	'load' operation ('B_load_44', MATRIX_MULT.c:37) on array 'B' [793]  (1.23 ns)

 <State 13>: 1.53ns
The critical path consists of the following:
	'select' operation ('select_ln33_113', MATRIX_MULT.c:33) [327]  (0.299 ns)
	'or' operation ('or_ln33_48', MATRIX_MULT.c:33) [328]  (0 ns)
	'getelementptr' operation ('A_addr_48', MATRIX_MULT.c:37) [330]  (0 ns)
	'load' operation ('A_load_48', MATRIX_MULT.c:33) on array 'A' [331]  (1.23 ns)

 <State 14>: 1.53ns
The critical path consists of the following:
	'select' operation ('select_ln33_117', MATRIX_MULT.c:33) [351]  (0.299 ns)
	'or' operation ('or_ln33_52', MATRIX_MULT.c:33) [352]  (0 ns)
	'getelementptr' operation ('A_addr_52', MATRIX_MULT.c:37) [354]  (0 ns)
	'load' operation ('A_load_52', MATRIX_MULT.c:33) on array 'A' [355]  (1.23 ns)

 <State 15>: 1.53ns
The critical path consists of the following:
	'select' operation ('select_ln33_121', MATRIX_MULT.c:33) [375]  (0.299 ns)
	'or' operation ('or_ln33_56', MATRIX_MULT.c:33) [376]  (0 ns)
	'getelementptr' operation ('A_addr_56', MATRIX_MULT.c:37) [378]  (0 ns)
	'load' operation ('A_load_56', MATRIX_MULT.c:33) on array 'A' [379]  (1.23 ns)

 <State 16>: 1.53ns
The critical path consists of the following:
	'select' operation ('select_ln33_125', MATRIX_MULT.c:33) [399]  (0.299 ns)
	'or' operation ('or_ln33_60', MATRIX_MULT.c:33) [400]  (0 ns)
	'getelementptr' operation ('A_addr_60', MATRIX_MULT.c:37) [402]  (0 ns)
	'load' operation ('A_load_60', MATRIX_MULT.c:33) on array 'A' [403]  (1.23 ns)

 <State 17>: 1.94ns
The critical path consists of the following:
	'add' operation ('add_ln37_62', MATRIX_MULT.c:37) [423]  (0.705 ns)
	'getelementptr' operation ('B_addr', MATRIX_MULT.c:37) [425]  (0 ns)
	'load' operation ('B_load', MATRIX_MULT.c:37) on array 'B' [617]  (1.23 ns)

 <State 18>: 3.43ns
The critical path consists of the following:
	'load' operation ('A_load', MATRIX_MULT.c:33) on array 'A' [43]  (1.23 ns)
	'mul' operation ('mul_ln37', MATRIX_MULT.c:37) [619]  (1.55 ns)
	'add' operation of DSP[869] ('add_ln37', MATRIX_MULT.c:37) [869]  (0.645 ns)

 <State 19>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_3', MATRIX_MULT.c:37) [631]  (1.55 ns)
	'add' operation of DSP[873] ('add_ln37_2', MATRIX_MULT.c:37) [873]  (0.645 ns)

 <State 20>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_5', MATRIX_MULT.c:37) [639]  (1.55 ns)
	'add' operation of DSP[875] ('add_ln37_3', MATRIX_MULT.c:37) [875]  (0.645 ns)

 <State 21>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_7', MATRIX_MULT.c:37) [647]  (1.55 ns)
	'add' operation of DSP[881] ('add_ln37_6', MATRIX_MULT.c:37) [881]  (0.645 ns)

 <State 22>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_9', MATRIX_MULT.c:37) [655]  (1.55 ns)
	'add' operation of DSP[883] ('add_ln37_7', MATRIX_MULT.c:37) [883]  (0.645 ns)

 <State 23>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_11', MATRIX_MULT.c:37) [663]  (1.55 ns)
	'add' operation of DSP[887] ('add_ln37_9', MATRIX_MULT.c:37) [887]  (0.645 ns)

 <State 24>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_13', MATRIX_MULT.c:37) [671]  (1.55 ns)
	'add' operation of DSP[889] ('add_ln37_10', MATRIX_MULT.c:37) [889]  (0.645 ns)

 <State 25>: 2.23ns
The critical path consists of the following:
	'add' operation of DSP[889] ('add_ln37_10', MATRIX_MULT.c:37) [889]  (0.645 ns)
	'add' operation ('add_ln37_11', MATRIX_MULT.c:37) [891]  (0.791 ns)
	'add' operation ('add_ln37_12', MATRIX_MULT.c:37) [893]  (0.797 ns)

 <State 26>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_17', MATRIX_MULT.c:37) [687]  (1.55 ns)
	'add' operation of DSP[899] ('add_ln37_15', MATRIX_MULT.c:37) [899]  (0.645 ns)

 <State 27>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_19', MATRIX_MULT.c:37) [695]  (1.55 ns)
	'add' operation of DSP[903] ('add_ln37_17', MATRIX_MULT.c:37) [903]  (0.645 ns)

 <State 28>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_21', MATRIX_MULT.c:37) [703]  (1.55 ns)
	'add' operation of DSP[905] ('add_ln37_18', MATRIX_MULT.c:37) [905]  (0.645 ns)

 <State 29>: 2.23ns
The critical path consists of the following:
	'add' operation of DSP[905] ('add_ln37_18', MATRIX_MULT.c:37) [905]  (0.645 ns)
	'add' operation ('add_ln37_19', MATRIX_MULT.c:37) [907]  (0.791 ns)
	'add' operation ('add_ln37_20', MATRIX_MULT.c:37) [909]  (0.797 ns)

 <State 30>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_25', MATRIX_MULT.c:37) [719]  (1.55 ns)
	'add' operation of DSP[913] ('add_ln37_22', MATRIX_MULT.c:37) [913]  (0.645 ns)

 <State 31>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_27', MATRIX_MULT.c:37) [727]  (1.55 ns)
	'add' operation of DSP[917] ('add_ln37_24', MATRIX_MULT.c:37) [917]  (0.645 ns)

 <State 32>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_29', MATRIX_MULT.c:37) [735]  (1.55 ns)
	'add' operation of DSP[919] ('add_ln37_25', MATRIX_MULT.c:37) [919]  (0.645 ns)

 <State 33>: 3.04ns
The critical path consists of the following:
	'add' operation of DSP[919] ('add_ln37_25', MATRIX_MULT.c:37) [919]  (0.645 ns)
	'add' operation ('add_ln37_26', MATRIX_MULT.c:37) [921]  (0.791 ns)
	'add' operation ('add_ln37_27', MATRIX_MULT.c:37) [923]  (0.797 ns)
	'add' operation ('add_ln37_28', MATRIX_MULT.c:37) [925]  (0.803 ns)

 <State 34>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_33', MATRIX_MULT.c:37) [751]  (1.55 ns)
	'add' operation of DSP[931] ('add_ln37_31', MATRIX_MULT.c:37) [931]  (0.645 ns)

 <State 35>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_35', MATRIX_MULT.c:37) [759]  (1.55 ns)
	'add' operation of DSP[935] ('add_ln37_33', MATRIX_MULT.c:37) [935]  (0.645 ns)

 <State 36>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_37', MATRIX_MULT.c:37) [767]  (1.55 ns)
	'add' operation of DSP[937] ('add_ln37_34', MATRIX_MULT.c:37) [937]  (0.645 ns)

 <State 37>: 2.23ns
The critical path consists of the following:
	'add' operation of DSP[937] ('add_ln37_34', MATRIX_MULT.c:37) [937]  (0.645 ns)
	'add' operation ('add_ln37_35', MATRIX_MULT.c:37) [939]  (0.791 ns)
	'add' operation ('add_ln37_36', MATRIX_MULT.c:37) [941]  (0.797 ns)

 <State 38>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_41', MATRIX_MULT.c:37) [783]  (1.55 ns)
	'add' operation of DSP[945] ('add_ln37_38', MATRIX_MULT.c:37) [945]  (0.645 ns)

 <State 39>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_43', MATRIX_MULT.c:37) [791]  (1.55 ns)
	'add' operation of DSP[949] ('add_ln37_40', MATRIX_MULT.c:37) [949]  (0.645 ns)

 <State 40>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_45', MATRIX_MULT.c:37) [799]  (1.55 ns)
	'add' operation of DSP[951] ('add_ln37_41', MATRIX_MULT.c:37) [951]  (0.645 ns)

 <State 41>: 3.04ns
The critical path consists of the following:
	'add' operation of DSP[951] ('add_ln37_41', MATRIX_MULT.c:37) [951]  (0.645 ns)
	'add' operation ('add_ln37_42', MATRIX_MULT.c:37) [953]  (0.791 ns)
	'add' operation ('add_ln37_43', MATRIX_MULT.c:37) [955]  (0.797 ns)
	'add' operation ('add_ln37_44', MATRIX_MULT.c:37) [957]  (0.803 ns)

 <State 42>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_49', MATRIX_MULT.c:37) [815]  (1.55 ns)
	'add' operation of DSP[961] ('add_ln37_46', MATRIX_MULT.c:37) [961]  (0.645 ns)

 <State 43>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_51', MATRIX_MULT.c:37) [823]  (1.55 ns)
	'add' operation of DSP[965] ('add_ln37_48', MATRIX_MULT.c:37) [965]  (0.645 ns)

 <State 44>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_53', MATRIX_MULT.c:37) [831]  (1.55 ns)
	'add' operation of DSP[967] ('add_ln37_49', MATRIX_MULT.c:37) [967]  (0.645 ns)

 <State 45>: 2.23ns
The critical path consists of the following:
	'add' operation of DSP[967] ('add_ln37_49', MATRIX_MULT.c:37) [967]  (0.645 ns)
	'add' operation ('add_ln37_50', MATRIX_MULT.c:37) [969]  (0.791 ns)
	'add' operation ('add_ln37_51', MATRIX_MULT.c:37) [971]  (0.797 ns)

 <State 46>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_57', MATRIX_MULT.c:37) [847]  (1.55 ns)
	'add' operation of DSP[975] ('add_ln37_53', MATRIX_MULT.c:37) [975]  (0.645 ns)

 <State 47>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_59', MATRIX_MULT.c:37) [855]  (1.55 ns)
	'add' operation of DSP[979] ('add_ln37_55', MATRIX_MULT.c:37) [979]  (0.645 ns)

 <State 48>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln37_61', MATRIX_MULT.c:37) [863]  (1.55 ns)
	'add' operation of DSP[981] ('add_ln37_56', MATRIX_MULT.c:37) [981]  (0.645 ns)

 <State 49>: 3.84ns
The critical path consists of the following:
	'add' operation of DSP[981] ('add_ln37_56', MATRIX_MULT.c:37) [981]  (0.645 ns)
	'add' operation ('add_ln37_57', MATRIX_MULT.c:37) [983]  (0.791 ns)
	'add' operation ('add_ln37_58', MATRIX_MULT.c:37) [985]  (0.797 ns)
	'add' operation ('add_ln37_59', MATRIX_MULT.c:37) [987]  (0.803 ns)
	'add' operation ('add_ln37_60', MATRIX_MULT.c:37) [989]  (0.809 ns)

 <State 50>: 5.51ns
The critical path consists of the following:
	'add' operation of DSP[871] ('add_ln37_1', MATRIX_MULT.c:37) [871]  (0.645 ns)
	'add' operation ('add_ln37_5', MATRIX_MULT.c:37) [879]  (0.797 ns)
	'add' operation ('add_ln37_13', MATRIX_MULT.c:37) [895]  (0.803 ns)
	'add' operation ('add_ln37_29', MATRIX_MULT.c:37) [927]  (0.809 ns)
	'add' operation ('add_ln37_61', MATRIX_MULT.c:37) [991]  (0.815 ns)
	'store' operation ('store_ln37', MATRIX_MULT.c:37) of variable 'zext_ln37_187', MATRIX_MULT.c:37 on array 'AB' [993]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
