domain_path: C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\vitis-codesign\cnn_codesign_platform\zynq_fsbl\zynq_fsbl_bsp
app_src_dir: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\sw_apps\zynq_fsbl
template: zynq_fsbl
