The following files were generated for 'fir' in directory
C:\Users\paulw\Development\FPGA\FPGA_MSO\src\lib\mso\rtl\

Opens the IP Customization GUI:
   Allows the user to customize or recustomize the IP instance.

   * fir.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fir.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fir.ngc
   * fir.v
   * fir.veo
   * firCOEFF_auto0_0.mif
   * firfilt_decode_rom.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fir.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fir.asy
   * fir.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * fir.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fir_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * fir.gise
   * fir.xise

Deliver Readme:
   Readme file for the IP.

   * fir_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fir_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

