$date
	Sun Oct 23 07:17:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#675867
b100 !
1"
#675870
b100 &
b100 %
1$
#675871
0"
#675874
b10 &
b10 %
#675878
b1 &
1#
b1 %
#675882
b0 &
b0 %
0#
0$
#1649555
b1000 !
1"
#1649558
b1000 &
b1000 %
1$
#1649559
0"
#1649562
b100 &
b100 %
#1649566
b10 &
b10 %
#1649570
b1 &
b1 %
1#
#1649574
b0 &
0#
b0 %
0$
#2594343
b1001 !
1"
#2594346
b1001 &
b1001 %
1$
#2594347
0"
#2594350
b11100 &
b11100 %
#2594354
b1110 &
b1110 %
#2594358
b111 &
b111 %
#2594362
b10110 &
b10110 %
#2594366
b1011 &
b1011 %
#2594370
b100010 &
b100010 %
#2594374
b10001 &
b10001 %
#2594378
b110100 &
b110100 %
#2594382
b11010 &
b11010 %
#2594386
b1101 &
b1101 %
#2594390
b101000 &
b101000 %
#2594394
b10100 &
b10100 %
#2594398
b1010 &
b1010 %
#2594402
b101 &
b101 %
#2594406
b10000 &
b10000 %
#2594410
b1000 &
b1000 %
#2594414
b100 &
b100 %
#2594418
b10 &
b10 %
#2594422
b1 &
1#
b1 %
#2594426
b0 &
b0 %
0#
0$
#4500012
