
Rubber_attach_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006944  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08006acc  08006acc  00007acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ae4  08006ae4  00008118  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006ae4  08006ae4  00007ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006aec  08006aec  00008118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006aec  08006aec  00007aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006af0  08006af0  00007af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  08006af4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008118  2**0
                  CONTENTS
 10 .bss          00000760  20000118  20000118  00008118  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000878  20000878  00008118  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008118  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010471  00000000  00000000  00008148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024e0  00000000  00000000  000185b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f18  00000000  00000000  0001aaa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd8  00000000  00000000  0001b9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002249  00000000  00000000  0001c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010f0b  00000000  00000000  0001e7d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf18b  00000000  00000000  0002f6e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fe86f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e58  00000000  00000000  000fe8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0010270c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000118 	.word	0x20000118
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ab4 	.word	0x08006ab4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000011c 	.word	0x2000011c
 80001c4:	08006ab4 	.word	0x08006ab4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <application_init>:
		 Handle_tray2_p3,

};


void application_init(){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80004f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004fc:	4934      	ldr	r1, [pc, #208]	@ (80005d0 <application_init+0xdc>)
 80004fe:	4835      	ldr	r0, [pc, #212]	@ (80005d4 <application_init+0xe0>)
 8000500:	f005 fae5 	bl	8005ace <HAL_UARTEx_ReceiveToIdle_IT>
		HAL_Delay(5000);
 8000504:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000508:	f003 f8d8 	bl	80036bc <HAL_Delay>
		HAL_TIM_Base_Start_IT(&htim5); //x
 800050c:	4832      	ldr	r0, [pc, #200]	@ (80005d8 <application_init+0xe4>)
 800050e:	f004 f977 	bl	8004800 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim9); //y
 8000512:	4832      	ldr	r0, [pc, #200]	@ (80005dc <application_init+0xe8>)
 8000514:	f004 f974 	bl	8004800 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim2); //z
 8000518:	4831      	ldr	r0, [pc, #196]	@ (80005e0 <application_init+0xec>)
 800051a:	f004 f971 	bl	8004800 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim6);
 800051e:	4831      	ldr	r0, [pc, #196]	@ (80005e4 <application_init+0xf0>)
 8000520:	f004 f96e 	bl	8004800 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim7);
 8000524:	4830      	ldr	r0, [pc, #192]	@ (80005e8 <application_init+0xf4>)
 8000526:	f004 f96b 	bl	8004800 <HAL_TIM_Base_Start_IT>
		Set_Speed_Motor_x( speed_default, speed_x_max);
 800052a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800052e:	203c      	movs	r0, #60	@ 0x3c
 8000530:	f001 fa46 	bl	80019c0 <Set_Speed_Motor_x>
		Set_Speed_Motor_y( speed_default, speed_y_max);
 8000534:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8000538:	203c      	movs	r0, #60	@ 0x3c
 800053a:	f001 fa73 	bl	8001a24 <Set_Speed_Motor_y>
		Set_Speed_Motor_z( speed_default, speed_z_max);
 800053e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000542:	203c      	movs	r0, #60	@ 0x3c
 8000544:	f001 faa0 	bl	8001a88 <Set_Speed_Motor_z>
		reset_counter_timer_x();
 8000548:	4b28      	ldr	r3, [pc, #160]	@ (80005ec <application_init+0xf8>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2200      	movs	r2, #0
 800054e:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_x();
 8000550:	4b21      	ldr	r3, [pc, #132]	@ (80005d8 <application_init+0xe4>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2200      	movs	r2, #0
 8000556:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_y();
 8000558:	4b25      	ldr	r3, [pc, #148]	@ (80005f0 <application_init+0xfc>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	2200      	movs	r2, #0
 800055e:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_y();
 8000560:	4b1f      	ldr	r3, [pc, #124]	@ (80005e0 <application_init+0xec>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2200      	movs	r2, #0
 8000566:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_z();
 8000568:	4b22      	ldr	r3, [pc, #136]	@ (80005f4 <application_init+0x100>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2200      	movs	r2, #0
 800056e:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_z();
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <application_init+0xe8>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2200      	movs	r2, #0
 8000576:	625a      	str	r2, [r3, #36]	@ 0x24
//#ifdef try_go_home
		  if(get_home_x() == home_x){
 8000578:	2101      	movs	r1, #1
 800057a:	481f      	ldr	r0, [pc, #124]	@ (80005f8 <application_init+0x104>)
 800057c:	f003 fc02 	bl	8003d84 <HAL_GPIO_ReadPin>
 8000580:	4603      	mov	r3, r0
 8000582:	2b01      	cmp	r3, #1
 8000584:	d103      	bne.n	800058e <application_init+0x9a>
			  AxisX.mode = MOVE_HOME2;
 8000586:	4b1d      	ldr	r3, [pc, #116]	@ (80005fc <application_init+0x108>)
 8000588:	2204      	movs	r2, #4
 800058a:	73da      	strb	r2, [r3, #15]
 800058c:	e002      	b.n	8000594 <application_init+0xa0>
		  }else{
			  AxisX.mode = MOVE_HOME1;
 800058e:	4b1b      	ldr	r3, [pc, #108]	@ (80005fc <application_init+0x108>)
 8000590:	2203      	movs	r2, #3
 8000592:	73da      	strb	r2, [r3, #15]
		  }

		  if(get_home_y() == home_y){
 8000594:	2102      	movs	r1, #2
 8000596:	4818      	ldr	r0, [pc, #96]	@ (80005f8 <application_init+0x104>)
 8000598:	f003 fbf4 	bl	8003d84 <HAL_GPIO_ReadPin>
 800059c:	4603      	mov	r3, r0
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d103      	bne.n	80005aa <application_init+0xb6>
			  AxisY.mode = MOVE_HOME2;
 80005a2:	4b17      	ldr	r3, [pc, #92]	@ (8000600 <application_init+0x10c>)
 80005a4:	2204      	movs	r2, #4
 80005a6:	73da      	strb	r2, [r3, #15]
 80005a8:	e002      	b.n	80005b0 <application_init+0xbc>
		  }else{
			  AxisY.mode = MOVE_HOME1;
 80005aa:	4b15      	ldr	r3, [pc, #84]	@ (8000600 <application_init+0x10c>)
 80005ac:	2203      	movs	r2, #3
 80005ae:	73da      	strb	r2, [r3, #15]
		  }
		  if(get_home_z() == home_z){
 80005b0:	2104      	movs	r1, #4
 80005b2:	4811      	ldr	r0, [pc, #68]	@ (80005f8 <application_init+0x104>)
 80005b4:	f003 fbe6 	bl	8003d84 <HAL_GPIO_ReadPin>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d103      	bne.n	80005c6 <application_init+0xd2>
			  AxisZ.mode = MOVE_HOME2;
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <application_init+0x110>)
 80005c0:	2204      	movs	r2, #4
 80005c2:	73da      	strb	r2, [r3, #15]
		  }else {
			  AxisZ.mode = MOVE_HOME1;
		  }
//#endif
}
 80005c4:	e002      	b.n	80005cc <application_init+0xd8>
			  AxisZ.mode = MOVE_HOME1;
 80005c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000604 <application_init+0x110>)
 80005c8:	2203      	movs	r2, #3
 80005ca:	73da      	strb	r2, [r3, #15]
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000134 	.word	0x20000134
 80005d4:	20000578 	.word	0x20000578
 80005d8:	20000410 	.word	0x20000410
 80005dc:	20000530 	.word	0x20000530
 80005e0:	20000380 	.word	0x20000380
 80005e4:	20000458 	.word	0x20000458
 80005e8:	200004a0 	.word	0x200004a0
 80005ec:	200004e8 	.word	0x200004e8
 80005f0:	20000338 	.word	0x20000338
 80005f4:	200003c8 	.word	0x200003c8
 80005f8:	40020800 	.word	0x40020800
 80005fc:	200000dc 	.word	0x200000dc
 8000600:	200000ec 	.word	0x200000ec
 8000604:	200000fc 	.word	0x200000fc

08000608 <application_run>:


void application_run(){
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	Control_motor_z();
 800060c:	f001 fdca 	bl	80021a4 <Control_motor_z>
	Control_motor_y();
 8000610:	f001 fd32 	bl	8002078 <Control_motor_y>
	Control_motor_x();
 8000614:	f001 fc3e 	bl	8001e94 <Control_motor_x>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}

0800061c <task_timer6>:
void task_timer6(){
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	test_builtin = __builtin_ffs(Rubber_and_tray->all << 16 | Cylinder_and_save->all<< 8 | Control_motor->all);
 8000620:	4b16      	ldr	r3, [pc, #88]	@ (800067c <task_timer6+0x60>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	041a      	lsls	r2, r3, #16
 8000628:	4b15      	ldr	r3, [pc, #84]	@ (8000680 <task_timer6+0x64>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	021b      	lsls	r3, r3, #8
 8000630:	4313      	orrs	r3, r2
 8000632:	4a14      	ldr	r2, [pc, #80]	@ (8000684 <task_timer6+0x68>)
 8000634:	6812      	ldr	r2, [r2, #0]
 8000636:	7812      	ldrb	r2, [r2, #0]
 8000638:	4313      	orrs	r3, r2
 800063a:	fa93 f2a3 	rbit	r2, r3
 800063e:	fab2 f282 	clz	r2, r2
 8000642:	2b00      	cmp	r3, #0
 8000644:	d101      	bne.n	800064a <task_timer6+0x2e>
 8000646:	f04f 32ff 	mov.w	r2, #4294967295
 800064a:	1c53      	adds	r3, r2, #1
 800064c:	461a      	mov	r2, r3
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <task_timer6+0x6c>)
 8000650:	601a      	str	r2, [r3, #0]

	if (test_builtin > 0) {
 8000652:	4b0d      	ldr	r3, [pc, #52]	@ (8000688 <task_timer6+0x6c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d00e      	beq.n	8000678 <task_timer6+0x5c>
	    test_builtin -= 1;
 800065a:	4b0b      	ldr	r3, [pc, #44]	@ (8000688 <task_timer6+0x6c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	3b01      	subs	r3, #1
 8000660:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <task_timer6+0x6c>)
 8000662:	6013      	str	r3, [r2, #0]

	    if (test_builtin < (int)(sizeof(motormoveTable) / sizeof(motormoveTable[0]))) {
 8000664:	4b08      	ldr	r3, [pc, #32]	@ (8000688 <task_timer6+0x6c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b18      	cmp	r3, #24
 800066a:	d805      	bhi.n	8000678 <task_timer6+0x5c>
	        motormoveTable[test_builtin]();
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <task_timer6+0x6c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a06      	ldr	r2, [pc, #24]	@ (800068c <task_timer6+0x70>)
 8000672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000676:	4798      	blx	r3
	    }
	}
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200000d0 	.word	0x200000d0
 8000680:	200000cc 	.word	0x200000cc
 8000684:	200000c8 	.word	0x200000c8
 8000688:	20000334 	.word	0x20000334
 800068c:	20000000 	.word	0x20000000

08000690 <application_run_main>:
void application_run_main(void){
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
//		  HAL_GPIO_TogglePin(O12_GPIO_Port, O12_Pin);
//		  HAL_Delay(500);



}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a2:	f002 ff99 	bl	80035d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a6:	f000 f819 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006aa:	f000 fb4d 	bl	8000d48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ae:	f000 fb21 	bl	8000cf4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80006b2:	f000 f9a5 	bl	8000a00 <MX_TIM5_Init>
  MX_TIM8_Init();
 80006b6:	f000 fa5f 	bl	8000b78 <MX_TIM8_Init>
  MX_TIM1_Init();
 80006ba:	f000 f879 	bl	80007b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80006be:	f000 f8f9 	bl	80008b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80006c2:	f000 f945 	bl	8000950 <MX_TIM3_Init>
  MX_TIM9_Init();
 80006c6:	f000 fad9 	bl	8000c7c <MX_TIM9_Init>
  MX_TIM6_Init();
 80006ca:	f000 f9e9 	bl	8000aa0 <MX_TIM6_Init>
  MX_TIM7_Init();
 80006ce:	f000 fa1d 	bl	8000b0c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  application_init();
 80006d2:	f7ff ff0f 	bl	80004f4 <application_init>
//	fy += 10000;
//	fz += 10000;
//	  HAL_Delay(500);
	//  application_run();
//	  task_timer6();
	  application_run_main();
 80006d6:	f7ff ffdb 	bl	8000690 <application_run_main>
 80006da:	e7fc      	b.n	80006d6 <main+0x38>

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	@ 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	2230      	movs	r2, #48	@ 0x30
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f006 f9b6 	bl	8006a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <SystemClock_Config+0xcc>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000708:	4a27      	ldr	r2, [pc, #156]	@ (80007a8 <SystemClock_Config+0xcc>)
 800070a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000710:	4b25      	ldr	r3, [pc, #148]	@ (80007a8 <SystemClock_Config+0xcc>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	4b22      	ldr	r3, [pc, #136]	@ (80007ac <SystemClock_Config+0xd0>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a21      	ldr	r2, [pc, #132]	@ (80007ac <SystemClock_Config+0xd0>)
 8000726:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800072a:	6013      	str	r3, [r2, #0]
 800072c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <SystemClock_Config+0xd0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000738:	2302      	movs	r3, #2
 800073a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073c:	2301      	movs	r3, #1
 800073e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000740:	2310      	movs	r3, #16
 8000742:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000744:	2302      	movs	r3, #2
 8000746:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000748:	2300      	movs	r3, #0
 800074a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800074c:	2308      	movs	r3, #8
 800074e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000750:	23a8      	movs	r3, #168	@ 0xa8
 8000752:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000754:	2302      	movs	r3, #2
 8000756:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000758:	2304      	movs	r3, #4
 800075a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	f107 0320 	add.w	r3, r7, #32
 8000760:	4618      	mov	r0, r3
 8000762:	f003 fb65 	bl	8003e30 <HAL_RCC_OscConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800076c:	f000 fbf4 	bl	8000f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	2302      	movs	r3, #2
 8000776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000780:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000786:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	2105      	movs	r1, #5
 800078e:	4618      	mov	r0, r3
 8000790:	f003 fdc6 	bl	8004320 <HAL_RCC_ClockConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800079a:	f000 fbdd 	bl	8000f58 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3750      	adds	r7, #80	@ 0x50
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40007000 	.word	0x40007000

080007b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b092      	sub	sp, #72	@ 0x48
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
 80007ce:	611a      	str	r2, [r3, #16]
 80007d0:	615a      	str	r2, [r3, #20]
 80007d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	2220      	movs	r2, #32
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f006 f93e 	bl	8006a5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007e0:	4b32      	ldr	r3, [pc, #200]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80007e2:	4a33      	ldr	r2, [pc, #204]	@ (80008b0 <MX_TIM1_Init+0x100>)
 80007e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80007e6:	4b31      	ldr	r3, [pc, #196]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80007e8:	2253      	movs	r2, #83	@ 0x53
 80007ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ec:	4b2f      	ldr	r3, [pc, #188]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80007f2:	4b2e      	ldr	r3, [pc, #184]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80007f4:	2264      	movs	r2, #100	@ 0x64
 80007f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f8:	4b2c      	ldr	r3, [pc, #176]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007fe:	4b2b      	ldr	r3, [pc, #172]	@ (80008ac <MX_TIM1_Init+0xfc>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000804:	4b29      	ldr	r3, [pc, #164]	@ (80008ac <MX_TIM1_Init+0xfc>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800080a:	4828      	ldr	r0, [pc, #160]	@ (80008ac <MX_TIM1_Init+0xfc>)
 800080c:	f004 f868 	bl	80048e0 <HAL_TIM_PWM_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000816:	f000 fb9f 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800081a:	2340      	movs	r3, #64	@ 0x40
 800081c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800081e:	2300      	movs	r3, #0
 8000820:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000822:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000826:	4619      	mov	r1, r3
 8000828:	4820      	ldr	r0, [pc, #128]	@ (80008ac <MX_TIM1_Init+0xfc>)
 800082a:	f004 ff93 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000834:	f000 fb90 	bl	8000f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000838:	2360      	movs	r3, #96	@ 0x60
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 800083c:	2332      	movs	r3, #50	@ 0x32
 800083e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000840:	2302      	movs	r3, #2
 8000842:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000844:	2300      	movs	r3, #0
 8000846:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000848:	2300      	movs	r3, #0
 800084a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800084c:	2300      	movs	r3, #0
 800084e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000850:	2300      	movs	r3, #0
 8000852:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000858:	2200      	movs	r2, #0
 800085a:	4619      	mov	r1, r3
 800085c:	4813      	ldr	r0, [pc, #76]	@ (80008ac <MX_TIM1_Init+0xfc>)
 800085e:	f004 fab7 	bl	8004dd0 <HAL_TIM_PWM_ConfigChannel>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000868:	f000 fb76 	bl	8000f58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000880:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000884:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000886:	2300      	movs	r3, #0
 8000888:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	4619      	mov	r1, r3
 800088e:	4807      	ldr	r0, [pc, #28]	@ (80008ac <MX_TIM1_Init+0xfc>)
 8000890:	f004 ffdc 	bl	800584c <HAL_TIMEx_ConfigBreakDeadTime>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800089a:	f000 fb5d 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800089e:	4803      	ldr	r0, [pc, #12]	@ (80008ac <MX_TIM1_Init+0xfc>)
 80008a0:	f002 fc06 	bl	80030b0 <HAL_TIM_MspPostInit>

}
 80008a4:	bf00      	nop
 80008a6:	3748      	adds	r7, #72	@ 0x48
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000338 	.word	0x20000338
 80008b0:	40010000 	.word	0x40010000

080008b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b088      	sub	sp, #32
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80008ba:	f107 030c 	add.w	r3, r7, #12
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008d2:	4b1e      	ldr	r3, [pc, #120]	@ (800094c <MX_TIM2_Init+0x98>)
 80008d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <MX_TIM2_Init+0x98>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_TIM2_Init+0x98>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <MX_TIM2_Init+0x98>)
 80008e8:	f04f 32ff 	mov.w	r2, #4294967295
 80008ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ee:	4b17      	ldr	r3, [pc, #92]	@ (800094c <MX_TIM2_Init+0x98>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <MX_TIM2_Init+0x98>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008fa:	4814      	ldr	r0, [pc, #80]	@ (800094c <MX_TIM2_Init+0x98>)
 80008fc:	f003 ff30 	bl	8004760 <HAL_TIM_Base_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000906:	f000 fb27 	bl	8000f58 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800090a:	2307      	movs	r3, #7
 800090c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000912:	f107 030c 	add.w	r3, r7, #12
 8000916:	4619      	mov	r1, r3
 8000918:	480c      	ldr	r0, [pc, #48]	@ (800094c <MX_TIM2_Init+0x98>)
 800091a:	f004 fb1b 	bl	8004f54 <HAL_TIM_SlaveConfigSynchro>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000924:	f000 fb18 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000928:	2300      	movs	r3, #0
 800092a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	4619      	mov	r1, r3
 8000934:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_TIM2_Init+0x98>)
 8000936:	f004 ff0d 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000940:	f000 fb0a 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	3720      	adds	r7, #32
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000380 	.word	0x20000380

08000950 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000956:	f107 0320 	add.w	r3, r7, #32
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]
 800096e:	615a      	str	r2, [r3, #20]
 8000970:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000972:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <MX_TIM3_Init+0xac>)
 8000976:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 800097a:	2229      	movs	r2, #41	@ 0x29
 800097c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 8000986:	2264      	movs	r2, #100	@ 0x64
 8000988:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098a:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000990:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 8000992:	2200      	movs	r2, #0
 8000994:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000996:	4818      	ldr	r0, [pc, #96]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 8000998:	f003 ffa2 	bl	80048e0 <HAL_TIM_PWM_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80009a2:	f000 fad9 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80009a6:	2360      	movs	r3, #96	@ 0x60
 80009a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009ae:	f107 0320 	add.w	r3, r7, #32
 80009b2:	4619      	mov	r1, r3
 80009b4:	4810      	ldr	r0, [pc, #64]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 80009b6:	f004 fecd 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80009c0:	f000 faca 	bl	8000f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c4:	2360      	movs	r3, #96	@ 0x60
 80009c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 80009c8:	2332      	movs	r3, #50	@ 0x32
 80009ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80009cc:	2302      	movs	r3, #2
 80009ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	2208      	movs	r2, #8
 80009d8:	4619      	mov	r1, r3
 80009da:	4807      	ldr	r0, [pc, #28]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 80009dc:	f004 f9f8 	bl	8004dd0 <HAL_TIM_PWM_ConfigChannel>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80009e6:	f000 fab7 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009ea:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <MX_TIM3_Init+0xa8>)
 80009ec:	f002 fb60 	bl	80030b0 <HAL_TIM_MspPostInit>

}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	200003c8 	.word	0x200003c8
 80009fc:	40000400 	.word	0x40000400

08000a00 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a06:	f107 030c 	add.w	r3, r7, #12
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a20:	4a1e      	ldr	r2, [pc, #120]	@ (8000a9c <MX_TIM5_Init+0x9c>)
 8000a22:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000a24:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000a30:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a32:	f04f 32ff 	mov.w	r2, #4294967295
 8000a36:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000a44:	4814      	ldr	r0, [pc, #80]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a46:	f003 fe8b 	bl	8004760 <HAL_TIM_Base_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000a50:	f000 fa82 	bl	8000f58 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000a54:	2307      	movs	r3, #7
 8000a56:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8000a58:	2330      	movs	r3, #48	@ 0x30
 8000a5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	4619      	mov	r1, r3
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a64:	f004 fa76 	bl	8004f54 <HAL_TIM_SlaveConfigSynchro>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000a6e:	f000 fa73 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4806      	ldr	r0, [pc, #24]	@ (8000a98 <MX_TIM5_Init+0x98>)
 8000a80:	f004 fe68 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000a8a:	f000 fa65 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000a8e:	bf00      	nop
 8000a90:	3720      	adds	r7, #32
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000410 	.word	0x20000410
 8000a9c:	40000c00 	.word	0x40000c00

08000aa0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000ab0:	4a15      	ldr	r2, [pc, #84]	@ (8000b08 <MX_TIM6_Init+0x68>)
 8000ab2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8000ab4:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000ab6:	2253      	movs	r2, #83	@ 0x53
 8000ab8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aba:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ac6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ace:	480d      	ldr	r0, [pc, #52]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000ad0:	f003 fe46 	bl	8004760 <HAL_TIM_Base_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000ada:	f000 fa3d 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ae6:	463b      	mov	r3, r7
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4806      	ldr	r0, [pc, #24]	@ (8000b04 <MX_TIM6_Init+0x64>)
 8000aec:	f004 fe32 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000af6:	f000 fa2f 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000458 	.word	0x20000458
 8000b08:	40001000 	.word	0x40001000

08000b0c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b12:	463b      	mov	r3, r7
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b1c:	4a15      	ldr	r2, [pc, #84]	@ (8000b74 <MX_TIM7_Init+0x68>)
 8000b1e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8000b20:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b22:	2253      	movs	r2, #83	@ 0x53
 8000b24:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b26:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1300;
 8000b2c:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b2e:	f240 5214 	movw	r2, #1300	@ 0x514
 8000b32:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b34:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000b3a:	480d      	ldr	r0, [pc, #52]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b3c:	f003 fe10 	bl	8004760 <HAL_TIM_Base_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000b46:	f000 fa07 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b52:	463b      	mov	r3, r7
 8000b54:	4619      	mov	r1, r3
 8000b56:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <MX_TIM7_Init+0x64>)
 8000b58:	f004 fdfc 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000b62:	f000 f9f9 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200004a0 	.word	0x200004a0
 8000b74:	40001400 	.word	0x40001400

08000b78 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b092      	sub	sp, #72	@ 0x48
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b7e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
 8000b98:	615a      	str	r2, [r3, #20]
 8000b9a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b9c:	1d3b      	adds	r3, r7, #4
 8000b9e:	2220      	movs	r2, #32
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f005 ff5a 	bl	8006a5c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ba8:	4b32      	ldr	r3, [pc, #200]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000baa:	4a33      	ldr	r2, [pc, #204]	@ (8000c78 <MX_TIM8_Init+0x100>)
 8000bac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8000bae:	4b31      	ldr	r3, [pc, #196]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bb0:	2253      	movs	r2, #83	@ 0x53
 8000bb2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000bba:	4b2e      	ldr	r3, [pc, #184]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bbc:	2264      	movs	r2, #100	@ 0x64
 8000bbe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b2c      	ldr	r3, [pc, #176]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bcc:	4b29      	ldr	r3, [pc, #164]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000bd2:	4828      	ldr	r0, [pc, #160]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bd4:	f003 fe84 	bl	80048e0 <HAL_TIM_PWM_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000bde:	f000 f9bb 	bl	8000f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000be2:	2340      	movs	r3, #64	@ 0x40
 8000be4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000bea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4820      	ldr	r0, [pc, #128]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000bf2:	f004 fdaf 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8000bfc:	f000 f9ac 	bl	8000f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c00:	2360      	movs	r3, #96	@ 0x60
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000c04:	2332      	movs	r3, #50	@ 0x32
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c14:	2300      	movs	r3, #0
 8000c16:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c20:	2200      	movs	r2, #0
 8000c22:	4619      	mov	r1, r3
 8000c24:	4813      	ldr	r0, [pc, #76]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000c26:	f004 f8d3 	bl	8004dd0 <HAL_TIM_PWM_ConfigChannel>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8000c30:	f000 f992 	bl	8000f58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c34:	2300      	movs	r3, #0
 8000c36:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c4c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4619      	mov	r1, r3
 8000c56:	4807      	ldr	r0, [pc, #28]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000c58:	f004 fdf8 	bl	800584c <HAL_TIMEx_ConfigBreakDeadTime>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8000c62:	f000 f979 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000c66:	4803      	ldr	r0, [pc, #12]	@ (8000c74 <MX_TIM8_Init+0xfc>)
 8000c68:	f002 fa22 	bl	80030b0 <HAL_TIM_MspPostInit>

}
 8000c6c:	bf00      	nop
 8000c6e:	3748      	adds	r7, #72	@ 0x48
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	200004e8 	.word	0x200004e8
 8000c78:	40010400 	.word	0x40010400

08000c7c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000c90:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000c92:	4a17      	ldr	r2, [pc, #92]	@ (8000cf0 <MX_TIM9_Init+0x74>)
 8000c94:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9c:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000ca2:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000ca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ca8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000caa:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000cb6:	480d      	ldr	r0, [pc, #52]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000cb8:	f003 fd52 	bl	8004760 <HAL_TIM_Base_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8000cc2:	f000 f949 	bl	8000f58 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000cc6:	2307      	movs	r3, #7
 8000cc8:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000cca:	2310      	movs	r3, #16
 8000ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4806      	ldr	r0, [pc, #24]	@ (8000cec <MX_TIM9_Init+0x70>)
 8000cd4:	f004 f93e 	bl	8004f54 <HAL_TIM_SlaveConfigSynchro>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8000cde:	f000 f93b 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20000530 	.word	0x20000530
 8000cf0:	40014000 	.word	0x40014000

08000cf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <MX_USART2_UART_Init+0x50>)
 8000cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cfe:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d18:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1e:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d2c:	f004 fdf4 	bl	8005918 <HAL_UART_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d36:	f000 f90f 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000578 	.word	0x20000578
 8000d44:	40004400 	.word	0x40004400

08000d48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08c      	sub	sp, #48	@ 0x30
 8000d4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 031c 	add.w	r3, r7, #28
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
 8000d5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61bb      	str	r3, [r7, #24]
 8000d62:	4b77      	ldr	r3, [pc, #476]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d66:	4a76      	ldr	r2, [pc, #472]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d68:	f043 0310 	orr.w	r3, r3, #16
 8000d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6e:	4b74      	ldr	r3, [pc, #464]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	f003 0310 	and.w	r3, r3, #16
 8000d76:	61bb      	str	r3, [r7, #24]
 8000d78:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	4b70      	ldr	r3, [pc, #448]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a6f      	ldr	r2, [pc, #444]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d84:	f043 0304 	orr.w	r3, r3, #4
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b6d      	ldr	r3, [pc, #436]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b69      	ldr	r3, [pc, #420]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a68      	ldr	r2, [pc, #416]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000da0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b66      	ldr	r3, [pc, #408]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	4b62      	ldr	r3, [pc, #392]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a61      	ldr	r2, [pc, #388]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a5a      	ldr	r2, [pc, #360]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000dd8:	f043 0308 	orr.w	r3, r3, #8
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b58      	ldr	r3, [pc, #352]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0308 	and.w	r3, r3, #8
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	4b54      	ldr	r3, [pc, #336]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a53      	ldr	r2, [pc, #332]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000df4:	f043 0302 	orr.w	r3, r3, #2
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b51      	ldr	r3, [pc, #324]	@ (8000f40 <MX_GPIO_Init+0x1f8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000e06:	2200      	movs	r2, #0
 8000e08:	217f      	movs	r1, #127	@ 0x7f
 8000e0a:	484e      	ldr	r0, [pc, #312]	@ (8000f44 <MX_GPIO_Init+0x1fc>)
 8000e0c:	f002 ffd2 	bl	8003db4 <HAL_GPIO_WritePin>
                          |O17_Pin|O11_Pin|O12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Pin|output_x_sig_Pin|output_z_sig_Pin, GPIO_PIN_RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 8000e16:	484c      	ldr	r0, [pc, #304]	@ (8000f48 <MX_GPIO_Init+0x200>)
 8000e18:	f002 ffcc 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(output_y_sig_GPIO_Port, output_y_sig_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e22:	484a      	ldr	r0, [pc, #296]	@ (8000f4c <MX_GPIO_Init+0x204>)
 8000e24:	f002 ffc6 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000e28:	2200      	movs	r2, #0
 8000e2a:	21f8      	movs	r1, #248	@ 0xf8
 8000e2c:	4848      	ldr	r0, [pc, #288]	@ (8000f50 <MX_GPIO_Init+0x208>)
 8000e2e:	f002 ffc1 	bl	8003db4 <HAL_GPIO_WritePin>
                          |O5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000e38:	4846      	ldr	r0, [pc, #280]	@ (8000f54 <MX_GPIO_Init+0x20c>)
 8000e3a:	f002 ffbb 	bl	8003db4 <HAL_GPIO_WritePin>
                          |O10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : O13_Pin O14_Pin O15_Pin O16_Pin
                           O17_Pin O11_Pin O12_Pin */
  GPIO_InitStruct.Pin = O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000e3e:	237f      	movs	r3, #127	@ 0x7f
 8000e40:	61fb      	str	r3, [r7, #28]
                          |O17_Pin|O11_Pin|O12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e42:	2301      	movs	r3, #1
 8000e44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e4e:	f107 031c 	add.w	r3, r7, #28
 8000e52:	4619      	mov	r1, r3
 8000e54:	483b      	ldr	r0, [pc, #236]	@ (8000f44 <MX_GPIO_Init+0x1fc>)
 8000e56:	f002 fdf9 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O18_Pin output_x_sig_Pin output_z_sig_Pin */
  GPIO_InitStruct.Pin = O18_Pin|output_x_sig_Pin|output_z_sig_Pin;
 8000e5a:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8000e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6c:	f107 031c 	add.w	r3, r7, #28
 8000e70:	4619      	mov	r1, r3
 8000e72:	4835      	ldr	r0, [pc, #212]	@ (8000f48 <MX_GPIO_Init+0x200>)
 8000e74:	f002 fdea 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : i1_home_x_Pin i2_home_y_Pin i3_home_z_Pin PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = i1_home_x_Pin|i2_home_y_Pin|i3_home_z_Pin|GPIO_PIN_3
 8000e78:	233f      	movs	r3, #63	@ 0x3f
 8000e7a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	482e      	ldr	r0, [pc, #184]	@ (8000f48 <MX_GPIO_Init+0x200>)
 8000e8e:	f002 fddd 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 i1_home_x1_Pin i2_home_y1_Pin
                           i3_home_z1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000e92:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000e96:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|i1_home_x1_Pin|i2_home_y1_Pin
                          |i3_home_z1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e98:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4826      	ldr	r0, [pc, #152]	@ (8000f44 <MX_GPIO_Init+0x1fc>)
 8000eaa:	f002 fdcf 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : output_y_sig_Pin */
  GPIO_InitStruct.Pin = output_y_sig_Pin;
 8000eae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(output_y_sig_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 031c 	add.w	r3, r7, #28
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4821      	ldr	r0, [pc, #132]	@ (8000f4c <MX_GPIO_Init+0x204>)
 8000ec8:	f002 fdc0 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_Pin O2_Pin O3_Pin O4_Pin
                           O5_Pin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000ecc:	23f8      	movs	r3, #248	@ 0xf8
 8000ece:	61fb      	str	r3, [r7, #28]
                          |O5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000edc:	f107 031c 	add.w	r3, r7, #28
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	481b      	ldr	r0, [pc, #108]	@ (8000f50 <MX_GPIO_Init+0x208>)
 8000ee4:	f002 fdb2 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_Pin O7_Pin O8_Pin O9_Pin
                           O10_Pin */
  GPIO_InitStruct.Pin = O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000ee8:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8000eec:	61fb      	str	r3, [r7, #28]
                          |O10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	4619      	mov	r1, r3
 8000f00:	4814      	ldr	r0, [pc, #80]	@ (8000f54 <MX_GPIO_Init+0x20c>)
 8000f02:	f002 fda3 	bl	8003a4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2103      	movs	r1, #3
 8000f0a:	2006      	movs	r0, #6
 8000f0c:	f002 fcd5 	bl	80038ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f10:	2006      	movs	r0, #6
 8000f12:	f002 fcee 	bl	80038f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2103      	movs	r1, #3
 8000f1a:	2007      	movs	r0, #7
 8000f1c:	f002 fccd 	bl	80038ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f20:	2007      	movs	r0, #7
 8000f22:	f002 fce6 	bl	80038f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2103      	movs	r1, #3
 8000f2a:	2008      	movs	r0, #8
 8000f2c:	f002 fcc5 	bl	80038ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f30:	2008      	movs	r0, #8
 8000f32:	f002 fcde 	bl	80038f2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f36:	bf00      	nop
 8000f38:	3730      	adds	r7, #48	@ 0x30
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40020800 	.word	0x40020800
 8000f4c:	40020000 	.word	0x40020000
 8000f50:	40020c00 	.word	0x40020c00
 8000f54:	40020400 	.word	0x40020400

08000f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5c:	b672      	cpsid	i
}
 8000f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <Error_Handler+0x8>

08000f64 <crc16>:
extern uint8_t TxData[256];
extern UART_HandleTypeDef huart2;

///* Table of CRC values for high-order byte */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000f70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f74:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < buffer_length; i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	81bb      	strh	r3, [r7, #12]
 8000f7a:	e022      	b.n	8000fc2 <crc16+0x5e>
    {
        crc ^= buffer[i];
 8000f7c:	89bb      	ldrh	r3, [r7, #12]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	461a      	mov	r2, r3
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	4053      	eors	r3, r2
 8000f8a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	72fb      	strb	r3, [r7, #11]
 8000f90:	e011      	b.n	8000fb6 <crc16+0x52>
        {
            if (crc & 0x0001)
 8000f92:	89fb      	ldrh	r3, [r7, #14]
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d006      	beq.n	8000faa <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;   //
 8000f9c:	89fb      	ldrh	r3, [r7, #14]
 8000f9e:	085b      	lsrs	r3, r3, #1
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <crc16+0x74>)
 8000fa4:	4053      	eors	r3, r2
 8000fa6:	81fb      	strh	r3, [r7, #14]
 8000fa8:	e002      	b.n	8000fb0 <crc16+0x4c>
            else
                crc >>= 1;
 8000faa:	89fb      	ldrh	r3, [r7, #14]
 8000fac:	085b      	lsrs	r3, r3, #1
 8000fae:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000fb0:	7afb      	ldrb	r3, [r7, #11]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	72fb      	strb	r3, [r7, #11]
 8000fb6:	7afb      	ldrb	r3, [r7, #11]
 8000fb8:	2b07      	cmp	r3, #7
 8000fba:	d9ea      	bls.n	8000f92 <crc16+0x2e>
    for (uint16_t i = 0; i < buffer_length; i++)
 8000fbc:	89bb      	ldrh	r3, [r7, #12]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	81bb      	strh	r3, [r7, #12]
 8000fc2:	89ba      	ldrh	r2, [r7, #12]
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d3d8      	bcc.n	8000f7c <crc16+0x18>
        }
    }

    return crc;
 8000fca:	89fb      	ldrh	r3, [r7, #14]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	ffffa001 	.word	0xffffa001

08000fdc <sendData>:
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	290-299 40291-40300


};
void sendData (uint8_t *data, int size)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	4619      	mov	r1, r3
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff ffb9 	bl	8000f64 <crc16>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	89fa      	ldrh	r2, [r7, #14]
 8000ffe:	b2d2      	uxtb	r2, r2
 8001000:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	b299      	uxth	r1, r3
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	3301      	adds	r3, #1
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	4413      	add	r3, r2
 8001010:	b2ca      	uxtb	r2, r1
 8001012:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	b29b      	uxth	r3, r3
 8001018:	3302      	adds	r3, #2
 800101a:	b29a      	uxth	r2, r3
 800101c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	4803      	ldr	r0, [pc, #12]	@ (8001030 <sendData+0x54>)
 8001024:	f004 fcc8 	bl	80059b8 <HAL_UART_Transmit>
}
 8001028:	bf00      	nop
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000578 	.word	0x20000578

08001034 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800103e:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <modbusException+0x38>)
 8001040:	781a      	ldrb	r2, [r3, #0]
 8001042:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <modbusException+0x3c>)
 8001044:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 8001046:	4b09      	ldr	r3, [pc, #36]	@ (800106c <modbusException+0x38>)
 8001048:	785b      	ldrb	r3, [r3, #1]
 800104a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <modbusException+0x3c>)
 8001052:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <modbusException+0x3c>)
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800105a:	2103      	movs	r1, #3
 800105c:	4804      	ldr	r0, [pc, #16]	@ (8001070 <modbusException+0x3c>)
 800105e:	f7ff ffbd 	bl	8000fdc <sendData>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000134 	.word	0x20000134
 8001070:	20000234 	.word	0x20000234

08001074 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800107a:	4b36      	ldr	r3, [pc, #216]	@ (8001154 <readHoldingRegs+0xe0>)
 800107c:	789b      	ldrb	r3, [r3, #2]
 800107e:	b21b      	sxth	r3, r3
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	b21a      	sxth	r2, r3
 8001084:	4b33      	ldr	r3, [pc, #204]	@ (8001154 <readHoldingRegs+0xe0>)
 8001086:	78db      	ldrb	r3, [r3, #3]
 8001088:	b21b      	sxth	r3, r3
 800108a:	4313      	orrs	r3, r2
 800108c:	b21b      	sxth	r3, r3
 800108e:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8001090:	4b30      	ldr	r3, [pc, #192]	@ (8001154 <readHoldingRegs+0xe0>)
 8001092:	791b      	ldrb	r3, [r3, #4]
 8001094:	b21b      	sxth	r3, r3
 8001096:	021b      	lsls	r3, r3, #8
 8001098:	b21a      	sxth	r2, r3
 800109a:	4b2e      	ldr	r3, [pc, #184]	@ (8001154 <readHoldingRegs+0xe0>)
 800109c:	795b      	ldrb	r3, [r3, #5]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <readHoldingRegs+0x40>
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010b2:	d304      	bcc.n	80010be <readHoldingRegs+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80010b4:	2003      	movs	r0, #3
 80010b6:	f7ff ffbd 	bl	8001034 <modbusException>
		return 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e045      	b.n	800114a <readHoldingRegs+0xd6>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 80010be:	89fa      	ldrh	r2, [r7, #14]
 80010c0:	887b      	ldrh	r3, [r7, #2]
 80010c2:	4413      	add	r3, r2
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	3b01      	subs	r3, #1
 80010c8:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 299 as we only have record of 300 Registers in total
 80010ca:	883b      	ldrh	r3, [r7, #0]
 80010cc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010d0:	d304      	bcc.n	80010dc <readHoldingRegs+0x68>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80010d2:	2002      	movs	r0, #2
 80010d4:	f7ff ffae 	bl	8001034 <modbusException>
		return 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	e036      	b.n	800114a <readHoldingRegs+0xd6>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80010dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001158 <readHoldingRegs+0xe4>)
 80010de:	2201      	movs	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80010e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <readHoldingRegs+0xe0>)
 80010e4:	785a      	ldrb	r2, [r3, #1]
 80010e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <readHoldingRegs+0xe4>)
 80010e8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <readHoldingRegs+0xe4>)
 80010f4:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80010f6:	2303      	movs	r3, #3
 80010f8:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	e01b      	b.n	8001138 <readHoldingRegs+0xc4>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8001100:	89fb      	ldrh	r3, [r7, #14]
 8001102:	4a16      	ldr	r2, [pc, #88]	@ (800115c <readHoldingRegs+0xe8>)
 8001104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	b299      	uxth	r1, r3
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	1c5a      	adds	r2, r3, #1
 8001110:	60ba      	str	r2, [r7, #8]
 8001112:	b2c9      	uxtb	r1, r1
 8001114:	4a10      	ldr	r2, [pc, #64]	@ (8001158 <readHoldingRegs+0xe4>)
 8001116:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8001118:	89fb      	ldrh	r3, [r7, #14]
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <readHoldingRegs+0xe8>)
 800111c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	60ba      	str	r2, [r7, #8]
 8001126:	b2c9      	uxtb	r1, r1
 8001128:	4a0b      	ldr	r2, [pc, #44]	@ (8001158 <readHoldingRegs+0xe4>)
 800112a:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	3301      	adds	r3, #1
 8001130:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3301      	adds	r3, #1
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	429a      	cmp	r2, r3
 800113e:	dbdf      	blt.n	8001100 <readHoldingRegs+0x8c>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8001140:	68b9      	ldr	r1, [r7, #8]
 8001142:	4805      	ldr	r0, [pc, #20]	@ (8001158 <readHoldingRegs+0xe4>)
 8001144:	f7ff ff4a 	bl	8000fdc <sendData>
	return 1;   // success
 8001148:	2301      	movs	r3, #1
}
 800114a:	4618      	mov	r0, r3
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000134 	.word	0x20000134
 8001158:	20000234 	.word	0x20000234
 800115c:	200005f8 	.word	0x200005f8

08001160 <readInputRegs>:

uint8_t readInputRegs (void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001166:	4b36      	ldr	r3, [pc, #216]	@ (8001240 <readInputRegs+0xe0>)
 8001168:	789b      	ldrb	r3, [r3, #2]
 800116a:	b21b      	sxth	r3, r3
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <readInputRegs+0xe0>)
 8001172:	78db      	ldrb	r3, [r3, #3]
 8001174:	b21b      	sxth	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b21b      	sxth	r3, r3
 800117a:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800117c:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <readInputRegs+0xe0>)
 800117e:	791b      	ldrb	r3, [r3, #4]
 8001180:	b21b      	sxth	r3, r3
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	b21a      	sxth	r2, r3
 8001186:	4b2e      	ldr	r3, [pc, #184]	@ (8001240 <readInputRegs+0xe0>)
 8001188:	795b      	ldrb	r3, [r3, #5]
 800118a:	b21b      	sxth	r3, r3
 800118c:	4313      	orrs	r3, r2
 800118e:	b21b      	sxth	r3, r3
 8001190:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8001192:	887b      	ldrh	r3, [r7, #2]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <readInputRegs+0x40>
 8001198:	887b      	ldrh	r3, [r7, #2]
 800119a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800119e:	d304      	bcc.n	80011aa <readInputRegs+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80011a0:	2003      	movs	r0, #3
 80011a2:	f7ff ff47 	bl	8001034 <modbusException>
		return 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	e045      	b.n	8001236 <readInputRegs+0xd6>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 80011aa:	89fa      	ldrh	r2, [r7, #14]
 80011ac:	887b      	ldrh	r3, [r7, #2]
 80011ae:	4413      	add	r3, r2
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	3b01      	subs	r3, #1
 80011b4:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 80011b6:	883b      	ldrh	r3, [r7, #0]
 80011b8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80011bc:	d304      	bcc.n	80011c8 <readInputRegs+0x68>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80011be:	2002      	movs	r0, #2
 80011c0:	f7ff ff38 	bl	8001034 <modbusException>
		return 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	e036      	b.n	8001236 <readInputRegs+0xd6>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80011c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001244 <readInputRegs+0xe4>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80011ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001240 <readInputRegs+0xe0>)
 80011d0:	785a      	ldrb	r2, [r3, #1]
 80011d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001244 <readInputRegs+0xe4>)
 80011d4:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <readInputRegs+0xe4>)
 80011e0:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80011e2:	2303      	movs	r3, #3
 80011e4:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	e01b      	b.n	8001224 <readInputRegs+0xc4>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 80011ec:	89fb      	ldrh	r3, [r7, #14]
 80011ee:	4a16      	ldr	r2, [pc, #88]	@ (8001248 <readInputRegs+0xe8>)
 80011f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	b299      	uxth	r1, r3
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	1c5a      	adds	r2, r3, #1
 80011fc:	60ba      	str	r2, [r7, #8]
 80011fe:	b2c9      	uxtb	r1, r1
 8001200:	4a10      	ldr	r2, [pc, #64]	@ (8001244 <readInputRegs+0xe4>)
 8001202:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	4a10      	ldr	r2, [pc, #64]	@ (8001248 <readInputRegs+0xe8>)
 8001208:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	60ba      	str	r2, [r7, #8]
 8001212:	b2c9      	uxtb	r1, r1
 8001214:	4a0b      	ldr	r2, [pc, #44]	@ (8001244 <readInputRegs+0xe4>)
 8001216:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	3301      	adds	r3, #1
 800121c:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3301      	adds	r3, #1
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dbdf      	blt.n	80011ec <readInputRegs+0x8c>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	4805      	ldr	r0, [pc, #20]	@ (8001244 <readInputRegs+0xe4>)
 8001230:	f7ff fed4 	bl	8000fdc <sendData>
	return 1;   // success
 8001234:	2301      	movs	r3, #1
}
 8001236:	4618      	mov	r0, r3
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000134 	.word	0x20000134
 8001244:	20000234 	.word	0x20000234
 8001248:	20000064 	.word	0x20000064

0800124c <readCoils>:

uint8_t readCoils (void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8001252:	4b53      	ldr	r3, [pc, #332]	@ (80013a0 <readCoils+0x154>)
 8001254:	789b      	ldrb	r3, [r3, #2]
 8001256:	b21b      	sxth	r3, r3
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	b21a      	sxth	r2, r3
 800125c:	4b50      	ldr	r3, [pc, #320]	@ (80013a0 <readCoils+0x154>)
 800125e:	78db      	ldrb	r3, [r3, #3]
 8001260:	b21b      	sxth	r3, r3
 8001262:	4313      	orrs	r3, r2
 8001264:	b21b      	sxth	r3, r3
 8001266:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8001268:	4b4d      	ldr	r3, [pc, #308]	@ (80013a0 <readCoils+0x154>)
 800126a:	791b      	ldrb	r3, [r3, #4]
 800126c:	b21b      	sxth	r3, r3
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	b21a      	sxth	r2, r3
 8001272:	4b4b      	ldr	r3, [pc, #300]	@ (80013a0 <readCoils+0x154>)
 8001274:	795b      	ldrb	r3, [r3, #5]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800127e:	893b      	ldrh	r3, [r7, #8]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <readCoils+0x40>
 8001284:	893b      	ldrh	r3, [r7, #8]
 8001286:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800128a:	d904      	bls.n	8001296 <readCoils+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800128c:	2003      	movs	r0, #3
 800128e:	f7ff fed1 	bl	8001034 <modbusException>
		return 0;
 8001292:	2300      	movs	r3, #0
 8001294:	e080      	b.n	8001398 <readCoils+0x14c>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001296:	897a      	ldrh	r2, [r7, #10]
 8001298:	893b      	ldrh	r3, [r7, #8]
 800129a:	4413      	add	r3, r2
 800129c:	b29b      	uxth	r3, r3
 800129e:	3b01      	subs	r3, #1
 80012a0:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80012a6:	d904      	bls.n	80012b2 <readCoils+0x66>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80012a8:	2002      	movs	r0, #2
 80012aa:	f7ff fec3 	bl	8001034 <modbusException>
		return 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e072      	b.n	8001398 <readCoils+0x14c>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 80012b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012b6:	2100      	movs	r1, #0
 80012b8:	483a      	ldr	r0, [pc, #232]	@ (80013a4 <readCoils+0x158>)
 80012ba:	f005 fbcf 	bl	8006a5c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80012be:	4b39      	ldr	r3, [pc, #228]	@ (80013a4 <readCoils+0x158>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80012c4:	4b36      	ldr	r3, [pc, #216]	@ (80013a0 <readCoils+0x154>)
 80012c6:	785a      	ldrb	r2, [r3, #1]
 80012c8:	4b36      	ldr	r3, [pc, #216]	@ (80013a4 <readCoils+0x158>)
 80012ca:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80012cc:	893b      	ldrh	r3, [r7, #8]
 80012ce:	08db      	lsrs	r3, r3, #3
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	893a      	ldrh	r2, [r7, #8]
 80012d6:	f002 0207 	and.w	r2, r2, #7
 80012da:	b292      	uxth	r2, r2
 80012dc:	2a00      	cmp	r2, #0
 80012de:	bf14      	ite	ne
 80012e0:	2201      	movne	r2, #1
 80012e2:	2200      	moveq	r2, #0
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	4413      	add	r3, r2
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b2e      	ldr	r3, [pc, #184]	@ (80013a4 <readCoils+0x158>)
 80012ec:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80012ee:	2303      	movs	r3, #3
 80012f0:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 80012f2:	897b      	ldrh	r3, [r7, #10]
 80012f4:	08db      	lsrs	r3, r3, #3
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80012fa:	897b      	ldrh	r3, [r7, #10]
 80012fc:	f003 0307 	and.w	r3, r3, #7
 8001300:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	e033      	b.n	8001374 <readCoils+0x128>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800130c:	4a25      	ldr	r2, [pc, #148]	@ (80013a4 <readCoils+0x158>)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	4413      	add	r3, r2
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	b25a      	sxtb	r2, r3
 8001316:	4924      	ldr	r1, [pc, #144]	@ (80013a8 <readCoils+0x15c>)
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	440b      	add	r3, r1
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	8afb      	ldrh	r3, [r7, #22]
 8001322:	fa41 f303 	asr.w	r3, r1, r3
 8001326:	f003 0101 	and.w	r1, r3, #1
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	fa01 f303 	lsl.w	r3, r1, r3
 8001330:	b25b      	sxtb	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b25b      	sxtb	r3, r3
 8001336:	b2d9      	uxtb	r1, r3
 8001338:	4a1a      	ldr	r2, [pc, #104]	@ (80013a4 <readCoils+0x158>)
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	4413      	add	r3, r2
 800133e:	460a      	mov	r2, r1
 8001340:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	3301      	adds	r3, #1
 8001346:	613b      	str	r3, [r7, #16]
 8001348:	8afb      	ldrh	r3, [r7, #22]
 800134a:	3301      	adds	r3, #1
 800134c:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b07      	cmp	r3, #7
 8001352:	dd04      	ble.n	800135e <readCoils+0x112>
		{
			indxPosition = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]
			indx++;
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	3301      	adds	r3, #1
 800135c:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800135e:	8afb      	ldrh	r3, [r7, #22]
 8001360:	2b07      	cmp	r3, #7
 8001362:	d904      	bls.n	800136e <readCoils+0x122>
		{
			bitPosition=0;
 8001364:	2300      	movs	r3, #0
 8001366:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	3301      	adds	r3, #1
 800136c:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	3301      	adds	r3, #1
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	893b      	ldrh	r3, [r7, #8]
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbc7      	blt.n	800130c <readCoils+0xc0>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800137c:	893b      	ldrh	r3, [r7, #8]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	b29b      	uxth	r3, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <readCoils+0x142>
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	3301      	adds	r3, #1
 800138c:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800138e:	69f9      	ldr	r1, [r7, #28]
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <readCoils+0x158>)
 8001392:	f7ff fe23 	bl	8000fdc <sendData>
	return 1;   // success
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3720      	adds	r7, #32
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000134 	.word	0x20000134
 80013a4:	20000234 	.word	0x20000234
 80013a8:	200005dc 	.word	0x200005dc

080013ac <readInputs>:

uint8_t readInputs (void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 80013b2:	4b53      	ldr	r3, [pc, #332]	@ (8001500 <readInputs+0x154>)
 80013b4:	789b      	ldrb	r3, [r3, #2]
 80013b6:	b21b      	sxth	r3, r3
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	b21a      	sxth	r2, r3
 80013bc:	4b50      	ldr	r3, [pc, #320]	@ (8001500 <readInputs+0x154>)
 80013be:	78db      	ldrb	r3, [r3, #3]
 80013c0:	b21b      	sxth	r3, r3
 80013c2:	4313      	orrs	r3, r2
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 80013c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001500 <readInputs+0x154>)
 80013ca:	791b      	ldrb	r3, [r3, #4]
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001500 <readInputs+0x154>)
 80013d4:	795b      	ldrb	r3, [r3, #5]
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	b21b      	sxth	r3, r3
 80013dc:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 80013de:	893b      	ldrh	r3, [r7, #8]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <readInputs+0x40>
 80013e4:	893b      	ldrh	r3, [r7, #8]
 80013e6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013ea:	d904      	bls.n	80013f6 <readInputs+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80013ec:	2003      	movs	r0, #3
 80013ee:	f7ff fe21 	bl	8001034 <modbusException>
		return 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	e080      	b.n	80014f8 <readInputs+0x14c>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 80013f6:	897a      	ldrh	r2, [r7, #10]
 80013f8:	893b      	ldrh	r3, [r7, #8]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	3b01      	subs	r3, #1
 8001400:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001402:	88fb      	ldrh	r3, [r7, #6]
 8001404:	2bc7      	cmp	r3, #199	@ 0xc7
 8001406:	d904      	bls.n	8001412 <readInputs+0x66>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001408:	2002      	movs	r0, #2
 800140a:	f7ff fe13 	bl	8001034 <modbusException>
		return 0;
 800140e:	2300      	movs	r3, #0
 8001410:	e072      	b.n	80014f8 <readInputs+0x14c>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8001412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001416:	2100      	movs	r1, #0
 8001418:	483a      	ldr	r0, [pc, #232]	@ (8001504 <readInputs+0x158>)
 800141a:	f005 fb1f 	bl	8006a5c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800141e:	4b39      	ldr	r3, [pc, #228]	@ (8001504 <readInputs+0x158>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8001424:	4b36      	ldr	r3, [pc, #216]	@ (8001500 <readInputs+0x154>)
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	4b36      	ldr	r3, [pc, #216]	@ (8001504 <readInputs+0x158>)
 800142a:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800142c:	893b      	ldrh	r3, [r7, #8]
 800142e:	08db      	lsrs	r3, r3, #3
 8001430:	b29b      	uxth	r3, r3
 8001432:	b2db      	uxtb	r3, r3
 8001434:	893a      	ldrh	r2, [r7, #8]
 8001436:	f002 0207 	and.w	r2, r2, #7
 800143a:	b292      	uxth	r2, r2
 800143c:	2a00      	cmp	r2, #0
 800143e:	bf14      	ite	ne
 8001440:	2201      	movne	r2, #1
 8001442:	2200      	moveq	r2, #0
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	4413      	add	r3, r2
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4b2e      	ldr	r3, [pc, #184]	@ (8001504 <readInputs+0x158>)
 800144c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800144e:	2303      	movs	r3, #3
 8001450:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8001452:	897b      	ldrh	r3, [r7, #10]
 8001454:	08db      	lsrs	r3, r3, #3
 8001456:	b29b      	uxth	r3, r3
 8001458:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800145a:	897b      	ldrh	r3, [r7, #10]
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	e033      	b.n	80014d4 <readInputs+0x128>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800146c:	4a25      	ldr	r2, [pc, #148]	@ (8001504 <readInputs+0x158>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	4413      	add	r3, r2
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b25a      	sxtb	r2, r3
 8001476:	4924      	ldr	r1, [pc, #144]	@ (8001508 <readInputs+0x15c>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	440b      	add	r3, r1
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	4619      	mov	r1, r3
 8001480:	8afb      	ldrh	r3, [r7, #22]
 8001482:	fa41 f303 	asr.w	r3, r1, r3
 8001486:	f003 0101 	and.w	r1, r3, #1
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	fa01 f303 	lsl.w	r3, r1, r3
 8001490:	b25b      	sxtb	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b25b      	sxtb	r3, r3
 8001496:	b2d9      	uxtb	r1, r3
 8001498:	4a1a      	ldr	r2, [pc, #104]	@ (8001504 <readInputs+0x158>)
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	4413      	add	r3, r2
 800149e:	460a      	mov	r2, r1
 80014a0:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	3301      	adds	r3, #1
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	8afb      	ldrh	r3, [r7, #22]
 80014aa:	3301      	adds	r3, #1
 80014ac:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	2b07      	cmp	r3, #7
 80014b2:	dd04      	ble.n	80014be <readInputs+0x112>
		{
			indxPosition = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
			indx++;
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	3301      	adds	r3, #1
 80014bc:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 80014be:	8afb      	ldrh	r3, [r7, #22]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	d904      	bls.n	80014ce <readInputs+0x122>
		{
			bitPosition=0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	82fb      	strh	r3, [r7, #22]
			startByte++;
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	3301      	adds	r3, #1
 80014cc:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3301      	adds	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	893b      	ldrh	r3, [r7, #8]
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	429a      	cmp	r2, r3
 80014da:	dbc7      	blt.n	800146c <readInputs+0xc0>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 80014dc:	893b      	ldrh	r3, [r7, #8]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <readInputs+0x142>
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	3301      	adds	r3, #1
 80014ec:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80014ee:	69f9      	ldr	r1, [r7, #28]
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <readInputs+0x158>)
 80014f2:	f7ff fd73 	bl	8000fdc <sendData>
	return 1;   // success
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3720      	adds	r7, #32
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000134 	.word	0x20000134
 8001504:	20000234 	.word	0x20000234
 8001508:	200005c0 	.word	0x200005c0

0800150c <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001512:	4b3a      	ldr	r3, [pc, #232]	@ (80015fc <writeHoldingRegs+0xf0>)
 8001514:	789b      	ldrb	r3, [r3, #2]
 8001516:	b21b      	sxth	r3, r3
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	4b37      	ldr	r3, [pc, #220]	@ (80015fc <writeHoldingRegs+0xf0>)
 800151e:	78db      	ldrb	r3, [r3, #3]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8001528:	4b34      	ldr	r3, [pc, #208]	@ (80015fc <writeHoldingRegs+0xf0>)
 800152a:	791b      	ldrb	r3, [r3, #4]
 800152c:	b21b      	sxth	r3, r3
 800152e:	021b      	lsls	r3, r3, #8
 8001530:	b21a      	sxth	r2, r3
 8001532:	4b32      	ldr	r3, [pc, #200]	@ (80015fc <writeHoldingRegs+0xf0>)
 8001534:	795b      	ldrb	r3, [r3, #5]
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21b      	sxth	r3, r3
 800153c:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d003      	beq.n	800154c <writeHoldingRegs+0x40>
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800154a:	d304      	bcc.n	8001556 <writeHoldingRegs+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800154c:	2003      	movs	r0, #3
 800154e:	f7ff fd71 	bl	8001034 <modbusException>
		return 0;
 8001552:	2300      	movs	r3, #0
 8001554:	e04e      	b.n	80015f4 <writeHoldingRegs+0xe8>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8001556:	89fa      	ldrh	r2, [r7, #14]
 8001558:	887b      	ldrh	r3, [r7, #2]
 800155a:	4413      	add	r3, r2
 800155c:	b29b      	uxth	r3, r3
 800155e:	3b01      	subs	r3, #1
 8001560:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8001562:	883b      	ldrh	r3, [r7, #0]
 8001564:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001568:	d304      	bcc.n	8001574 <writeHoldingRegs+0x68>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800156a:	2002      	movs	r0, #2
 800156c:	f7ff fd62 	bl	8001034 <modbusException>
		return 0;
 8001570:	2300      	movs	r3, #0
 8001572:	e03f      	b.n	80015f4 <writeHoldingRegs+0xe8>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 8001574:	2307      	movs	r3, #7
 8001576:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 8001578:	2300      	movs	r3, #0
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	e01a      	b.n	80015b4 <writeHoldingRegs+0xa8>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	4a1d      	ldr	r2, [pc, #116]	@ (80015fc <writeHoldingRegs+0xf0>)
 8001586:	5cd3      	ldrb	r3, [r2, r3]
 8001588:	b21b      	sxth	r3, r3
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b21a      	sxth	r2, r3
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	1c59      	adds	r1, r3, #1
 8001592:	60b9      	str	r1, [r7, #8]
 8001594:	4919      	ldr	r1, [pc, #100]	@ (80015fc <writeHoldingRegs+0xf0>)
 8001596:	5ccb      	ldrb	r3, [r1, r3]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b219      	sxth	r1, r3
 800159e:	89fb      	ldrh	r3, [r7, #14]
 80015a0:	1c5a      	adds	r2, r3, #1
 80015a2:	81fa      	strh	r2, [r7, #14]
 80015a4:	461a      	mov	r2, r3
 80015a6:	b289      	uxth	r1, r1
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <writeHoldingRegs+0xf4>)
 80015aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3301      	adds	r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	887b      	ldrh	r3, [r7, #2]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	dbe0      	blt.n	800157e <writeHoldingRegs+0x72>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80015bc:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <writeHoldingRegs+0xf0>)
 80015c4:	785a      	ldrb	r2, [r3, #1]
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015c8:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80015ca:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <writeHoldingRegs+0xf0>)
 80015cc:	789a      	ldrb	r2, [r3, #2]
 80015ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015d0:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <writeHoldingRegs+0xf0>)
 80015d4:	78da      	ldrb	r2, [r3, #3]
 80015d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015d8:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 80015da:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <writeHoldingRegs+0xf0>)
 80015dc:	791a      	ldrb	r2, [r3, #4]
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015e0:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <writeHoldingRegs+0xf0>)
 80015e4:	795a      	ldrb	r2, [r3, #5]
 80015e6:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015e8:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 80015ea:	2106      	movs	r1, #6
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <writeHoldingRegs+0xf8>)
 80015ee:	f7ff fcf5 	bl	8000fdc <sendData>
	return 1;   // success
 80015f2:	2301      	movs	r3, #1
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000134 	.word	0x20000134
 8001600:	200005f8 	.word	0x200005f8
 8001604:	20000234 	.word	0x20000234

08001608 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800160e:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <writeSingleReg+0x8c>)
 8001610:	789b      	ldrb	r3, [r3, #2]
 8001612:	b21b      	sxth	r3, r3
 8001614:	021b      	lsls	r3, r3, #8
 8001616:	b21a      	sxth	r2, r3
 8001618:	4b1e      	ldr	r3, [pc, #120]	@ (8001694 <writeSingleReg+0x8c>)
 800161a:	78db      	ldrb	r3, [r3, #3]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	80fb      	strh	r3, [r7, #6]

	if (startAddr>Max_NumRegs)  // The Register Address can not be more than 299 as we only have record of 300 Registers in total
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800162a:	d304      	bcc.n	8001636 <writeSingleReg+0x2e>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800162c:	2002      	movs	r0, #2
 800162e:	f7ff fd01 	bl	8001034 <modbusException>
		return 0;
 8001632:	2300      	movs	r3, #0
 8001634:	e02a      	b.n	800168c <writeSingleReg+0x84>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 8001636:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <writeSingleReg+0x8c>)
 8001638:	791b      	ldrb	r3, [r3, #4]
 800163a:	b21b      	sxth	r3, r3
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	b21a      	sxth	r2, r3
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <writeSingleReg+0x8c>)
 8001642:	795b      	ldrb	r3, [r3, #5]
 8001644:	b21b      	sxth	r3, r3
 8001646:	4313      	orrs	r3, r2
 8001648:	b21a      	sxth	r2, r3
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	b291      	uxth	r1, r2
 800164e:	4a12      	ldr	r2, [pc, #72]	@ (8001698 <writeSingleReg+0x90>)
 8001650:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <writeSingleReg+0x94>)
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <writeSingleReg+0x8c>)
 800165c:	785a      	ldrb	r2, [r3, #1]
 800165e:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <writeSingleReg+0x94>)
 8001660:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001662:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <writeSingleReg+0x8c>)
 8001664:	789a      	ldrb	r2, [r3, #2]
 8001666:	4b0d      	ldr	r3, [pc, #52]	@ (800169c <writeSingleReg+0x94>)
 8001668:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800166a:	4b0a      	ldr	r3, [pc, #40]	@ (8001694 <writeSingleReg+0x8c>)
 800166c:	78da      	ldrb	r2, [r3, #3]
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <writeSingleReg+0x94>)
 8001670:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <writeSingleReg+0x8c>)
 8001674:	791a      	ldrb	r2, [r3, #4]
 8001676:	4b09      	ldr	r3, [pc, #36]	@ (800169c <writeSingleReg+0x94>)
 8001678:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <writeSingleReg+0x8c>)
 800167c:	795a      	ldrb	r2, [r3, #5]
 800167e:	4b07      	ldr	r3, [pc, #28]	@ (800169c <writeSingleReg+0x94>)
 8001680:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001682:	2106      	movs	r1, #6
 8001684:	4805      	ldr	r0, [pc, #20]	@ (800169c <writeSingleReg+0x94>)
 8001686:	f7ff fca9 	bl	8000fdc <sendData>
	return 1;   // success
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000134 	.word	0x20000134
 8001698:	200005f8 	.word	0x200005f8
 800169c:	20000234 	.word	0x20000234

080016a0 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 80016a6:	4b39      	ldr	r3, [pc, #228]	@ (800178c <writeSingleCoil+0xec>)
 80016a8:	789b      	ldrb	r3, [r3, #2]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b36      	ldr	r3, [pc, #216]	@ (800178c <writeSingleCoil+0xec>)
 80016b2:	78db      	ldrb	r3, [r3, #3]
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b21b      	sxth	r3, r3
 80016ba:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 80016bc:	89fb      	ldrh	r3, [r7, #14]
 80016be:	2bc7      	cmp	r3, #199	@ 0xc7
 80016c0:	d904      	bls.n	80016cc <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80016c2:	2002      	movs	r0, #2
 80016c4:	f7ff fcb6 	bl	8001034 <modbusException>
		return 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	e05a      	b.n	8001782 <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 80016cc:	89fb      	ldrh	r3, [r7, #14]
 80016ce:	08db      	lsrs	r3, r3, #3
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80016d4:	89fb      	ldrh	r3, [r7, #14]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 80016dc:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <writeSingleCoil+0xec>)
 80016de:	791b      	ldrb	r3, [r3, #4]
 80016e0:	2bff      	cmp	r3, #255	@ 0xff
 80016e2:	d116      	bne.n	8001712 <writeSingleCoil+0x72>
 80016e4:	4b29      	ldr	r3, [pc, #164]	@ (800178c <writeSingleCoil+0xec>)
 80016e6:	795b      	ldrb	r3, [r3, #5]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d112      	bne.n	8001712 <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 80016ec:	4a28      	ldr	r2, [pc, #160]	@ (8001790 <writeSingleCoil+0xf0>)
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	4413      	add	r3, r2
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	b25a      	sxtb	r2, r3
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	2101      	movs	r1, #1
 80016fa:	fa01 f303 	lsl.w	r3, r1, r3
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b25b      	sxtb	r3, r3
 8001704:	b2d9      	uxtb	r1, r3
 8001706:	4a22      	ldr	r2, [pc, #136]	@ (8001790 <writeSingleCoil+0xf0>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	4413      	add	r3, r2
 800170c:	460a      	mov	r2, r1
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	e01b      	b.n	800174a <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <writeSingleCoil+0xec>)
 8001714:	791b      	ldrb	r3, [r3, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d117      	bne.n	800174a <writeSingleCoil+0xaa>
 800171a:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <writeSingleCoil+0xec>)
 800171c:	795b      	ldrb	r3, [r3, #5]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d113      	bne.n	800174a <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 8001722:	4a1b      	ldr	r2, [pc, #108]	@ (8001790 <writeSingleCoil+0xf0>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	4413      	add	r3, r2
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	b25a      	sxtb	r2, r3
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	b25b      	sxtb	r3, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	b25b      	sxtb	r3, r3
 800173a:	4013      	ands	r3, r2
 800173c:	b25b      	sxtb	r3, r3
 800173e:	b2d9      	uxtb	r1, r3
 8001740:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <writeSingleCoil+0xf0>)
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	4413      	add	r3, r2
 8001746:	460a      	mov	r2, r1
 8001748:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <writeSingleCoil+0xf4>)
 800174c:	2201      	movs	r2, #1
 800174e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001750:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <writeSingleCoil+0xec>)
 8001752:	785a      	ldrb	r2, [r3, #1]
 8001754:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <writeSingleCoil+0xf4>)
 8001756:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001758:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <writeSingleCoil+0xec>)
 800175a:	789a      	ldrb	r2, [r3, #2]
 800175c:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <writeSingleCoil+0xf4>)
 800175e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <writeSingleCoil+0xec>)
 8001762:	78da      	ldrb	r2, [r3, #3]
 8001764:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <writeSingleCoil+0xf4>)
 8001766:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <writeSingleCoil+0xec>)
 800176a:	791a      	ldrb	r2, [r3, #4]
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <writeSingleCoil+0xf4>)
 800176e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <writeSingleCoil+0xec>)
 8001772:	795a      	ldrb	r2, [r3, #5]
 8001774:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <writeSingleCoil+0xf4>)
 8001776:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001778:	2106      	movs	r1, #6
 800177a:	4806      	ldr	r0, [pc, #24]	@ (8001794 <writeSingleCoil+0xf4>)
 800177c:	f7ff fc2e 	bl	8000fdc <sendData>
	return 1;   // success
 8001780:	2301      	movs	r3, #1
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000134 	.word	0x20000134
 8001790:	200005dc 	.word	0x200005dc
 8001794:	20000234 	.word	0x20000234

08001798 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800179e:	4b57      	ldr	r3, [pc, #348]	@ (80018fc <writeMultiCoils+0x164>)
 80017a0:	789b      	ldrb	r3, [r3, #2]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	4b54      	ldr	r3, [pc, #336]	@ (80018fc <writeMultiCoils+0x164>)
 80017aa:	78db      	ldrb	r3, [r3, #3]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 80017b4:	4b51      	ldr	r3, [pc, #324]	@ (80018fc <writeMultiCoils+0x164>)
 80017b6:	791b      	ldrb	r3, [r3, #4]
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	b21a      	sxth	r2, r3
 80017be:	4b4f      	ldr	r3, [pc, #316]	@ (80018fc <writeMultiCoils+0x164>)
 80017c0:	795b      	ldrb	r3, [r3, #5]
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 80017ca:	893b      	ldrh	r3, [r7, #8]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <writeMultiCoils+0x40>
 80017d0:	893b      	ldrh	r3, [r7, #8]
 80017d2:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 80017d6:	d904      	bls.n	80017e2 <writeMultiCoils+0x4a>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80017d8:	2003      	movs	r0, #3
 80017da:	f7ff fc2b 	bl	8001034 <modbusException>
		return 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	e088      	b.n	80018f4 <writeMultiCoils+0x15c>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 80017e2:	897a      	ldrh	r2, [r7, #10]
 80017e4:	893b      	ldrh	r3, [r7, #8]
 80017e6:	4413      	add	r3, r2
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	3b01      	subs	r3, #1
 80017ec:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80017f2:	d904      	bls.n	80017fe <writeMultiCoils+0x66>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80017f4:	2002      	movs	r0, #2
 80017f6:	f7ff fc1d 	bl	8001034 <modbusException>
		return 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	e07a      	b.n	80018f4 <writeMultiCoils+0x15c>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 80017fe:	897b      	ldrh	r3, [r7, #10]
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	b29b      	uxth	r3, r3
 8001804:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8001806:	897b      	ldrh	r3, [r7, #10]
 8001808:	f003 0307 	and.w	r3, r3, #7
 800180c:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 8001812:	2307      	movs	r3, #7
 8001814:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	e04b      	b.n	80018b4 <writeMultiCoils+0x11c>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800181c:	4a37      	ldr	r2, [pc, #220]	@ (80018fc <writeMultiCoils+0x164>)
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	461a      	mov	r2, r3
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	fa42 f303 	asr.w	r3, r2, r3
 800182c:	f003 0301 	and.w	r3, r3, #1
 8001830:	2b00      	cmp	r3, #0
 8001832:	d012      	beq.n	800185a <writeMultiCoils+0xc2>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 8001834:	4a32      	ldr	r2, [pc, #200]	@ (8001900 <writeMultiCoils+0x168>)
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25a      	sxtb	r2, r3
 800183e:	8b7b      	ldrh	r3, [r7, #26]
 8001840:	2101      	movs	r1, #1
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	b25b      	sxtb	r3, r3
 8001848:	4313      	orrs	r3, r2
 800184a:	b25b      	sxtb	r3, r3
 800184c:	b2d9      	uxtb	r1, r3
 800184e:	4a2c      	ldr	r2, [pc, #176]	@ (8001900 <writeMultiCoils+0x168>)
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	4413      	add	r3, r2
 8001854:	460a      	mov	r2, r1
 8001856:	701a      	strb	r2, [r3, #0]
 8001858:	e013      	b.n	8001882 <writeMultiCoils+0xea>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800185a:	4a29      	ldr	r2, [pc, #164]	@ (8001900 <writeMultiCoils+0x168>)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	b25a      	sxtb	r2, r3
 8001864:	8b7b      	ldrh	r3, [r7, #26]
 8001866:	2101      	movs	r1, #1
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	b25b      	sxtb	r3, r3
 800186e:	43db      	mvns	r3, r3
 8001870:	b25b      	sxtb	r3, r3
 8001872:	4013      	ands	r3, r2
 8001874:	b25b      	sxtb	r3, r3
 8001876:	b2d9      	uxtb	r1, r3
 8001878:	4a21      	ldr	r2, [pc, #132]	@ (8001900 <writeMultiCoils+0x168>)
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	4413      	add	r3, r2
 800187e:	460a      	mov	r2, r1
 8001880:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 8001882:	8b7b      	ldrh	r3, [r7, #26]
 8001884:	3301      	adds	r3, #1
 8001886:	837b      	strh	r3, [r7, #26]
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	3301      	adds	r3, #1
 800188c:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	2b07      	cmp	r3, #7
 8001892:	dd04      	ble.n	800189e <writeMultiCoils+0x106>
		{
			indxPosition = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
			indx++;
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	3301      	adds	r3, #1
 800189c:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800189e:	8b7b      	ldrh	r3, [r7, #26]
 80018a0:	2b07      	cmp	r3, #7
 80018a2:	d904      	bls.n	80018ae <writeMultiCoils+0x116>
		{
			bitPosition=0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	837b      	strh	r3, [r7, #26]
			startByte++;
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	3301      	adds	r3, #1
 80018ac:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	3301      	adds	r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	893b      	ldrh	r3, [r7, #8]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbaf      	blt.n	800181c <writeMultiCoils+0x84>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80018bc:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <writeMultiCoils+0x16c>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80018c2:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <writeMultiCoils+0x164>)
 80018c4:	785a      	ldrb	r2, [r3, #1]
 80018c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <writeMultiCoils+0x16c>)
 80018c8:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <writeMultiCoils+0x164>)
 80018cc:	789a      	ldrb	r2, [r3, #2]
 80018ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <writeMultiCoils+0x16c>)
 80018d0:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80018d2:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <writeMultiCoils+0x164>)
 80018d4:	78da      	ldrb	r2, [r3, #3]
 80018d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <writeMultiCoils+0x16c>)
 80018d8:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 80018da:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <writeMultiCoils+0x164>)
 80018dc:	791a      	ldrb	r2, [r3, #4]
 80018de:	4b09      	ldr	r3, [pc, #36]	@ (8001904 <writeMultiCoils+0x16c>)
 80018e0:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <writeMultiCoils+0x164>)
 80018e4:	795a      	ldrb	r2, [r3, #5]
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <writeMultiCoils+0x16c>)
 80018e8:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 80018ea:	2106      	movs	r1, #6
 80018ec:	4805      	ldr	r0, [pc, #20]	@ (8001904 <writeMultiCoils+0x16c>)
 80018ee:	f7ff fb75 	bl	8000fdc <sendData>
	return 1;   // success
 80018f2:	2301      	movs	r3, #1
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3720      	adds	r7, #32
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000134 	.word	0x20000134
 8001900:	200005dc 	.word	0x200005dc
 8001904:	20000234 	.word	0x20000234

08001908 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	807b      	strh	r3, [r7, #2]
	if (RxData[0] == SLAVE_ID)
 8001914:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d143      	bne.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
		{
			switch (RxData[1]){
 800191c:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <HAL_UARTEx_RxEventCallback+0xb0>)
 800191e:	785b      	ldrb	r3, [r3, #1]
 8001920:	3b01      	subs	r3, #1
 8001922:	2b0f      	cmp	r3, #15
 8001924:	d83a      	bhi.n	800199c <HAL_UARTEx_RxEventCallback+0x94>
 8001926:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <HAL_UARTEx_RxEventCallback+0x24>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	0800196d 	.word	0x0800196d
 8001930:	08001973 	.word	0x08001973
 8001934:	08001979 	.word	0x08001979
 8001938:	0800197f 	.word	0x0800197f
 800193c:	08001985 	.word	0x08001985
 8001940:	0800198b 	.word	0x0800198b
 8001944:	0800199d 	.word	0x0800199d
 8001948:	0800199d 	.word	0x0800199d
 800194c:	0800199d 	.word	0x0800199d
 8001950:	0800199d 	.word	0x0800199d
 8001954:	0800199d 	.word	0x0800199d
 8001958:	0800199d 	.word	0x0800199d
 800195c:	0800199d 	.word	0x0800199d
 8001960:	0800199d 	.word	0x0800199d
 8001964:	08001991 	.word	0x08001991
 8001968:	08001997 	.word	0x08001997
			case 0x01:
				readCoils();
 800196c:	f7ff fc6e 	bl	800124c <readCoils>
				break;
 8001970:	e018      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x02:
				readInputs();
 8001972:	f7ff fd1b 	bl	80013ac <readInputs>
				break;
 8001976:	e015      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x03:
				readHoldingRegs();
 8001978:	f7ff fb7c 	bl	8001074 <readHoldingRegs>
				break;
 800197c:	e012      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x04:
				readInputRegs();
 800197e:	f7ff fbef 	bl	8001160 <readInputRegs>
				break;
 8001982:	e00f      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x05:
				writeSingleCoil();
 8001984:	f7ff fe8c 	bl	80016a0 <writeSingleCoil>
				break;
 8001988:	e00c      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x06:
				writeSingleReg();
 800198a:	f7ff fe3d 	bl	8001608 <writeSingleReg>
				break;
 800198e:	e009      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x0F:
				writeMultiCoils();
 8001990:	f7ff ff02 	bl	8001798 <writeMultiCoils>
				break;
 8001994:	e006      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x10:
				writeHoldingRegs();
 8001996:	f7ff fdb9 	bl	800150c <writeHoldingRegs>
				break;
 800199a:	e003      	b.n	80019a4 <HAL_UARTEx_RxEventCallback+0x9c>
			default:
				modbusException(ILLEGAL_FUNCTION);
 800199c:	2001      	movs	r0, #1
 800199e:	f7ff fb49 	bl	8001034 <modbusException>
				break;
 80019a2:	bf00      	nop
			}
		}
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80019a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019a8:	4903      	ldr	r1, [pc, #12]	@ (80019b8 <HAL_UARTEx_RxEventCallback+0xb0>)
 80019aa:	4804      	ldr	r0, [pc, #16]	@ (80019bc <HAL_UARTEx_RxEventCallback+0xb4>)
 80019ac:	f004 f88f 	bl	8005ace <HAL_UARTEx_ReceiveToIdle_IT>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000134 	.word	0x20000134
 80019bc:	20000578 	.word	0x20000578

080019c0 <Set_Speed_Motor_x>:
		.old_pos = 0,
		.target_pulse = 0
};


void Set_Speed_Motor_x(uint16_t f, uint16_t f_max){
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	460a      	mov	r2, r1
 80019ca:	80fb      	strh	r3, [r7, #6]
 80019cc:	4613      	mov	r3, r2
 80019ce:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 80019d0:	88fa      	ldrh	r2, [r7, #6]
 80019d2:	88bb      	ldrh	r3, [r7, #4]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d901      	bls.n	80019dc <Set_Speed_Motor_x+0x1c>
 80019d8:	88bb      	ldrh	r3, [r7, #4]
 80019da:	80fb      	strh	r3, [r7, #6]
	set_speed_x(2000000/f);
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	4a0f      	ldr	r2, [pc, #60]	@ (8001a1c <Set_Speed_Motor_x+0x5c>)
 80019e0:	fb92 f2f3 	sdiv	r2, r2, r3
 80019e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <Set_Speed_Motor_x+0x60>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	4a0b      	ldr	r2, [pc, #44]	@ (8001a1c <Set_Speed_Motor_x+0x5c>)
 80019ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <Set_Speed_Motor_x+0x60>)
 80019f6:	60da      	str	r2, [r3, #12]
	set_pulse_x(2000000/f/2);
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	4a08      	ldr	r2, [pc, #32]	@ (8001a1c <Set_Speed_Motor_x+0x5c>)
 80019fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a00:	0fda      	lsrs	r2, r3, #31
 8001a02:	4413      	add	r3, r2
 8001a04:	105b      	asrs	r3, r3, #1
 8001a06:	461a      	mov	r2, r3
 8001a08:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <Set_Speed_Motor_x+0x60>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim8.Instance->ARR = 2000000/f;
//	htim8.Instance->CCR1 = htim8.Instance->ARR / 2;
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	001e8480 	.word	0x001e8480
 8001a20:	200004e8 	.word	0x200004e8

08001a24 <Set_Speed_Motor_y>:
void Set_Speed_Motor_y(uint16_t f, uint16_t f_max){
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	460a      	mov	r2, r1
 8001a2e:	80fb      	strh	r3, [r7, #6]
 8001a30:	4613      	mov	r3, r2
 8001a32:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001a34:	88fa      	ldrh	r2, [r7, #6]
 8001a36:	88bb      	ldrh	r3, [r7, #4]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d901      	bls.n	8001a40 <Set_Speed_Motor_y+0x1c>
 8001a3c:	88bb      	ldrh	r3, [r7, #4]
 8001a3e:	80fb      	strh	r3, [r7, #6]
	set_speed_y(2000000/f);
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	4a0f      	ldr	r2, [pc, #60]	@ (8001a80 <Set_Speed_Motor_y+0x5c>)
 8001a44:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a48:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <Set_Speed_Motor_y+0x60>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	4a0b      	ldr	r2, [pc, #44]	@ (8001a80 <Set_Speed_Motor_y+0x5c>)
 8001a52:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <Set_Speed_Motor_y+0x60>)
 8001a5a:	60da      	str	r2, [r3, #12]
	set_pulse_y(2000000/f/2);
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	4a08      	ldr	r2, [pc, #32]	@ (8001a80 <Set_Speed_Motor_y+0x5c>)
 8001a60:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a64:	0fda      	lsrs	r2, r3, #31
 8001a66:	4413      	add	r3, r2
 8001a68:	105b      	asrs	r3, r3, #1
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <Set_Speed_Motor_y+0x60>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim3.Instance->ARR = 2000000/f;
//	htim3.Instance->CCR3 =  htim3.Instance->ARR / 2;
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	001e8480 	.word	0x001e8480
 8001a84:	20000338 	.word	0x20000338

08001a88 <Set_Speed_Motor_z>:
void Set_Speed_Motor_z(uint16_t f, uint16_t f_max){
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	460a      	mov	r2, r1
 8001a92:	80fb      	strh	r3, [r7, #6]
 8001a94:	4613      	mov	r3, r2
 8001a96:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001a98:	88fa      	ldrh	r2, [r7, #6]
 8001a9a:	88bb      	ldrh	r3, [r7, #4]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d901      	bls.n	8001aa4 <Set_Speed_Motor_z+0x1c>
 8001aa0:	88bb      	ldrh	r3, [r7, #4]
 8001aa2:	80fb      	strh	r3, [r7, #6]
	set_speed_z(1000000/f);
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ae4 <Set_Speed_Motor_z+0x5c>)
 8001aa8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <Set_Speed_Motor_z+0x60>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ae4 <Set_Speed_Motor_z+0x5c>)
 8001ab6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <Set_Speed_Motor_z+0x60>)
 8001abe:	60da      	str	r2, [r3, #12]
	set_pulse_z(1000000/f/2);
 8001ac0:	88fb      	ldrh	r3, [r7, #6]
 8001ac2:	4a08      	ldr	r2, [pc, #32]	@ (8001ae4 <Set_Speed_Motor_z+0x5c>)
 8001ac4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ac8:	0fda      	lsrs	r2, r3, #31
 8001aca:	4413      	add	r3, r2
 8001acc:	105b      	asrs	r3, r3, #1
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <Set_Speed_Motor_z+0x60>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	63da      	str	r2, [r3, #60]	@ 0x3c
//	htim1.Instance->ARR = 2000000/f;
//	htim1.Instance->CCR1 =htim1.Instance->ARR / 2;
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	000f4240 	.word	0x000f4240
 8001ae8:	200003c8 	.word	0x200003c8

08001aec <excute_move_x_left>:


void excute_move_x_left(void){
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
	output_x_sig_left();
 8001af0:	2201      	movs	r2, #1
 8001af2:	2180      	movs	r1, #128	@ 0x80
 8001af4:	4804      	ldr	r0, [pc, #16]	@ (8001b08 <excute_move_x_left+0x1c>)
 8001af6:	f002 f95d 	bl	8003db4 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001afa:	2100      	movs	r1, #0
 8001afc:	4803      	ldr	r0, [pc, #12]	@ (8001b0c <excute_move_x_left+0x20>)
 8001afe:	f002 ff3f 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40020800 	.word	0x40020800
 8001b0c:	200004e8 	.word	0x200004e8

08001b10 <excute_move_x_right>:
void excute_move_x_right(void){
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	output_x_sig_right();
 8001b14:	2200      	movs	r2, #0
 8001b16:	2180      	movs	r1, #128	@ 0x80
 8001b18:	4804      	ldr	r0, [pc, #16]	@ (8001b2c <excute_move_x_right+0x1c>)
 8001b1a:	f002 f94b 	bl	8003db4 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <excute_move_x_right+0x20>)
 8001b22:	f002 ff2d 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40020800 	.word	0x40020800
 8001b30:	200004e8 	.word	0x200004e8

08001b34 <excute_move_y_forward>:
void excute_move_y_forward(void){
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	output_y_sig_forward();
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b3e:	4804      	ldr	r0, [pc, #16]	@ (8001b50 <excute_move_y_forward+0x1c>)
 8001b40:	f002 f938 	bl	8003db4 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001b44:	2100      	movs	r1, #0
 8001b46:	4803      	ldr	r0, [pc, #12]	@ (8001b54 <excute_move_y_forward+0x20>)
 8001b48:	f002 ff1a 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40020000 	.word	0x40020000
 8001b54:	20000338 	.word	0x20000338

08001b58 <excute_move_y_backward>:
void excute_move_y_backward(void){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	output_y_sig_backward();
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b62:	4804      	ldr	r0, [pc, #16]	@ (8001b74 <excute_move_y_backward+0x1c>)
 8001b64:	f002 f926 	bl	8003db4 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4803      	ldr	r0, [pc, #12]	@ (8001b78 <excute_move_y_backward+0x20>)
 8001b6c:	f002 ff08 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40020000 	.word	0x40020000
 8001b78:	20000338 	.word	0x20000338

08001b7c <excute_move_z_up>:
void excute_move_z_up(void){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
	output_z_sig_up();
 8001b80:	2201      	movs	r2, #1
 8001b82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b86:	4804      	ldr	r0, [pc, #16]	@ (8001b98 <excute_move_z_up+0x1c>)
 8001b88:	f002 f914 	bl	8003db4 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001b8c:	2108      	movs	r1, #8
 8001b8e:	4803      	ldr	r0, [pc, #12]	@ (8001b9c <excute_move_z_up+0x20>)
 8001b90:	f002 fef6 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40020800 	.word	0x40020800
 8001b9c:	200003c8 	.word	0x200003c8

08001ba0 <excute_move_z_down>:
void excute_move_z_down(void){
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	output_z_sig_down();
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001baa:	4804      	ldr	r0, [pc, #16]	@ (8001bbc <excute_move_z_down+0x1c>)
 8001bac:	f002 f902 	bl	8003db4 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001bb0:	2108      	movs	r1, #8
 8001bb2:	4803      	ldr	r0, [pc, #12]	@ (8001bc0 <excute_move_z_down+0x20>)
 8001bb4:	f002 fee4 	bl	8004980 <HAL_TIM_PWM_Start>
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	200003c8 	.word	0x200003c8

08001bc4 <move_x_left>:


void move_x_left(uint16_t d){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_NEG;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <move_x_left+0x38>)
 8001bd0:	22ff      	movs	r2, #255	@ 0xff
 8001bd2:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse = (d)  ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <move_x_left+0x3c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24
//	reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	1e5a      	subs	r2, r3, #1
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <move_x_left+0x40>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	3b01      	subs	r3, #1
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <move_x_left+0x40>)
 8001bee:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_left();
 8001bf0:	f7ff ff7c 	bl	8001aec <excute_move_x_left>
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	200000dc 	.word	0x200000dc
 8001c00:	200004e8 	.word	0x200004e8
 8001c04:	20000410 	.word	0x20000410

08001c08 <move_x_right>:


void move_x_right(uint16_t d){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_POS;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	@ (8001c40 <move_x_right+0x38>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse =  (d) ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001c18:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <move_x_right+0x3c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	625a      	str	r2, [r3, #36]	@ 0x24
	//reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	1e5a      	subs	r2, r3, #1
 8001c24:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <move_x_right+0x40>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <move_x_right+0x40>)
 8001c32:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_right();
 8001c34:	f7ff ff6c 	bl	8001b10 <excute_move_x_right>
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200000dc 	.word	0x200000dc
 8001c44:	200004e8 	.word	0x200004e8
 8001c48:	20000410 	.word	0x20000410

08001c4c <move_y_forward>:

void move_y_forward(uint16_t d){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_POS;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <move_y_forward+0x38>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <move_y_forward+0x3c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2200      	movs	r2, #0
 8001c62:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	1e5a      	subs	r2, r3, #1
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <move_y_forward+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	3b01      	subs	r3, #1
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <move_y_forward+0x40>)
 8001c76:	60da      	str	r2, [r3, #12]
	excute_move_y_forward();
 8001c78:	f7ff ff5c 	bl	8001b34 <excute_move_y_forward>
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	200000ec 	.word	0x200000ec
 8001c88:	20000338 	.word	0x20000338
 8001c8c:	20000380 	.word	0x20000380

08001c90 <move_y_backward>:

void move_y_backward(uint16_t d){
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_NEG;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <move_y_backward+0x38>)
 8001c9c:	22ff      	movs	r2, #255	@ 0xff
 8001c9e:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <move_y_backward+0x3c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	1e5a      	subs	r2, r3, #1
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <move_y_backward+0x40>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <move_y_backward+0x40>)
 8001cba:	60da      	str	r2, [r3, #12]
	excute_move_y_backward();
 8001cbc:	f7ff ff4c 	bl	8001b58 <excute_move_y_backward>
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200000ec 	.word	0x200000ec
 8001ccc:	20000338 	.word	0x20000338
 8001cd0:	20000380 	.word	0x20000380

08001cd4 <move_z_up>:

void move_z_up(uint16_t d){
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_NEG;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	@ (8001d0c <move_z_up+0x38>)
 8001ce0:	22ff      	movs	r2, #255	@ 0xff
 8001ce2:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <move_z_up+0x3c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	1e5a      	subs	r2, r3, #1
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <move_z_up+0x40>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <move_z_up+0x40>)
 8001cfe:	60da      	str	r2, [r3, #12]
	excute_move_z_up();
 8001d00:	f7ff ff3c 	bl	8001b7c <excute_move_z_up>
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	200000fc 	.word	0x200000fc
 8001d10:	200003c8 	.word	0x200003c8
 8001d14:	20000530 	.word	0x20000530

08001d18 <move_z_down>:

void move_z_down(uint16_t d){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_POS;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <move_z_down+0x38>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001d28:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <move_z_down+0x3c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	1e5a      	subs	r2, r3, #1
 8001d34:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <move_z_down+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	461a      	mov	r2, r3
 8001d40:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <move_z_down+0x40>)
 8001d42:	60da      	str	r2, [r3, #12]
	excute_move_z_down();
 8001d44:	f7ff ff2c 	bl	8001ba0 <excute_move_z_down>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200000fc 	.word	0x200000fc
 8001d54:	200003c8 	.word	0x200003c8
 8001d58:	20000530 	.word	0x20000530

08001d5c <move_axis>:

void move_axis(uint16_t xd, uint16_t yd, uint16_t zd){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	80fb      	strh	r3, [r7, #6]
 8001d66:	460b      	mov	r3, r1
 8001d68:	80bb      	strh	r3, [r7, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	807b      	strh	r3, [r7, #2]
    if(xd > max_x || yd > max_y || zd > max_z ){
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001d74:	4293      	cmp	r3, r2
 8001d76:	f200 8083 	bhi.w	8001e80 <move_axis+0x124>
 8001d7a:	88bb      	ldrh	r3, [r7, #4]
 8001d7c:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d87d      	bhi.n	8001e80 <move_axis+0x124>
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d878      	bhi.n	8001e80 <move_axis+0x124>
        return;
    }
    if(AxisX.current_pos != xd ){
 8001d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e88 <move_axis+0x12c>)
 8001d90:	895b      	ldrh	r3, [r3, #10]
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	88fa      	ldrh	r2, [r7, #6]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d021      	beq.n	8001dde <move_axis+0x82>
    	Set_Speed_Motor_x( speed_run, speed_x_max);
 8001d9a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d9e:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001da2:	f7ff fe0d 	bl	80019c0 <Set_Speed_Motor_x>
    	AxisX.mode = MOVE_AUTO;
 8001da6:	4b38      	ldr	r3, [pc, #224]	@ (8001e88 <move_axis+0x12c>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	73da      	strb	r2, [r3, #15]
    	if(AxisX.current_pos > xd){
 8001dac:	4b36      	ldr	r3, [pc, #216]	@ (8001e88 <move_axis+0x12c>)
 8001dae:	895b      	ldrh	r3, [r3, #10]
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	88fa      	ldrh	r2, [r7, #6]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d209      	bcs.n	8001dcc <move_axis+0x70>
    		move_x_left(AxisX.current_pos - xd  );
 8001db8:	4b33      	ldr	r3, [pc, #204]	@ (8001e88 <move_axis+0x12c>)
 8001dba:	895b      	ldrh	r3, [r3, #10]
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fefd 	bl	8001bc4 <move_x_left>
 8001dca:	e008      	b.n	8001dde <move_axis+0x82>
    	}else{
    		move_x_right(xd- AxisX.current_pos );
 8001dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001e88 <move_axis+0x12c>)
 8001dce:	895b      	ldrh	r3, [r3, #10]
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	88fa      	ldrh	r2, [r7, #6]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff15 	bl	8001c08 <move_x_right>
    	}
    }
    if(AxisY.current_pos != yd ){
 8001dde:	4b2b      	ldr	r3, [pc, #172]	@ (8001e8c <move_axis+0x130>)
 8001de0:	895b      	ldrh	r3, [r3, #10]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	88ba      	ldrh	r2, [r7, #4]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d021      	beq.n	8001e2e <move_axis+0xd2>
	Set_Speed_Motor_y( speed_run, speed_y_max);
 8001dea:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001dee:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001df2:	f7ff fe17 	bl	8001a24 <Set_Speed_Motor_y>
   	AxisY.mode = MOVE_AUTO;
 8001df6:	4b25      	ldr	r3, [pc, #148]	@ (8001e8c <move_axis+0x130>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	73da      	strb	r2, [r3, #15]
    	if(AxisY.current_pos > yd){
 8001dfc:	4b23      	ldr	r3, [pc, #140]	@ (8001e8c <move_axis+0x130>)
 8001dfe:	895b      	ldrh	r3, [r3, #10]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	88ba      	ldrh	r2, [r7, #4]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d209      	bcs.n	8001e1c <move_axis+0xc0>
    		move_y_backward(AxisY.current_pos - yd );
 8001e08:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <move_axis+0x130>)
 8001e0a:	895b      	ldrh	r3, [r3, #10]
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	88bb      	ldrh	r3, [r7, #4]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff3b 	bl	8001c90 <move_y_backward>
 8001e1a:	e008      	b.n	8001e2e <move_axis+0xd2>
    	}else{
    		move_y_forward(yd-AxisY.current_pos );
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <move_axis+0x130>)
 8001e1e:	895b      	ldrh	r3, [r3, #10]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	88ba      	ldrh	r2, [r7, #4]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff0f 	bl	8001c4c <move_y_forward>
    	}
    }
    if(AxisZ.current_pos != zd ){
 8001e2e:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <move_axis+0x134>)
 8001e30:	895b      	ldrh	r3, [r3, #10]
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	887a      	ldrh	r2, [r7, #2]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d023      	beq.n	8001e82 <move_axis+0x126>
	Set_Speed_Motor_z( speed_run_z, speed_z_max);
 8001e3a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e3e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001e42:	f7ff fe21 	bl	8001a88 <Set_Speed_Motor_z>
   	AxisZ.mode = MOVE_AUTO;
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <move_axis+0x134>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	73da      	strb	r2, [r3, #15]
    	if(AxisZ.current_pos > zd){
 8001e4c:	4b10      	ldr	r3, [pc, #64]	@ (8001e90 <move_axis+0x134>)
 8001e4e:	895b      	ldrh	r3, [r3, #10]
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	887a      	ldrh	r2, [r7, #2]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d209      	bcs.n	8001e6c <move_axis+0x110>
    		move_z_up(AxisZ.current_pos -  zd );
 8001e58:	4b0d      	ldr	r3, [pc, #52]	@ (8001e90 <move_axis+0x134>)
 8001e5a:	895b      	ldrh	r3, [r3, #10]
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	887b      	ldrh	r3, [r7, #2]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff35 	bl	8001cd4 <move_z_up>
 8001e6a:	e00a      	b.n	8001e82 <move_axis+0x126>
    	}else{
    		move_z_down(zd - AxisZ.current_pos );
 8001e6c:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <move_axis+0x134>)
 8001e6e:	895b      	ldrh	r3, [r3, #10]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	887a      	ldrh	r2, [r7, #2]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff4d 	bl	8001d18 <move_z_down>
 8001e7e:	e000      	b.n	8001e82 <move_axis+0x126>
        return;
 8001e80:	bf00      	nop
    	}
    }
}
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200000dc 	.word	0x200000dc
 8001e8c:	200000ec 	.word	0x200000ec
 8001e90:	200000fc 	.word	0x200000fc

08001e94 <Control_motor_x>:

void Control_motor_x(){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	switch(AxisX.mode) {
 8001e98:	4b46      	ldr	r3, [pc, #280]	@ (8001fb4 <Control_motor_x+0x120>)
 8001e9a:	7bdb      	ldrb	r3, [r3, #15]
 8001e9c:	2b05      	cmp	r3, #5
 8001e9e:	f200 8087 	bhi.w	8001fb0 <Control_motor_x+0x11c>
 8001ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ea8 <Control_motor_x+0x14>)
 8001ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea8:	08001fab 	.word	0x08001fab
 8001eac:	08001ec1 	.word	0x08001ec1
 8001eb0:	08001ef3 	.word	0x08001ef3
 8001eb4:	08001f5f 	.word	0x08001f5f
 8001eb8:	08001f75 	.word	0x08001f75
 8001ebc:	08001f95 	.word	0x08001f95
	case MOVE_AUTO:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8001ec0:	4b3c      	ldr	r3, [pc, #240]	@ (8001fb4 <Control_motor_x+0x120>)
 8001ec2:	899b      	ldrh	r3, [r3, #12]
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb4 <Control_motor_x+0x120>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	b25b      	sxtb	r3, r3
 8001ecc:	b299      	uxth	r1, r3
 8001ece:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb8 <Control_motor_x+0x124>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	fb11 f303 	smulbb	r3, r1, r3
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4413      	add	r3, r2
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	4b34      	ldr	r3, [pc, #208]	@ (8001fb4 <Control_motor_x+0x120>)
 8001ee2:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001ee4:	4b33      	ldr	r3, [pc, #204]	@ (8001fb4 <Control_motor_x+0x120>)
 8001ee6:	895b      	ldrh	r3, [r3, #10]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 faa8 	bl	8002440 <Set_HMI_X_Axis>
		break;
 8001ef0:	e05e      	b.n	8001fb0 <Control_motor_x+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.x_Left == 0 ) && (Control_motor->bits.x_Right == 0 )){
 8001ef2:	4b32      	ldr	r3, [pc, #200]	@ (8001fbc <Control_motor_x+0x128>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d109      	bne.n	8001f16 <Control_motor_x+0x82>
 8001f02:	4b2e      	ldr	r3, [pc, #184]	@ (8001fbc <Control_motor_x+0x128>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <Control_motor_x+0x82>
			Stop_motor_x();
 8001f12:	f000 f855 	bl	8001fc0 <Stop_motor_x>
		}
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x()  ) );
 8001f16:	4b27      	ldr	r3, [pc, #156]	@ (8001fb4 <Control_motor_x+0x120>)
 8001f18:	899b      	ldrh	r3, [r3, #12]
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	4b25      	ldr	r3, [pc, #148]	@ (8001fb4 <Control_motor_x+0x120>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	b25b      	sxtb	r3, r3
 8001f22:	b299      	uxth	r1, r3
 8001f24:	4b24      	ldr	r3, [pc, #144]	@ (8001fb8 <Control_motor_x+0x124>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	fb11 f303 	smulbb	r3, r1, r3
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	4413      	add	r3, r2
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb4 <Control_motor_x+0x120>)
 8001f38:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb4 <Control_motor_x+0x120>)
 8001f3c:	895b      	ldrh	r3, [r3, #10]
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	4618      	mov	r0, r3
 8001f42:	f000 fa7d 	bl	8002440 <Set_HMI_X_Axis>
		Set_Speed_Motor_x( (get_counter_timer_slave_x()) + speed_default, speed_x_max);
 8001f46:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb8 <Control_motor_x+0x124>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	333c      	adds	r3, #60	@ 0x3c
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fd32 	bl	80019c0 <Set_Speed_Motor_x>
		break;
 8001f5c:	e028      	b.n	8001fb0 <Control_motor_x+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_x(speed_home1_x, speed_x_max);
 8001f5e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f62:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f66:	f7ff fd2b 	bl	80019c0 <Set_Speed_Motor_x>
		move_x_left(max_x+500);
 8001f6a:	f24c 5044 	movw	r0, #50500	@ 0xc544
 8001f6e:	f7ff fe29 	bl	8001bc4 <move_x_left>
		break;
 8001f72:	e01d      	b.n	8001fb0 <Control_motor_x+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_x() == 0 ){
 8001f74:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <Control_motor_x+0x124>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d117      	bne.n	8001fae <Control_motor_x+0x11a>
		Set_Speed_Motor_x(speed_home2_x, speed_x_max);
 8001f7e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f82:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f86:	f7ff fd1b 	bl	80019c0 <Set_Speed_Motor_x>
		move_x_right(2000);
 8001f8a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001f8e:	f7ff fe3b 	bl	8001c08 <move_x_right>
		}
		break;
 8001f92:	e00c      	b.n	8001fae <Control_motor_x+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_x(speed_home3_x, speed_x_max);
 8001f94:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f98:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f9c:	f7ff fd10 	bl	80019c0 <Set_Speed_Motor_x>
		move_x_left(max_x);
 8001fa0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001fa4:	f7ff fe0e 	bl	8001bc4 <move_x_left>
		break;
 8001fa8:	e002      	b.n	8001fb0 <Control_motor_x+0x11c>
	case STOP:

		break;
 8001faa:	bf00      	nop
 8001fac:	e000      	b.n	8001fb0 <Control_motor_x+0x11c>
		break;
 8001fae:	bf00      	nop
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	200000dc 	.word	0x200000dc
 8001fb8:	20000410 	.word	0x20000410
 8001fbc:	200000c8 	.word	0x200000c8

08001fc0 <Stop_motor_x>:
void Stop_motor_x(void){
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	output_x_pull_stop();
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	4829      	ldr	r0, [pc, #164]	@ (800206c <Stop_motor_x+0xac>)
 8001fc8:	f002 fda2 	bl	8004b10 <HAL_TIM_PWM_Stop>
	if(AxisX.mode == MOVE_MANUAL){
 8001fcc:	4b28      	ldr	r3, [pc, #160]	@ (8002070 <Stop_motor_x+0xb0>)
 8001fce:	7bdb      	ldrb	r3, [r3, #15]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d11c      	bne.n	800200e <Stop_motor_x+0x4e>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8001fd4:	4b26      	ldr	r3, [pc, #152]	@ (8002070 <Stop_motor_x+0xb0>)
 8001fd6:	899b      	ldrh	r3, [r3, #12]
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	4b25      	ldr	r3, [pc, #148]	@ (8002070 <Stop_motor_x+0xb0>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	b25b      	sxtb	r3, r3
 8001fe0:	b299      	uxth	r1, r3
 8001fe2:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <Stop_motor_x+0xb4>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	fb11 f303 	smulbb	r3, r1, r3
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <Stop_motor_x+0xb0>)
 8001ff6:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <Stop_motor_x+0xb0>)
 8001ffa:	895b      	ldrh	r3, [r3, #10]
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fa1e 	bl	8002440 <Set_HMI_X_Axis>
	reset_counter_timer_slave_x();
 8002004:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <Stop_motor_x+0xb4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2200      	movs	r2, #0
 800200a:	625a      	str	r2, [r3, #36]	@ 0x24
 800200c:	e025      	b.n	800205a <Stop_motor_x+0x9a>
	}
	else if(AxisX.mode == MOVE_AUTO){
 800200e:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <Stop_motor_x+0xb0>)
 8002010:	7bdb      	ldrb	r3, [r3, #15]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d119      	bne.n	800204a <Stop_motor_x+0x8a>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*(get_x_target_pull()+1));
 8002016:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <Stop_motor_x+0xb0>)
 8002018:	899b      	ldrh	r3, [r3, #12]
 800201a:	b29a      	uxth	r2, r3
 800201c:	4b14      	ldr	r3, [pc, #80]	@ (8002070 <Stop_motor_x+0xb0>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b25b      	sxtb	r3, r3
 8002022:	b299      	uxth	r1, r3
 8002024:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <Stop_motor_x+0xb4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202a:	3301      	adds	r3, #1
 800202c:	b29b      	uxth	r3, r3
 800202e:	fb11 f303 	smulbb	r3, r1, r3
 8002032:	b29b      	uxth	r3, r3
 8002034:	4413      	add	r3, r2
 8002036:	b29a      	uxth	r2, r3
 8002038:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <Stop_motor_x+0xb0>)
 800203a:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 800203c:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <Stop_motor_x+0xb0>)
 800203e:	895b      	ldrh	r3, [r3, #10]
 8002040:	b29b      	uxth	r3, r3
 8002042:	4618      	mov	r0, r3
 8002044:	f000 f9fc 	bl	8002440 <Set_HMI_X_Axis>
 8002048:	e007      	b.n	800205a <Stop_motor_x+0x9a>
	}else if(AxisX.mode == MOVE_HOME2){
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <Stop_motor_x+0xb0>)
 800204c:	7bdb      	ldrb	r3, [r3, #15]
 800204e:	2b04      	cmp	r3, #4
 8002050:	d103      	bne.n	800205a <Stop_motor_x+0x9a>
		AxisX.mode = MOVE_HOME3;
 8002052:	4b07      	ldr	r3, [pc, #28]	@ (8002070 <Stop_motor_x+0xb0>)
 8002054:	2205      	movs	r2, #5
 8002056:	73da      	strb	r2, [r3, #15]
		return;
 8002058:	e007      	b.n	800206a <Stop_motor_x+0xaa>
	}
	AxisX.mode = STOP;
 800205a:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <Stop_motor_x+0xb0>)
 800205c:	2200      	movs	r2, #0
 800205e:	73da      	strb	r2, [r3, #15]
	AxisX.old_pos = AxisX.current_pos;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <Stop_motor_x+0xb0>)
 8002062:	895b      	ldrh	r3, [r3, #10]
 8002064:	b29a      	uxth	r2, r3
 8002066:	4b02      	ldr	r3, [pc, #8]	@ (8002070 <Stop_motor_x+0xb0>)
 8002068:	819a      	strh	r2, [r3, #12]
}
 800206a:	bd80      	pop	{r7, pc}
 800206c:	200004e8 	.word	0x200004e8
 8002070:	200000dc 	.word	0x200000dc
 8002074:	20000410 	.word	0x20000410

08002078 <Control_motor_y>:
void Control_motor_y(){
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
	switch(AxisY.mode) {
 800207c:	4b46      	ldr	r3, [pc, #280]	@ (8002198 <Control_motor_y+0x120>)
 800207e:	7bdb      	ldrb	r3, [r3, #15]
 8002080:	2b05      	cmp	r3, #5
 8002082:	f200 8087 	bhi.w	8002194 <Control_motor_y+0x11c>
 8002086:	a201      	add	r2, pc, #4	@ (adr r2, 800208c <Control_motor_y+0x14>)
 8002088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800208c:	0800218f 	.word	0x0800218f
 8002090:	080020a5 	.word	0x080020a5
 8002094:	080020d7 	.word	0x080020d7
 8002098:	08002143 	.word	0x08002143
 800209c:	08002159 	.word	0x08002159
 80020a0:	08002179 	.word	0x08002179
	case MOVE_AUTO:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 80020a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002198 <Control_motor_y+0x120>)
 80020a6:	899b      	ldrh	r3, [r3, #12]
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002198 <Control_motor_y+0x120>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	b299      	uxth	r1, r3
 80020b2:	4b3a      	ldr	r3, [pc, #232]	@ (800219c <Control_motor_y+0x124>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	fb11 f303 	smulbb	r3, r1, r3
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4b34      	ldr	r3, [pc, #208]	@ (8002198 <Control_motor_y+0x120>)
 80020c6:	815a      	strh	r2, [r3, #10]
		Set_HMI_Y_Axis(AxisY.current_pos);
 80020c8:	4b33      	ldr	r3, [pc, #204]	@ (8002198 <Control_motor_y+0x120>)
 80020ca:	895b      	ldrh	r3, [r3, #10]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f9c6 	bl	8002460 <Set_HMI_Y_Axis>
		break;
 80020d4:	e05e      	b.n	8002194 <Control_motor_y+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.y_Forward == 0 ) && (Control_motor->bits.y_Backward == 0 )){
 80020d6:	4b32      	ldr	r3, [pc, #200]	@ (80021a0 <Control_motor_y+0x128>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d109      	bne.n	80020fa <Control_motor_y+0x82>
 80020e6:	4b2e      	ldr	r3, [pc, #184]	@ (80021a0 <Control_motor_y+0x128>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <Control_motor_y+0x82>
					Stop_motor_y();
 80020f6:	f000 f8eb 	bl	80022d0 <Stop_motor_y>
				}
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 80020fa:	4b27      	ldr	r3, [pc, #156]	@ (8002198 <Control_motor_y+0x120>)
 80020fc:	899b      	ldrh	r3, [r3, #12]
 80020fe:	b29a      	uxth	r2, r3
 8002100:	4b25      	ldr	r3, [pc, #148]	@ (8002198 <Control_motor_y+0x120>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	b25b      	sxtb	r3, r3
 8002106:	b299      	uxth	r1, r3
 8002108:	4b24      	ldr	r3, [pc, #144]	@ (800219c <Control_motor_y+0x124>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210e:	b29b      	uxth	r3, r3
 8002110:	fb11 f303 	smulbb	r3, r1, r3
 8002114:	b29b      	uxth	r3, r3
 8002116:	4413      	add	r3, r2
 8002118:	b29a      	uxth	r2, r3
 800211a:	4b1f      	ldr	r3, [pc, #124]	@ (8002198 <Control_motor_y+0x120>)
 800211c:	815a      	strh	r2, [r3, #10]
				Set_HMI_Y_Axis(AxisY.current_pos);
 800211e:	4b1e      	ldr	r3, [pc, #120]	@ (8002198 <Control_motor_y+0x120>)
 8002120:	895b      	ldrh	r3, [r3, #10]
 8002122:	b29b      	uxth	r3, r3
 8002124:	4618      	mov	r0, r3
 8002126:	f000 f99b 	bl	8002460 <Set_HMI_Y_Axis>
				Set_Speed_Motor_y( (get_counter_timer_slave_y()) + speed_default, speed_y_max);
 800212a:	4b1c      	ldr	r3, [pc, #112]	@ (800219c <Control_motor_y+0x124>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	b29b      	uxth	r3, r3
 8002132:	333c      	adds	r3, #60	@ 0x3c
 8002134:	b29b      	uxth	r3, r3
 8002136:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff fc72 	bl	8001a24 <Set_Speed_Motor_y>
		break;
 8002140:	e028      	b.n	8002194 <Control_motor_y+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_y(speed_home1_y, speed_y_max);
 8002142:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002146:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800214a:	f7ff fc6b 	bl	8001a24 <Set_Speed_Motor_y>
		move_y_backward(max_y + 500);
 800214e:	f246 309c 	movw	r0, #25500	@ 0x639c
 8002152:	f7ff fd9d 	bl	8001c90 <move_y_backward>
		break;
 8002156:	e01d      	b.n	8002194 <Control_motor_y+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_y() == 0 ){
 8002158:	4b10      	ldr	r3, [pc, #64]	@ (800219c <Control_motor_y+0x124>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	2b00      	cmp	r3, #0
 8002160:	d117      	bne.n	8002192 <Control_motor_y+0x11a>
		Set_Speed_Motor_y(speed_home2_y, speed_y_max);
 8002162:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002166:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800216a:	f7ff fc5b 	bl	8001a24 <Set_Speed_Motor_y>
		move_y_forward(2000);
 800216e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002172:	f7ff fd6b 	bl	8001c4c <move_y_forward>
		}
		break;
 8002176:	e00c      	b.n	8002192 <Control_motor_y+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_y(speed_home3_y, speed_y_max);
 8002178:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800217c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002180:	f7ff fc50 	bl	8001a24 <Set_Speed_Motor_y>
		move_y_backward(max_y );
 8002184:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 8002188:	f7ff fd82 	bl	8001c90 <move_y_backward>
		break;
 800218c:	e002      	b.n	8002194 <Control_motor_y+0x11c>
	case STOP:
		break;
 800218e:	bf00      	nop
 8002190:	e000      	b.n	8002194 <Control_motor_y+0x11c>
		break;
 8002192:	bf00      	nop
	}
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}
 8002198:	200000ec 	.word	0x200000ec
 800219c:	20000380 	.word	0x20000380
 80021a0:	200000c8 	.word	0x200000c8

080021a4 <Control_motor_z>:
void Control_motor_z(){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	switch(AxisZ.mode) {
 80021a8:	4b46      	ldr	r3, [pc, #280]	@ (80022c4 <Control_motor_z+0x120>)
 80021aa:	7bdb      	ldrb	r3, [r3, #15]
 80021ac:	2b05      	cmp	r3, #5
 80021ae:	f200 8087 	bhi.w	80022c0 <Control_motor_z+0x11c>
 80021b2:	a201      	add	r2, pc, #4	@ (adr r2, 80021b8 <Control_motor_z+0x14>)
 80021b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b8:	080022bb 	.word	0x080022bb
 80021bc:	080021d1 	.word	0x080021d1
 80021c0:	08002203 	.word	0x08002203
 80021c4:	0800226f 	.word	0x0800226f
 80021c8:	08002285 	.word	0x08002285
 80021cc:	080022a5 	.word	0x080022a5
	case MOVE_AUTO:
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 80021d0:	4b3c      	ldr	r3, [pc, #240]	@ (80022c4 <Control_motor_z+0x120>)
 80021d2:	899b      	ldrh	r3, [r3, #12]
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	4b3b      	ldr	r3, [pc, #236]	@ (80022c4 <Control_motor_z+0x120>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	b25b      	sxtb	r3, r3
 80021dc:	b299      	uxth	r1, r3
 80021de:	4b3a      	ldr	r3, [pc, #232]	@ (80022c8 <Control_motor_z+0x124>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	fb11 f303 	smulbb	r3, r1, r3
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	4413      	add	r3, r2
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	4b34      	ldr	r3, [pc, #208]	@ (80022c4 <Control_motor_z+0x120>)
 80021f2:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80021f4:	4b33      	ldr	r3, [pc, #204]	@ (80022c4 <Control_motor_z+0x120>)
 80021f6:	895b      	ldrh	r3, [r3, #10]
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 f940 	bl	8002480 <Set_HMI_Z_Axis>
		break;
 8002200:	e05e      	b.n	80022c0 <Control_motor_z+0x11c>
	case MOVE_MANUAL:

		if((Control_motor->bits.z_Up == 0 ) && (Control_motor->bits.z_Down == 0 )){
 8002202:	4b32      	ldr	r3, [pc, #200]	@ (80022cc <Control_motor_z+0x128>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	f003 0310 	and.w	r3, r3, #16
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d109      	bne.n	8002226 <Control_motor_z+0x82>
 8002212:	4b2e      	ldr	r3, [pc, #184]	@ (80022cc <Control_motor_z+0x128>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	f003 0320 	and.w	r3, r3, #32
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <Control_motor_z+0x82>
					Stop_motor_z();
 8002222:	f000 f8b1 	bl	8002388 <Stop_motor_z>
				}
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 8002226:	4b27      	ldr	r3, [pc, #156]	@ (80022c4 <Control_motor_z+0x120>)
 8002228:	899b      	ldrh	r3, [r3, #12]
 800222a:	b29a      	uxth	r2, r3
 800222c:	4b25      	ldr	r3, [pc, #148]	@ (80022c4 <Control_motor_z+0x120>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b25b      	sxtb	r3, r3
 8002232:	b299      	uxth	r1, r3
 8002234:	4b24      	ldr	r3, [pc, #144]	@ (80022c8 <Control_motor_z+0x124>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223a:	b29b      	uxth	r3, r3
 800223c:	fb11 f303 	smulbb	r3, r1, r3
 8002240:	b29b      	uxth	r3, r3
 8002242:	4413      	add	r3, r2
 8002244:	b29a      	uxth	r2, r3
 8002246:	4b1f      	ldr	r3, [pc, #124]	@ (80022c4 <Control_motor_z+0x120>)
 8002248:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 800224a:	4b1e      	ldr	r3, [pc, #120]	@ (80022c4 <Control_motor_z+0x120>)
 800224c:	895b      	ldrh	r3, [r3, #10]
 800224e:	b29b      	uxth	r3, r3
 8002250:	4618      	mov	r0, r3
 8002252:	f000 f915 	bl	8002480 <Set_HMI_Z_Axis>
				Set_Speed_Motor_z((get_counter_timer_slave_z()) + speed_default, speed_z_max);
 8002256:	4b1c      	ldr	r3, [pc, #112]	@ (80022c8 <Control_motor_z+0x124>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225c:	b29b      	uxth	r3, r3
 800225e:	333c      	adds	r3, #60	@ 0x3c
 8002260:	b29b      	uxth	r3, r3
 8002262:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fc0e 	bl	8001a88 <Set_Speed_Motor_z>
		break;
 800226c:	e028      	b.n	80022c0 <Control_motor_z+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_z(speed_home1_z, speed_z_max);
 800226e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002272:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002276:	f7ff fc07 	bl	8001a88 <Set_Speed_Motor_z>
		// cng thm trnh trng hp i t max vo
		move_z_up(max_z + 1000);
 800227a:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 800227e:	f7ff fd29 	bl	8001cd4 <move_z_up>
		break;
 8002282:	e01d      	b.n	80022c0 <Control_motor_z+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_z() == 0 ){
 8002284:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <Control_motor_z+0x124>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	2b00      	cmp	r3, #0
 800228c:	d117      	bne.n	80022be <Control_motor_z+0x11a>
		Set_Speed_Motor_z(speed_home2_z, speed_z_max);
 800228e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002292:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002296:	f7ff fbf7 	bl	8001a88 <Set_Speed_Motor_z>
		move_z_down(2000);
 800229a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800229e:	f7ff fd3b 	bl	8001d18 <move_z_down>
		}
		break;
 80022a2:	e00c      	b.n	80022be <Control_motor_z+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_z(speed_home3_z, speed_z_max);
 80022a4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80022a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022ac:	f7ff fbec 	bl	8001a88 <Set_Speed_Motor_z>
		move_z_up(max_z);
 80022b0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80022b4:	f7ff fd0e 	bl	8001cd4 <move_z_up>
		break;
 80022b8:	e002      	b.n	80022c0 <Control_motor_z+0x11c>
	case STOP:

		break;
 80022ba:	bf00      	nop
 80022bc:	e000      	b.n	80022c0 <Control_motor_z+0x11c>
		break;
 80022be:	bf00      	nop
	}
}
 80022c0:	bf00      	nop
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	200000fc 	.word	0x200000fc
 80022c8:	20000530 	.word	0x20000530
 80022cc:	200000c8 	.word	0x200000c8

080022d0 <Stop_motor_y>:

void Stop_motor_y(void){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	output_y_pull_stop();
 80022d4:	2100      	movs	r1, #0
 80022d6:	4829      	ldr	r0, [pc, #164]	@ (800237c <Stop_motor_y+0xac>)
 80022d8:	f002 fc1a 	bl	8004b10 <HAL_TIM_PWM_Stop>
		if(AxisY.mode == MOVE_MANUAL){
 80022dc:	4b28      	ldr	r3, [pc, #160]	@ (8002380 <Stop_motor_y+0xb0>)
 80022de:	7bdb      	ldrb	r3, [r3, #15]
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d11c      	bne.n	800231e <Stop_motor_y+0x4e>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_counter_timer_slave_y()) );
 80022e4:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <Stop_motor_y+0xb0>)
 80022e6:	899b      	ldrh	r3, [r3, #12]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	4b25      	ldr	r3, [pc, #148]	@ (8002380 <Stop_motor_y+0xb0>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	b299      	uxth	r1, r3
 80022f2:	4b24      	ldr	r3, [pc, #144]	@ (8002384 <Stop_motor_y+0xb4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	fb11 f303 	smulbb	r3, r1, r3
 80022fe:	b29b      	uxth	r3, r3
 8002300:	4413      	add	r3, r2
 8002302:	b29a      	uxth	r2, r3
 8002304:	4b1e      	ldr	r3, [pc, #120]	@ (8002380 <Stop_motor_y+0xb0>)
 8002306:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 8002308:	4b1d      	ldr	r3, [pc, #116]	@ (8002380 <Stop_motor_y+0xb0>)
 800230a:	895b      	ldrh	r3, [r3, #10]
 800230c:	b29b      	uxth	r3, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f000 f8a6 	bl	8002460 <Set_HMI_Y_Axis>
		reset_counter_timer_slave_y();
 8002314:	4b1b      	ldr	r3, [pc, #108]	@ (8002384 <Stop_motor_y+0xb4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2200      	movs	r2, #0
 800231a:	625a      	str	r2, [r3, #36]	@ 0x24
 800231c:	e025      	b.n	800236a <Stop_motor_y+0x9a>
		}
		else if(AxisY.mode == MOVE_AUTO){
 800231e:	4b18      	ldr	r3, [pc, #96]	@ (8002380 <Stop_motor_y+0xb0>)
 8002320:	7bdb      	ldrb	r3, [r3, #15]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d119      	bne.n	800235a <Stop_motor_y+0x8a>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_y_target_pull() + 1));
 8002326:	4b16      	ldr	r3, [pc, #88]	@ (8002380 <Stop_motor_y+0xb0>)
 8002328:	899b      	ldrh	r3, [r3, #12]
 800232a:	b29a      	uxth	r2, r3
 800232c:	4b14      	ldr	r3, [pc, #80]	@ (8002380 <Stop_motor_y+0xb0>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	b25b      	sxtb	r3, r3
 8002332:	b299      	uxth	r1, r3
 8002334:	4b13      	ldr	r3, [pc, #76]	@ (8002384 <Stop_motor_y+0xb4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	3301      	adds	r3, #1
 800233c:	b29b      	uxth	r3, r3
 800233e:	fb11 f303 	smulbb	r3, r1, r3
 8002342:	b29b      	uxth	r3, r3
 8002344:	4413      	add	r3, r2
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <Stop_motor_y+0xb0>)
 800234a:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 800234c:	4b0c      	ldr	r3, [pc, #48]	@ (8002380 <Stop_motor_y+0xb0>)
 800234e:	895b      	ldrh	r3, [r3, #10]
 8002350:	b29b      	uxth	r3, r3
 8002352:	4618      	mov	r0, r3
 8002354:	f000 f884 	bl	8002460 <Set_HMI_Y_Axis>
 8002358:	e007      	b.n	800236a <Stop_motor_y+0x9a>
		}else if(AxisY.mode == MOVE_HOME2){
 800235a:	4b09      	ldr	r3, [pc, #36]	@ (8002380 <Stop_motor_y+0xb0>)
 800235c:	7bdb      	ldrb	r3, [r3, #15]
 800235e:	2b04      	cmp	r3, #4
 8002360:	d103      	bne.n	800236a <Stop_motor_y+0x9a>
			AxisY.mode = MOVE_HOME3;
 8002362:	4b07      	ldr	r3, [pc, #28]	@ (8002380 <Stop_motor_y+0xb0>)
 8002364:	2205      	movs	r2, #5
 8002366:	73da      	strb	r2, [r3, #15]
			return;
 8002368:	e007      	b.n	800237a <Stop_motor_y+0xaa>
		}
		AxisY.mode = STOP;
 800236a:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <Stop_motor_y+0xb0>)
 800236c:	2200      	movs	r2, #0
 800236e:	73da      	strb	r2, [r3, #15]
		AxisY.old_pos = AxisY.current_pos;
 8002370:	4b03      	ldr	r3, [pc, #12]	@ (8002380 <Stop_motor_y+0xb0>)
 8002372:	895b      	ldrh	r3, [r3, #10]
 8002374:	b29a      	uxth	r2, r3
 8002376:	4b02      	ldr	r3, [pc, #8]	@ (8002380 <Stop_motor_y+0xb0>)
 8002378:	819a      	strh	r2, [r3, #12]
}
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000338 	.word	0x20000338
 8002380:	200000ec 	.word	0x200000ec
 8002384:	20000380 	.word	0x20000380

08002388 <Stop_motor_z>:
void Stop_motor_z(void){
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
	output_z_pull_stop();
 800238c:	2108      	movs	r1, #8
 800238e:	4829      	ldr	r0, [pc, #164]	@ (8002434 <Stop_motor_z+0xac>)
 8002390:	f002 fbbe 	bl	8004b10 <HAL_TIM_PWM_Stop>
		if(AxisZ.mode == MOVE_MANUAL){
 8002394:	4b28      	ldr	r3, [pc, #160]	@ (8002438 <Stop_motor_z+0xb0>)
 8002396:	7bdb      	ldrb	r3, [r3, #15]
 8002398:	2b02      	cmp	r3, #2
 800239a:	d11c      	bne.n	80023d6 <Stop_motor_z+0x4e>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z()) );
 800239c:	4b26      	ldr	r3, [pc, #152]	@ (8002438 <Stop_motor_z+0xb0>)
 800239e:	899b      	ldrh	r3, [r3, #12]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	4b25      	ldr	r3, [pc, #148]	@ (8002438 <Stop_motor_z+0xb0>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	b25b      	sxtb	r3, r3
 80023a8:	b299      	uxth	r1, r3
 80023aa:	4b24      	ldr	r3, [pc, #144]	@ (800243c <Stop_motor_z+0xb4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	fb11 f303 	smulbb	r3, r1, r3
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002438 <Stop_motor_z+0xb0>)
 80023be:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 80023c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002438 <Stop_motor_z+0xb0>)
 80023c2:	895b      	ldrh	r3, [r3, #10]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 f85a 	bl	8002480 <Set_HMI_Z_Axis>
		reset_counter_timer_slave_z();
 80023cc:	4b1b      	ldr	r3, [pc, #108]	@ (800243c <Stop_motor_z+0xb4>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2200      	movs	r2, #0
 80023d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80023d4:	e025      	b.n	8002422 <Stop_motor_z+0x9a>
		}
		else if(AxisZ.mode == MOVE_AUTO){
 80023d6:	4b18      	ldr	r3, [pc, #96]	@ (8002438 <Stop_motor_z+0xb0>)
 80023d8:	7bdb      	ldrb	r3, [r3, #15]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d119      	bne.n	8002412 <Stop_motor_z+0x8a>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_z_target_pull() + 1)  );
 80023de:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <Stop_motor_z+0xb0>)
 80023e0:	899b      	ldrh	r3, [r3, #12]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <Stop_motor_z+0xb0>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	b25b      	sxtb	r3, r3
 80023ea:	b299      	uxth	r1, r3
 80023ec:	4b13      	ldr	r3, [pc, #76]	@ (800243c <Stop_motor_z+0xb4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f2:	3301      	adds	r3, #1
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	fb11 f303 	smulbb	r3, r1, r3
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	4413      	add	r3, r2
 80023fe:	b29a      	uxth	r2, r3
 8002400:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <Stop_motor_z+0xb0>)
 8002402:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002404:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <Stop_motor_z+0xb0>)
 8002406:	895b      	ldrh	r3, [r3, #10]
 8002408:	b29b      	uxth	r3, r3
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f838 	bl	8002480 <Set_HMI_Z_Axis>
 8002410:	e007      	b.n	8002422 <Stop_motor_z+0x9a>
		}else if(AxisZ.mode == MOVE_HOME2){
 8002412:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <Stop_motor_z+0xb0>)
 8002414:	7bdb      	ldrb	r3, [r3, #15]
 8002416:	2b04      	cmp	r3, #4
 8002418:	d103      	bne.n	8002422 <Stop_motor_z+0x9a>
			AxisZ.mode = MOVE_HOME3;
 800241a:	4b07      	ldr	r3, [pc, #28]	@ (8002438 <Stop_motor_z+0xb0>)
 800241c:	2205      	movs	r2, #5
 800241e:	73da      	strb	r2, [r3, #15]
			return;
 8002420:	e007      	b.n	8002432 <Stop_motor_z+0xaa>
		}
		AxisZ.mode = STOP;
 8002422:	4b05      	ldr	r3, [pc, #20]	@ (8002438 <Stop_motor_z+0xb0>)
 8002424:	2200      	movs	r2, #0
 8002426:	73da      	strb	r2, [r3, #15]
		AxisZ.old_pos = AxisZ.current_pos;
 8002428:	4b03      	ldr	r3, [pc, #12]	@ (8002438 <Stop_motor_z+0xb0>)
 800242a:	895b      	ldrh	r3, [r3, #10]
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b02      	ldr	r3, [pc, #8]	@ (8002438 <Stop_motor_z+0xb0>)
 8002430:	819a      	strh	r2, [r3, #12]
}
 8002432:	bd80      	pop	{r7, pc}
 8002434:	200003c8 	.word	0x200003c8
 8002438:	200000fc 	.word	0x200000fc
 800243c:	20000530 	.word	0x20000530

08002440 <Set_HMI_X_Axis>:


 void Set_HMI_X_Axis(uint16_t value){
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[0] = value;
 800244a:	4a04      	ldr	r2, [pc, #16]	@ (800245c <Set_HMI_X_Axis+0x1c>)
 800244c:	88fb      	ldrh	r3, [r7, #6]
 800244e:	8013      	strh	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	200005f8 	.word	0x200005f8

08002460 <Set_HMI_Y_Axis>:
 void Set_HMI_Y_Axis(uint16_t value){
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[1] = value;
 800246a:	4a04      	ldr	r2, [pc, #16]	@ (800247c <Set_HMI_Y_Axis+0x1c>)
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	8053      	strh	r3, [r2, #2]
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	200005f8 	.word	0x200005f8

08002480 <Set_HMI_Z_Axis>:
void Set_HMI_Z_Axis(uint16_t value){
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[2] = value;
 800248a:	4a04      	ldr	r2, [pc, #16]	@ (800249c <Set_HMI_Z_Axis+0x1c>)
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	8093      	strh	r3, [r2, #4]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	200005f8 	.word	0x200005f8

080024a0 <Get_HMI_X_Axis>:

uint16_t Get_HMI_X_Axis(void){
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[0];
 80024a4:	4b03      	ldr	r3, [pc, #12]	@ (80024b4 <Get_HMI_X_Axis+0x14>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	200005f8 	.word	0x200005f8

080024b8 <Get_HMI_Y_Axis>:
uint16_t Get_HMI_Y_Axis(void){
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[1];
 80024bc:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <Get_HMI_Y_Axis+0x14>)
 80024be:	885b      	ldrh	r3, [r3, #2]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	200005f8 	.word	0x200005f8

080024d0 <Get_HMI_Z_Axis>:
uint16_t Get_HMI_Z_Axis(void){
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[2];
 80024d4:	4b03      	ldr	r3, [pc, #12]	@ (80024e4 <Get_HMI_Z_Axis+0x14>)
 80024d6:	889b      	ldrh	r3, [r3, #4]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	200005f8 	.word	0x200005f8

080024e8 <Handle_X_Left>:

    return (Coils_Database[byte_index] >> bit_pos) & 0x01;
}


void Handle_X_Left (void){
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
	if(AxisX.current_pos <= 0) {
 80024ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002518 <Handle_X_Left+0x30>)
 80024ee:	895b      	ldrh	r3, [r3, #10]
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00d      	beq.n	8002512 <Handle_X_Left+0x2a>
		return;
		}
	if(AxisX.mode == STOP) {
 80024f6:	4b08      	ldr	r3, [pc, #32]	@ (8002518 <Handle_X_Left+0x30>)
 80024f8:	7bdb      	ldrb	r3, [r3, #15]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10a      	bne.n	8002514 <Handle_X_Left+0x2c>
		AxisX.mode =  MOVE_MANUAL;
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <Handle_X_Left+0x30>)
 8002500:	2202      	movs	r2, #2
 8002502:	73da      	strb	r2, [r3, #15]
		move_x_left(AxisX.current_pos);
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <Handle_X_Left+0x30>)
 8002506:	895b      	ldrh	r3, [r3, #10]
 8002508:	b29b      	uxth	r3, r3
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fb5a 	bl	8001bc4 <move_x_left>
 8002510:	e000      	b.n	8002514 <Handle_X_Left+0x2c>
		return;
 8002512:	bf00      	nop
		}
}
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200000dc 	.word	0x200000dc

0800251c <Handle_X_Right>:
void Handle_X_Right (void){
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
	//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
	if(AxisX.current_pos >= max_x){
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <Handle_X_Right+0x38>)
 8002522:	895b      	ldrh	r3, [r3, #10]
 8002524:	b29b      	uxth	r3, r3
 8002526:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800252a:	4293      	cmp	r3, r2
 800252c:	d810      	bhi.n	8002550 <Handle_X_Right+0x34>
		return;
	}
	if(AxisX.mode == STOP) {
 800252e:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <Handle_X_Right+0x38>)
 8002530:	7bdb      	ldrb	r3, [r3, #15]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10d      	bne.n	8002552 <Handle_X_Right+0x36>
	  AxisX.mode =  MOVE_MANUAL;
 8002536:	4b07      	ldr	r3, [pc, #28]	@ (8002554 <Handle_X_Right+0x38>)
 8002538:	2202      	movs	r2, #2
 800253a:	73da      	strb	r2, [r3, #15]
	  move_x_right(max_x - AxisX.current_pos);
 800253c:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <Handle_X_Right+0x38>)
 800253e:	895b      	ldrh	r3, [r3, #10]
 8002540:	b29a      	uxth	r2, r3
 8002542:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <Handle_X_Right+0x3c>)
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	b29b      	uxth	r3, r3
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff fb5d 	bl	8001c08 <move_x_right>
 800254e:	e000      	b.n	8002552 <Handle_X_Right+0x36>
		return;
 8002550:	bf00      	nop
	}

}
 8002552:	bd80      	pop	{r7, pc}
 8002554:	200000dc 	.word	0x200000dc
 8002558:	ffffc350 	.word	0xffffc350

0800255c <Handle_Y_Forward>:
void Handle_Y_Forward(void){
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
	if(AxisY.current_pos >= max_y) {
 8002560:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <Handle_Y_Forward+0x3c>)
 8002562:	895b      	ldrh	r3, [r3, #10]
 8002564:	b29b      	uxth	r3, r3
 8002566:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 800256a:	4293      	cmp	r3, r2
 800256c:	d811      	bhi.n	8002592 <Handle_Y_Forward+0x36>
		return;
		}
	if(AxisY.mode == STOP){
 800256e:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <Handle_Y_Forward+0x3c>)
 8002570:	7bdb      	ldrb	r3, [r3, #15]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10e      	bne.n	8002594 <Handle_Y_Forward+0x38>
		AxisY.mode = MOVE_MANUAL;
 8002576:	4b08      	ldr	r3, [pc, #32]	@ (8002598 <Handle_Y_Forward+0x3c>)
 8002578:	2202      	movs	r2, #2
 800257a:	73da      	strb	r2, [r3, #15]
		move_y_forward(max_y- AxisY.current_pos);
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <Handle_Y_Forward+0x3c>)
 800257e:	895b      	ldrh	r3, [r3, #10]
 8002580:	b29b      	uxth	r3, r3
 8002582:	f5c3 43c3 	rsb	r3, r3, #24960	@ 0x6180
 8002586:	3328      	adds	r3, #40	@ 0x28
 8002588:	b29b      	uxth	r3, r3
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fb5e 	bl	8001c4c <move_y_forward>
 8002590:	e000      	b.n	8002594 <Handle_Y_Forward+0x38>
		return;
 8002592:	bf00      	nop
	}
}
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200000ec 	.word	0x200000ec

0800259c <Handle_Y_Backward>:
void Handle_Y_Backward(void){
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
	if(AxisY.current_pos <= 0  ){
 80025a0:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <Handle_Y_Backward+0x30>)
 80025a2:	895b      	ldrh	r3, [r3, #10]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00d      	beq.n	80025c6 <Handle_Y_Backward+0x2a>
		return ;
	}
	if(AxisY.mode == STOP){
 80025aa:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <Handle_Y_Backward+0x30>)
 80025ac:	7bdb      	ldrb	r3, [r3, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10a      	bne.n	80025c8 <Handle_Y_Backward+0x2c>
		AxisY.mode = MOVE_MANUAL;
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <Handle_Y_Backward+0x30>)
 80025b4:	2202      	movs	r2, #2
 80025b6:	73da      	strb	r2, [r3, #15]
		move_y_backward( AxisY.current_pos);
 80025b8:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <Handle_Y_Backward+0x30>)
 80025ba:	895b      	ldrh	r3, [r3, #10]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fb66 	bl	8001c90 <move_y_backward>
 80025c4:	e000      	b.n	80025c8 <Handle_Y_Backward+0x2c>
		return ;
 80025c6:	bf00      	nop
	}
}
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	200000ec 	.word	0x200000ec

080025d0 <Handle_Z_Up>:
void Handle_Z_Up(void){
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
	if(AxisZ.current_pos <=0  ){
 80025d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <Handle_Z_Up+0x30>)
 80025d6:	895b      	ldrh	r3, [r3, #10]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00d      	beq.n	80025fa <Handle_Z_Up+0x2a>
			return ;
		}
	if(AxisZ.mode == STOP) {
 80025de:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <Handle_Z_Up+0x30>)
 80025e0:	7bdb      	ldrb	r3, [r3, #15]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10a      	bne.n	80025fc <Handle_Z_Up+0x2c>
		AxisZ.mode = MOVE_MANUAL;
 80025e6:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <Handle_Z_Up+0x30>)
 80025e8:	2202      	movs	r2, #2
 80025ea:	73da      	strb	r2, [r3, #15]
		move_z_up(AxisZ.current_pos);
 80025ec:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <Handle_Z_Up+0x30>)
 80025ee:	895b      	ldrh	r3, [r3, #10]
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fb6e 	bl	8001cd4 <move_z_up>
 80025f8:	e000      	b.n	80025fc <Handle_Z_Up+0x2c>
			return ;
 80025fa:	bf00      	nop
	}
}
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200000fc 	.word	0x200000fc

08002604 <Handle_Z_Down>:
void Handle_Z_Down(void){
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
	if(AxisZ.current_pos >=max_z  ){
 8002608:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <Handle_Z_Down+0x3c>)
 800260a:	895b      	ldrh	r3, [r3, #10]
 800260c:	b29b      	uxth	r3, r3
 800260e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002612:	4293      	cmp	r3, r2
 8002614:	d811      	bhi.n	800263a <Handle_Z_Down+0x36>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8002616:	4b0a      	ldr	r3, [pc, #40]	@ (8002640 <Handle_Z_Down+0x3c>)
 8002618:	7bdb      	ldrb	r3, [r3, #15]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10e      	bne.n	800263c <Handle_Z_Down+0x38>
		AxisZ.mode = MOVE_MANUAL;
 800261e:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <Handle_Z_Down+0x3c>)
 8002620:	2202      	movs	r2, #2
 8002622:	73da      	strb	r2, [r3, #15]
		move_z_down(max_z-AxisZ.current_pos);
 8002624:	4b06      	ldr	r3, [pc, #24]	@ (8002640 <Handle_Z_Down+0x3c>)
 8002626:	895b      	ldrh	r3, [r3, #10]
 8002628:	b29b      	uxth	r3, r3
 800262a:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800262e:	3310      	adds	r3, #16
 8002630:	b29b      	uxth	r3, r3
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff fb70 	bl	8001d18 <move_z_down>
 8002638:	e000      	b.n	800263c <Handle_Z_Down+0x38>
			return ;
 800263a:	bf00      	nop
	}

}
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200000fc 	.word	0x200000fc

08002644 <Handle_Set>:

void Handle_Set(void){
 8002644:	b5b0      	push	{r4, r5, r7, lr}
 8002646:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8002648:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <Handle_Set+0x40>)
 800264a:	7bdb      	ldrb	r3, [r3, #15]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d117      	bne.n	8002680 <Handle_Set+0x3c>
 8002650:	4b0d      	ldr	r3, [pc, #52]	@ (8002688 <Handle_Set+0x44>)
 8002652:	7bdb      	ldrb	r3, [r3, #15]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d113      	bne.n	8002680 <Handle_Set+0x3c>
 8002658:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <Handle_Set+0x48>)
 800265a:	7bdb      	ldrb	r3, [r3, #15]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10f      	bne.n	8002680 <Handle_Set+0x3c>
	move_axis(Get_HMI_X_Axis(),Get_HMI_Y_Axis(), Get_HMI_Z_Axis());
 8002660:	f7ff ff1e 	bl	80024a0 <Get_HMI_X_Axis>
 8002664:	4603      	mov	r3, r0
 8002666:	461c      	mov	r4, r3
 8002668:	f7ff ff26 	bl	80024b8 <Get_HMI_Y_Axis>
 800266c:	4603      	mov	r3, r0
 800266e:	461d      	mov	r5, r3
 8002670:	f7ff ff2e 	bl	80024d0 <Get_HMI_Z_Axis>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	4629      	mov	r1, r5
 800267a:	4620      	mov	r0, r4
 800267c:	f7ff fb6e 	bl	8001d5c <move_axis>
	}
}
 8002680:	bf00      	nop
 8002682:	bdb0      	pop	{r4, r5, r7, pc}
 8002684:	200000dc 	.word	0x200000dc
 8002688:	200000ec 	.word	0x200000ec
 800268c:	200000fc 	.word	0x200000fc

08002690 <Handle_Home>:
void Handle_Home(void){
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	if(get_home_x() != home_x){
 8002694:	2101      	movs	r1, #1
 8002696:	481d      	ldr	r0, [pc, #116]	@ (800270c <Handle_Home+0x7c>)
 8002698:	f001 fb74 	bl	8003d84 <HAL_GPIO_ReadPin>
 800269c:	4603      	mov	r3, r0
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d00b      	beq.n	80026ba <Handle_Home+0x2a>
		if(AxisX.mode == STOP ){
 80026a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002710 <Handle_Home+0x80>)
 80026a4:	7bdb      	ldrb	r3, [r3, #15]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d107      	bne.n	80026ba <Handle_Home+0x2a>
			if(AxisX.current_pos >0){
 80026aa:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <Handle_Home+0x80>)
 80026ac:	895b      	ldrh	r3, [r3, #10]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <Handle_Home+0x2a>
				AxisX.mode = MOVE_HOME1;
 80026b4:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <Handle_Home+0x80>)
 80026b6:	2203      	movs	r2, #3
 80026b8:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_y() != home_y){
 80026ba:	2102      	movs	r1, #2
 80026bc:	4813      	ldr	r0, [pc, #76]	@ (800270c <Handle_Home+0x7c>)
 80026be:	f001 fb61 	bl	8003d84 <HAL_GPIO_ReadPin>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d00b      	beq.n	80026e0 <Handle_Home+0x50>
		if(AxisY.mode == STOP ){
 80026c8:	4b12      	ldr	r3, [pc, #72]	@ (8002714 <Handle_Home+0x84>)
 80026ca:	7bdb      	ldrb	r3, [r3, #15]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d107      	bne.n	80026e0 <Handle_Home+0x50>
			if(AxisY.current_pos > 0){
 80026d0:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <Handle_Home+0x84>)
 80026d2:	895b      	ldrh	r3, [r3, #10]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <Handle_Home+0x50>
			AxisY.mode = MOVE_HOME1;
 80026da:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <Handle_Home+0x84>)
 80026dc:	2203      	movs	r2, #3
 80026de:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_z() != home_z){
 80026e0:	2104      	movs	r1, #4
 80026e2:	480a      	ldr	r0, [pc, #40]	@ (800270c <Handle_Home+0x7c>)
 80026e4:	f001 fb4e 	bl	8003d84 <HAL_GPIO_ReadPin>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d00b      	beq.n	8002706 <Handle_Home+0x76>
		if(AxisZ.mode == STOP ){
 80026ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002718 <Handle_Home+0x88>)
 80026f0:	7bdb      	ldrb	r3, [r3, #15]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d107      	bne.n	8002706 <Handle_Home+0x76>
			if(AxisZ.current_pos >0){
 80026f6:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <Handle_Home+0x88>)
 80026f8:	895b      	ldrh	r3, [r3, #10]
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <Handle_Home+0x76>
			AxisZ.mode = MOVE_HOME1;
 8002700:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <Handle_Home+0x88>)
 8002702:	2203      	movs	r2, #3
 8002704:	73da      	strb	r2, [r3, #15]
				}
			}
	}
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40020800 	.word	0x40020800
 8002710:	200000dc 	.word	0x200000dc
 8002714:	200000ec 	.word	0x200000ec
 8002718:	200000fc 	.word	0x200000fc

0800271c <Handle_pick_handler1>:

//uint8_t test_bitload = 0 ;

//Cylinder_and_save
void Handle_pick_handler1(void){
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <Handle_release_handler1>:
void Handle_release_handler1(void){
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
}
 800272e:	bf00      	nop
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <Handle_pick_handler2>:
void Handle_pick_handler2(void){
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <Handle_release_handler2>:
void Handle_release_handler2(void){
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
}
 800274a:	bf00      	nop
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <Handle_save1>:
void Handle_save1(void){
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 0;
 8002758:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <Handle_save1+0x34>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	7813      	ldrb	r3, [r2, #0]
 800275e:	f023 0301 	bic.w	r3, r3, #1
 8002762:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 0;
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <Handle_save1+0x34>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	7813      	ldrb	r3, [r2, #0]
 800276a:	f023 0302 	bic.w	r3, r3, #2
 800276e:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 0;
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <Handle_save1+0x34>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	7813      	ldrb	r3, [r2, #0]
 8002776:	f023 0304 	bic.w	r3, r3, #4
 800277a:	7013      	strb	r3, [r2, #0]
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200000d4 	.word	0x200000d4

0800278c <Handle_save2>:
void Handle_save2(void){
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	Rubber_and_tray_indicator->bits.tray1_p1 = 0 ;
 8002790:	4b0b      	ldr	r3, [pc, #44]	@ (80027c0 <Handle_save2+0x34>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	7813      	ldrb	r3, [r2, #0]
 8002796:	f023 0308 	bic.w	r3, r3, #8
 800279a:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 0 ;
 800279c:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <Handle_save2+0x34>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	7813      	ldrb	r3, [r2, #0]
 80027a2:	f023 0310 	bic.w	r3, r3, #16
 80027a6:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
 80027a8:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <Handle_save2+0x34>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	7813      	ldrb	r3, [r2, #0]
 80027ae:	f023 0320 	bic.w	r3, r3, #32
 80027b2:	7013      	strb	r3, [r2, #0]
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	200000d4 	.word	0x200000d4

080027c4 <Handle_save3>:
void Handle_save3(void){
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
	// HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	Rubber_and_tray_indicator->bits.tray2_p1 = 0 ;
 80027c8:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <Handle_save3+0x34>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	7813      	ldrb	r3, [r2, #0]
 80027ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027d2:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 0 ;
 80027d4:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <Handle_save3+0x34>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	7813      	ldrb	r3, [r2, #0]
 80027da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027de:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
 80027e0:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <Handle_save3+0x34>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	7853      	ldrb	r3, [r2, #1]
 80027e6:	f023 0301 	bic.w	r3, r3, #1
 80027ea:	7053      	strb	r3, [r2, #1]
}
 80027ec:	bf00      	nop
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200000d4 	.word	0x200000d4

080027fc <Handle_load>:
void Handle_load(void){
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8002800:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <Handle_load+0x40>)
 8002802:	7bdb      	ldrb	r3, [r3, #15]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d113      	bne.n	8002830 <Handle_load+0x34>
 8002808:	4b0d      	ldr	r3, [pc, #52]	@ (8002840 <Handle_load+0x44>)
 800280a:	7bdb      	ldrb	r3, [r3, #15]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10f      	bne.n	8002830 <Handle_load+0x34>
 8002810:	4b0c      	ldr	r3, [pc, #48]	@ (8002844 <Handle_load+0x48>)
 8002812:	7bdb      	ldrb	r3, [r3, #15]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10b      	bne.n	8002830 <Handle_load+0x34>
	Cylinder_and_save->bits.load = 0;
 8002818:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <Handle_load+0x4c>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	7813      	ldrb	r3, [r2, #0]
 800281e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002822:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 1;
 8002824:	4b09      	ldr	r3, [pc, #36]	@ (800284c <Handle_load+0x50>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	7853      	ldrb	r3, [r2, #1]
 800282a:	f043 0302 	orr.w	r3, r3, #2
 800282e:	7053      	strb	r3, [r2, #1]
	}
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	200000dc 	.word	0x200000dc
 8002840:	200000ec 	.word	0x200000ec
 8002844:	200000fc 	.word	0x200000fc
 8002848:	200000cc 	.word	0x200000cc
 800284c:	200000d4 	.word	0x200000d4

08002850 <Handle_tray_rubber_p1>:

//Rubber_and_tray
void Handle_tray_rubber_p1(void){
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002854:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <Handle_tray_rubber_p1+0x90>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	785b      	ldrb	r3, [r3, #1]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d121      	bne.n	80028a8 <Handle_tray_rubber_p1+0x58>
	Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 8002864:	4b1f      	ldr	r3, [pc, #124]	@ (80028e4 <Handle_tray_rubber_p1+0x94>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	7813      	ldrb	r3, [r2, #0]
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[0].x = AxisX.current_pos;
 8002870:	4b1d      	ldr	r3, [pc, #116]	@ (80028e8 <Handle_tray_rubber_p1+0x98>)
 8002872:	895b      	ldrh	r3, [r3, #10]
 8002874:	b29a      	uxth	r2, r3
 8002876:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <Handle_tray_rubber_p1+0x9c>)
 8002878:	801a      	strh	r2, [r3, #0]
	Rubber_Mark[0].y = AxisY.current_pos;
 800287a:	4b1d      	ldr	r3, [pc, #116]	@ (80028f0 <Handle_tray_rubber_p1+0xa0>)
 800287c:	895b      	ldrh	r3, [r3, #10]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <Handle_tray_rubber_p1+0x9c>)
 8002882:	805a      	strh	r2, [r3, #2]
	Mark[0] =  Rubber_Mark[0].x;
 8002884:	4b1b      	ldr	r3, [pc, #108]	@ (80028f4 <Handle_tray_rubber_p1+0xa4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a18      	ldr	r2, [pc, #96]	@ (80028ec <Handle_tray_rubber_p1+0x9c>)
 800288a:	8812      	ldrh	r2, [r2, #0]
 800288c:	801a      	strh	r2, [r3, #0]
	Mark[1] =  Rubber_Mark[0].y;
 800288e:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <Handle_tray_rubber_p1+0xa4>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	3302      	adds	r3, #2
 8002894:	4a15      	ldr	r2, [pc, #84]	@ (80028ec <Handle_tray_rubber_p1+0x9c>)
 8002896:	8852      	ldrh	r2, [r2, #2]
 8002898:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 1;
 800289a:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <Handle_tray_rubber_p1+0x90>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	7813      	ldrb	r3, [r2, #0]
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	7013      	strb	r3, [r2, #0]
	}else{
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
		Rubber_and_tray_indicator->bits.load = 0;
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
	}
}
 80028a6:	e018      	b.n	80028da <Handle_tray_rubber_p1+0x8a>
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 80028a8:	4b0e      	ldr	r3, [pc, #56]	@ (80028e4 <Handle_tray_rubber_p1+0x94>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	7813      	ldrb	r3, [r2, #0]
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	7013      	strb	r3, [r2, #0]
		Rubber_and_tray_indicator->bits.load = 0;
 80028b4:	4b0a      	ldr	r3, [pc, #40]	@ (80028e0 <Handle_tray_rubber_p1+0x90>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	7853      	ldrb	r3, [r2, #1]
 80028ba:	f023 0302 	bic.w	r3, r3, #2
 80028be:	7053      	strb	r3, [r2, #1]
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
 80028c0:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <Handle_tray_rubber_p1+0xa4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	8818      	ldrh	r0, [r3, #0]
 80028c6:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <Handle_tray_rubber_p1+0xa4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	3302      	adds	r3, #2
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <Handle_tray_rubber_p1+0xa8>)
 80028d0:	8952      	ldrh	r2, [r2, #10]
 80028d2:	b292      	uxth	r2, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f7ff fa41 	bl	8001d5c <move_axis>
}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	200000d4 	.word	0x200000d4
 80028e4:	200000d0 	.word	0x200000d0
 80028e8:	200000dc 	.word	0x200000dc
 80028ec:	20000850 	.word	0x20000850
 80028f0:	200000ec 	.word	0x200000ec
 80028f4:	200000d8 	.word	0x200000d8
 80028f8:	200000fc 	.word	0x200000fc

080028fc <Handle_tray_rubber_p2>:
void Handle_tray_rubber_p2(void){
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002900:	4b23      	ldr	r3, [pc, #140]	@ (8002990 <Handle_tray_rubber_p2+0x94>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	785b      	ldrb	r3, [r3, #1]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d122      	bne.n	8002956 <Handle_tray_rubber_p2+0x5a>
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 8002910:	4b20      	ldr	r3, [pc, #128]	@ (8002994 <Handle_tray_rubber_p2+0x98>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	7813      	ldrb	r3, [r2, #0]
 8002916:	f023 0302 	bic.w	r3, r3, #2
 800291a:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[1].x = AxisX.current_pos;
 800291c:	4b1e      	ldr	r3, [pc, #120]	@ (8002998 <Handle_tray_rubber_p2+0x9c>)
 800291e:	895b      	ldrh	r3, [r3, #10]
 8002920:	b29a      	uxth	r2, r3
 8002922:	4b1e      	ldr	r3, [pc, #120]	@ (800299c <Handle_tray_rubber_p2+0xa0>)
 8002924:	809a      	strh	r2, [r3, #4]
	Rubber_Mark[1].y = AxisY.current_pos;
 8002926:	4b1e      	ldr	r3, [pc, #120]	@ (80029a0 <Handle_tray_rubber_p2+0xa4>)
 8002928:	895b      	ldrh	r3, [r3, #10]
 800292a:	b29a      	uxth	r2, r3
 800292c:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <Handle_tray_rubber_p2+0xa0>)
 800292e:	80da      	strh	r2, [r3, #6]
	Mark[2] =  Rubber_Mark[1].x;
 8002930:	4b1c      	ldr	r3, [pc, #112]	@ (80029a4 <Handle_tray_rubber_p2+0xa8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	3304      	adds	r3, #4
 8002936:	4a19      	ldr	r2, [pc, #100]	@ (800299c <Handle_tray_rubber_p2+0xa0>)
 8002938:	8892      	ldrh	r2, [r2, #4]
 800293a:	801a      	strh	r2, [r3, #0]
	Mark[3] =  Rubber_Mark[1].y;
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <Handle_tray_rubber_p2+0xa8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	3306      	adds	r3, #6
 8002942:	4a16      	ldr	r2, [pc, #88]	@ (800299c <Handle_tray_rubber_p2+0xa0>)
 8002944:	88d2      	ldrh	r2, [r2, #6]
 8002946:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 1;
 8002948:	4b11      	ldr	r3, [pc, #68]	@ (8002990 <Handle_tray_rubber_p2+0x94>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	7813      	ldrb	r3, [r2, #0]
 800294e:	f043 0302 	orr.w	r3, r3, #2
 8002952:	7013      	strb	r3, [r2, #0]
}else{
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[2], Mark[3], AxisZ.current_pos);
}
}
 8002954:	e019      	b.n	800298a <Handle_tray_rubber_p2+0x8e>
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 8002956:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <Handle_tray_rubber_p2+0x98>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	7813      	ldrb	r3, [r2, #0]
 800295c:	f023 0302 	bic.w	r3, r3, #2
 8002960:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002962:	4b0b      	ldr	r3, [pc, #44]	@ (8002990 <Handle_tray_rubber_p2+0x94>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	7853      	ldrb	r3, [r2, #1]
 8002968:	f023 0302 	bic.w	r3, r3, #2
 800296c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[2], Mark[3], AxisZ.current_pos);
 800296e:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <Handle_tray_rubber_p2+0xa8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3304      	adds	r3, #4
 8002974:	8818      	ldrh	r0, [r3, #0]
 8002976:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <Handle_tray_rubber_p2+0xa8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	3306      	adds	r3, #6
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	4a0a      	ldr	r2, [pc, #40]	@ (80029a8 <Handle_tray_rubber_p2+0xac>)
 8002980:	8952      	ldrh	r2, [r2, #10]
 8002982:	b292      	uxth	r2, r2
 8002984:	4619      	mov	r1, r3
 8002986:	f7ff f9e9 	bl	8001d5c <move_axis>
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	200000d4 	.word	0x200000d4
 8002994:	200000d0 	.word	0x200000d0
 8002998:	200000dc 	.word	0x200000dc
 800299c:	20000850 	.word	0x20000850
 80029a0:	200000ec 	.word	0x200000ec
 80029a4:	200000d8 	.word	0x200000d8
 80029a8:	200000fc 	.word	0x200000fc

080029ac <Handle_tray_rubber_p3>:
void Handle_tray_rubber_p3(void){
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O11_GPIO_Port, O11_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 80029b0:	4b23      	ldr	r3, [pc, #140]	@ (8002a40 <Handle_tray_rubber_p3+0x94>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	785b      	ldrb	r3, [r3, #1]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d122      	bne.n	8002a06 <Handle_tray_rubber_p3+0x5a>
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 80029c0:	4b20      	ldr	r3, [pc, #128]	@ (8002a44 <Handle_tray_rubber_p3+0x98>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	7813      	ldrb	r3, [r2, #0]
 80029c6:	f023 0304 	bic.w	r3, r3, #4
 80029ca:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[2].x = AxisX.current_pos;
 80029cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002a48 <Handle_tray_rubber_p3+0x9c>)
 80029ce:	895b      	ldrh	r3, [r3, #10]
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a4c <Handle_tray_rubber_p3+0xa0>)
 80029d4:	811a      	strh	r2, [r3, #8]
	Rubber_Mark[2].y = AxisY.current_pos;
 80029d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a50 <Handle_tray_rubber_p3+0xa4>)
 80029d8:	895b      	ldrh	r3, [r3, #10]
 80029da:	b29a      	uxth	r2, r3
 80029dc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a4c <Handle_tray_rubber_p3+0xa0>)
 80029de:	815a      	strh	r2, [r3, #10]
	Mark[4] =  Rubber_Mark[2].x;
 80029e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002a54 <Handle_tray_rubber_p3+0xa8>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3308      	adds	r3, #8
 80029e6:	4a19      	ldr	r2, [pc, #100]	@ (8002a4c <Handle_tray_rubber_p3+0xa0>)
 80029e8:	8912      	ldrh	r2, [r2, #8]
 80029ea:	801a      	strh	r2, [r3, #0]
	Mark[5] =  Rubber_Mark[2].y;
 80029ec:	4b19      	ldr	r3, [pc, #100]	@ (8002a54 <Handle_tray_rubber_p3+0xa8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	330a      	adds	r3, #10
 80029f2:	4a16      	ldr	r2, [pc, #88]	@ (8002a4c <Handle_tray_rubber_p3+0xa0>)
 80029f4:	8952      	ldrh	r2, [r2, #10]
 80029f6:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 1;
 80029f8:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <Handle_tray_rubber_p3+0x94>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	7813      	ldrb	r3, [r2, #0]
 80029fe:	f043 0304 	orr.w	r3, r3, #4
 8002a02:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[4], Mark[5], AxisZ.current_pos);
	}
}
 8002a04:	e019      	b.n	8002a3a <Handle_tray_rubber_p3+0x8e>
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 8002a06:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <Handle_tray_rubber_p3+0x98>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	7813      	ldrb	r3, [r2, #0]
 8002a0c:	f023 0304 	bic.w	r3, r3, #4
 8002a10:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002a12:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <Handle_tray_rubber_p3+0x94>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	7853      	ldrb	r3, [r2, #1]
 8002a18:	f023 0302 	bic.w	r3, r3, #2
 8002a1c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[4], Mark[5], AxisZ.current_pos);
 8002a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a54 <Handle_tray_rubber_p3+0xa8>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3308      	adds	r3, #8
 8002a24:	8818      	ldrh	r0, [r3, #0]
 8002a26:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <Handle_tray_rubber_p3+0xa8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	330a      	adds	r3, #10
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a58 <Handle_tray_rubber_p3+0xac>)
 8002a30:	8952      	ldrh	r2, [r2, #10]
 8002a32:	b292      	uxth	r2, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	f7ff f991 	bl	8001d5c <move_axis>
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200000d4 	.word	0x200000d4
 8002a44:	200000d0 	.word	0x200000d0
 8002a48:	200000dc 	.word	0x200000dc
 8002a4c:	20000850 	.word	0x20000850
 8002a50:	200000ec 	.word	0x200000ec
 8002a54:	200000d8 	.word	0x200000d8
 8002a58:	200000fc 	.word	0x200000fc

08002a5c <Handle_tray1_p1>:
void Handle_tray1_p1(void){
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O12_GPIO_Port, O12_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002a60:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <Handle_tray1_p1+0x94>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	785b      	ldrb	r3, [r3, #1]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d122      	bne.n	8002ab6 <Handle_tray1_p1+0x5a>
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 8002a70:	4b20      	ldr	r3, [pc, #128]	@ (8002af4 <Handle_tray1_p1+0x98>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	7813      	ldrb	r3, [r2, #0]
 8002a76:	f023 0308 	bic.w	r3, r3, #8
 8002a7a:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[0].x = AxisX.current_pos;
 8002a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <Handle_tray1_p1+0x9c>)
 8002a7e:	895b      	ldrh	r3, [r3, #10]
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b1e      	ldr	r3, [pc, #120]	@ (8002afc <Handle_tray1_p1+0xa0>)
 8002a84:	801a      	strh	r2, [r3, #0]
	Tray1_Mark[0].y = AxisY.current_pos;
 8002a86:	4b1e      	ldr	r3, [pc, #120]	@ (8002b00 <Handle_tray1_p1+0xa4>)
 8002a88:	895b      	ldrh	r3, [r3, #10]
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <Handle_tray1_p1+0xa0>)
 8002a8e:	805a      	strh	r2, [r3, #2]
	Mark[6] =  Tray1_Mark[0].x;
 8002a90:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <Handle_tray1_p1+0xa8>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	330c      	adds	r3, #12
 8002a96:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <Handle_tray1_p1+0xa0>)
 8002a98:	8812      	ldrh	r2, [r2, #0]
 8002a9a:	801a      	strh	r2, [r3, #0]
	Mark[7] =  Tray1_Mark[0].y;
 8002a9c:	4b19      	ldr	r3, [pc, #100]	@ (8002b04 <Handle_tray1_p1+0xa8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	330e      	adds	r3, #14
 8002aa2:	4a16      	ldr	r2, [pc, #88]	@ (8002afc <Handle_tray1_p1+0xa0>)
 8002aa4:	8852      	ldrh	r2, [r2, #2]
 8002aa6:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p1 = 1;
 8002aa8:	4b11      	ldr	r3, [pc, #68]	@ (8002af0 <Handle_tray1_p1+0x94>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	7813      	ldrb	r3, [r2, #0]
 8002aae:	f043 0308 	orr.w	r3, r3, #8
 8002ab2:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p1 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[6], Mark[7], AxisZ.current_pos);
	}
}
 8002ab4:	e019      	b.n	8002aea <Handle_tray1_p1+0x8e>
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 8002ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8002af4 <Handle_tray1_p1+0x98>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	7813      	ldrb	r3, [r2, #0]
 8002abc:	f023 0308 	bic.w	r3, r3, #8
 8002ac0:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8002af0 <Handle_tray1_p1+0x94>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	7853      	ldrb	r3, [r2, #1]
 8002ac8:	f023 0302 	bic.w	r3, r3, #2
 8002acc:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[6], Mark[7], AxisZ.current_pos);
 8002ace:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <Handle_tray1_p1+0xa8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	330c      	adds	r3, #12
 8002ad4:	8818      	ldrh	r0, [r3, #0]
 8002ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b04 <Handle_tray1_p1+0xa8>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	330e      	adds	r3, #14
 8002adc:	881b      	ldrh	r3, [r3, #0]
 8002ade:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <Handle_tray1_p1+0xac>)
 8002ae0:	8952      	ldrh	r2, [r2, #10]
 8002ae2:	b292      	uxth	r2, r2
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	f7ff f939 	bl	8001d5c <move_axis>
}
 8002aea:	bf00      	nop
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	200000d4 	.word	0x200000d4
 8002af4:	200000d0 	.word	0x200000d0
 8002af8:	200000dc 	.word	0x200000dc
 8002afc:	2000085c 	.word	0x2000085c
 8002b00:	200000ec 	.word	0x200000ec
 8002b04:	200000d8 	.word	0x200000d8
 8002b08:	200000fc 	.word	0x200000fc

08002b0c <Handle_tray1_p2>:
void Handle_tray1_p2(void){
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O13_GPIO_Port, O13_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002b10:	4b23      	ldr	r3, [pc, #140]	@ (8002ba0 <Handle_tray1_p2+0x94>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	785b      	ldrb	r3, [r3, #1]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d122      	bne.n	8002b66 <Handle_tray1_p2+0x5a>
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8002b20:	4b20      	ldr	r3, [pc, #128]	@ (8002ba4 <Handle_tray1_p2+0x98>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	7813      	ldrb	r3, [r2, #0]
 8002b26:	f023 0310 	bic.w	r3, r3, #16
 8002b2a:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[1].x = AxisX.current_pos;
 8002b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba8 <Handle_tray1_p2+0x9c>)
 8002b2e:	895b      	ldrh	r3, [r3, #10]
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	4b1e      	ldr	r3, [pc, #120]	@ (8002bac <Handle_tray1_p2+0xa0>)
 8002b34:	809a      	strh	r2, [r3, #4]
	Tray1_Mark[1].y = AxisY.current_pos;
 8002b36:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb0 <Handle_tray1_p2+0xa4>)
 8002b38:	895b      	ldrh	r3, [r3, #10]
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bac <Handle_tray1_p2+0xa0>)
 8002b3e:	80da      	strh	r2, [r3, #6]
	Mark[8] =  Tray1_Mark[1].x;
 8002b40:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb4 <Handle_tray1_p2+0xa8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3310      	adds	r3, #16
 8002b46:	4a19      	ldr	r2, [pc, #100]	@ (8002bac <Handle_tray1_p2+0xa0>)
 8002b48:	8892      	ldrh	r2, [r2, #4]
 8002b4a:	801a      	strh	r2, [r3, #0]
	Mark[9] =  Tray1_Mark[1].y;
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <Handle_tray1_p2+0xa8>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	3312      	adds	r3, #18
 8002b52:	4a16      	ldr	r2, [pc, #88]	@ (8002bac <Handle_tray1_p2+0xa0>)
 8002b54:	88d2      	ldrh	r2, [r2, #6]
 8002b56:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 1;
 8002b58:	4b11      	ldr	r3, [pc, #68]	@ (8002ba0 <Handle_tray1_p2+0x94>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	7813      	ldrb	r3, [r2, #0]
 8002b5e:	f043 0310 	orr.w	r3, r3, #16
 8002b62:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[8], Mark[9], AxisZ.current_pos);
	}
}
 8002b64:	e019      	b.n	8002b9a <Handle_tray1_p2+0x8e>
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8002b66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <Handle_tray1_p2+0x98>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	7813      	ldrb	r3, [r2, #0]
 8002b6c:	f023 0310 	bic.w	r3, r3, #16
 8002b70:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002b72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <Handle_tray1_p2+0x94>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	7853      	ldrb	r3, [r2, #1]
 8002b78:	f023 0302 	bic.w	r3, r3, #2
 8002b7c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[8], Mark[9], AxisZ.current_pos);
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb4 <Handle_tray1_p2+0xa8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	3310      	adds	r3, #16
 8002b84:	8818      	ldrh	r0, [r3, #0]
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <Handle_tray1_p2+0xa8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3312      	adds	r3, #18
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb8 <Handle_tray1_p2+0xac>)
 8002b90:	8952      	ldrh	r2, [r2, #10]
 8002b92:	b292      	uxth	r2, r2
 8002b94:	4619      	mov	r1, r3
 8002b96:	f7ff f8e1 	bl	8001d5c <move_axis>
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	200000d4 	.word	0x200000d4
 8002ba4:	200000d0 	.word	0x200000d0
 8002ba8:	200000dc 	.word	0x200000dc
 8002bac:	2000085c 	.word	0x2000085c
 8002bb0:	200000ec 	.word	0x200000ec
 8002bb4:	200000d8 	.word	0x200000d8
 8002bb8:	200000fc 	.word	0x200000fc

08002bbc <Handle_tray1_p3>:
void Handle_tray1_p3(void){
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O14_GPIO_Port, O14_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002bc0:	4b23      	ldr	r3, [pc, #140]	@ (8002c50 <Handle_tray1_p3+0x94>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	785b      	ldrb	r3, [r3, #1]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d122      	bne.n	8002c16 <Handle_tray1_p3+0x5a>
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 8002bd0:	4b20      	ldr	r3, [pc, #128]	@ (8002c54 <Handle_tray1_p3+0x98>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	7813      	ldrb	r3, [r2, #0]
 8002bd6:	f023 0320 	bic.w	r3, r3, #32
 8002bda:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[2].x = AxisX.current_pos;
 8002bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8002c58 <Handle_tray1_p3+0x9c>)
 8002bde:	895b      	ldrh	r3, [r3, #10]
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c5c <Handle_tray1_p3+0xa0>)
 8002be4:	811a      	strh	r2, [r3, #8]
	Tray1_Mark[2].y = AxisY.current_pos;
 8002be6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c60 <Handle_tray1_p3+0xa4>)
 8002be8:	895b      	ldrh	r3, [r3, #10]
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	4b1b      	ldr	r3, [pc, #108]	@ (8002c5c <Handle_tray1_p3+0xa0>)
 8002bee:	815a      	strh	r2, [r3, #10]
	Mark[10] =  Tray1_Mark[2].x;
 8002bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c64 <Handle_tray1_p3+0xa8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	3314      	adds	r3, #20
 8002bf6:	4a19      	ldr	r2, [pc, #100]	@ (8002c5c <Handle_tray1_p3+0xa0>)
 8002bf8:	8912      	ldrh	r2, [r2, #8]
 8002bfa:	801a      	strh	r2, [r3, #0]
	Mark[11] =  Tray1_Mark[2].y;
 8002bfc:	4b19      	ldr	r3, [pc, #100]	@ (8002c64 <Handle_tray1_p3+0xa8>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	3316      	adds	r3, #22
 8002c02:	4a16      	ldr	r2, [pc, #88]	@ (8002c5c <Handle_tray1_p3+0xa0>)
 8002c04:	8952      	ldrh	r2, [r2, #10]
 8002c06:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 1;
 8002c08:	4b11      	ldr	r3, [pc, #68]	@ (8002c50 <Handle_tray1_p3+0x94>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	7813      	ldrb	r3, [r2, #0]
 8002c0e:	f043 0320 	orr.w	r3, r3, #32
 8002c12:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[10], Mark[11], AxisZ.current_pos);
	}
}
 8002c14:	e019      	b.n	8002c4a <Handle_tray1_p3+0x8e>
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 8002c16:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <Handle_tray1_p3+0x98>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	7813      	ldrb	r3, [r2, #0]
 8002c1c:	f023 0320 	bic.w	r3, r3, #32
 8002c20:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002c22:	4b0b      	ldr	r3, [pc, #44]	@ (8002c50 <Handle_tray1_p3+0x94>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	7853      	ldrb	r3, [r2, #1]
 8002c28:	f023 0302 	bic.w	r3, r3, #2
 8002c2c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[10], Mark[11], AxisZ.current_pos);
 8002c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c64 <Handle_tray1_p3+0xa8>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	3314      	adds	r3, #20
 8002c34:	8818      	ldrh	r0, [r3, #0]
 8002c36:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <Handle_tray1_p3+0xa8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3316      	adds	r3, #22
 8002c3c:	881b      	ldrh	r3, [r3, #0]
 8002c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c68 <Handle_tray1_p3+0xac>)
 8002c40:	8952      	ldrh	r2, [r2, #10]
 8002c42:	b292      	uxth	r2, r2
 8002c44:	4619      	mov	r1, r3
 8002c46:	f7ff f889 	bl	8001d5c <move_axis>
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200000d4 	.word	0x200000d4
 8002c54:	200000d0 	.word	0x200000d0
 8002c58:	200000dc 	.word	0x200000dc
 8002c5c:	2000085c 	.word	0x2000085c
 8002c60:	200000ec 	.word	0x200000ec
 8002c64:	200000d8 	.word	0x200000d8
 8002c68:	200000fc 	.word	0x200000fc

08002c6c <Handle_tray2_p1>:
void Handle_tray2_p1(void){
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O14_GPIO_Port, O14_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002c70:	4b23      	ldr	r3, [pc, #140]	@ (8002d00 <Handle_tray2_p1+0x94>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	785b      	ldrb	r3, [r3, #1]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d122      	bne.n	8002cc6 <Handle_tray2_p1+0x5a>
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 8002c80:	4b20      	ldr	r3, [pc, #128]	@ (8002d04 <Handle_tray2_p1+0x98>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	7813      	ldrb	r3, [r2, #0]
 8002c86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c8a:	7013      	strb	r3, [r2, #0]
	Tray2_Mark[0].x = AxisX.current_pos;
 8002c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d08 <Handle_tray2_p1+0x9c>)
 8002c8e:	895b      	ldrh	r3, [r3, #10]
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	4b1e      	ldr	r3, [pc, #120]	@ (8002d0c <Handle_tray2_p1+0xa0>)
 8002c94:	801a      	strh	r2, [r3, #0]
	Tray2_Mark[0].y = AxisY.current_pos;
 8002c96:	4b1e      	ldr	r3, [pc, #120]	@ (8002d10 <Handle_tray2_p1+0xa4>)
 8002c98:	895b      	ldrh	r3, [r3, #10]
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <Handle_tray2_p1+0xa0>)
 8002c9e:	805a      	strh	r2, [r3, #2]
	Mark[12] =  Tray2_Mark[0].x;
 8002ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8002d14 <Handle_tray2_p1+0xa8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3318      	adds	r3, #24
 8002ca6:	4a19      	ldr	r2, [pc, #100]	@ (8002d0c <Handle_tray2_p1+0xa0>)
 8002ca8:	8812      	ldrh	r2, [r2, #0]
 8002caa:	801a      	strh	r2, [r3, #0]
	Mark[13] =  Tray2_Mark[0].y;
 8002cac:	4b19      	ldr	r3, [pc, #100]	@ (8002d14 <Handle_tray2_p1+0xa8>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	331a      	adds	r3, #26
 8002cb2:	4a16      	ldr	r2, [pc, #88]	@ (8002d0c <Handle_tray2_p1+0xa0>)
 8002cb4:	8852      	ldrh	r2, [r2, #2]
 8002cb6:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p1 = 1;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <Handle_tray2_p1+0x94>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	7813      	ldrb	r3, [r2, #0]
 8002cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cc2:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray2_p1 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[12], Mark[13], AxisZ.current_pos);
	}
}
 8002cc4:	e019      	b.n	8002cfa <Handle_tray2_p1+0x8e>
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <Handle_tray2_p1+0x98>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	7813      	ldrb	r3, [r2, #0]
 8002ccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cd0:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <Handle_tray2_p1+0x94>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	7853      	ldrb	r3, [r2, #1]
 8002cd8:	f023 0302 	bic.w	r3, r3, #2
 8002cdc:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[12], Mark[13], AxisZ.current_pos);
 8002cde:	4b0d      	ldr	r3, [pc, #52]	@ (8002d14 <Handle_tray2_p1+0xa8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3318      	adds	r3, #24
 8002ce4:	8818      	ldrh	r0, [r3, #0]
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <Handle_tray2_p1+0xa8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	331a      	adds	r3, #26
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <Handle_tray2_p1+0xac>)
 8002cf0:	8952      	ldrh	r2, [r2, #10]
 8002cf2:	b292      	uxth	r2, r2
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	f7ff f831 	bl	8001d5c <move_axis>
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200000d4 	.word	0x200000d4
 8002d04:	200000d0 	.word	0x200000d0
 8002d08:	200000dc 	.word	0x200000dc
 8002d0c:	20000868 	.word	0x20000868
 8002d10:	200000ec 	.word	0x200000ec
 8002d14:	200000d8 	.word	0x200000d8
 8002d18:	200000fc 	.word	0x200000fc

08002d1c <Handle_tray2_p2>:
void Handle_tray2_p2(void){
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O15_GPIO_Port, O15_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <Handle_tray2_p2+0x94>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	785b      	ldrb	r3, [r3, #1]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d122      	bne.n	8002d76 <Handle_tray2_p2+0x5a>
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 8002d30:	4b20      	ldr	r3, [pc, #128]	@ (8002db4 <Handle_tray2_p2+0x98>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	7813      	ldrb	r3, [r2, #0]
 8002d36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d3a:	7013      	strb	r3, [r2, #0]
	Tray2_Mark[1].x = AxisX.current_pos;
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002db8 <Handle_tray2_p2+0x9c>)
 8002d3e:	895b      	ldrh	r3, [r3, #10]
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	4b1e      	ldr	r3, [pc, #120]	@ (8002dbc <Handle_tray2_p2+0xa0>)
 8002d44:	809a      	strh	r2, [r3, #4]
	Tray2_Mark[1].y = AxisY.current_pos;
 8002d46:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc0 <Handle_tray2_p2+0xa4>)
 8002d48:	895b      	ldrh	r3, [r3, #10]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dbc <Handle_tray2_p2+0xa0>)
 8002d4e:	80da      	strh	r2, [r3, #6]
	Mark[14] =  Tray2_Mark[1].x;
 8002d50:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc4 <Handle_tray2_p2+0xa8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	331c      	adds	r3, #28
 8002d56:	4a19      	ldr	r2, [pc, #100]	@ (8002dbc <Handle_tray2_p2+0xa0>)
 8002d58:	8892      	ldrh	r2, [r2, #4]
 8002d5a:	801a      	strh	r2, [r3, #0]
	Mark[15] =  Tray2_Mark[1].y;
 8002d5c:	4b19      	ldr	r3, [pc, #100]	@ (8002dc4 <Handle_tray2_p2+0xa8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	331e      	adds	r3, #30
 8002d62:	4a16      	ldr	r2, [pc, #88]	@ (8002dbc <Handle_tray2_p2+0xa0>)
 8002d64:	88d2      	ldrh	r2, [r2, #6]
 8002d66:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 1;
 8002d68:	4b11      	ldr	r3, [pc, #68]	@ (8002db0 <Handle_tray2_p2+0x94>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	7813      	ldrb	r3, [r2, #0]
 8002d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d72:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray2_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[14], Mark[15], AxisZ.current_pos);
	}
}
 8002d74:	e019      	b.n	8002daa <Handle_tray2_p2+0x8e>
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 8002d76:	4b0f      	ldr	r3, [pc, #60]	@ (8002db4 <Handle_tray2_p2+0x98>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	7813      	ldrb	r3, [r2, #0]
 8002d7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d80:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <Handle_tray2_p2+0x94>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	7853      	ldrb	r3, [r2, #1]
 8002d88:	f023 0302 	bic.w	r3, r3, #2
 8002d8c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[14], Mark[15], AxisZ.current_pos);
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc4 <Handle_tray2_p2+0xa8>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	331c      	adds	r3, #28
 8002d94:	8818      	ldrh	r0, [r3, #0]
 8002d96:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc4 <Handle_tray2_p2+0xa8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	331e      	adds	r3, #30
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc8 <Handle_tray2_p2+0xac>)
 8002da0:	8952      	ldrh	r2, [r2, #10]
 8002da2:	b292      	uxth	r2, r2
 8002da4:	4619      	mov	r1, r3
 8002da6:	f7fe ffd9 	bl	8001d5c <move_axis>
}
 8002daa:	bf00      	nop
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	200000d4 	.word	0x200000d4
 8002db4:	200000d0 	.word	0x200000d0
 8002db8:	200000dc 	.word	0x200000dc
 8002dbc:	20000868 	.word	0x20000868
 8002dc0:	200000ec 	.word	0x200000ec
 8002dc4:	200000d8 	.word	0x200000d8
 8002dc8:	200000fc 	.word	0x200000fc

08002dcc <Handle_tray2_p3>:
void Handle_tray2_p3(void){
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O16_GPIO_Port, O16_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002dd0:	4b23      	ldr	r3, [pc, #140]	@ (8002e60 <Handle_tray2_p3+0x94>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	785b      	ldrb	r3, [r3, #1]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d122      	bne.n	8002e26 <Handle_tray2_p3+0x5a>
		Rubber_and_tray->bits.tray2_p3 = 0 ;
 8002de0:	4b20      	ldr	r3, [pc, #128]	@ (8002e64 <Handle_tray2_p3+0x98>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	7853      	ldrb	r3, [r2, #1]
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	7053      	strb	r3, [r2, #1]
	Tray2_Mark[2].x = AxisX.current_pos;
 8002dec:	4b1e      	ldr	r3, [pc, #120]	@ (8002e68 <Handle_tray2_p3+0x9c>)
 8002dee:	895b      	ldrh	r3, [r3, #10]
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e6c <Handle_tray2_p3+0xa0>)
 8002df4:	811a      	strh	r2, [r3, #8]
	Tray2_Mark[2].y = AxisY.current_pos;
 8002df6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e70 <Handle_tray2_p3+0xa4>)
 8002df8:	895b      	ldrh	r3, [r3, #10]
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <Handle_tray2_p3+0xa0>)
 8002dfe:	815a      	strh	r2, [r3, #10]
	Mark[16] =  Tray2_Mark[2].x;
 8002e00:	4b1c      	ldr	r3, [pc, #112]	@ (8002e74 <Handle_tray2_p3+0xa8>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	3320      	adds	r3, #32
 8002e06:	4a19      	ldr	r2, [pc, #100]	@ (8002e6c <Handle_tray2_p3+0xa0>)
 8002e08:	8912      	ldrh	r2, [r2, #8]
 8002e0a:	801a      	strh	r2, [r3, #0]
	Mark[17] =  Tray2_Mark[2].y;
 8002e0c:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <Handle_tray2_p3+0xa8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3322      	adds	r3, #34	@ 0x22
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <Handle_tray2_p3+0xa0>)
 8002e14:	8952      	ldrh	r2, [r2, #10]
 8002e16:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 1;
 8002e18:	4b11      	ldr	r3, [pc, #68]	@ (8002e60 <Handle_tray2_p3+0x94>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	7853      	ldrb	r3, [r2, #1]
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	7053      	strb	r3, [r2, #1]
	}else{
	Rubber_and_tray->bits.tray2_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[16], Mark[17], AxisZ.current_pos);
	}
}
 8002e24:	e019      	b.n	8002e5a <Handle_tray2_p3+0x8e>
	Rubber_and_tray->bits.tray2_p3 = 0 ;
 8002e26:	4b0f      	ldr	r3, [pc, #60]	@ (8002e64 <Handle_tray2_p3+0x98>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	7853      	ldrb	r3, [r2, #1]
 8002e2c:	f023 0301 	bic.w	r3, r3, #1
 8002e30:	7053      	strb	r3, [r2, #1]
	Rubber_and_tray_indicator->bits.load = 0;
 8002e32:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <Handle_tray2_p3+0x94>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	7853      	ldrb	r3, [r2, #1]
 8002e38:	f023 0302 	bic.w	r3, r3, #2
 8002e3c:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[16], Mark[17], AxisZ.current_pos);
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <Handle_tray2_p3+0xa8>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	3320      	adds	r3, #32
 8002e44:	8818      	ldrh	r0, [r3, #0]
 8002e46:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <Handle_tray2_p3+0xa8>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3322      	adds	r3, #34	@ 0x22
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e78 <Handle_tray2_p3+0xac>)
 8002e50:	8952      	ldrh	r2, [r2, #10]
 8002e52:	b292      	uxth	r2, r2
 8002e54:	4619      	mov	r1, r3
 8002e56:	f7fe ff81 	bl	8001d5c <move_axis>
}
 8002e5a:	bf00      	nop
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	200000d4 	.word	0x200000d4
 8002e64:	200000d0 	.word	0x200000d0
 8002e68:	200000dc 	.word	0x200000dc
 8002e6c:	20000868 	.word	0x20000868
 8002e70:	200000ec 	.word	0x200000ec
 8002e74:	200000d8 	.word	0x200000d8
 8002e78:	200000fc 	.word	0x200000fc

08002e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	607b      	str	r3, [r7, #4]
 8002e86:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e9a:	607b      	str	r3, [r7, #4]
 8002e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	603b      	str	r3, [r7, #0]
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	4a08      	ldr	r2, [pc, #32]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eae:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800

08002ecc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <HAL_TIM_PWM_MspInit+0x98>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d116      	bne.n	8002f0c <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	4b21      	ldr	r3, [pc, #132]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	4a20      	ldr	r2, [pc, #128]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eee:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2107      	movs	r1, #7
 8002efe:	2018      	movs	r0, #24
 8002f00:	f000 fcdb 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002f04:	2018      	movs	r0, #24
 8002f06:	f000 fcf4 	bl	80038f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002f0a:	e026      	b.n	8002f5a <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a16      	ldr	r2, [pc, #88]	@ (8002f6c <HAL_TIM_PWM_MspInit+0xa0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d10e      	bne.n	8002f34 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
 8002f1a:	4b13      	ldr	r3, [pc, #76]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	4a12      	ldr	r2, [pc, #72]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f20:	f043 0302 	orr.w	r3, r3, #2
 8002f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f26:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	693b      	ldr	r3, [r7, #16]
}
 8002f32:	e012      	b.n	8002f5a <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM8)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a0d      	ldr	r2, [pc, #52]	@ (8002f70 <HAL_TIM_PWM_MspInit+0xa4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d10d      	bne.n	8002f5a <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	4a08      	ldr	r2, [pc, #32]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <HAL_TIM_PWM_MspInit+0x9c>)
 8002f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
}
 8002f5a:	bf00      	nop
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40010000 	.word	0x40010000
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40010400 	.word	0x40010400

08002f74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f84:	d116      	bne.n	8002fb4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	4b44      	ldr	r3, [pc, #272]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	4a43      	ldr	r2, [pc, #268]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f96:	4b41      	ldr	r3, [pc, #260]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	61fb      	str	r3, [r7, #28]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2107      	movs	r1, #7
 8002fa6:	201c      	movs	r0, #28
 8002fa8:	f000 fc87 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fac:	201c      	movs	r0, #28
 8002fae:	f000 fca0 	bl	80038f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002fb2:	e06e      	b.n	8003092 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM5)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a39      	ldr	r2, [pc, #228]	@ (80030a0 <HAL_TIM_Base_MspInit+0x12c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d116      	bne.n	8002fec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	4b36      	ldr	r3, [pc, #216]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	4a35      	ldr	r2, [pc, #212]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002fc8:	f043 0308 	orr.w	r3, r3, #8
 8002fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fce:	4b33      	ldr	r3, [pc, #204]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 7, 0);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2107      	movs	r1, #7
 8002fde:	2032      	movs	r0, #50	@ 0x32
 8002fe0:	f000 fc6b 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002fe4:	2032      	movs	r0, #50	@ 0x32
 8002fe6:	f000 fc84 	bl	80038f2 <HAL_NVIC_EnableIRQ>
}
 8002fea:	e052      	b.n	8003092 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a2c      	ldr	r2, [pc, #176]	@ (80030a4 <HAL_TIM_Base_MspInit+0x130>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d116      	bne.n	8003024 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	4b28      	ldr	r3, [pc, #160]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	4a27      	ldr	r2, [pc, #156]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003000:	f043 0310 	orr.w	r3, r3, #16
 8003004:	6413      	str	r3, [r2, #64]	@ 0x40
 8003006:	4b25      	ldr	r3, [pc, #148]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 8003012:	2200      	movs	r2, #0
 8003014:	2108      	movs	r1, #8
 8003016:	2036      	movs	r0, #54	@ 0x36
 8003018:	f000 fc4f 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800301c:	2036      	movs	r0, #54	@ 0x36
 800301e:	f000 fc68 	bl	80038f2 <HAL_NVIC_EnableIRQ>
}
 8003022:	e036      	b.n	8003092 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1f      	ldr	r2, [pc, #124]	@ (80030a8 <HAL_TIM_Base_MspInit+0x134>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d116      	bne.n	800305c <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	613b      	str	r3, [r7, #16]
 8003032:	4b1a      	ldr	r3, [pc, #104]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	4a19      	ldr	r2, [pc, #100]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003038:	f043 0320 	orr.w	r3, r3, #32
 800303c:	6413      	str	r3, [r2, #64]	@ 0x40
 800303e:	4b17      	ldr	r3, [pc, #92]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	f003 0320 	and.w	r3, r3, #32
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 9, 0);
 800304a:	2200      	movs	r2, #0
 800304c:	2109      	movs	r1, #9
 800304e:	2037      	movs	r0, #55	@ 0x37
 8003050:	f000 fc33 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003054:	2037      	movs	r0, #55	@ 0x37
 8003056:	f000 fc4c 	bl	80038f2 <HAL_NVIC_EnableIRQ>
}
 800305a:	e01a      	b.n	8003092 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a12      	ldr	r2, [pc, #72]	@ (80030ac <HAL_TIM_Base_MspInit+0x138>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d115      	bne.n	8003092 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	4a0b      	ldr	r2, [pc, #44]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003074:	6453      	str	r3, [r2, #68]	@ 0x44
 8003076:	4b09      	ldr	r3, [pc, #36]	@ (800309c <HAL_TIM_Base_MspInit+0x128>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 8003082:	2200      	movs	r2, #0
 8003084:	2107      	movs	r1, #7
 8003086:	2018      	movs	r0, #24
 8003088:	f000 fc17 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800308c:	2018      	movs	r0, #24
 800308e:	f000 fc30 	bl	80038f2 <HAL_NVIC_EnableIRQ>
}
 8003092:	bf00      	nop
 8003094:	3720      	adds	r7, #32
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	40000c00 	.word	0x40000c00
 80030a4:	40001000 	.word	0x40001000
 80030a8:	40001400 	.word	0x40001400
 80030ac:	40014000 	.word	0x40014000

080030b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	@ 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a37      	ldr	r2, [pc, #220]	@ (80031ac <HAL_TIM_MspPostInit+0xfc>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d11f      	bne.n	8003112 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	4b36      	ldr	r3, [pc, #216]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	4a35      	ldr	r2, [pc, #212]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 80030dc:	f043 0301 	orr.w	r3, r3, #1
 80030e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e2:	4b33      	ldr	r3, [pc, #204]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = output_y_pull_Pin;
 80030ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f4:	2302      	movs	r3, #2
 80030f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fc:	2300      	movs	r3, #0
 80030fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003100:	2301      	movs	r3, #1
 8003102:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_y_pull_GPIO_Port, &GPIO_InitStruct);
 8003104:	f107 0314 	add.w	r3, r7, #20
 8003108:	4619      	mov	r1, r3
 800310a:	482a      	ldr	r0, [pc, #168]	@ (80031b4 <HAL_TIM_MspPostInit+0x104>)
 800310c:	f000 fc9e 	bl	8003a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003110:	e047      	b.n	80031a2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a28      	ldr	r2, [pc, #160]	@ (80031b8 <HAL_TIM_MspPostInit+0x108>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d11f      	bne.n	800315c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	4b23      	ldr	r3, [pc, #140]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 8003122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003124:	4a22      	ldr	r2, [pc, #136]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 8003126:	f043 0304 	orr.w	r3, r3, #4
 800312a:	6313      	str	r3, [r2, #48]	@ 0x30
 800312c:	4b20      	ldr	r3, [pc, #128]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 800312e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = output_z_pull_Pin;
 8003138:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800313c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313e:	2302      	movs	r3, #2
 8003140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003146:	2300      	movs	r3, #0
 8003148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800314a:	2302      	movs	r3, #2
 800314c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_z_pull_GPIO_Port, &GPIO_InitStruct);
 800314e:	f107 0314 	add.w	r3, r7, #20
 8003152:	4619      	mov	r1, r3
 8003154:	4819      	ldr	r0, [pc, #100]	@ (80031bc <HAL_TIM_MspPostInit+0x10c>)
 8003156:	f000 fc79 	bl	8003a4c <HAL_GPIO_Init>
}
 800315a:	e022      	b.n	80031a2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a17      	ldr	r2, [pc, #92]	@ (80031c0 <HAL_TIM_MspPostInit+0x110>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d11d      	bne.n	80031a2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316e:	4a10      	ldr	r2, [pc, #64]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 8003170:	f043 0304 	orr.w	r3, r3, #4
 8003174:	6313      	str	r3, [r2, #48]	@ 0x30
 8003176:	4b0e      	ldr	r3, [pc, #56]	@ (80031b0 <HAL_TIM_MspPostInit+0x100>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	f003 0304 	and.w	r3, r3, #4
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = output_x_pull_Pin;
 8003182:	2340      	movs	r3, #64	@ 0x40
 8003184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003186:	2302      	movs	r3, #2
 8003188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318a:	2300      	movs	r3, #0
 800318c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800318e:	2303      	movs	r3, #3
 8003190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003192:	2303      	movs	r3, #3
 8003194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_x_pull_GPIO_Port, &GPIO_InitStruct);
 8003196:	f107 0314 	add.w	r3, r7, #20
 800319a:	4619      	mov	r1, r3
 800319c:	4807      	ldr	r0, [pc, #28]	@ (80031bc <HAL_TIM_MspPostInit+0x10c>)
 800319e:	f000 fc55 	bl	8003a4c <HAL_GPIO_Init>
}
 80031a2:	bf00      	nop
 80031a4:	3728      	adds	r7, #40	@ 0x28
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40010000 	.word	0x40010000
 80031b0:	40023800 	.word	0x40023800
 80031b4:	40020000 	.word	0x40020000
 80031b8:	40000400 	.word	0x40000400
 80031bc:	40020800 	.word	0x40020800
 80031c0:	40010400 	.word	0x40010400

080031c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08a      	sub	sp, #40	@ 0x28
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031cc:	f107 0314 	add.w	r3, r7, #20
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	60da      	str	r2, [r3, #12]
 80031da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003258 <HAL_UART_MspInit+0x94>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d133      	bne.n	800324e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031e6:	2300      	movs	r3, #0
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <HAL_UART_MspInit+0x98>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	4a1b      	ldr	r2, [pc, #108]	@ (800325c <HAL_UART_MspInit+0x98>)
 80031f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031f6:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_UART_MspInit+0x98>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fe:	613b      	str	r3, [r7, #16]
 8003200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	4b15      	ldr	r3, [pc, #84]	@ (800325c <HAL_UART_MspInit+0x98>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	4a14      	ldr	r2, [pc, #80]	@ (800325c <HAL_UART_MspInit+0x98>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6313      	str	r3, [r2, #48]	@ 0x30
 8003212:	4b12      	ldr	r3, [pc, #72]	@ (800325c <HAL_UART_MspInit+0x98>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	60fb      	str	r3, [r7, #12]
 800321c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800321e:	230c      	movs	r3, #12
 8003220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003222:	2302      	movs	r3, #2
 8003224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800322a:	2303      	movs	r3, #3
 800322c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800322e:	2307      	movs	r3, #7
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003232:	f107 0314 	add.w	r3, r7, #20
 8003236:	4619      	mov	r1, r3
 8003238:	4809      	ldr	r0, [pc, #36]	@ (8003260 <HAL_UART_MspInit+0x9c>)
 800323a:	f000 fc07 	bl	8003a4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	210a      	movs	r1, #10
 8003242:	2026      	movs	r0, #38	@ 0x26
 8003244:	f000 fb39 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003248:	2026      	movs	r0, #38	@ 0x26
 800324a:	f000 fb52 	bl	80038f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800324e:	bf00      	nop
 8003250:	3728      	adds	r7, #40	@ 0x28
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40004400 	.word	0x40004400
 800325c:	40023800 	.word	0x40023800
 8003260:	40020000 	.word	0x40020000

08003264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003268:	bf00      	nop
 800326a:	e7fd      	b.n	8003268 <NMI_Handler+0x4>

0800326c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003270:	bf00      	nop
 8003272:	e7fd      	b.n	8003270 <HardFault_Handler+0x4>

08003274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <MemManage_Handler+0x4>

0800327c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003280:	bf00      	nop
 8003282:	e7fd      	b.n	8003280 <BusFault_Handler+0x4>

08003284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003288:	bf00      	nop
 800328a:	e7fd      	b.n	8003288 <UsageFault_Handler+0x4>

0800328c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800329a:	b480      	push	{r7}
 800329c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800329e:	bf00      	nop
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032ba:	f000 f9df 	bl	800367c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032be:	bf00      	nop
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	  if(get_home_x() == home_x){
 80032c8:	2101      	movs	r1, #1
 80032ca:	4821      	ldr	r0, [pc, #132]	@ (8003350 <EXTI0_IRQHandler+0x8c>)
 80032cc:	f000 fd5a 	bl	8003d84 <HAL_GPIO_ReadPin>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d136      	bne.n	8003344 <EXTI0_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
		  switch(AxisX.mode){
 80032d6:	4b1f      	ldr	r3, [pc, #124]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 80032d8:	7bdb      	ldrb	r3, [r3, #15]
 80032da:	2b03      	cmp	r3, #3
 80032dc:	d002      	beq.n	80032e4 <EXTI0_IRQHandler+0x20>
 80032de:	2b05      	cmp	r3, #5
 80032e0:	d018      	beq.n	8003314 <EXTI0_IRQHandler+0x50>
 80032e2:	e02f      	b.n	8003344 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_x_pull_stop();
 80032e4:	2100      	movs	r1, #0
 80032e6:	481c      	ldr	r0, [pc, #112]	@ (8003358 <EXTI0_IRQHandler+0x94>)
 80032e8:	f001 fc12 	bl	8004b10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 80032ec:	4b1b      	ldr	r3, [pc, #108]	@ (800335c <EXTI0_IRQHandler+0x98>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2200      	movs	r2, #0
 80032f2:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 80032f4:	4b17      	ldr	r3, [pc, #92]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 80032fa:	4b16      	ldr	r3, [pc, #88]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 80032fc:	895b      	ldrh	r3, [r3, #10]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff f89d 	bl	8002440 <Set_HMI_X_Axis>
			  		  AxisX.mode = MOVE_HOME2;
 8003306:	4b13      	ldr	r3, [pc, #76]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 8003308:	2204      	movs	r2, #4
 800330a:	73da      	strb	r2, [r3, #15]
			  		AxisX.old_pos = 0;
 800330c:	4b11      	ldr	r3, [pc, #68]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 800330e:	2200      	movs	r2, #0
 8003310:	819a      	strh	r2, [r3, #12]
			  break;
 8003312:	e017      	b.n	8003344 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_x_pull_stop();
 8003314:	2100      	movs	r1, #0
 8003316:	4810      	ldr	r0, [pc, #64]	@ (8003358 <EXTI0_IRQHandler+0x94>)
 8003318:	f001 fbfa 	bl	8004b10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 800331c:	4b0f      	ldr	r3, [pc, #60]	@ (800335c <EXTI0_IRQHandler+0x98>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8003324:	4b0b      	ldr	r3, [pc, #44]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 8003326:	2200      	movs	r2, #0
 8003328:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 800332a:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 800332c:	895b      	ldrh	r3, [r3, #10]
 800332e:	b29b      	uxth	r3, r3
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff f885 	bl	8002440 <Set_HMI_X_Axis>
			  			AxisX.mode  = STOP;
 8003336:	4b07      	ldr	r3, [pc, #28]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 8003338:	2200      	movs	r2, #0
 800333a:	73da      	strb	r2, [r3, #15]
			  			AxisX.old_pos = 0;
 800333c:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <EXTI0_IRQHandler+0x90>)
 800333e:	2200      	movs	r2, #0
 8003340:	819a      	strh	r2, [r3, #12]
			  break;
 8003342:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i1_home_x_Pin);
 8003344:	2001      	movs	r0, #1
 8003346:	f000 fd4f 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40020800 	.word	0x40020800
 8003354:	200000dc 	.word	0x200000dc
 8003358:	200004e8 	.word	0x200004e8
 800335c:	20000410 	.word	0x20000410

08003360 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	  if(get_home_y() == home_y){
 8003364:	2102      	movs	r1, #2
 8003366:	4821      	ldr	r0, [pc, #132]	@ (80033ec <EXTI1_IRQHandler+0x8c>)
 8003368:	f000 fd0c 	bl	8003d84 <HAL_GPIO_ReadPin>
 800336c:	4603      	mov	r3, r0
 800336e:	2b01      	cmp	r3, #1
 8003370:	d136      	bne.n	80033e0 <EXTI1_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
		  switch(AxisY.mode){
 8003372:	4b1f      	ldr	r3, [pc, #124]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 8003374:	7bdb      	ldrb	r3, [r3, #15]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d002      	beq.n	8003380 <EXTI1_IRQHandler+0x20>
 800337a:	2b05      	cmp	r3, #5
 800337c:	d018      	beq.n	80033b0 <EXTI1_IRQHandler+0x50>
 800337e:	e02f      	b.n	80033e0 <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_y_pull_stop();
 8003380:	2100      	movs	r1, #0
 8003382:	481c      	ldr	r0, [pc, #112]	@ (80033f4 <EXTI1_IRQHandler+0x94>)
 8003384:	f001 fbc4 	bl	8004b10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 8003388:	4b1b      	ldr	r3, [pc, #108]	@ (80033f8 <EXTI1_IRQHandler+0x98>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2200      	movs	r2, #0
 800338e:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 8003390:	4b17      	ldr	r3, [pc, #92]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 8003392:	2200      	movs	r2, #0
 8003394:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 8003396:	4b16      	ldr	r3, [pc, #88]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 8003398:	895b      	ldrh	r3, [r3, #10]
 800339a:	b29b      	uxth	r3, r3
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff f85f 	bl	8002460 <Set_HMI_Y_Axis>
			  		  AxisY.mode = MOVE_HOME2;
 80033a2:	4b13      	ldr	r3, [pc, #76]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033a4:	2204      	movs	r2, #4
 80033a6:	73da      	strb	r2, [r3, #15]
			  		AxisY.old_pos = 0;
 80033a8:	4b11      	ldr	r3, [pc, #68]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	819a      	strh	r2, [r3, #12]
			  break;
 80033ae:	e017      	b.n	80033e0 <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_y_pull_stop();
 80033b0:	2100      	movs	r1, #0
 80033b2:	4810      	ldr	r0, [pc, #64]	@ (80033f4 <EXTI1_IRQHandler+0x94>)
 80033b4:	f001 fbac 	bl	8004b10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 80033b8:	4b0f      	ldr	r3, [pc, #60]	@ (80033f8 <EXTI1_IRQHandler+0x98>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2200      	movs	r2, #0
 80033be:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 80033c0:	4b0b      	ldr	r3, [pc, #44]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 80033c6:	4b0a      	ldr	r3, [pc, #40]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033c8:	895b      	ldrh	r3, [r3, #10]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff f847 	bl	8002460 <Set_HMI_Y_Axis>
			  			AxisY.mode  = STOP;
 80033d2:	4b07      	ldr	r3, [pc, #28]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	73da      	strb	r2, [r3, #15]
			  			AxisY.old_pos = 0;
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <EXTI1_IRQHandler+0x90>)
 80033da:	2200      	movs	r2, #0
 80033dc:	819a      	strh	r2, [r3, #12]
			  break;
 80033de:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i2_home_y_Pin);
 80033e0:	2002      	movs	r0, #2
 80033e2:	f000 fd01 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40020800 	.word	0x40020800
 80033f0:	200000ec 	.word	0x200000ec
 80033f4:	20000338 	.word	0x20000338
 80033f8:	20000380 	.word	0x20000380

080033fc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	 if(get_home_z() == home_z){
 8003400:	2104      	movs	r1, #4
 8003402:	4821      	ldr	r0, [pc, #132]	@ (8003488 <EXTI2_IRQHandler+0x8c>)
 8003404:	f000 fcbe 	bl	8003d84 <HAL_GPIO_ReadPin>
 8003408:	4603      	mov	r3, r0
 800340a:	2b01      	cmp	r3, #1
 800340c:	d136      	bne.n	800347c <EXTI2_IRQHandler+0x80>
		//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
			  switch(AxisZ.mode){
 800340e:	4b1f      	ldr	r3, [pc, #124]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003410:	7bdb      	ldrb	r3, [r3, #15]
 8003412:	2b03      	cmp	r3, #3
 8003414:	d002      	beq.n	800341c <EXTI2_IRQHandler+0x20>
 8003416:	2b05      	cmp	r3, #5
 8003418:	d018      	beq.n	800344c <EXTI2_IRQHandler+0x50>
 800341a:	e02f      	b.n	800347c <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME1:
				  			output_z_pull_stop();
 800341c:	2108      	movs	r1, #8
 800341e:	481c      	ldr	r0, [pc, #112]	@ (8003490 <EXTI2_IRQHandler+0x94>)
 8003420:	f001 fb76 	bl	8004b10 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 8003424:	4b1b      	ldr	r3, [pc, #108]	@ (8003494 <EXTI2_IRQHandler+0x98>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2200      	movs	r2, #0
 800342a:	625a      	str	r2, [r3, #36]	@ 0x24
				  		  AxisZ.mode = MOVE_HOME2;
 800342c:	4b17      	ldr	r3, [pc, #92]	@ (800348c <EXTI2_IRQHandler+0x90>)
 800342e:	2204      	movs	r2, #4
 8003430:	73da      	strb	r2, [r3, #15]
				  			AxisZ.current_pos = 0;
 8003432:	4b16      	ldr	r3, [pc, #88]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003434:	2200      	movs	r2, #0
 8003436:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8003438:	4b14      	ldr	r3, [pc, #80]	@ (800348c <EXTI2_IRQHandler+0x90>)
 800343a:	895b      	ldrh	r3, [r3, #10]
 800343c:	b29b      	uxth	r3, r3
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff f81e 	bl	8002480 <Set_HMI_Z_Axis>
				  		AxisZ.old_pos = 0;
 8003444:	4b11      	ldr	r3, [pc, #68]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003446:	2200      	movs	r2, #0
 8003448:	819a      	strh	r2, [r3, #12]
				  break;
 800344a:	e017      	b.n	800347c <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME3:
				  			output_z_pull_stop();
 800344c:	2108      	movs	r1, #8
 800344e:	4810      	ldr	r0, [pc, #64]	@ (8003490 <EXTI2_IRQHandler+0x94>)
 8003450:	f001 fb5e 	bl	8004b10 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 8003454:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <EXTI2_IRQHandler+0x98>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2200      	movs	r2, #0
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24
				  			AxisZ.current_pos = 0;
 800345c:	4b0b      	ldr	r3, [pc, #44]	@ (800348c <EXTI2_IRQHandler+0x90>)
 800345e:	2200      	movs	r2, #0
 8003460:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003464:	895b      	ldrh	r3, [r3, #10]
 8003466:	b29b      	uxth	r3, r3
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff f809 	bl	8002480 <Set_HMI_Z_Axis>
				  			AxisZ.mode  = STOP;
 800346e:	4b07      	ldr	r3, [pc, #28]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003470:	2200      	movs	r2, #0
 8003472:	73da      	strb	r2, [r3, #15]
				  			AxisZ.old_pos = 0;
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <EXTI2_IRQHandler+0x90>)
 8003476:	2200      	movs	r2, #0
 8003478:	819a      	strh	r2, [r3, #12]
				  break;
 800347a:	bf00      	nop
			  }
		  }
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i3_home_z_Pin);
 800347c:	2004      	movs	r0, #4
 800347e:	f000 fcb3 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003482:	bf00      	nop
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40020800 	.word	0x40020800
 800348c:	200000fc 	.word	0x200000fc
 8003490:	200003c8 	.word	0x200003c8
 8003494:	20000530 	.word	0x20000530

08003498 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800349c:	4808      	ldr	r0, [pc, #32]	@ (80034c0 <TIM1_BRK_TIM9_IRQHandler+0x28>)
 800349e:	f001 fba7 	bl	8004bf0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80034a2:	4808      	ldr	r0, [pc, #32]	@ (80034c4 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 80034a4:	f001 fba4 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	if(AxisZ.mode == MOVE_MANUAL){
 80034a8:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 80034aa:	7bdb      	ldrb	r3, [r3, #15]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d102      	bne.n	80034b6 <TIM1_BRK_TIM9_IRQHandler+0x1e>
		AxisZ.mode = MOVE_AUTO;}
 80034b0:	4b05      	ldr	r3, [pc, #20]	@ (80034c8 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 80034b2:	2201      	movs	r2, #1
 80034b4:	73da      	strb	r2, [r3, #15]
		Stop_motor_z();
 80034b6:	f7fe ff67 	bl	8002388 <Stop_motor_z>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	20000338 	.word	0x20000338
 80034c4:	20000530 	.word	0x20000530
 80034c8:	200000fc 	.word	0x200000fc

080034cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80034d0:	4806      	ldr	r0, [pc, #24]	@ (80034ec <TIM2_IRQHandler+0x20>)
 80034d2:	f001 fb8d 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	if(AxisY.mode == MOVE_MANUAL){
 80034d6:	4b06      	ldr	r3, [pc, #24]	@ (80034f0 <TIM2_IRQHandler+0x24>)
 80034d8:	7bdb      	ldrb	r3, [r3, #15]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d102      	bne.n	80034e4 <TIM2_IRQHandler+0x18>
		AxisY.mode = MOVE_AUTO;}
 80034de:	4b04      	ldr	r3, [pc, #16]	@ (80034f0 <TIM2_IRQHandler+0x24>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	73da      	strb	r2, [r3, #15]
		Stop_motor_y();
 80034e4:	f7fe fef4 	bl	80022d0 <Stop_motor_y>

  /* USER CODE END TIM2_IRQn 1 */
}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	20000380 	.word	0x20000380
 80034f0:	200000ec 	.word	0x200000ec

080034f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034f8:	4802      	ldr	r0, [pc, #8]	@ (8003504 <USART2_IRQHandler+0x10>)
 80034fa:	f002 fb45 	bl	8005b88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20000578 	.word	0x20000578

08003508 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(AxisX.mode == MOVE_MANUAL){
 800350c:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <TIM5_IRQHandler+0x20>)
 800350e:	7bdb      	ldrb	r3, [r3, #15]
 8003510:	2b02      	cmp	r3, #2
 8003512:	d102      	bne.n	800351a <TIM5_IRQHandler+0x12>
		AxisX.mode = MOVE_AUTO;}
 8003514:	4b04      	ldr	r3, [pc, #16]	@ (8003528 <TIM5_IRQHandler+0x20>)
 8003516:	2201      	movs	r2, #1
 8003518:	73da      	strb	r2, [r3, #15]
		Stop_motor_x();
 800351a:	f7fe fd51 	bl	8001fc0 <Stop_motor_x>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800351e:	4803      	ldr	r0, [pc, #12]	@ (800352c <TIM5_IRQHandler+0x24>)
 8003520:	f001 fb66 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}
 8003528:	200000dc 	.word	0x200000dc
 800352c:	20000410 	.word	0x20000410

08003530 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	task_timer6();
 8003534:	f7fd f872 	bl	800061c <task_timer6>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003538:	4802      	ldr	r0, [pc, #8]	@ (8003544 <TIM6_DAC_IRQHandler+0x14>)
 800353a:	f001 fb59 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20000458 	.word	0x20000458

08003548 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	application_run();
 800354c:	f7fd f85c 	bl	8000608 <application_run>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003550:	4802      	ldr	r0, [pc, #8]	@ (800355c <TIM7_IRQHandler+0x14>)
 8003552:	f001 fb4d 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	200004a0 	.word	0x200004a0

08003560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003564:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <SystemInit+0x20>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	4a05      	ldr	r2, [pc, #20]	@ (8003580 <SystemInit+0x20>)
 800356c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003570:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003588:	f7ff ffea 	bl	8003560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800358c:	480c      	ldr	r0, [pc, #48]	@ (80035c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800358e:	490d      	ldr	r1, [pc, #52]	@ (80035c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003590:	4a0d      	ldr	r2, [pc, #52]	@ (80035c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003594:	e002      	b.n	800359c <LoopCopyDataInit>

08003596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800359a:	3304      	adds	r3, #4

0800359c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800359c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800359e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a0:	d3f9      	bcc.n	8003596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035a2:	4a0a      	ldr	r2, [pc, #40]	@ (80035cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035a4:	4c0a      	ldr	r4, [pc, #40]	@ (80035d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035a8:	e001      	b.n	80035ae <LoopFillZerobss>

080035aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035ac:	3204      	adds	r2, #4

080035ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b0:	d3fb      	bcc.n	80035aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035b2:	f003 fa5b 	bl	8006a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035b6:	f7fd f872 	bl	800069e <main>
  bx  lr    
 80035ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80035bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035c4:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 80035c8:	08006af4 	.word	0x08006af4
  ldr r2, =_sbss
 80035cc:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 80035d0:	20000878 	.word	0x20000878

080035d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035d4:	e7fe      	b.n	80035d4 <ADC_IRQHandler>
	...

080035d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <HAL_Init+0x40>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003618 <HAL_Init+0x40>)
 80035e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003618 <HAL_Init+0x40>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003618 <HAL_Init+0x40>)
 80035ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035f4:	4b08      	ldr	r3, [pc, #32]	@ (8003618 <HAL_Init+0x40>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a07      	ldr	r2, [pc, #28]	@ (8003618 <HAL_Init+0x40>)
 80035fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003600:	2003      	movs	r0, #3
 8003602:	f000 f94f 	bl	80038a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003606:	200f      	movs	r0, #15
 8003608:	f000 f808 	bl	800361c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800360c:	f7ff fc36 	bl	8002e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023c00 	.word	0x40023c00

0800361c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003624:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <HAL_InitTick+0x54>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4b12      	ldr	r3, [pc, #72]	@ (8003674 <HAL_InitTick+0x58>)
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	4619      	mov	r1, r3
 800362e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003632:	fbb3 f3f1 	udiv	r3, r3, r1
 8003636:	fbb2 f3f3 	udiv	r3, r2, r3
 800363a:	4618      	mov	r0, r3
 800363c:	f000 f967 	bl	800390e <HAL_SYSTICK_Config>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e00e      	b.n	8003668 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b0f      	cmp	r3, #15
 800364e:	d80a      	bhi.n	8003666 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003650:	2200      	movs	r2, #0
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	f04f 30ff 	mov.w	r0, #4294967295
 8003658:	f000 f92f 	bl	80038ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800365c:	4a06      	ldr	r2, [pc, #24]	@ (8003678 <HAL_InitTick+0x5c>)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e000      	b.n	8003668 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
}
 8003668:	4618      	mov	r0, r3
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	2000010c 	.word	0x2000010c
 8003674:	20000114 	.word	0x20000114
 8003678:	20000110 	.word	0x20000110

0800367c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003680:	4b06      	ldr	r3, [pc, #24]	@ (800369c <HAL_IncTick+0x20>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <HAL_IncTick+0x24>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4413      	add	r3, r2
 800368c:	4a04      	ldr	r2, [pc, #16]	@ (80036a0 <HAL_IncTick+0x24>)
 800368e:	6013      	str	r3, [r2, #0]
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	20000114 	.word	0x20000114
 80036a0:	20000874 	.word	0x20000874

080036a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  return uwTick;
 80036a8:	4b03      	ldr	r3, [pc, #12]	@ (80036b8 <HAL_GetTick+0x14>)
 80036aa:	681b      	ldr	r3, [r3, #0]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	20000874 	.word	0x20000874

080036bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036c4:	f7ff ffee 	bl	80036a4 <HAL_GetTick>
 80036c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d4:	d005      	beq.n	80036e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003700 <HAL_Delay+0x44>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4413      	add	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036e2:	bf00      	nop
 80036e4:	f7ff ffde 	bl	80036a4 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d8f7      	bhi.n	80036e4 <HAL_Delay+0x28>
  {
  }
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	20000114 	.word	0x20000114

08003704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003714:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003720:	4013      	ands	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800372c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003736:	4a04      	ldr	r2, [pc, #16]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	60d3      	str	r3, [r2, #12]
}
 800373c:	bf00      	nop
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <__NVIC_GetPriorityGrouping+0x18>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	f003 0307 	and.w	r3, r3, #7
}
 800375a:	4618      	mov	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	db0b      	blt.n	8003792 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	f003 021f 	and.w	r2, r3, #31
 8003780:	4907      	ldr	r1, [pc, #28]	@ (80037a0 <__NVIC_EnableIRQ+0x38>)
 8003782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	2001      	movs	r0, #1
 800378a:	fa00 f202 	lsl.w	r2, r0, r2
 800378e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000e100 	.word	0xe000e100

080037a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	6039      	str	r1, [r7, #0]
 80037ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	db0a      	blt.n	80037ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	490c      	ldr	r1, [pc, #48]	@ (80037f0 <__NVIC_SetPriority+0x4c>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	0112      	lsls	r2, r2, #4
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	440b      	add	r3, r1
 80037c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037cc:	e00a      	b.n	80037e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4908      	ldr	r1, [pc, #32]	@ (80037f4 <__NVIC_SetPriority+0x50>)
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	3b04      	subs	r3, #4
 80037dc:	0112      	lsls	r2, r2, #4
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	440b      	add	r3, r1
 80037e2:	761a      	strb	r2, [r3, #24]
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	e000e100 	.word	0xe000e100
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b089      	sub	sp, #36	@ 0x24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f1c3 0307 	rsb	r3, r3, #7
 8003812:	2b04      	cmp	r3, #4
 8003814:	bf28      	it	cs
 8003816:	2304      	movcs	r3, #4
 8003818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3304      	adds	r3, #4
 800381e:	2b06      	cmp	r3, #6
 8003820:	d902      	bls.n	8003828 <NVIC_EncodePriority+0x30>
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3b03      	subs	r3, #3
 8003826:	e000      	b.n	800382a <NVIC_EncodePriority+0x32>
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	f04f 32ff 	mov.w	r2, #4294967295
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	401a      	ands	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003840:	f04f 31ff 	mov.w	r1, #4294967295
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	43d9      	mvns	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	4313      	orrs	r3, r2
         );
}
 8003852:	4618      	mov	r0, r3
 8003854:	3724      	adds	r7, #36	@ 0x24
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
	...

08003860 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3b01      	subs	r3, #1
 800386c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003870:	d301      	bcc.n	8003876 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003872:	2301      	movs	r3, #1
 8003874:	e00f      	b.n	8003896 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003876:	4a0a      	ldr	r2, [pc, #40]	@ (80038a0 <SysTick_Config+0x40>)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3b01      	subs	r3, #1
 800387c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800387e:	210f      	movs	r1, #15
 8003880:	f04f 30ff 	mov.w	r0, #4294967295
 8003884:	f7ff ff8e 	bl	80037a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <SysTick_Config+0x40>)
 800388a:	2200      	movs	r2, #0
 800388c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800388e:	4b04      	ldr	r3, [pc, #16]	@ (80038a0 <SysTick_Config+0x40>)
 8003890:	2207      	movs	r2, #7
 8003892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	e000e010 	.word	0xe000e010

080038a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ff29 	bl	8003704 <__NVIC_SetPriorityGrouping>
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b086      	sub	sp, #24
 80038be:	af00      	add	r7, sp, #0
 80038c0:	4603      	mov	r3, r0
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	607a      	str	r2, [r7, #4]
 80038c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038cc:	f7ff ff3e 	bl	800374c <__NVIC_GetPriorityGrouping>
 80038d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	68b9      	ldr	r1, [r7, #8]
 80038d6:	6978      	ldr	r0, [r7, #20]
 80038d8:	f7ff ff8e 	bl	80037f8 <NVIC_EncodePriority>
 80038dc:	4602      	mov	r2, r0
 80038de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038e2:	4611      	mov	r1, r2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff ff5d 	bl	80037a4 <__NVIC_SetPriority>
}
 80038ea:	bf00      	nop
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b082      	sub	sp, #8
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	4603      	mov	r3, r0
 80038fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff ff31 	bl	8003768 <__NVIC_EnableIRQ>
}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b082      	sub	sp, #8
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ffa2 	bl	8003860 <SysTick_Config>
 800391c:	4603      	mov	r3, r0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b084      	sub	sp, #16
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003932:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003934:	f7ff feb6 	bl	80036a4 <HAL_GetTick>
 8003938:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d008      	beq.n	8003958 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2280      	movs	r2, #128	@ 0x80
 800394a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e052      	b.n	80039fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0216 	bic.w	r2, r2, #22
 8003966:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695a      	ldr	r2, [r3, #20]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003976:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	2b00      	cmp	r3, #0
 800397e:	d103      	bne.n	8003988 <HAL_DMA_Abort+0x62>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003984:	2b00      	cmp	r3, #0
 8003986:	d007      	beq.n	8003998 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0208 	bic.w	r2, r2, #8
 8003996:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0201 	bic.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a8:	e013      	b.n	80039d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039aa:	f7ff fe7b 	bl	80036a4 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b05      	cmp	r3, #5
 80039b6:	d90c      	bls.n	80039d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2203      	movs	r2, #3
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e015      	b.n	80039fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e4      	bne.n	80039aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	223f      	movs	r2, #63	@ 0x3f
 80039e6:	409a      	lsls	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d004      	beq.n	8003a24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2280      	movs	r2, #128	@ 0x80
 8003a1e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e00c      	b.n	8003a3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2205      	movs	r2, #5
 8003a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0201 	bic.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
	...

08003a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b089      	sub	sp, #36	@ 0x24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
 8003a66:	e16b      	b.n	8003d40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a68:	2201      	movs	r2, #1
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	f040 815a 	bne.w	8003d3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d005      	beq.n	8003a9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d130      	bne.n	8003b00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68da      	ldr	r2, [r3, #12]
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 0201 	and.w	r2, r3, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d017      	beq.n	8003b3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	2203      	movs	r2, #3
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4013      	ands	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d123      	bne.n	8003b90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	08da      	lsrs	r2, r3, #3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3208      	adds	r2, #8
 8003b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	220f      	movs	r2, #15
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	43db      	mvns	r3, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	08da      	lsrs	r2, r3, #3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3208      	adds	r2, #8
 8003b8a:	69b9      	ldr	r1, [r7, #24]
 8003b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 0203 	and.w	r2, r3, #3
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 80b4 	beq.w	8003d3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	4b60      	ldr	r3, [pc, #384]	@ (8003d58 <HAL_GPIO_Init+0x30c>)
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bda:	4a5f      	ldr	r2, [pc, #380]	@ (8003d58 <HAL_GPIO_Init+0x30c>)
 8003bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003be2:	4b5d      	ldr	r3, [pc, #372]	@ (8003d58 <HAL_GPIO_Init+0x30c>)
 8003be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bee:	4a5b      	ldr	r2, [pc, #364]	@ (8003d5c <HAL_GPIO_Init+0x310>)
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	089b      	lsrs	r3, r3, #2
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	220f      	movs	r2, #15
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a52      	ldr	r2, [pc, #328]	@ (8003d60 <HAL_GPIO_Init+0x314>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d02b      	beq.n	8003c72 <HAL_GPIO_Init+0x226>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a51      	ldr	r2, [pc, #324]	@ (8003d64 <HAL_GPIO_Init+0x318>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d025      	beq.n	8003c6e <HAL_GPIO_Init+0x222>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a50      	ldr	r2, [pc, #320]	@ (8003d68 <HAL_GPIO_Init+0x31c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d01f      	beq.n	8003c6a <HAL_GPIO_Init+0x21e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a4f      	ldr	r2, [pc, #316]	@ (8003d6c <HAL_GPIO_Init+0x320>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d019      	beq.n	8003c66 <HAL_GPIO_Init+0x21a>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a4e      	ldr	r2, [pc, #312]	@ (8003d70 <HAL_GPIO_Init+0x324>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d013      	beq.n	8003c62 <HAL_GPIO_Init+0x216>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a4d      	ldr	r2, [pc, #308]	@ (8003d74 <HAL_GPIO_Init+0x328>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00d      	beq.n	8003c5e <HAL_GPIO_Init+0x212>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4c      	ldr	r2, [pc, #304]	@ (8003d78 <HAL_GPIO_Init+0x32c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d007      	beq.n	8003c5a <HAL_GPIO_Init+0x20e>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003d7c <HAL_GPIO_Init+0x330>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d101      	bne.n	8003c56 <HAL_GPIO_Init+0x20a>
 8003c52:	2307      	movs	r3, #7
 8003c54:	e00e      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c56:	2308      	movs	r3, #8
 8003c58:	e00c      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c5a:	2306      	movs	r3, #6
 8003c5c:	e00a      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c5e:	2305      	movs	r3, #5
 8003c60:	e008      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c62:	2304      	movs	r3, #4
 8003c64:	e006      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c66:	2303      	movs	r3, #3
 8003c68:	e004      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e002      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e000      	b.n	8003c74 <HAL_GPIO_Init+0x228>
 8003c72:	2300      	movs	r3, #0
 8003c74:	69fa      	ldr	r2, [r7, #28]
 8003c76:	f002 0203 	and.w	r2, r2, #3
 8003c7a:	0092      	lsls	r2, r2, #2
 8003c7c:	4093      	lsls	r3, r2
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c84:	4935      	ldr	r1, [pc, #212]	@ (8003d5c <HAL_GPIO_Init+0x310>)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	089b      	lsrs	r3, r3, #2
 8003c8a:	3302      	adds	r3, #2
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c92:	4b3b      	ldr	r3, [pc, #236]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d003      	beq.n	8003cb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cb6:	4a32      	ldr	r2, [pc, #200]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cbc:	4b30      	ldr	r3, [pc, #192]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ce0:	4a27      	ldr	r2, [pc, #156]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ce6:	4b26      	ldr	r3, [pc, #152]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	43db      	mvns	r3, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d003      	beq.n	8003d0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d10:	4b1b      	ldr	r3, [pc, #108]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d003      	beq.n	8003d34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d34:	4a12      	ldr	r2, [pc, #72]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	61fb      	str	r3, [r7, #28]
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	2b0f      	cmp	r3, #15
 8003d44:	f67f ae90 	bls.w	8003a68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3724      	adds	r7, #36	@ 0x24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	40013800 	.word	0x40013800
 8003d60:	40020000 	.word	0x40020000
 8003d64:	40020400 	.word	0x40020400
 8003d68:	40020800 	.word	0x40020800
 8003d6c:	40020c00 	.word	0x40020c00
 8003d70:	40021000 	.word	0x40021000
 8003d74:	40021400 	.word	0x40021400
 8003d78:	40021800 	.word	0x40021800
 8003d7c:	40021c00 	.word	0x40021c00
 8003d80:	40013c00 	.word	0x40013c00

08003d84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	887b      	ldrh	r3, [r7, #2]
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
 8003da0:	e001      	b.n	8003da6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003da2:	2300      	movs	r3, #0
 8003da4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3714      	adds	r7, #20
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	807b      	strh	r3, [r7, #2]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dc4:	787b      	ldrb	r3, [r7, #1]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dca:	887a      	ldrh	r2, [r7, #2]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd0:	e003      	b.n	8003dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dd2:	887b      	ldrh	r3, [r7, #2]
 8003dd4:	041a      	lsls	r2, r3, #16
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	619a      	str	r2, [r3, #24]
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003df2:	4b08      	ldr	r3, [pc, #32]	@ (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d006      	beq.n	8003e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dfe:	4a05      	ldr	r2, [pc, #20]	@ (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e00:	88fb      	ldrh	r3, [r7, #6]
 8003e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 f806 	bl	8003e18 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e0c:	bf00      	nop
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40013c00 	.word	0x40013c00

08003e18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	4603      	mov	r3, r0
 8003e20:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
	...

08003e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e267      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d075      	beq.n	8003f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e4e:	4b88      	ldr	r3, [pc, #544]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d00c      	beq.n	8003e74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e5a:	4b85      	ldr	r3, [pc, #532]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e62:	2b08      	cmp	r3, #8
 8003e64:	d112      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e66:	4b82      	ldr	r3, [pc, #520]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e72:	d10b      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4b7e      	ldr	r3, [pc, #504]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d05b      	beq.n	8003f38 <HAL_RCC_OscConfig+0x108>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d157      	bne.n	8003f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e242      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x74>
 8003e96:	4b76      	ldr	r3, [pc, #472]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a75      	ldr	r2, [pc, #468]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	e01d      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x98>
 8003eae:	4b70      	ldr	r3, [pc, #448]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a6f      	ldr	r2, [pc, #444]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b6d      	ldr	r3, [pc, #436]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a6c      	ldr	r2, [pc, #432]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ec8:	4b69      	ldr	r3, [pc, #420]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a68      	ldr	r2, [pc, #416]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b66      	ldr	r3, [pc, #408]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a65      	ldr	r2, [pc, #404]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee8:	f7ff fbdc 	bl	80036a4 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7ff fbd8 	bl	80036a4 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	@ 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e207      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	4b5b      	ldr	r3, [pc, #364]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xc0>
 8003f0e:	e014      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f10:	f7ff fbc8 	bl	80036a4 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f18:	f7ff fbc4 	bl	80036a4 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	@ 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e1f3      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2a:	4b51      	ldr	r3, [pc, #324]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0xe8>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d063      	beq.n	800400e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f46:	4b4a      	ldr	r3, [pc, #296]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00b      	beq.n	8003f6a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f52:	4b47      	ldr	r3, [pc, #284]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d11c      	bne.n	8003f98 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f5e:	4b44      	ldr	r3, [pc, #272]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d116      	bne.n	8003f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f6a:	4b41      	ldr	r3, [pc, #260]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d005      	beq.n	8003f82 <HAL_RCC_OscConfig+0x152>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d001      	beq.n	8003f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e1c7      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f82:	4b3b      	ldr	r3, [pc, #236]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4937      	ldr	r1, [pc, #220]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f96:	e03a      	b.n	800400e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d020      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fa0:	4b34      	ldr	r3, [pc, #208]	@ (8004074 <HAL_RCC_OscConfig+0x244>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa6:	f7ff fb7d 	bl	80036a4 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fae:	f7ff fb79 	bl	80036a4 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e1a8      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fcc:	4b28      	ldr	r3, [pc, #160]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	00db      	lsls	r3, r3, #3
 8003fda:	4925      	ldr	r1, [pc, #148]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	600b      	str	r3, [r1, #0]
 8003fe0:	e015      	b.n	800400e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fe2:	4b24      	ldr	r3, [pc, #144]	@ (8004074 <HAL_RCC_OscConfig+0x244>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe8:	f7ff fb5c 	bl	80036a4 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ff0:	f7ff fb58 	bl	80036a4 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e187      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004002:	4b1b      	ldr	r3, [pc, #108]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d036      	beq.n	8004088 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d016      	beq.n	8004050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004022:	4b15      	ldr	r3, [pc, #84]	@ (8004078 <HAL_RCC_OscConfig+0x248>)
 8004024:	2201      	movs	r2, #1
 8004026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7ff fb3c 	bl	80036a4 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004030:	f7ff fb38 	bl	80036a4 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e167      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004042:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <HAL_RCC_OscConfig+0x240>)
 8004044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x200>
 800404e:	e01b      	b.n	8004088 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004050:	4b09      	ldr	r3, [pc, #36]	@ (8004078 <HAL_RCC_OscConfig+0x248>)
 8004052:	2200      	movs	r2, #0
 8004054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004056:	f7ff fb25 	bl	80036a4 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800405c:	e00e      	b.n	800407c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800405e:	f7ff fb21 	bl	80036a4 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d907      	bls.n	800407c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e150      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
 8004070:	40023800 	.word	0x40023800
 8004074:	42470000 	.word	0x42470000
 8004078:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407c:	4b88      	ldr	r3, [pc, #544]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800407e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1ea      	bne.n	800405e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 8097 	beq.w	80041c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004096:	2300      	movs	r3, #0
 8004098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800409a:	4b81      	ldr	r3, [pc, #516]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10f      	bne.n	80040c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	60bb      	str	r3, [r7, #8]
 80040aa:	4b7d      	ldr	r3, [pc, #500]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	4a7c      	ldr	r2, [pc, #496]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80040b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80040b6:	4b7a      	ldr	r3, [pc, #488]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040be:	60bb      	str	r3, [r7, #8]
 80040c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040c2:	2301      	movs	r3, #1
 80040c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c6:	4b77      	ldr	r3, [pc, #476]	@ (80042a4 <HAL_RCC_OscConfig+0x474>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d118      	bne.n	8004104 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040d2:	4b74      	ldr	r3, [pc, #464]	@ (80042a4 <HAL_RCC_OscConfig+0x474>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a73      	ldr	r2, [pc, #460]	@ (80042a4 <HAL_RCC_OscConfig+0x474>)
 80040d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040de:	f7ff fae1 	bl	80036a4 <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e4:	e008      	b.n	80040f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e6:	f7ff fadd 	bl	80036a4 <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e10c      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f8:	4b6a      	ldr	r3, [pc, #424]	@ (80042a4 <HAL_RCC_OscConfig+0x474>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0f0      	beq.n	80040e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d106      	bne.n	800411a <HAL_RCC_OscConfig+0x2ea>
 800410c:	4b64      	ldr	r3, [pc, #400]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800410e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004110:	4a63      	ldr	r2, [pc, #396]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	6713      	str	r3, [r2, #112]	@ 0x70
 8004118:	e01c      	b.n	8004154 <HAL_RCC_OscConfig+0x324>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b05      	cmp	r3, #5
 8004120:	d10c      	bne.n	800413c <HAL_RCC_OscConfig+0x30c>
 8004122:	4b5f      	ldr	r3, [pc, #380]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004126:	4a5e      	ldr	r2, [pc, #376]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004128:	f043 0304 	orr.w	r3, r3, #4
 800412c:	6713      	str	r3, [r2, #112]	@ 0x70
 800412e:	4b5c      	ldr	r3, [pc, #368]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004132:	4a5b      	ldr	r2, [pc, #364]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	6713      	str	r3, [r2, #112]	@ 0x70
 800413a:	e00b      	b.n	8004154 <HAL_RCC_OscConfig+0x324>
 800413c:	4b58      	ldr	r3, [pc, #352]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800413e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004140:	4a57      	ldr	r2, [pc, #348]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004142:	f023 0301 	bic.w	r3, r3, #1
 8004146:	6713      	str	r3, [r2, #112]	@ 0x70
 8004148:	4b55      	ldr	r3, [pc, #340]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800414a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414c:	4a54      	ldr	r2, [pc, #336]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800414e:	f023 0304 	bic.w	r3, r3, #4
 8004152:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d015      	beq.n	8004188 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415c:	f7ff faa2 	bl	80036a4 <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004162:	e00a      	b.n	800417a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004164:	f7ff fa9e 	bl	80036a4 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004172:	4293      	cmp	r3, r2
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e0cb      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417a:	4b49      	ldr	r3, [pc, #292]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800417c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0ee      	beq.n	8004164 <HAL_RCC_OscConfig+0x334>
 8004186:	e014      	b.n	80041b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004188:	f7ff fa8c 	bl	80036a4 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004190:	f7ff fa88 	bl	80036a4 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e0b5      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a6:	4b3e      	ldr	r3, [pc, #248]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1ee      	bne.n	8004190 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041b2:	7dfb      	ldrb	r3, [r7, #23]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d105      	bne.n	80041c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041b8:	4b39      	ldr	r3, [pc, #228]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	4a38      	ldr	r2, [pc, #224]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80041be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f000 80a1 	beq.w	8004310 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ce:	4b34      	ldr	r3, [pc, #208]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d05c      	beq.n	8004294 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d141      	bne.n	8004266 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e2:	4b31      	ldr	r3, [pc, #196]	@ (80042a8 <HAL_RCC_OscConfig+0x478>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7ff fa5c 	bl	80036a4 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f0:	f7ff fa58 	bl	80036a4 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e087      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004202:	4b27      	ldr	r3, [pc, #156]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1f0      	bne.n	80041f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	69da      	ldr	r2, [r3, #28]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	019b      	lsls	r3, r3, #6
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004224:	085b      	lsrs	r3, r3, #1
 8004226:	3b01      	subs	r3, #1
 8004228:	041b      	lsls	r3, r3, #16
 800422a:	431a      	orrs	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004230:	061b      	lsls	r3, r3, #24
 8004232:	491b      	ldr	r1, [pc, #108]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004234:	4313      	orrs	r3, r2
 8004236:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004238:	4b1b      	ldr	r3, [pc, #108]	@ (80042a8 <HAL_RCC_OscConfig+0x478>)
 800423a:	2201      	movs	r2, #1
 800423c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423e:	f7ff fa31 	bl	80036a4 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004244:	e008      	b.n	8004258 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004246:	f7ff fa2d 	bl	80036a4 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e05c      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004258:	4b11      	ldr	r3, [pc, #68]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0f0      	beq.n	8004246 <HAL_RCC_OscConfig+0x416>
 8004264:	e054      	b.n	8004310 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004266:	4b10      	ldr	r3, [pc, #64]	@ (80042a8 <HAL_RCC_OscConfig+0x478>)
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426c:	f7ff fa1a 	bl	80036a4 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004274:	f7ff fa16 	bl	80036a4 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e045      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004286:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <HAL_RCC_OscConfig+0x470>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x444>
 8004292:	e03d      	b.n	8004310 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d107      	bne.n	80042ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e038      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
 80042a0:	40023800 	.word	0x40023800
 80042a4:	40007000 	.word	0x40007000
 80042a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042ac:	4b1b      	ldr	r3, [pc, #108]	@ (800431c <HAL_RCC_OscConfig+0x4ec>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d028      	beq.n	800430c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d121      	bne.n	800430c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d11a      	bne.n	800430c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042dc:	4013      	ands	r3, r2
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d111      	bne.n	800430c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f2:	085b      	lsrs	r3, r3, #1
 80042f4:	3b01      	subs	r3, #1
 80042f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d107      	bne.n	800430c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004306:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3718      	adds	r7, #24
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40023800 	.word	0x40023800

08004320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0cc      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004334:	4b68      	ldr	r3, [pc, #416]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d90c      	bls.n	800435c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004342:	4b65      	ldr	r3, [pc, #404]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800434a:	4b63      	ldr	r3, [pc, #396]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	429a      	cmp	r2, r3
 8004356:	d001      	beq.n	800435c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0b8      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d020      	beq.n	80043aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004374:	4b59      	ldr	r3, [pc, #356]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4a58      	ldr	r2, [pc, #352]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800437e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800438c:	4b53      	ldr	r3, [pc, #332]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	4a52      	ldr	r2, [pc, #328]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004398:	4b50      	ldr	r3, [pc, #320]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	494d      	ldr	r1, [pc, #308]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d044      	beq.n	8004440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d107      	bne.n	80043ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043be:	4b47      	ldr	r3, [pc, #284]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d119      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e07f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d003      	beq.n	80043de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043da:	2b03      	cmp	r3, #3
 80043dc:	d107      	bne.n	80043ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043de:	4b3f      	ldr	r3, [pc, #252]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d109      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e06f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ee:	4b3b      	ldr	r3, [pc, #236]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e067      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043fe:	4b37      	ldr	r3, [pc, #220]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f023 0203 	bic.w	r2, r3, #3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	4934      	ldr	r1, [pc, #208]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	4313      	orrs	r3, r2
 800440e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004410:	f7ff f948 	bl	80036a4 <HAL_GetTick>
 8004414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004416:	e00a      	b.n	800442e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004418:	f7ff f944 	bl	80036a4 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004426:	4293      	cmp	r3, r2
 8004428:	d901      	bls.n	800442e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e04f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442e:	4b2b      	ldr	r3, [pc, #172]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 020c 	and.w	r2, r3, #12
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	429a      	cmp	r2, r3
 800443e:	d1eb      	bne.n	8004418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004440:	4b25      	ldr	r3, [pc, #148]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d20c      	bcs.n	8004468 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444e:	4b22      	ldr	r3, [pc, #136]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004456:	4b20      	ldr	r3, [pc, #128]	@ (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	429a      	cmp	r2, r3
 8004462:	d001      	beq.n	8004468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e032      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004474:	4b19      	ldr	r3, [pc, #100]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	4916      	ldr	r1, [pc, #88]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	4313      	orrs	r3, r2
 8004484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0308 	and.w	r3, r3, #8
 800448e:	2b00      	cmp	r3, #0
 8004490:	d009      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004492:	4b12      	ldr	r3, [pc, #72]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	490e      	ldr	r1, [pc, #56]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044a6:	f000 f821 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80044aa:	4602      	mov	r2, r0
 80044ac:	4b0b      	ldr	r3, [pc, #44]	@ (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	490a      	ldr	r1, [pc, #40]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c0>)
 80044b8:	5ccb      	ldrb	r3, [r1, r3]
 80044ba:	fa22 f303 	lsr.w	r3, r2, r3
 80044be:	4a09      	ldr	r2, [pc, #36]	@ (80044e4 <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044c2:	4b09      	ldr	r3, [pc, #36]	@ (80044e8 <HAL_RCC_ClockConfig+0x1c8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff f8a8 	bl	800361c <HAL_InitTick>

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	40023c00 	.word	0x40023c00
 80044dc:	40023800 	.word	0x40023800
 80044e0:	08006acc 	.word	0x08006acc
 80044e4:	2000010c 	.word	0x2000010c
 80044e8:	20000110 	.word	0x20000110

080044ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044f0:	b094      	sub	sp, #80	@ 0x50
 80044f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004504:	4b79      	ldr	r3, [pc, #484]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f003 030c 	and.w	r3, r3, #12
 800450c:	2b08      	cmp	r3, #8
 800450e:	d00d      	beq.n	800452c <HAL_RCC_GetSysClockFreq+0x40>
 8004510:	2b08      	cmp	r3, #8
 8004512:	f200 80e1 	bhi.w	80046d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <HAL_RCC_GetSysClockFreq+0x34>
 800451a:	2b04      	cmp	r3, #4
 800451c:	d003      	beq.n	8004526 <HAL_RCC_GetSysClockFreq+0x3a>
 800451e:	e0db      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004520:	4b73      	ldr	r3, [pc, #460]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004524:	e0db      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004526:	4b73      	ldr	r3, [pc, #460]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004528:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800452a:	e0d8      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800452c:	4b6f      	ldr	r3, [pc, #444]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004534:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004536:	4b6d      	ldr	r3, [pc, #436]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d063      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004542:	4b6a      	ldr	r3, [pc, #424]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	099b      	lsrs	r3, r3, #6
 8004548:	2200      	movs	r2, #0
 800454a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800454c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800454e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004554:	633b      	str	r3, [r7, #48]	@ 0x30
 8004556:	2300      	movs	r3, #0
 8004558:	637b      	str	r3, [r7, #52]	@ 0x34
 800455a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800455e:	4622      	mov	r2, r4
 8004560:	462b      	mov	r3, r5
 8004562:	f04f 0000 	mov.w	r0, #0
 8004566:	f04f 0100 	mov.w	r1, #0
 800456a:	0159      	lsls	r1, r3, #5
 800456c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004570:	0150      	lsls	r0, r2, #5
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	4621      	mov	r1, r4
 8004578:	1a51      	subs	r1, r2, r1
 800457a:	6139      	str	r1, [r7, #16]
 800457c:	4629      	mov	r1, r5
 800457e:	eb63 0301 	sbc.w	r3, r3, r1
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004590:	4659      	mov	r1, fp
 8004592:	018b      	lsls	r3, r1, #6
 8004594:	4651      	mov	r1, sl
 8004596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800459a:	4651      	mov	r1, sl
 800459c:	018a      	lsls	r2, r1, #6
 800459e:	4651      	mov	r1, sl
 80045a0:	ebb2 0801 	subs.w	r8, r2, r1
 80045a4:	4659      	mov	r1, fp
 80045a6:	eb63 0901 	sbc.w	r9, r3, r1
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	f04f 0300 	mov.w	r3, #0
 80045b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045be:	4690      	mov	r8, r2
 80045c0:	4699      	mov	r9, r3
 80045c2:	4623      	mov	r3, r4
 80045c4:	eb18 0303 	adds.w	r3, r8, r3
 80045c8:	60bb      	str	r3, [r7, #8]
 80045ca:	462b      	mov	r3, r5
 80045cc:	eb49 0303 	adc.w	r3, r9, r3
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	f04f 0200 	mov.w	r2, #0
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045de:	4629      	mov	r1, r5
 80045e0:	024b      	lsls	r3, r1, #9
 80045e2:	4621      	mov	r1, r4
 80045e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045e8:	4621      	mov	r1, r4
 80045ea:	024a      	lsls	r2, r1, #9
 80045ec:	4610      	mov	r0, r2
 80045ee:	4619      	mov	r1, r3
 80045f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045f2:	2200      	movs	r2, #0
 80045f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045fc:	f7fb fde4 	bl	80001c8 <__aeabi_uldivmod>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4613      	mov	r3, r2
 8004606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004608:	e058      	b.n	80046bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800460a:	4b38      	ldr	r3, [pc, #224]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	099b      	lsrs	r3, r3, #6
 8004610:	2200      	movs	r2, #0
 8004612:	4618      	mov	r0, r3
 8004614:	4611      	mov	r1, r2
 8004616:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800461a:	623b      	str	r3, [r7, #32]
 800461c:	2300      	movs	r3, #0
 800461e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004620:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004624:	4642      	mov	r2, r8
 8004626:	464b      	mov	r3, r9
 8004628:	f04f 0000 	mov.w	r0, #0
 800462c:	f04f 0100 	mov.w	r1, #0
 8004630:	0159      	lsls	r1, r3, #5
 8004632:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004636:	0150      	lsls	r0, r2, #5
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4641      	mov	r1, r8
 800463e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004642:	4649      	mov	r1, r9
 8004644:	eb63 0b01 	sbc.w	fp, r3, r1
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004654:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004658:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800465c:	ebb2 040a 	subs.w	r4, r2, sl
 8004660:	eb63 050b 	sbc.w	r5, r3, fp
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	f04f 0300 	mov.w	r3, #0
 800466c:	00eb      	lsls	r3, r5, #3
 800466e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004672:	00e2      	lsls	r2, r4, #3
 8004674:	4614      	mov	r4, r2
 8004676:	461d      	mov	r5, r3
 8004678:	4643      	mov	r3, r8
 800467a:	18e3      	adds	r3, r4, r3
 800467c:	603b      	str	r3, [r7, #0]
 800467e:	464b      	mov	r3, r9
 8004680:	eb45 0303 	adc.w	r3, r5, r3
 8004684:	607b      	str	r3, [r7, #4]
 8004686:	f04f 0200 	mov.w	r2, #0
 800468a:	f04f 0300 	mov.w	r3, #0
 800468e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004692:	4629      	mov	r1, r5
 8004694:	028b      	lsls	r3, r1, #10
 8004696:	4621      	mov	r1, r4
 8004698:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800469c:	4621      	mov	r1, r4
 800469e:	028a      	lsls	r2, r1, #10
 80046a0:	4610      	mov	r0, r2
 80046a2:	4619      	mov	r1, r3
 80046a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046a6:	2200      	movs	r2, #0
 80046a8:	61bb      	str	r3, [r7, #24]
 80046aa:	61fa      	str	r2, [r7, #28]
 80046ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046b0:	f7fb fd8a 	bl	80001c8 <__aeabi_uldivmod>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4613      	mov	r3, r2
 80046ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046bc:	4b0b      	ldr	r3, [pc, #44]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x200>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	0c1b      	lsrs	r3, r3, #16
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	3301      	adds	r3, #1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80046cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046d6:	e002      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046d8:	4b05      	ldr	r3, [pc, #20]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80046da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3750      	adds	r7, #80	@ 0x50
 80046e4:	46bd      	mov	sp, r7
 80046e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ea:	bf00      	nop
 80046ec:	40023800 	.word	0x40023800
 80046f0:	00f42400 	.word	0x00f42400
 80046f4:	007a1200 	.word	0x007a1200

080046f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046fc:	4b03      	ldr	r3, [pc, #12]	@ (800470c <HAL_RCC_GetHCLKFreq+0x14>)
 80046fe:	681b      	ldr	r3, [r3, #0]
}
 8004700:	4618      	mov	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	2000010c 	.word	0x2000010c

08004710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004714:	f7ff fff0 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 8004718:	4602      	mov	r2, r0
 800471a:	4b05      	ldr	r3, [pc, #20]	@ (8004730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	0a9b      	lsrs	r3, r3, #10
 8004720:	f003 0307 	and.w	r3, r3, #7
 8004724:	4903      	ldr	r1, [pc, #12]	@ (8004734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004726:	5ccb      	ldrb	r3, [r1, r3]
 8004728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800472c:	4618      	mov	r0, r3
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40023800 	.word	0x40023800
 8004734:	08006adc 	.word	0x08006adc

08004738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800473c:	f7ff ffdc 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 8004740:	4602      	mov	r2, r0
 8004742:	4b05      	ldr	r3, [pc, #20]	@ (8004758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	0b5b      	lsrs	r3, r3, #13
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	4903      	ldr	r1, [pc, #12]	@ (800475c <HAL_RCC_GetPCLK2Freq+0x24>)
 800474e:	5ccb      	ldrb	r3, [r1, r3]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	08006adc 	.word	0x08006adc

08004760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e041      	b.n	80047f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fe fbf4 	bl	8002f74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3304      	adds	r3, #4
 800479c:	4619      	mov	r1, r3
 800479e:	4610      	mov	r0, r2
 80047a0:	f000 fc4c 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e04e      	b.n	80048b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a23      	ldr	r2, [pc, #140]	@ (80048c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d022      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004842:	d01d      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a1f      	ldr	r2, [pc, #124]	@ (80048c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d018      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a1e      	ldr	r2, [pc, #120]	@ (80048cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d013      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a1c      	ldr	r2, [pc, #112]	@ (80048d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00e      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1b      	ldr	r2, [pc, #108]	@ (80048d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d009      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a19      	ldr	r2, [pc, #100]	@ (80048d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d004      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a18      	ldr	r2, [pc, #96]	@ (80048dc <HAL_TIM_Base_Start_IT+0xdc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b06      	cmp	r3, #6
 8004890:	d010      	beq.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a2:	e007      	b.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40010400 	.word	0x40010400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40001800 	.word	0x40001800

080048e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e041      	b.n	8004976 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fe fae0 	bl	8002ecc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	4619      	mov	r1, r3
 800491e:	4610      	mov	r0, r2
 8004920:	f000 fb8c 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d109      	bne.n	80049a4 <HAL_TIM_PWM_Start+0x24>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e022      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d109      	bne.n	80049be <HAL_TIM_PWM_Start+0x3e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	bf14      	ite	ne
 80049b6:	2301      	movne	r3, #1
 80049b8:	2300      	moveq	r3, #0
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	e015      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d109      	bne.n	80049d8 <HAL_TIM_PWM_Start+0x58>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	bf14      	ite	ne
 80049d0:	2301      	movne	r3, #1
 80049d2:	2300      	moveq	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e008      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	bf14      	ite	ne
 80049e4:	2301      	movne	r3, #1
 80049e6:	2300      	moveq	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e07c      	b.n	8004aec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0x82>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a00:	e013      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b04      	cmp	r3, #4
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0x92>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a10:	e00b      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xa2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a20:	e003      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2202      	movs	r2, #2
 8004a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fe68 	bl	8005708 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2d      	ldr	r2, [pc, #180]	@ (8004af4 <HAL_TIM_PWM_Start+0x174>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d004      	beq.n	8004a4c <HAL_TIM_PWM_Start+0xcc>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2c      	ldr	r2, [pc, #176]	@ (8004af8 <HAL_TIM_PWM_Start+0x178>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d101      	bne.n	8004a50 <HAL_TIM_PWM_Start+0xd0>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <HAL_TIM_PWM_Start+0xd2>
 8004a50:	2300      	movs	r3, #0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d007      	beq.n	8004a66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a22      	ldr	r2, [pc, #136]	@ (8004af4 <HAL_TIM_PWM_Start+0x174>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d022      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a78:	d01d      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8004afc <HAL_TIM_PWM_Start+0x17c>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d018      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1d      	ldr	r2, [pc, #116]	@ (8004b00 <HAL_TIM_PWM_Start+0x180>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d013      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1c      	ldr	r2, [pc, #112]	@ (8004b04 <HAL_TIM_PWM_Start+0x184>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00e      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	@ (8004af8 <HAL_TIM_PWM_Start+0x178>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d009      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a18      	ldr	r2, [pc, #96]	@ (8004b08 <HAL_TIM_PWM_Start+0x188>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <HAL_TIM_PWM_Start+0x18c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d111      	bne.n	8004ada <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b06      	cmp	r3, #6
 8004ac6:	d010      	beq.n	8004aea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0201 	orr.w	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad8:	e007      	b.n	8004aea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	40010000 	.word	0x40010000
 8004af8:	40010400 	.word	0x40010400
 8004afc:	40000400 	.word	0x40000400
 8004b00:	40000800 	.word	0x40000800
 8004b04:	40000c00 	.word	0x40000c00
 8004b08:	40014000 	.word	0x40014000
 8004b0c:	40001800 	.word	0x40001800

08004b10 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	6839      	ldr	r1, [r7, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fdf0 	bl	8005708 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a2e      	ldr	r2, [pc, #184]	@ (8004be8 <HAL_TIM_PWM_Stop+0xd8>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d004      	beq.n	8004b3c <HAL_TIM_PWM_Stop+0x2c>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a2d      	ldr	r2, [pc, #180]	@ (8004bec <HAL_TIM_PWM_Stop+0xdc>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d101      	bne.n	8004b40 <HAL_TIM_PWM_Stop+0x30>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e000      	b.n	8004b42 <HAL_TIM_PWM_Stop+0x32>
 8004b40:	2300      	movs	r3, #0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d017      	beq.n	8004b76 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6a1a      	ldr	r2, [r3, #32]
 8004b4c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b50:	4013      	ands	r3, r2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10f      	bne.n	8004b76 <HAL_TIM_PWM_Stop+0x66>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6a1a      	ldr	r2, [r3, #32]
 8004b5c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b60:	4013      	ands	r3, r2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d107      	bne.n	8004b76 <HAL_TIM_PWM_Stop+0x66>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6a1a      	ldr	r2, [r3, #32]
 8004b7c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10f      	bne.n	8004ba6 <HAL_TIM_PWM_Stop+0x96>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6a1a      	ldr	r2, [r3, #32]
 8004b8c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d107      	bne.n	8004ba6 <HAL_TIM_PWM_Stop+0x96>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 0201 	bic.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d104      	bne.n	8004bb6 <HAL_TIM_PWM_Stop+0xa6>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bb4:	e013      	b.n	8004bde <HAL_TIM_PWM_Stop+0xce>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d104      	bne.n	8004bc6 <HAL_TIM_PWM_Stop+0xb6>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc4:	e00b      	b.n	8004bde <HAL_TIM_PWM_Stop+0xce>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	d104      	bne.n	8004bd6 <HAL_TIM_PWM_Stop+0xc6>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd4:	e003      	b.n	8004bde <HAL_TIM_PWM_Stop+0xce>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40010000 	.word	0x40010000
 8004bec:	40010400 	.word	0x40010400

08004bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d020      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01b      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0202 	mvn.w	r2, #2
 8004c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f9e0 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004c40:	e005      	b.n	8004c4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f9d2 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f9e3 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d020      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01b      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0204 	mvn.w	r2, #4
 8004c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2202      	movs	r2, #2
 8004c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f9ba 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004c8c:	e005      	b.n	8004c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f9ac 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f9bd 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d020      	beq.n	8004cec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01b      	beq.n	8004cec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0208 	mvn.w	r2, #8
 8004cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f994 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004cd8:	e005      	b.n	8004ce6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f986 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f997 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f003 0310 	and.w	r3, r3, #16
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d020      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f003 0310 	and.w	r3, r3, #16
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d01b      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0210 	mvn.w	r2, #16
 8004d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2208      	movs	r2, #8
 8004d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f96e 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004d24:	e005      	b.n	8004d32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f960 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f971 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00c      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0201 	mvn.w	r2, #1
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f93e 	bl	8004fd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00c      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fdc2 	bl	8005904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00c      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d007      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 f942 	bl	8005028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00c      	beq.n	8004dc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f003 0320 	and.w	r3, r3, #32
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d007      	beq.n	8004dc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0220 	mvn.w	r2, #32
 8004dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fd94 	bl	80058f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dc8:	bf00      	nop
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d101      	bne.n	8004dee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dea:	2302      	movs	r3, #2
 8004dec:	e0ae      	b.n	8004f4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b0c      	cmp	r3, #12
 8004dfa:	f200 809f 	bhi.w	8004f3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8004e04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e04:	08004e39 	.word	0x08004e39
 8004e08:	08004f3d 	.word	0x08004f3d
 8004e0c:	08004f3d 	.word	0x08004f3d
 8004e10:	08004f3d 	.word	0x08004f3d
 8004e14:	08004e79 	.word	0x08004e79
 8004e18:	08004f3d 	.word	0x08004f3d
 8004e1c:	08004f3d 	.word	0x08004f3d
 8004e20:	08004f3d 	.word	0x08004f3d
 8004e24:	08004ebb 	.word	0x08004ebb
 8004e28:	08004f3d 	.word	0x08004f3d
 8004e2c:	08004f3d 	.word	0x08004f3d
 8004e30:	08004f3d 	.word	0x08004f3d
 8004e34:	08004efb 	.word	0x08004efb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68b9      	ldr	r1, [r7, #8]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 f9a2 	bl	8005188 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	699a      	ldr	r2, [r3, #24]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0208 	orr.w	r2, r2, #8
 8004e52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699a      	ldr	r2, [r3, #24]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0204 	bic.w	r2, r2, #4
 8004e62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6999      	ldr	r1, [r3, #24]
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	619a      	str	r2, [r3, #24]
      break;
 8004e76:	e064      	b.n	8004f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68b9      	ldr	r1, [r7, #8]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 f9f2 	bl	8005268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699a      	ldr	r2, [r3, #24]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6999      	ldr	r1, [r3, #24]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	021a      	lsls	r2, r3, #8
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	619a      	str	r2, [r3, #24]
      break;
 8004eb8:	e043      	b.n	8004f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68b9      	ldr	r1, [r7, #8]
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 fa47 	bl	8005354 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69da      	ldr	r2, [r3, #28]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f042 0208 	orr.w	r2, r2, #8
 8004ed4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	69da      	ldr	r2, [r3, #28]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0204 	bic.w	r2, r2, #4
 8004ee4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69d9      	ldr	r1, [r3, #28]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	61da      	str	r2, [r3, #28]
      break;
 8004ef8:	e023      	b.n	8004f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fa9b 	bl	800543c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69d9      	ldr	r1, [r3, #28]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	021a      	lsls	r2, r3, #8
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	61da      	str	r2, [r3, #28]
      break;
 8004f3a:	e002      	b.n	8004f42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_TIM_SlaveConfigSynchro+0x18>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e031      	b.n	8004fd0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004f7c:	6839      	ldr	r1, [r7, #0]
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fab2 	bl	80054e8 <TIM_SlaveTimer_SetConfig>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d009      	beq.n	8004f9e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e018      	b.n	8004fd0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fac:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004fbc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a43      	ldr	r2, [pc, #268]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d013      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505a:	d00f      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a40      	ldr	r2, [pc, #256]	@ (8005160 <TIM_Base_SetConfig+0x124>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d00b      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a3f      	ldr	r2, [pc, #252]	@ (8005164 <TIM_Base_SetConfig+0x128>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d007      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3e      	ldr	r2, [pc, #248]	@ (8005168 <TIM_Base_SetConfig+0x12c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d003      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a3d      	ldr	r2, [pc, #244]	@ (800516c <TIM_Base_SetConfig+0x130>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d108      	bne.n	800508e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a32      	ldr	r2, [pc, #200]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d02b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d027      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005160 <TIM_Base_SetConfig+0x124>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d023      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005164 <TIM_Base_SetConfig+0x128>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005168 <TIM_Base_SetConfig+0x12c>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d01b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a2c      	ldr	r2, [pc, #176]	@ (800516c <TIM_Base_SetConfig+0x130>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d017      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005170 <TIM_Base_SetConfig+0x134>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005174 <TIM_Base_SetConfig+0x138>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a29      	ldr	r2, [pc, #164]	@ (8005178 <TIM_Base_SetConfig+0x13c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d00b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a28      	ldr	r2, [pc, #160]	@ (800517c <TIM_Base_SetConfig+0x140>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d007      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a27      	ldr	r2, [pc, #156]	@ (8005180 <TIM_Base_SetConfig+0x144>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d003      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a26      	ldr	r2, [pc, #152]	@ (8005184 <TIM_Base_SetConfig+0x148>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d108      	bne.n	8005100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	689a      	ldr	r2, [r3, #8]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a0e      	ldr	r2, [pc, #56]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_Base_SetConfig+0xf2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a10      	ldr	r2, [pc, #64]	@ (800516c <TIM_Base_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d103      	bne.n	8005136 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f043 0204 	orr.w	r2, r3, #4
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	601a      	str	r2, [r3, #0]
}
 800514e:	bf00      	nop
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40010000 	.word	0x40010000
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40000c00 	.word	0x40000c00
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40014400 	.word	0x40014400
 8005178:	40014800 	.word	0x40014800
 800517c:	40001800 	.word	0x40001800
 8005180:	40001c00 	.word	0x40001c00
 8005184:	40002000 	.word	0x40002000

08005188 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	f023 0201 	bic.w	r2, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0303 	bic.w	r3, r3, #3
 80051be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f023 0302 	bic.w	r3, r3, #2
 80051d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	4313      	orrs	r3, r2
 80051da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a20      	ldr	r2, [pc, #128]	@ (8005260 <TIM_OC1_SetConfig+0xd8>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d003      	beq.n	80051ec <TIM_OC1_SetConfig+0x64>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005264 <TIM_OC1_SetConfig+0xdc>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d10c      	bne.n	8005206 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f023 0308 	bic.w	r3, r3, #8
 80051f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f023 0304 	bic.w	r3, r3, #4
 8005204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a15      	ldr	r2, [pc, #84]	@ (8005260 <TIM_OC1_SetConfig+0xd8>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d003      	beq.n	8005216 <TIM_OC1_SetConfig+0x8e>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a14      	ldr	r2, [pc, #80]	@ (8005264 <TIM_OC1_SetConfig+0xdc>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d111      	bne.n	800523a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800521c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	4313      	orrs	r3, r2
 800522e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	621a      	str	r2, [r3, #32]
}
 8005254:	bf00      	nop
 8005256:	371c      	adds	r7, #28
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	40010000 	.word	0x40010000
 8005264:	40010400 	.word	0x40010400

08005268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005268:	b480      	push	{r7}
 800526a:	b087      	sub	sp, #28
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	f023 0210 	bic.w	r2, r3, #16
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800529e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	021b      	lsls	r3, r3, #8
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f023 0320 	bic.w	r3, r3, #32
 80052b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	011b      	lsls	r3, r3, #4
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a22      	ldr	r2, [pc, #136]	@ (800534c <TIM_OC2_SetConfig+0xe4>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d003      	beq.n	80052d0 <TIM_OC2_SetConfig+0x68>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a21      	ldr	r2, [pc, #132]	@ (8005350 <TIM_OC2_SetConfig+0xe8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d10d      	bne.n	80052ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a17      	ldr	r2, [pc, #92]	@ (800534c <TIM_OC2_SetConfig+0xe4>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d003      	beq.n	80052fc <TIM_OC2_SetConfig+0x94>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a16      	ldr	r2, [pc, #88]	@ (8005350 <TIM_OC2_SetConfig+0xe8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d113      	bne.n	8005324 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005302:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800530a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	4313      	orrs	r3, r2
 8005316:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	685a      	ldr	r2, [r3, #4]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	621a      	str	r2, [r3, #32]
}
 800533e:	bf00      	nop
 8005340:	371c      	adds	r7, #28
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	40010000 	.word	0x40010000
 8005350:	40010400 	.word	0x40010400

08005354 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f023 0303 	bic.w	r3, r3, #3
 800538a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800539c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	021b      	lsls	r3, r3, #8
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a21      	ldr	r2, [pc, #132]	@ (8005434 <TIM_OC3_SetConfig+0xe0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d003      	beq.n	80053ba <TIM_OC3_SetConfig+0x66>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a20      	ldr	r2, [pc, #128]	@ (8005438 <TIM_OC3_SetConfig+0xe4>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d10d      	bne.n	80053d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	021b      	lsls	r3, r3, #8
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a16      	ldr	r2, [pc, #88]	@ (8005434 <TIM_OC3_SetConfig+0xe0>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d003      	beq.n	80053e6 <TIM_OC3_SetConfig+0x92>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a15      	ldr	r2, [pc, #84]	@ (8005438 <TIM_OC3_SetConfig+0xe4>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d113      	bne.n	800540e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4313      	orrs	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	011b      	lsls	r3, r3, #4
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	4313      	orrs	r3, r2
 800540c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	621a      	str	r2, [r3, #32]
}
 8005428:	bf00      	nop
 800542a:	371c      	adds	r7, #28
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	40010000 	.word	0x40010000
 8005438:	40010400 	.word	0x40010400

0800543c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800543c:	b480      	push	{r7}
 800543e:	b087      	sub	sp, #28
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800546a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	021b      	lsls	r3, r3, #8
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005486:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	031b      	lsls	r3, r3, #12
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	4313      	orrs	r3, r2
 8005492:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a12      	ldr	r2, [pc, #72]	@ (80054e0 <TIM_OC4_SetConfig+0xa4>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d003      	beq.n	80054a4 <TIM_OC4_SetConfig+0x68>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a11      	ldr	r2, [pc, #68]	@ (80054e4 <TIM_OC4_SetConfig+0xa8>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d109      	bne.n	80054b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	019b      	lsls	r3, r3, #6
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40010000 	.word	0x40010000
 80054e4:	40010400 	.word	0x40010400

080054e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054f2:	2300      	movs	r3, #0
 80054f4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005504:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	f023 0307 	bic.w	r3, r3, #7
 8005516:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b70      	cmp	r3, #112	@ 0x70
 8005530:	d01a      	beq.n	8005568 <TIM_SlaveTimer_SetConfig+0x80>
 8005532:	2b70      	cmp	r3, #112	@ 0x70
 8005534:	d860      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 8005536:	2b60      	cmp	r3, #96	@ 0x60
 8005538:	d054      	beq.n	80055e4 <TIM_SlaveTimer_SetConfig+0xfc>
 800553a:	2b60      	cmp	r3, #96	@ 0x60
 800553c:	d85c      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 800553e:	2b50      	cmp	r3, #80	@ 0x50
 8005540:	d046      	beq.n	80055d0 <TIM_SlaveTimer_SetConfig+0xe8>
 8005542:	2b50      	cmp	r3, #80	@ 0x50
 8005544:	d858      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 8005546:	2b40      	cmp	r3, #64	@ 0x40
 8005548:	d019      	beq.n	800557e <TIM_SlaveTimer_SetConfig+0x96>
 800554a:	2b40      	cmp	r3, #64	@ 0x40
 800554c:	d854      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 800554e:	2b30      	cmp	r3, #48	@ 0x30
 8005550:	d055      	beq.n	80055fe <TIM_SlaveTimer_SetConfig+0x116>
 8005552:	2b30      	cmp	r3, #48	@ 0x30
 8005554:	d850      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 8005556:	2b20      	cmp	r3, #32
 8005558:	d051      	beq.n	80055fe <TIM_SlaveTimer_SetConfig+0x116>
 800555a:	2b20      	cmp	r3, #32
 800555c:	d84c      	bhi.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
 800555e:	2b00      	cmp	r3, #0
 8005560:	d04d      	beq.n	80055fe <TIM_SlaveTimer_SetConfig+0x116>
 8005562:	2b10      	cmp	r3, #16
 8005564:	d04b      	beq.n	80055fe <TIM_SlaveTimer_SetConfig+0x116>
 8005566:	e047      	b.n	80055f8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005578:	f000 f8a6 	bl	80056c8 <TIM_ETR_SetConfig>
      break;
 800557c:	e040      	b.n	8005600 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b05      	cmp	r3, #5
 8005584:	d101      	bne.n	800558a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e03b      	b.n	8005602 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6a1a      	ldr	r2, [r3, #32]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0201 	bic.w	r2, r2, #1
 80055a0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055b0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]
      break;
 80055ce:	e017      	b.n	8005600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055dc:	461a      	mov	r2, r3
 80055de:	f000 f814 	bl	800560a <TIM_TI1_ConfigInputStage>
      break;
 80055e2:	e00d      	b.n	8005600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055f0:	461a      	mov	r2, r3
 80055f2:	f000 f839 	bl	8005668 <TIM_TI2_ConfigInputStage>
      break;
 80055f6:	e003      	b.n	8005600 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	75fb      	strb	r3, [r7, #23]
      break;
 80055fc:	e000      	b.n	8005600 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80055fe:	bf00      	nop
  }

  return status;
 8005600:	7dfb      	ldrb	r3, [r7, #23]
}
 8005602:	4618      	mov	r0, r3
 8005604:	3718      	adds	r7, #24
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f023 0201 	bic.w	r2, r3, #1
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005634:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	f023 030a 	bic.w	r3, r3, #10
 8005646:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	4313      	orrs	r3, r2
 800564e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	621a      	str	r2, [r3, #32]
}
 800565c:	bf00      	nop
 800565e:	371c      	adds	r7, #28
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005668:	b480      	push	{r7}
 800566a:	b087      	sub	sp, #28
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	f023 0210 	bic.w	r2, r3, #16
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	031b      	lsls	r3, r3, #12
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	4313      	orrs	r3, r2
 800569c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	011b      	lsls	r3, r3, #4
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	621a      	str	r2, [r3, #32]
}
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	021a      	lsls	r2, r3, #8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	431a      	orrs	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	609a      	str	r2, [r3, #8]
}
 80056fc:	bf00      	nop
 80056fe:	371c      	adds	r7, #28
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 031f 	and.w	r3, r3, #31
 800571a:	2201      	movs	r2, #1
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a1a      	ldr	r2, [r3, #32]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	43db      	mvns	r3, r3
 800572a:	401a      	ands	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a1a      	ldr	r2, [r3, #32]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 031f 	and.w	r3, r3, #31
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	fa01 f303 	lsl.w	r3, r1, r3
 8005740:	431a      	orrs	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	621a      	str	r2, [r3, #32]
}
 8005746:	bf00      	nop
 8005748:	371c      	adds	r7, #28
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005768:	2302      	movs	r3, #2
 800576a:	e05a      	b.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a21      	ldr	r2, [pc, #132]	@ (8005830 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d022      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b8:	d01d      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a1d      	ldr	r2, [pc, #116]	@ (8005834 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d018      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005838 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d013      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a1a      	ldr	r2, [pc, #104]	@ (800583c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00e      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a18      	ldr	r2, [pc, #96]	@ (8005840 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d009      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a17      	ldr	r2, [pc, #92]	@ (8005844 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d004      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a15      	ldr	r2, [pc, #84]	@ (8005848 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d10c      	bne.n	8005810 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	4313      	orrs	r3, r2
 8005806:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	40010000 	.word	0x40010000
 8005834:	40000400 	.word	0x40000400
 8005838:	40000800 	.word	0x40000800
 800583c:	40000c00 	.word	0x40000c00
 8005840:	40010400 	.word	0x40010400
 8005844:	40014000 	.word	0x40014000
 8005848:	40001800 	.word	0x40001800

0800584c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005860:	2b01      	cmp	r3, #1
 8005862:	d101      	bne.n	8005868 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005864:	2302      	movs	r3, #2
 8005866:	e03d      	b.n	80058e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	4313      	orrs	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3714      	adds	r7, #20
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e042      	b.n	80059b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fd fc40 	bl	80031c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2224      	movs	r2, #36	@ 0x24
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800595a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 fe09 	bl	8006574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	695a      	ldr	r2, [r3, #20]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af02      	add	r7, sp, #8
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b20      	cmp	r3, #32
 80059d6:	d175      	bne.n	8005ac4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_UART_Transmit+0x2c>
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e06e      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2221      	movs	r2, #33	@ 0x21
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059f6:	f7fd fe55 	bl	80036a4 <HAL_GetTick>
 80059fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	88fa      	ldrh	r2, [r7, #6]
 8005a06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a10:	d108      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	e003      	b.n	8005a2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a2c:	e02e      	b.n	8005a8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2200      	movs	r2, #0
 8005a36:	2180      	movs	r1, #128	@ 0x80
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f000 fb6d 	bl	8006118 <UART_WaitOnFlagUntilTimeout>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d005      	beq.n	8005a50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e03a      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10b      	bne.n	8005a6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	3302      	adds	r3, #2
 8005a6a:	61bb      	str	r3, [r7, #24]
 8005a6c:	e007      	b.n	8005a7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	781a      	ldrb	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1cb      	bne.n	8005a2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2140      	movs	r1, #64	@ 0x40
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 fb39 	bl	8006118 <UART_WaitOnFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d005      	beq.n	8005ab8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e006      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e000      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ac4:	2302      	movs	r3, #2
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3720      	adds	r7, #32
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b08c      	sub	sp, #48	@ 0x30
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b20      	cmp	r3, #32
 8005ae6:	d14a      	bne.n	8005b7e <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d002      	beq.n	8005af4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005aee:	88fb      	ldrh	r3, [r7, #6]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e043      	b.n	8005b80 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005b04:	88fb      	ldrh	r3, [r7, #6]
 8005b06:	461a      	mov	r2, r3
 8005b08:	68b9      	ldr	r1, [r7, #8]
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 fb5d 	bl	80061ca <UART_Start_Receive_IT>
 8005b10:	4603      	mov	r3, r0
 8005b12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005b16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d12c      	bne.n	8005b78 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d125      	bne.n	8005b72 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b26:	2300      	movs	r3, #0
 8005b28:	613b      	str	r3, [r7, #16]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	613b      	str	r3, [r7, #16]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	613b      	str	r3, [r7, #16]
 8005b3a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	330c      	adds	r3, #12
 8005b42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	617b      	str	r3, [r7, #20]
   return(result);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f043 0310 	orr.w	r3, r3, #16
 8005b52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	330c      	adds	r3, #12
 8005b5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	6a39      	ldr	r1, [r7, #32]
 8005b62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e5      	bne.n	8005b3c <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005b70:	e002      	b.n	8005b78 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005b78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b7c:	e000      	b.n	8005b80 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005b7e:	2302      	movs	r3, #2
  }
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3730      	adds	r7, #48	@ 0x30
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b0ba      	sub	sp, #232	@ 0xe8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10f      	bne.n	8005bee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bd2:	f003 0320 	and.w	r3, r3, #32
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d009      	beq.n	8005bee <HAL_UART_IRQHandler+0x66>
 8005bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bde:	f003 0320 	and.w	r3, r3, #32
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fc05 	bl	80063f6 <UART_Receive_IT>
      return;
 8005bec:	e273      	b.n	80060d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005bee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 80de 	beq.w	8005db4 <HAL_UART_IRQHandler+0x22c>
 8005bf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d106      	bne.n	8005c12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c08:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80d1 	beq.w	8005db4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <HAL_UART_IRQHandler+0xae>
 8005c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d005      	beq.n	8005c36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2e:	f043 0201 	orr.w	r2, r3, #1
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00b      	beq.n	8005c5a <HAL_UART_IRQHandler+0xd2>
 8005c42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d005      	beq.n	8005c5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c52:	f043 0202 	orr.w	r2, r3, #2
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00b      	beq.n	8005c7e <HAL_UART_IRQHandler+0xf6>
 8005c66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d005      	beq.n	8005c7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c76:	f043 0204 	orr.w	r2, r3, #4
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c82:	f003 0308 	and.w	r3, r3, #8
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d011      	beq.n	8005cae <HAL_UART_IRQHandler+0x126>
 8005c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c8e:	f003 0320 	and.w	r3, r3, #32
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d105      	bne.n	8005ca2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d005      	beq.n	8005cae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca6:	f043 0208 	orr.w	r2, r3, #8
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 820a 	beq.w	80060cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cbc:	f003 0320 	and.w	r3, r3, #32
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d008      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x14e>
 8005cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cc8:	f003 0320 	and.w	r3, r3, #32
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fb90 	bl	80063f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce0:	2b40      	cmp	r3, #64	@ 0x40
 8005ce2:	bf0c      	ite	eq
 8005ce4:	2301      	moveq	r3, #1
 8005ce6:	2300      	movne	r3, #0
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf2:	f003 0308 	and.w	r3, r3, #8
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d103      	bne.n	8005d02 <HAL_UART_IRQHandler+0x17a>
 8005cfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d04f      	beq.n	8005da2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 fa9b 	bl	800623e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d12:	2b40      	cmp	r3, #64	@ 0x40
 8005d14:	d141      	bne.n	8005d9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3314      	adds	r3, #20
 8005d1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	3314      	adds	r3, #20
 8005d3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1d9      	bne.n	8005d16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d013      	beq.n	8005d92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d6e:	4a8a      	ldr	r2, [pc, #552]	@ (8005f98 <HAL_UART_IRQHandler+0x410>)
 8005d70:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fd fe45 	bl	8003a06 <HAL_DMA_Abort_IT>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d016      	beq.n	8005db0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d8c:	4610      	mov	r0, r2
 8005d8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d90:	e00e      	b.n	8005db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f9b6 	bl	8006104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d98:	e00a      	b.n	8005db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f9b2 	bl	8006104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da0:	e006      	b.n	8005db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f9ae 	bl	8006104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005dae:	e18d      	b.n	80060cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db0:	bf00      	nop
    return;
 8005db2:	e18b      	b.n	80060cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	f040 8167 	bne.w	800608c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc2:	f003 0310 	and.w	r3, r3, #16
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 8160 	beq.w	800608c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd0:	f003 0310 	and.w	r3, r3, #16
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8159 	beq.w	800608c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dda:	2300      	movs	r3, #0
 8005ddc:	60bb      	str	r3, [r7, #8]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	60bb      	str	r3, [r7, #8]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dfa:	2b40      	cmp	r3, #64	@ 0x40
 8005dfc:	f040 80ce 	bne.w	8005f9c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 80a9 	beq.w	8005f68 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	f080 80a2 	bcs.w	8005f68 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e36:	f000 8088 	beq.w	8005f4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	330c      	adds	r3, #12
 8005e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1d9      	bne.n	8005e3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3314      	adds	r3, #20
 8005e8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e98:	f023 0301 	bic.w	r3, r3, #1
 8005e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3314      	adds	r3, #20
 8005ea6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005eaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005eae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005eb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ebc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e1      	bne.n	8005e86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3314      	adds	r3, #20
 8005ec8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ecc:	e853 3f00 	ldrex	r3, [r3]
 8005ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ed4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ee6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005eec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e3      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f12:	e853 3f00 	ldrex	r3, [r3]
 8005f16:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f1a:	f023 0310 	bic.w	r3, r3, #16
 8005f1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005f2c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f2e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e3      	bne.n	8005f08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fd fcee 	bl	8003926 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2202      	movs	r2, #2
 8005f4e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	4619      	mov	r1, r3
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7fb fcd1 	bl	8001908 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005f66:	e0b3      	b.n	80060d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f70:	429a      	cmp	r2, r3
 8005f72:	f040 80ad 	bne.w	80060d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f80:	f040 80a6 	bne.w	80060d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f8e:	4619      	mov	r1, r3
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f7fb fcb9 	bl	8001908 <HAL_UARTEx_RxEventCallback>
      return;
 8005f96:	e09b      	b.n	80060d0 <HAL_UART_IRQHandler+0x548>
 8005f98:	08006305 	.word	0x08006305
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 808e 	beq.w	80060d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005fb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 8089 	beq.w	80060d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	330c      	adds	r3, #12
 8005fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fcc:	e853 3f00 	ldrex	r3, [r3]
 8005fd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	330c      	adds	r3, #12
 8005fe2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005fe6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005fe8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1e3      	bne.n	8005fc2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	3314      	adds	r3, #20
 8006000:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	e853 3f00 	ldrex	r3, [r3]
 8006008:	623b      	str	r3, [r7, #32]
   return(result);
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	f023 0301 	bic.w	r3, r3, #1
 8006010:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3314      	adds	r3, #20
 800601a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800601e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006020:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006022:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006024:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800602c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1e3      	bne.n	8005ffa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2220      	movs	r2, #32
 8006036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	330c      	adds	r3, #12
 8006046:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0310 	bic.w	r3, r3, #16
 8006056:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	330c      	adds	r3, #12
 8006060:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006064:	61fa      	str	r2, [r7, #28]
 8006066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	69b9      	ldr	r1, [r7, #24]
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	e841 2300 	strex	r3, r2, [r1]
 8006070:	617b      	str	r3, [r7, #20]
   return(result);
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e3      	bne.n	8006040 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800607e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7fb fc3f 	bl	8001908 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800608a:	e023      	b.n	80060d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800608c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006094:	2b00      	cmp	r3, #0
 8006096:	d009      	beq.n	80060ac <HAL_UART_IRQHandler+0x524>
 8006098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800609c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 f93e 	bl	8006326 <UART_Transmit_IT>
    return;
 80060aa:	e014      	b.n	80060d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00e      	beq.n	80060d6 <HAL_UART_IRQHandler+0x54e>
 80060b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d008      	beq.n	80060d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f97e 	bl	80063c6 <UART_EndTransmit_IT>
    return;
 80060ca:	e004      	b.n	80060d6 <HAL_UART_IRQHandler+0x54e>
    return;
 80060cc:	bf00      	nop
 80060ce:	e002      	b.n	80060d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80060d0:	bf00      	nop
 80060d2:	e000      	b.n	80060d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80060d4:	bf00      	nop
  }
}
 80060d6:	37e8      	adds	r7, #232	@ 0xe8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	4613      	mov	r3, r2
 8006126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006128:	e03b      	b.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006130:	d037      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006132:	f7fd fab7 	bl	80036a4 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	6a3a      	ldr	r2, [r7, #32]
 800613e:	429a      	cmp	r2, r3
 8006140:	d302      	bcc.n	8006148 <UART_WaitOnFlagUntilTimeout+0x30>
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e03a      	b.n	80061c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d023      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b80      	cmp	r3, #128	@ 0x80
 800615e:	d020      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	2b40      	cmp	r3, #64	@ 0x40
 8006164:	d01d      	beq.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0308 	and.w	r3, r3, #8
 8006170:	2b08      	cmp	r3, #8
 8006172:	d116      	bne.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006174:	2300      	movs	r3, #0
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 f857 	bl	800623e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2208      	movs	r2, #8
 8006194:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e00f      	b.n	80061c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	4013      	ands	r3, r2
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	bf0c      	ite	eq
 80061b2:	2301      	moveq	r3, #1
 80061b4:	2300      	movne	r3, #0
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	461a      	mov	r2, r3
 80061ba:	79fb      	ldrb	r3, [r7, #7]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d0b4      	beq.n	800612a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3718      	adds	r7, #24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b085      	sub	sp, #20
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	60f8      	str	r0, [r7, #12]
 80061d2:	60b9      	str	r1, [r7, #8]
 80061d4:	4613      	mov	r3, r2
 80061d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	88fa      	ldrh	r2, [r7, #6]
 80061e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2222      	movs	r2, #34	@ 0x22
 80061f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d007      	beq.n	8006210 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800620e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695a      	ldr	r2, [r3, #20]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0201 	orr.w	r2, r2, #1
 800621e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68da      	ldr	r2, [r3, #12]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f042 0220 	orr.w	r2, r2, #32
 800622e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr

0800623e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800623e:	b480      	push	{r7}
 8006240:	b095      	sub	sp, #84	@ 0x54
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	330c      	adds	r3, #12
 800624c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006250:	e853 3f00 	ldrex	r3, [r3]
 8006254:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006258:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800625c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	330c      	adds	r3, #12
 8006264:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006266:	643a      	str	r2, [r7, #64]	@ 0x40
 8006268:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800626c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800626e:	e841 2300 	strex	r3, r2, [r1]
 8006272:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1e5      	bne.n	8006246 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3314      	adds	r3, #20
 8006280:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006282:	6a3b      	ldr	r3, [r7, #32]
 8006284:	e853 3f00 	ldrex	r3, [r3]
 8006288:	61fb      	str	r3, [r7, #28]
   return(result);
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	f023 0301 	bic.w	r3, r3, #1
 8006290:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3314      	adds	r3, #20
 8006298:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800629a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800629c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e5      	bne.n	800627a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d119      	bne.n	80062ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	330c      	adds	r3, #12
 80062bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f023 0310 	bic.w	r3, r3, #16
 80062cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	330c      	adds	r3, #12
 80062d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062d6:	61ba      	str	r2, [r7, #24]
 80062d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	6979      	ldr	r1, [r7, #20]
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	613b      	str	r3, [r7, #16]
   return(result);
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e5      	bne.n	80062b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80062f8:	bf00      	nop
 80062fa:	3754      	adds	r7, #84	@ 0x54
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006310:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f7ff fef3 	bl	8006104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b21      	cmp	r3, #33	@ 0x21
 8006338:	d13e      	bne.n	80063b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006342:	d114      	bne.n	800636e <UART_Transmit_IT+0x48>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d110      	bne.n	800636e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	881b      	ldrh	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006360:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	1c9a      	adds	r2, r3, #2
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	621a      	str	r2, [r3, #32]
 800636c:	e008      	b.n	8006380 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	1c59      	adds	r1, r3, #1
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	6211      	str	r1, [r2, #32]
 8006378:	781a      	ldrb	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006384:	b29b      	uxth	r3, r3
 8006386:	3b01      	subs	r3, #1
 8006388:	b29b      	uxth	r3, r3
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	4619      	mov	r1, r3
 800638e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10f      	bne.n	80063b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	e000      	b.n	80063ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063b8:	2302      	movs	r3, #2
  }
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063c6:	b580      	push	{r7, lr}
 80063c8:	b082      	sub	sp, #8
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2220      	movs	r2, #32
 80063e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7ff fe78 	bl	80060dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b08c      	sub	sp, #48	@ 0x30
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80063fe:	2300      	movs	r3, #0
 8006400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006402:	2300      	movs	r3, #0
 8006404:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b22      	cmp	r3, #34	@ 0x22
 8006410:	f040 80aa 	bne.w	8006568 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800641c:	d115      	bne.n	800644a <UART_Receive_IT+0x54>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d111      	bne.n	800644a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	b29b      	uxth	r3, r3
 8006434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006438:	b29a      	uxth	r2, r3
 800643a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006442:	1c9a      	adds	r2, r3, #2
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	629a      	str	r2, [r3, #40]	@ 0x28
 8006448:	e024      	b.n	8006494 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006458:	d007      	beq.n	800646a <UART_Receive_IT+0x74>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10a      	bne.n	8006478 <UART_Receive_IT+0x82>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d106      	bne.n	8006478 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	b2da      	uxtb	r2, r3
 8006472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	e008      	b.n	800648a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	b2db      	uxtb	r3, r3
 8006480:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006484:	b2da      	uxtb	r2, r3
 8006486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006488:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648e:	1c5a      	adds	r2, r3, #1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29b      	uxth	r3, r3
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	4619      	mov	r1, r3
 80064a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d15d      	bne.n	8006564 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68da      	ldr	r2, [r3, #12]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0220 	bic.w	r2, r2, #32
 80064b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d135      	bne.n	800655a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	330c      	adds	r3, #12
 80064fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	e853 3f00 	ldrex	r3, [r3]
 8006502:	613b      	str	r3, [r7, #16]
   return(result);
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f023 0310 	bic.w	r3, r3, #16
 800650a:	627b      	str	r3, [r7, #36]	@ 0x24
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	330c      	adds	r3, #12
 8006512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006514:	623a      	str	r2, [r7, #32]
 8006516:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006518:	69f9      	ldr	r1, [r7, #28]
 800651a:	6a3a      	ldr	r2, [r7, #32]
 800651c:	e841 2300 	strex	r3, r2, [r1]
 8006520:	61bb      	str	r3, [r7, #24]
   return(result);
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1e5      	bne.n	80064f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	2b10      	cmp	r3, #16
 8006534:	d10a      	bne.n	800654c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006536:	2300      	movs	r3, #0
 8006538:	60fb      	str	r3, [r7, #12]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60fb      	str	r3, [r7, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	60fb      	str	r3, [r7, #12]
 800654a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006550:	4619      	mov	r1, r3
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7fb f9d8 	bl	8001908 <HAL_UARTEx_RxEventCallback>
 8006558:	e002      	b.n	8006560 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff fdc8 	bl	80060f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	e002      	b.n	800656a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006564:	2300      	movs	r3, #0
 8006566:	e000      	b.n	800656a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006568:	2302      	movs	r3, #2
  }
}
 800656a:	4618      	mov	r0, r3
 800656c:	3730      	adds	r7, #48	@ 0x30
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006578:	b0c0      	sub	sp, #256	@ 0x100
 800657a:	af00      	add	r7, sp, #0
 800657c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800658c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006590:	68d9      	ldr	r1, [r3, #12]
 8006592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	ea40 0301 	orr.w	r3, r0, r1
 800659c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800659e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	431a      	orrs	r2, r3
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	695b      	ldr	r3, [r3, #20]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80065c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80065cc:	f021 010c 	bic.w	r1, r1, #12
 80065d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80065da:	430b      	orrs	r3, r1
 80065dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80065ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ee:	6999      	ldr	r1, [r3, #24]
 80065f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	ea40 0301 	orr.w	r3, r0, r1
 80065fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4b8f      	ldr	r3, [pc, #572]	@ (8006840 <UART_SetConfig+0x2cc>)
 8006604:	429a      	cmp	r2, r3
 8006606:	d005      	beq.n	8006614 <UART_SetConfig+0xa0>
 8006608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	4b8d      	ldr	r3, [pc, #564]	@ (8006844 <UART_SetConfig+0x2d0>)
 8006610:	429a      	cmp	r2, r3
 8006612:	d104      	bne.n	800661e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006614:	f7fe f890 	bl	8004738 <HAL_RCC_GetPCLK2Freq>
 8006618:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800661c:	e003      	b.n	8006626 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800661e:	f7fe f877 	bl	8004710 <HAL_RCC_GetPCLK1Freq>
 8006622:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800662a:	69db      	ldr	r3, [r3, #28]
 800662c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006630:	f040 810c 	bne.w	800684c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006634:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006638:	2200      	movs	r2, #0
 800663a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800663e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006642:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006646:	4622      	mov	r2, r4
 8006648:	462b      	mov	r3, r5
 800664a:	1891      	adds	r1, r2, r2
 800664c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800664e:	415b      	adcs	r3, r3
 8006650:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006652:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006656:	4621      	mov	r1, r4
 8006658:	eb12 0801 	adds.w	r8, r2, r1
 800665c:	4629      	mov	r1, r5
 800665e:	eb43 0901 	adc.w	r9, r3, r1
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	f04f 0300 	mov.w	r3, #0
 800666a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800666e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006676:	4690      	mov	r8, r2
 8006678:	4699      	mov	r9, r3
 800667a:	4623      	mov	r3, r4
 800667c:	eb18 0303 	adds.w	r3, r8, r3
 8006680:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006684:	462b      	mov	r3, r5
 8006686:	eb49 0303 	adc.w	r3, r9, r3
 800668a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800668e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800669a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800669e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066a2:	460b      	mov	r3, r1
 80066a4:	18db      	adds	r3, r3, r3
 80066a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80066a8:	4613      	mov	r3, r2
 80066aa:	eb42 0303 	adc.w	r3, r2, r3
 80066ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80066b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80066b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80066b8:	f7f9 fd86 	bl	80001c8 <__aeabi_uldivmod>
 80066bc:	4602      	mov	r2, r0
 80066be:	460b      	mov	r3, r1
 80066c0:	4b61      	ldr	r3, [pc, #388]	@ (8006848 <UART_SetConfig+0x2d4>)
 80066c2:	fba3 2302 	umull	r2, r3, r3, r2
 80066c6:	095b      	lsrs	r3, r3, #5
 80066c8:	011c      	lsls	r4, r3, #4
 80066ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066ce:	2200      	movs	r2, #0
 80066d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80066d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80066dc:	4642      	mov	r2, r8
 80066de:	464b      	mov	r3, r9
 80066e0:	1891      	adds	r1, r2, r2
 80066e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80066e4:	415b      	adcs	r3, r3
 80066e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80066ec:	4641      	mov	r1, r8
 80066ee:	eb12 0a01 	adds.w	sl, r2, r1
 80066f2:	4649      	mov	r1, r9
 80066f4:	eb43 0b01 	adc.w	fp, r3, r1
 80066f8:	f04f 0200 	mov.w	r2, #0
 80066fc:	f04f 0300 	mov.w	r3, #0
 8006700:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006704:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006708:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800670c:	4692      	mov	sl, r2
 800670e:	469b      	mov	fp, r3
 8006710:	4643      	mov	r3, r8
 8006712:	eb1a 0303 	adds.w	r3, sl, r3
 8006716:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800671a:	464b      	mov	r3, r9
 800671c:	eb4b 0303 	adc.w	r3, fp, r3
 8006720:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006730:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006734:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006738:	460b      	mov	r3, r1
 800673a:	18db      	adds	r3, r3, r3
 800673c:	643b      	str	r3, [r7, #64]	@ 0x40
 800673e:	4613      	mov	r3, r2
 8006740:	eb42 0303 	adc.w	r3, r2, r3
 8006744:	647b      	str	r3, [r7, #68]	@ 0x44
 8006746:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800674a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800674e:	f7f9 fd3b 	bl	80001c8 <__aeabi_uldivmod>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	4611      	mov	r1, r2
 8006758:	4b3b      	ldr	r3, [pc, #236]	@ (8006848 <UART_SetConfig+0x2d4>)
 800675a:	fba3 2301 	umull	r2, r3, r3, r1
 800675e:	095b      	lsrs	r3, r3, #5
 8006760:	2264      	movs	r2, #100	@ 0x64
 8006762:	fb02 f303 	mul.w	r3, r2, r3
 8006766:	1acb      	subs	r3, r1, r3
 8006768:	00db      	lsls	r3, r3, #3
 800676a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800676e:	4b36      	ldr	r3, [pc, #216]	@ (8006848 <UART_SetConfig+0x2d4>)
 8006770:	fba3 2302 	umull	r2, r3, r3, r2
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800677c:	441c      	add	r4, r3
 800677e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006782:	2200      	movs	r2, #0
 8006784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006788:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800678c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006790:	4642      	mov	r2, r8
 8006792:	464b      	mov	r3, r9
 8006794:	1891      	adds	r1, r2, r2
 8006796:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006798:	415b      	adcs	r3, r3
 800679a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800679c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80067a0:	4641      	mov	r1, r8
 80067a2:	1851      	adds	r1, r2, r1
 80067a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80067a6:	4649      	mov	r1, r9
 80067a8:	414b      	adcs	r3, r1
 80067aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ac:	f04f 0200 	mov.w	r2, #0
 80067b0:	f04f 0300 	mov.w	r3, #0
 80067b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80067b8:	4659      	mov	r1, fp
 80067ba:	00cb      	lsls	r3, r1, #3
 80067bc:	4651      	mov	r1, sl
 80067be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067c2:	4651      	mov	r1, sl
 80067c4:	00ca      	lsls	r2, r1, #3
 80067c6:	4610      	mov	r0, r2
 80067c8:	4619      	mov	r1, r3
 80067ca:	4603      	mov	r3, r0
 80067cc:	4642      	mov	r2, r8
 80067ce:	189b      	adds	r3, r3, r2
 80067d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067d4:	464b      	mov	r3, r9
 80067d6:	460a      	mov	r2, r1
 80067d8:	eb42 0303 	adc.w	r3, r2, r3
 80067dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80067ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80067f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80067f4:	460b      	mov	r3, r1
 80067f6:	18db      	adds	r3, r3, r3
 80067f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067fa:	4613      	mov	r3, r2
 80067fc:	eb42 0303 	adc.w	r3, r2, r3
 8006800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006802:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006806:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800680a:	f7f9 fcdd 	bl	80001c8 <__aeabi_uldivmod>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4b0d      	ldr	r3, [pc, #52]	@ (8006848 <UART_SetConfig+0x2d4>)
 8006814:	fba3 1302 	umull	r1, r3, r3, r2
 8006818:	095b      	lsrs	r3, r3, #5
 800681a:	2164      	movs	r1, #100	@ 0x64
 800681c:	fb01 f303 	mul.w	r3, r1, r3
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	3332      	adds	r3, #50	@ 0x32
 8006826:	4a08      	ldr	r2, [pc, #32]	@ (8006848 <UART_SetConfig+0x2d4>)
 8006828:	fba2 2303 	umull	r2, r3, r2, r3
 800682c:	095b      	lsrs	r3, r3, #5
 800682e:	f003 0207 	and.w	r2, r3, #7
 8006832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4422      	add	r2, r4
 800683a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800683c:	e106      	b.n	8006a4c <UART_SetConfig+0x4d8>
 800683e:	bf00      	nop
 8006840:	40011000 	.word	0x40011000
 8006844:	40011400 	.word	0x40011400
 8006848:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800684c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006850:	2200      	movs	r2, #0
 8006852:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006856:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800685a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800685e:	4642      	mov	r2, r8
 8006860:	464b      	mov	r3, r9
 8006862:	1891      	adds	r1, r2, r2
 8006864:	6239      	str	r1, [r7, #32]
 8006866:	415b      	adcs	r3, r3
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24
 800686a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800686e:	4641      	mov	r1, r8
 8006870:	1854      	adds	r4, r2, r1
 8006872:	4649      	mov	r1, r9
 8006874:	eb43 0501 	adc.w	r5, r3, r1
 8006878:	f04f 0200 	mov.w	r2, #0
 800687c:	f04f 0300 	mov.w	r3, #0
 8006880:	00eb      	lsls	r3, r5, #3
 8006882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006886:	00e2      	lsls	r2, r4, #3
 8006888:	4614      	mov	r4, r2
 800688a:	461d      	mov	r5, r3
 800688c:	4643      	mov	r3, r8
 800688e:	18e3      	adds	r3, r4, r3
 8006890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006894:	464b      	mov	r3, r9
 8006896:	eb45 0303 	adc.w	r3, r5, r3
 800689a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800689e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	f04f 0300 	mov.w	r3, #0
 80068b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80068ba:	4629      	mov	r1, r5
 80068bc:	008b      	lsls	r3, r1, #2
 80068be:	4621      	mov	r1, r4
 80068c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068c4:	4621      	mov	r1, r4
 80068c6:	008a      	lsls	r2, r1, #2
 80068c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80068cc:	f7f9 fc7c 	bl	80001c8 <__aeabi_uldivmod>
 80068d0:	4602      	mov	r2, r0
 80068d2:	460b      	mov	r3, r1
 80068d4:	4b60      	ldr	r3, [pc, #384]	@ (8006a58 <UART_SetConfig+0x4e4>)
 80068d6:	fba3 2302 	umull	r2, r3, r3, r2
 80068da:	095b      	lsrs	r3, r3, #5
 80068dc:	011c      	lsls	r4, r3, #4
 80068de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068e2:	2200      	movs	r2, #0
 80068e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80068ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80068f0:	4642      	mov	r2, r8
 80068f2:	464b      	mov	r3, r9
 80068f4:	1891      	adds	r1, r2, r2
 80068f6:	61b9      	str	r1, [r7, #24]
 80068f8:	415b      	adcs	r3, r3
 80068fa:	61fb      	str	r3, [r7, #28]
 80068fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006900:	4641      	mov	r1, r8
 8006902:	1851      	adds	r1, r2, r1
 8006904:	6139      	str	r1, [r7, #16]
 8006906:	4649      	mov	r1, r9
 8006908:	414b      	adcs	r3, r1
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	f04f 0200 	mov.w	r2, #0
 8006910:	f04f 0300 	mov.w	r3, #0
 8006914:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006918:	4659      	mov	r1, fp
 800691a:	00cb      	lsls	r3, r1, #3
 800691c:	4651      	mov	r1, sl
 800691e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006922:	4651      	mov	r1, sl
 8006924:	00ca      	lsls	r2, r1, #3
 8006926:	4610      	mov	r0, r2
 8006928:	4619      	mov	r1, r3
 800692a:	4603      	mov	r3, r0
 800692c:	4642      	mov	r2, r8
 800692e:	189b      	adds	r3, r3, r2
 8006930:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006934:	464b      	mov	r3, r9
 8006936:	460a      	mov	r2, r1
 8006938:	eb42 0303 	adc.w	r3, r2, r3
 800693c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	67bb      	str	r3, [r7, #120]	@ 0x78
 800694a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800694c:	f04f 0200 	mov.w	r2, #0
 8006950:	f04f 0300 	mov.w	r3, #0
 8006954:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006958:	4649      	mov	r1, r9
 800695a:	008b      	lsls	r3, r1, #2
 800695c:	4641      	mov	r1, r8
 800695e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006962:	4641      	mov	r1, r8
 8006964:	008a      	lsls	r2, r1, #2
 8006966:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800696a:	f7f9 fc2d 	bl	80001c8 <__aeabi_uldivmod>
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	4611      	mov	r1, r2
 8006974:	4b38      	ldr	r3, [pc, #224]	@ (8006a58 <UART_SetConfig+0x4e4>)
 8006976:	fba3 2301 	umull	r2, r3, r3, r1
 800697a:	095b      	lsrs	r3, r3, #5
 800697c:	2264      	movs	r2, #100	@ 0x64
 800697e:	fb02 f303 	mul.w	r3, r2, r3
 8006982:	1acb      	subs	r3, r1, r3
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	3332      	adds	r3, #50	@ 0x32
 8006988:	4a33      	ldr	r2, [pc, #204]	@ (8006a58 <UART_SetConfig+0x4e4>)
 800698a:	fba2 2303 	umull	r2, r3, r2, r3
 800698e:	095b      	lsrs	r3, r3, #5
 8006990:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006994:	441c      	add	r4, r3
 8006996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800699a:	2200      	movs	r2, #0
 800699c:	673b      	str	r3, [r7, #112]	@ 0x70
 800699e:	677a      	str	r2, [r7, #116]	@ 0x74
 80069a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80069a4:	4642      	mov	r2, r8
 80069a6:	464b      	mov	r3, r9
 80069a8:	1891      	adds	r1, r2, r2
 80069aa:	60b9      	str	r1, [r7, #8]
 80069ac:	415b      	adcs	r3, r3
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069b4:	4641      	mov	r1, r8
 80069b6:	1851      	adds	r1, r2, r1
 80069b8:	6039      	str	r1, [r7, #0]
 80069ba:	4649      	mov	r1, r9
 80069bc:	414b      	adcs	r3, r1
 80069be:	607b      	str	r3, [r7, #4]
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80069cc:	4659      	mov	r1, fp
 80069ce:	00cb      	lsls	r3, r1, #3
 80069d0:	4651      	mov	r1, sl
 80069d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069d6:	4651      	mov	r1, sl
 80069d8:	00ca      	lsls	r2, r1, #3
 80069da:	4610      	mov	r0, r2
 80069dc:	4619      	mov	r1, r3
 80069de:	4603      	mov	r3, r0
 80069e0:	4642      	mov	r2, r8
 80069e2:	189b      	adds	r3, r3, r2
 80069e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069e6:	464b      	mov	r3, r9
 80069e8:	460a      	mov	r2, r1
 80069ea:	eb42 0303 	adc.w	r3, r2, r3
 80069ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80069fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80069fc:	f04f 0200 	mov.w	r2, #0
 8006a00:	f04f 0300 	mov.w	r3, #0
 8006a04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a08:	4649      	mov	r1, r9
 8006a0a:	008b      	lsls	r3, r1, #2
 8006a0c:	4641      	mov	r1, r8
 8006a0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a12:	4641      	mov	r1, r8
 8006a14:	008a      	lsls	r2, r1, #2
 8006a16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a1a:	f7f9 fbd5 	bl	80001c8 <__aeabi_uldivmod>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4b0d      	ldr	r3, [pc, #52]	@ (8006a58 <UART_SetConfig+0x4e4>)
 8006a24:	fba3 1302 	umull	r1, r3, r3, r2
 8006a28:	095b      	lsrs	r3, r3, #5
 8006a2a:	2164      	movs	r1, #100	@ 0x64
 8006a2c:	fb01 f303 	mul.w	r3, r1, r3
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	011b      	lsls	r3, r3, #4
 8006a34:	3332      	adds	r3, #50	@ 0x32
 8006a36:	4a08      	ldr	r2, [pc, #32]	@ (8006a58 <UART_SetConfig+0x4e4>)
 8006a38:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3c:	095b      	lsrs	r3, r3, #5
 8006a3e:	f003 020f 	and.w	r2, r3, #15
 8006a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4422      	add	r2, r4
 8006a4a:	609a      	str	r2, [r3, #8]
}
 8006a4c:	bf00      	nop
 8006a4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a52:	46bd      	mov	sp, r7
 8006a54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a58:	51eb851f 	.word	0x51eb851f

08006a5c <memset>:
 8006a5c:	4402      	add	r2, r0
 8006a5e:	4603      	mov	r3, r0
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d100      	bne.n	8006a66 <memset+0xa>
 8006a64:	4770      	bx	lr
 8006a66:	f803 1b01 	strb.w	r1, [r3], #1
 8006a6a:	e7f9      	b.n	8006a60 <memset+0x4>

08006a6c <__libc_init_array>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	4d0d      	ldr	r5, [pc, #52]	@ (8006aa4 <__libc_init_array+0x38>)
 8006a70:	4c0d      	ldr	r4, [pc, #52]	@ (8006aa8 <__libc_init_array+0x3c>)
 8006a72:	1b64      	subs	r4, r4, r5
 8006a74:	10a4      	asrs	r4, r4, #2
 8006a76:	2600      	movs	r6, #0
 8006a78:	42a6      	cmp	r6, r4
 8006a7a:	d109      	bne.n	8006a90 <__libc_init_array+0x24>
 8006a7c:	4d0b      	ldr	r5, [pc, #44]	@ (8006aac <__libc_init_array+0x40>)
 8006a7e:	4c0c      	ldr	r4, [pc, #48]	@ (8006ab0 <__libc_init_array+0x44>)
 8006a80:	f000 f818 	bl	8006ab4 <_init>
 8006a84:	1b64      	subs	r4, r4, r5
 8006a86:	10a4      	asrs	r4, r4, #2
 8006a88:	2600      	movs	r6, #0
 8006a8a:	42a6      	cmp	r6, r4
 8006a8c:	d105      	bne.n	8006a9a <__libc_init_array+0x2e>
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a94:	4798      	blx	r3
 8006a96:	3601      	adds	r6, #1
 8006a98:	e7ee      	b.n	8006a78 <__libc_init_array+0xc>
 8006a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a9e:	4798      	blx	r3
 8006aa0:	3601      	adds	r6, #1
 8006aa2:	e7f2      	b.n	8006a8a <__libc_init_array+0x1e>
 8006aa4:	08006aec 	.word	0x08006aec
 8006aa8:	08006aec 	.word	0x08006aec
 8006aac:	08006aec 	.word	0x08006aec
 8006ab0:	08006af0 	.word	0x08006af0

08006ab4 <_init>:
 8006ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab6:	bf00      	nop
 8006ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aba:	bc08      	pop	{r3}
 8006abc:	469e      	mov	lr, r3
 8006abe:	4770      	bx	lr

08006ac0 <_fini>:
 8006ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac2:	bf00      	nop
 8006ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ac6:	bc08      	pop	{r3}
 8006ac8:	469e      	mov	lr, r3
 8006aca:	4770      	bx	lr
