// Seed: 1583505378
module module_0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output wire id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5
);
  module_0 modCall_1 ();
  wire id_7, id_8 = id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  if (1) always id_3 = 1;
  else begin : LABEL_0
    begin : LABEL_0
      wire id_6;
    end : SymbolIdentifier
    always @(1) begin : LABEL_0
      @(id_5) $display;
      id_1 = -1'b0;
      id_4 <= id_2;
      id_3 = id_5;
    end
  end
  wire id_8;
  assign id_3 = id_5;
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
