INFO: [VRFC 10-163] Analyzing VHDL file "/home/parallels/Desktop/ProjetosVivado/PCR_Projeto/PCR_Projeto.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xfft_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/parallels/Desktop/ProjetosVivado/PCR_Projeto/PCR_Projeto.srcs/sources_1/new/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/parallels/Desktop/ProjetosVivado/PCR_Projeto/PCR_Projeto.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB
