[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847367 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847367 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847367 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11311231 heartbeat IPC: 1.181 cumulative IPC: 1.181 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18373472 heartbeat IPC: 1.416 cumulative IPC: 1.288 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26178998 heartbeat IPC: 1.281 cumulative IPC: 1.286 (Simulation time: 00 hr 03 min 49 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30734962 cumulative IPC: 1.301 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30734962 cumulative IPC: 1.301 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.301 instructions: 40000000 cycles: 30734962
CPU 0 Branch Prediction Accuracy: 95.65% MPKI: 9.816 Average ROB Occupancy at Mispredict: 48.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 7.943
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197795 HIT:     194186 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197795 HIT:     194186 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568534 HIT:     461033 MISS:     107501 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430590 HIT:     343720 MISS:      86870 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35397 HIT:      21824 MISS:      13573 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95469 HIT:      95226 MISS:        243 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        263 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3391053 HIT:    3119523 MISS:     271530 MSHR_MERGE:      71825
cpu0->cpu0_L1I LOAD         ACCESS:    3391053 HIT:    3119523 MISS:     271530 MSHR_MERGE:      71825
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13220200 HIT:   12800842 MISS:     419358 MSHR_MERGE:     145994
cpu0->cpu0_L1D LOAD         ACCESS:    7328565 HIT:    7030603 MISS:     297962 MSHR_MERGE:      67077
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5883896 HIT:    5769594 MISS:     114302 MSHR_MERGE:      78901
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        645 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2999513 HIT:    2954469 MISS:      45044 MSHR_MERGE:      29171
cpu0->cpu0_ITLB LOAD         ACCESS:    2999513 HIT:    2954469 MISS:      45044 MSHR_MERGE:      29171
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.343 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12487889 HIT:   12245964 MISS:     241925 MSHR_MERGE:      60003
cpu0->cpu0_DTLB LOAD         ACCESS:   12487889 HIT:   12245964 MISS:     241925 MSHR_MERGE:      60003
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.84 cycles
cpu0->LLC TOTAL        ACCESS:     135797 HIT:     128455 MISS:       7342 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86870 HIT:      83694 MISS:       3176 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13573 HIT:      10859 MISS:       2714 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28539 HIT:      28436 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5466 MISS:       1349 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        528
  ROW_BUFFER_MISS:       6711
  AVG DBUS CONGESTED CYCLE: 4.981
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        126
  FULL:          0
Channel 0 REFRESHES ISSUED:       2561
