Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Oct 27 16:26:54 2023
| Host         : LAPTOP-N4GO34NJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Control_control_sets_placed.rpt
| Design       : Control
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------+------------------+----------------+
|  out8_32_reg/G0      |               |                     |                1 |              1 |
|  out2_reg/G0         |               |                     |                1 |              1 |
|  out8_16_reg_i_2_n_0 |               | out8_16_reg_i_3_n_0 |                1 |              1 |
|  P3_IBUF_BUFG        |               | out8_4_reg_i_2_n_0  |                1 |              1 |
|  out16_reg_i_2_n_0   |               | out16_reg_i_3_n_0   |                1 |              1 |
|  out4_reg_i_2_n_0    |               | out2_reg_i_3_n_0    |                1 |              1 |
|  out8_reg_i_2_n_0    |               | out8_reg_i_3_n_0    |                1 |              1 |
+----------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
+--------+-----------------------+


