MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  52.90ps 52.90ps 52.90ps 52.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  51.80ps 51.80ps 51.80ps 51.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  47.90ps 47.90ps 47.90ps 47.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  46.50ps 46.50ps 46.50ps 46.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  39.90ps 39.90ps 39.90ps 39.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  42.10ps 42.10ps 42.10ps 42.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  42.60ps 42.60ps 42.60ps 42.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  46.20ps 46.20ps 46.20ps 46.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  49.40ps 49.40ps 49.40ps 49.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  38.60ps 38.60ps 38.60ps 38.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  33.00ps 33.00ps 33.00ps 33.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  57.70ps 57.70ps 57.70ps 57.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  39.10ps 39.10ps 39.10ps 39.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  41.60ps 41.60ps 41.60ps 41.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  38.70ps 38.70ps 38.70ps 38.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  53.10ps 53.10ps 53.10ps 53.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  41.40ps 41.40ps 41.40ps 41.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  40.10ps 40.10ps 40.10ps 40.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  44.00ps 44.00ps 44.00ps 44.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  26.80ps 26.80ps 26.80ps 26.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  38.60ps 38.60ps 38.60ps 38.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  39.70ps 39.70ps 39.70ps 39.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  37.50ps 37.50ps 37.50ps 37.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  42.20ps 42.20ps 42.20ps 42.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  54.60ps 54.60ps 54.60ps 54.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  32.20ps 32.20ps 32.20ps 32.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  35.20ps 35.20ps 35.20ps 35.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  38.90ps 38.90ps 38.90ps 38.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  38.60ps 38.60ps 38.60ps 38.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  40.90ps 40.90ps 40.90ps 40.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  41.20ps 41.20ps 41.20ps 41.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  32.90ps 32.90ps 32.90ps 32.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  39.10ps 39.10ps 39.10ps 39.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  39.60ps 39.60ps 39.60ps 39.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  34.50ps 34.50ps 34.50ps 34.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  35.90ps 35.90ps 35.90ps 35.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  37.00ps 37.00ps 37.00ps 37.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  36.40ps 36.40ps 36.40ps 36.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  34.10ps 34.10ps 34.10ps 34.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  35.00ps 35.00ps 35.00ps 35.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  27.70ps 27.70ps 27.70ps 27.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  32.20ps 32.20ps 32.20ps 32.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  33.80ps 33.80ps 33.80ps 33.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  25.40ps 25.40ps 25.40ps 25.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  30.30ps 30.30ps 30.30ps 30.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  32.40ps 32.40ps 32.40ps 32.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  31.70ps 31.70ps 31.70ps 31.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  30.70ps 30.70ps 30.70ps 30.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  28.60ps 28.60ps 28.60ps 28.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  28.60ps 28.60ps 28.60ps 28.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  38.50ps 38.50ps 38.50ps 38.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  27.90ps 27.90ps 27.90ps 27.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  27.70ps 27.70ps 27.70ps 27.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  27.60ps 27.60ps 27.60ps 27.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  27.50ps 27.50ps 27.50ps 27.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  25.00ps 25.00ps 25.00ps 25.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  27.10ps 27.10ps 27.10ps 27.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  27.10ps 27.10ps 27.10ps 27.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  27.00ps 27.00ps 27.00ps 27.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  21.00ps 21.00ps 21.00ps 21.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  23.60ps 23.60ps 23.60ps 23.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  23.40ps 23.40ps 23.40ps 23.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  25.50ps 25.50ps 25.50ps 25.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  20.80ps 20.80ps 20.80ps 20.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  20.20ps 20.20ps 20.20ps 20.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  19.80ps 19.80ps 19.80ps 19.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  19.70ps 19.70ps 19.70ps 19.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  19.30ps 19.30ps 19.30ps 19.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  18.90ps 18.90ps 18.90ps 18.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  18.70ps 18.70ps 18.70ps 18.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  18.00ps 18.00ps 18.00ps 18.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  17.00ps 17.00ps 17.00ps 17.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  16.80ps 16.80ps 16.80ps 16.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  15.90ps 15.90ps 15.90ps 15.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  15.70ps 15.70ps 15.70ps 15.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  15.30ps 15.30ps 15.30ps 15.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  14.30ps 14.30ps 14.30ps 14.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  13.00ps 13.00ps 13.00ps 13.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  12.30ps 12.30ps 12.30ps 12.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  11.80ps 11.80ps 11.80ps 11.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  11.30ps 11.30ps 11.30ps 11.30ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  24.10ps 24.10ps 24.10ps 24.10ps 0pf view_tc
