** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=17e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=115e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=13e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=8e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=228e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=4e-6 W=580e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=9e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=21e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=9e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=20e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=12e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=6e-6 W=238e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=14e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=185e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=14e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 87 dB
** Power consumption: 3.88901 mW
** Area: 6516 (mu_m)^2
** Transit frequency: 3.73701 MHz
** Transit frequency with error factor: 3.73413 MHz
** Slew rate: 5.00705 V/mu_s
** Phase margin: 65.8902Â°
** CMRR: 95 dB
** negPSRR: 96 dB
** posPSRR: 92 dB
** VoutMax: 4.31001 V
** VoutMin: 0.170001 V
** VcmMax: 4.83001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorNmos: 12.1361 muA
** NormalTransistorNmos: 131.994 muA
** NormalTransistorPmos: -275.119 muA
** NormalTransistorPmos: -5.77399 muA
** NormalTransistorPmos: -5.77499 muA
** NormalTransistorPmos: -5.77399 muA
** NormalTransistorPmos: -5.77499 muA
** NormalTransistorNmos: 11.5471 muA
** NormalTransistorNmos: 11.5481 muA
** NormalTransistorNmos: 5.77301 muA
** NormalTransistorNmos: 5.77301 muA
** NormalTransistorNmos: 336.948 muA
** NormalTransistorPmos: -336.947 muA
** DiodeTransistorNmos: 275.12 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -12.1369 muA
** DiodeTransistorPmos: -131.993 muA


** Expected Voltages: 
** ibias: 0.571001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.75  V
** outVoltageBiasXXnXX1: 0.852001  V
** outVoltageBiasXXpXX0: 4.02601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.86501  V
** innerStageBias: 0.166001  V
** innerTransistorStack1Load1: 4.40201  V
** innerTransistorStack2Load1: 4.40201  V
** sourceTransconductance: 1.88101  V


.END