// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/02/2025 13:17:55"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ads_bus_demo_de0nano (
	CLOCK_50,
	KEY,
	SW,
	LED);
input 	CLOCK_50;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	[7:0] LED;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \reset_sync[0]~0_combout ;
wire \SW[2]~input_o ;
wire \cfg_slave_sel[0]~0_combout ;
wire \display_slave[0]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \key0_sync[0]~0_combout ;
wire \demo_state.DEMO_DISPLAY~feeder_combout ;
wire \demo_state.DEMO_DISPLAY~q ;
wire \Selector10~0_combout ;
wire \demo_state.DEMO_IDLE~q ;
wire \Selector1~0_combout ;
wire \demo_state.DEMO_START~q ;
wire \Selector20~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector19~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector18~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Selector17~0_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector16~0_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Selector15~0_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector14~0_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Selector13~0_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Selector12~0_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector11~0_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Selector10~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Selector9~0_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Selector8~0_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Selector7~0_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Selector6~0_combout ;
wire \always5~1_combout ;
wire \SW[1]~input_o ;
wire \captured_master~q ;
wire \m2_dvalid~0_combout ;
wire \m2_dvalid~q ;
wire \bus_inst|bus_arbiter|split_owner~6_combout ;
wire \bus_inst|bus_arbiter|Selector5~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM2~q ;
wire \bus_inst|bus_arbiter|split_owner~5_combout ;
wire \bus_inst|bus_arbiter|split_owner~7_combout ;
wire \bus_inst|bus_arbiter|split_owner.NONE~q ;
wire \bus_inst|bus_arbiter|always2~1_combout ;
wire \bus_inst|bus_arbiter|state~6_combout ;
wire \master1_port|Add2~23_combout ;
wire \master1_port|Add2~1 ;
wire \master1_port|Add2~2_combout ;
wire \master1_port|Add2~21_combout ;
wire \master1_port|Add2~3 ;
wire \master1_port|Add2~4_combout ;
wire \master1_port|Add2~22_combout ;
wire \master1_port|Add2~5 ;
wire \master1_port|Add2~6_combout ;
wire \master1_port|Add2~20_combout ;
wire \master1_port|Add2~7 ;
wire \master1_port|Add2~8_combout ;
wire \master1_port|Add2~19_combout ;
wire \master1_port|Add2~9 ;
wire \master1_port|Add2~10_combout ;
wire \master1_port|Add2~18_combout ;
wire \master1_port|Add2~11 ;
wire \master1_port|Add2~12_combout ;
wire \master1_port|Add2~17_combout ;
wire \master1_port|Add2~13 ;
wire \master1_port|Add2~14_combout ;
wire \master1_port|Add2~16_combout ;
wire \master1_port|Equal0~0_combout ;
wire \master1_port|Equal0~1_combout ;
wire \master1_port|Equal0~2_combout ;
wire \bus_inst|decoder|split_slave_addr~4_combout ;
wire \Equal0~0_combout ;
wire \captured_mode~feeder_combout ;
wire \captured_mode~q ;
wire \m1_dvalid~0_combout ;
wire \m1_dmode~q ;
wire \master1_port|mode~0_combout ;
wire \m1_dvalid~q ;
wire \master1_port|mode~1_combout ;
wire \master1_port|mode~q ;
wire \bus_inst|bus_arbiter|msplit1~0_combout ;
wire \bus_inst|bus_arbiter|msplit1~q ;
wire \master1_port|Selector7~0_combout ;
wire \master1_port|state.SPLIT~q ;
wire \master1_port|Selector2~1_combout ;
wire \master1_port|Selector1~1_combout ;
wire \master1_port|state.ADDR~q ;
wire \m2_dmode~feeder_combout ;
wire \m2_dmode~q ;
wire \master2_port|mode~0_combout ;
wire \master2_port|mode~1_combout ;
wire \master2_port|mode~q ;
wire \bus_inst|bus_arbiter|msplit2~2_combout ;
wire \bus_inst|bus_arbiter|msplit2~3_combout ;
wire \bus_inst|bus_arbiter|msplit2~q ;
wire \master2_port|Selector7~0_combout ;
wire \master2_port|state.SPLIT~q ;
wire \master2_port|Selector2~1_combout ;
wire \master2_port|Selector2~0_combout ;
wire \master2_port|Selector2~2_combout ;
wire \master2_port|state.RDATA~q ;
wire \master2_port|prev_state~13_combout ;
wire \master2_port|prev_state.ADDR~q ;
wire \master2_port|Selector12~0_combout ;
wire \master2_port|Selector10~0_combout ;
wire \master2_port|Add1~3 ;
wire \master2_port|Add1~4_combout ;
wire \master2_port|Selector13~2_combout ;
wire \master2_port|Selector16~0_combout ;
wire \master2_port|Selector5~1_combout ;
wire \master2_port|state.SADDR~q ;
wire \master2_port|Selector5~0_combout ;
wire \master2_port|Selector13~5_combout ;
wire \master2_port|Selector13~3_combout ;
wire \master2_port|Selector13~4_combout ;
wire \master2_port|Add1~5 ;
wire \master2_port|Add1~7 ;
wire \master2_port|Add1~8_combout ;
wire \master2_port|Selector25~0_combout ;
wire \master2_port|Selector11~0_combout ;
wire \master2_port|Selector11~1_combout ;
wire \master2_port|Add1~9 ;
wire \master2_port|Add1~10_combout ;
wire \master2_port|Selector10~1_combout ;
wire \master2_port|Add1~11 ;
wire \master2_port|Add1~12_combout ;
wire \master2_port|Selector9~0_combout ;
wire \master2_port|Add1~13 ;
wire \master2_port|Add1~14_combout ;
wire \master2_port|Selector8~0_combout ;
wire \master2_port|Equal1~0_combout ;
wire \master2_port|Equal1~1_combout ;
wire \master2_port|Selector1~0_combout ;
wire \master2_port|Selector6~0_combout ;
wire \master2_port|Add2~23_combout ;
wire \master2_port|Add2~1 ;
wire \master2_port|Add2~2_combout ;
wire \master2_port|Add2~21_combout ;
wire \master2_port|Add2~3 ;
wire \master2_port|Add2~4_combout ;
wire \master2_port|Add2~22_combout ;
wire \master2_port|Add2~5 ;
wire \master2_port|Add2~6_combout ;
wire \master2_port|Add2~20_combout ;
wire \master2_port|Equal0~1_combout ;
wire \master2_port|Add2~7 ;
wire \master2_port|Add2~8_combout ;
wire \master2_port|Add2~19_combout ;
wire \master2_port|Add2~9 ;
wire \master2_port|Add2~10_combout ;
wire \master2_port|Add2~18_combout ;
wire \master2_port|Add2~11 ;
wire \master2_port|Add2~12_combout ;
wire \master2_port|Add2~17_combout ;
wire \master2_port|Add2~13 ;
wire \master2_port|Add2~14_combout ;
wire \master2_port|Add2~16_combout ;
wire \master2_port|Equal0~0_combout ;
wire \master2_port|Equal0~2_combout ;
wire \master2_port|Selector6~1_combout ;
wire \master2_port|state.WAIT~q ;
wire \master2_port|Selector1~1_combout ;
wire \master2_port|state.ADDR~q ;
wire \master2_port|Selector3~0_combout ;
wire \master2_port|Selector3~1_combout ;
wire \master2_port|state.WDATA~q ;
wire \master2_port|Selector15~4_combout ;
wire \master2_port|Selector0~1_combout ;
wire \master2_port|Selector12~1_combout ;
wire \master2_port|Selector15~2_combout ;
wire \master2_port|Selector15~3_combout ;
wire \master2_port|Add1~1 ;
wire \master2_port|Add1~2_combout ;
wire \master2_port|Selector14~2_combout ;
wire \master2_port|Selector14~3_combout ;
wire \master2_port|Selector25~1_combout ;
wire \KEY[1]~input_o ;
wire \key1_sync[0]~0_combout ;
wire \data_pattern[0]~7_combout ;
wire \data_pattern[1]~8_combout ;
wire \Equal2~0_combout ;
wire \data_pattern[1]~9 ;
wire \data_pattern[2]~10_combout ;
wire \data_pattern[2]~11 ;
wire \data_pattern[3]~12_combout ;
wire \data_pattern[3]~13 ;
wire \data_pattern[4]~14_combout ;
wire \data_pattern[4]~15 ;
wire \data_pattern[5]~16_combout ;
wire \data_pattern[5]~17 ;
wire \data_pattern[6]~18_combout ;
wire \data_pattern[6]~19 ;
wire \data_pattern[7]~20_combout ;
wire \m2_dwdata[7]~1_combout ;
wire \master2_port|wdata~3_combout ;
wire \m2_dwdata[5]~0_combout ;
wire \master2_port|wdata~0_combout ;
wire \master2_port|wdata~1_combout ;
wire \m2_dwdata[4]~feeder_combout ;
wire \master2_port|wdata~2_combout ;
wire \master2_port|Mux2~0_combout ;
wire \master2_port|Mux2~1_combout ;
wire \m2_dwdata[2]~2_combout ;
wire \master2_port|wdata~4_combout ;
wire \master2_port|wdata~7_combout ;
wire \master2_port|wdata~5_combout ;
wire \m2_dwdata[0]~3_combout ;
wire \master2_port|wdata~6_combout ;
wire \master2_port|Mux2~2_combout ;
wire \master2_port|Mux2~3_combout ;
wire \master2_port|Selector25~2_combout ;
wire \m2_daddr[4]~feeder_combout ;
wire \master2_port|addr~2_combout ;
wire \m2_daddr[12]~feeder_combout ;
wire \master2_port|addr~1_combout ;
wire \master2_port|Selector25~3_combout ;
wire \cfg_slave_sel[1]~1_combout ;
wire \master2_port|addr~0_combout ;
wire \master2_port|Selector25~4_combout ;
wire \master2_port|Selector25~5_combout ;
wire \master2_port|Selector25~6_combout ;
wire \master2_port|Selector25~7_combout ;
wire \master2_port|mwdata~q ;
wire \master1_port|Selector4~0_combout ;
wire \master1_port|state.REQ~q ;
wire \master1_port|Selector5~0_combout ;
wire \master1_port|Selector5~1_combout ;
wire \master1_port|state.SADDR~q ;
wire \master1_port|Selector25~5_combout ;
wire \m1_daddr[4]~feeder_combout ;
wire \master1_port|addr~2_combout ;
wire \master1_port|WideOr8~0_combout ;
wire \master1_port|prev_state~13_combout ;
wire \master1_port|prev_state.ADDR~q ;
wire \master1_port|Selector12~0_combout ;
wire \master1_port|Selector15~2_combout ;
wire \master1_port|Selector15~4_combout ;
wire \master1_port|Selector15~3_combout ;
wire \m1_daddr[12]~feeder_combout ;
wire \master1_port|addr~1_combout ;
wire \m1_daddr[13]~feeder_combout ;
wire \master1_port|addr~0_combout ;
wire \master1_port|Selector25~3_combout ;
wire \master1_port|Selector25~4_combout ;
wire \master1_port|Selector25~6_combout ;
wire \master1_port|Selector25~1_combout ;
wire \m1_dwdata[5]~0_combout ;
wire \master1_port|wdata~0_combout ;
wire \master1_port|wdata~1_combout ;
wire \master1_port|wdata~2_combout ;
wire \master1_port|Mux2~0_combout ;
wire \m1_dwdata[7]~1_combout ;
wire \master1_port|wdata~3_combout ;
wire \master1_port|Mux2~1_combout ;
wire \m1_dwdata[2]~2_combout ;
wire \master1_port|wdata~4_combout ;
wire \master1_port|wdata~7_combout ;
wire \master1_port|wdata~5_combout ;
wire \m1_dwdata[0]~3_combout ;
wire \master1_port|wdata~6_combout ;
wire \master1_port|Mux2~2_combout ;
wire \master1_port|Mux2~3_combout ;
wire \master1_port|Selector25~2_combout ;
wire \master1_port|Selector25~7_combout ;
wire \master1_port|mwdata~q ;
wire \bus_inst|wdata_mux|out[0]~0_combout ;
wire \master2_port|Selector16~1_combout ;
wire \master2_port|mvalid~q ;
wire \master1_port|mvalid~q ;
wire \bus_inst|mctrl_mux|out[1]~1_combout ;
wire \bus_inst|decoder|Selector12~0_combout ;
wire \bus_inst|decoder|Selector11~0_combout ;
wire \bus_inst|decoder|Selector11~1_combout ;
wire \bus_inst|decoder|Equal0~1_combout ;
wire \bus_inst|decoder|Selector10~0_combout ;
wire \bus_inst|decoder|Selector10~1_combout ;
wire \bus_inst|decoder|Selector9~0_combout ;
wire \bus_inst|decoder|Selector9~1_combout ;
wire \bus_inst|decoder|Equal0~0_combout ;
wire \bus_inst|decoder|Selector1~1_combout ;
wire \bus_inst|decoder|state.ADDR~q ;
wire \bus_inst|decoder|Selector2~0_combout ;
wire \bus_inst|decoder|state.CONNECT~q ;
wire \bus_inst|decoder|Selector4~0_combout ;
wire \bus_inst|decoder|slave_en~q ;
wire \bus_inst|decoder|Selector3~0_combout ;
wire \bus_inst|decoder|Selector7~0_combout ;
wire \bus_inst|decoder|slave_addr~0_combout ;
wire \bus_inst|decoder|slave_addr~2_combout ;
wire \bus_inst|decoder|Selector7~1_combout ;
wire \bus_inst|decoder|split_slave_addr~1_combout ;
wire \bus_inst|decoder|ssel~0_combout ;
wire \bus_inst|decoder|mvalid_decoder|out2~0_combout ;
wire \slave2_inst|sp|mode~0_combout ;
wire \slave2_inst|sp|mode~q ;
wire \slave2_inst|sp|WideOr4~combout ;
wire \slave2_inst|sp|prev_state~13_combout ;
wire \slave2_inst|sp|prev_state.ADDR~q ;
wire \slave2_inst|sp|Decoder1~0_combout ;
wire \slave2_inst|sp|Selector14~2_combout ;
wire \slave2_inst|sp|Selector13~0_combout ;
wire \slave2_inst|sp|Selector8~8_combout ;
wire \slave2_inst|sp|Selector8~11_combout ;
wire \slave2_inst|sp|Selector8~12_combout ;
wire \slave2_inst|sp|Selector8~9_combout ;
wire \slave2_inst|sp|Selector15~0_combout ;
wire \slave2_inst|sp|Selector9~8_combout ;
wire \slave2_inst|sp|Selector9~12_combout ;
wire \slave2_inst|sp|Selector9~9_combout ;
wire \slave2_inst|sp|Add0~1 ;
wire \slave2_inst|sp|Add0~2_combout ;
wire \slave2_inst|sp|Selector13~4_combout ;
wire \slave2_inst|sp|Selector13~3_combout ;
wire \slave2_inst|sp|Selector13~1_combout ;
wire \slave2_inst|sp|Selector13~2_combout ;
wire \slave2_inst|sp|Selector13~5_combout ;
wire \slave2_inst|sp|Add0~3 ;
wire \slave2_inst|sp|Add0~4_combout ;
wire \slave2_inst|sp|Selector12~1_combout ;
wire \slave2_inst|sp|Selector12~2_combout ;
wire \slave2_inst|sp|Selector11~0_combout ;
wire \slave2_inst|sp|Selector7~8_combout ;
wire \slave2_inst|sp|Selector12~0_combout ;
wire \slave2_inst|sp|Selector12~3_combout ;
wire \slave2_inst|sp|Add0~5 ;
wire \slave2_inst|sp|Add0~7 ;
wire \slave2_inst|sp|Add0~8_combout ;
wire \slave2_inst|sp|Selector10~2_combout ;
wire \slave2_inst|sp|Selector10~0_combout ;
wire \slave2_inst|sp|Selector10~1_combout ;
wire \slave2_inst|sp|Selector10~3_combout ;
wire \slave2_inst|sp|Selector10~4_combout ;
wire \slave2_inst|sp|Add0~9 ;
wire \slave2_inst|sp|Add0~10_combout ;
wire \slave2_inst|sp|Selector9~11_combout ;
wire \slave2_inst|sp|Selector9~10_combout ;
wire \slave2_inst|sp|Add0~11 ;
wire \slave2_inst|sp|Add0~12_combout ;
wire \slave2_inst|sp|Selector8~10_combout ;
wire \slave2_inst|sp|Add0~13 ;
wire \slave2_inst|sp|Add0~14_combout ;
wire \slave2_inst|sp|Selector7~6_combout ;
wire \slave2_inst|sp|Selector7~9_combout ;
wire \slave2_inst|sp|Selector7~7_combout ;
wire \slave2_inst|sp|Equal2~0_combout ;
wire \slave2_inst|sp|Selector14~0_combout ;
wire \slave2_inst|sp|Selector14~1_combout ;
wire \slave2_inst|sp|Selector14~3_combout ;
wire \slave2_inst|sp|Equal3~0_combout ;
wire \slave2_inst|sp|Equal2~1_combout ;
wire \slave2_inst|sp|Selector1~0_combout ;
wire \slave2_inst|sp|state.ADDR~q ;
wire \slave2_inst|sp|WideOr8~0_combout ;
wire \slave2_inst|sp|Selector11~1_combout ;
wire \slave2_inst|sp|Add0~6_combout ;
wire \slave2_inst|sp|Equal3~1_combout ;
wire \slave2_inst|sp|Selector11~2_combout ;
wire \slave2_inst|sp|Selector11~3_combout ;
wire \slave2_inst|sp|Equal2~2_combout ;
wire \slave2_inst|sp|Selector4~0_combout ;
wire \slave2_inst|sp|Selector3~0_combout ;
wire \slave2_inst|sp|state.WDATA~q ;
wire \slave2_inst|sp|Selector4~1_combout ;
wire \slave2_inst|sp|state.SREADY~q ;
wire \slave2_inst|sp|Selector6~0_combout ;
wire \slave2_inst|sp|state.RVALID~q ;
wire \slave2_inst|sp|Selector16~1_combout ;
wire \slave2_inst|sp|Selector16~0_combout ;
wire \slave2_inst|sp|Selector16~2_combout ;
wire \slave2_inst|sp|smemren~q ;
wire \slave2_inst|sm|ren_prev~0_combout ;
wire \slave2_inst|sm|ren_prev~q ;
wire \slave2_inst|sm|rvalid~0_combout ;
wire \slave2_inst|sm|rvalid~q ;
wire \slave2_inst|sp|Equal1~1_combout ;
wire \slave2_inst|sp|Equal1~0_combout ;
wire \slave2_inst|sp|Equal1~2_combout ;
wire \slave2_inst|sp|Selector2~0_combout ;
wire \slave2_inst|sp|state.RDATA~q ;
wire \slave2_inst|sp|smemwdata~0_combout ;
wire \slave2_inst|sp|Selector0~0_combout ;
wire \slave2_inst|sp|state~13_combout ;
wire \slave2_inst|sp|state.IDLE~q ;
wire \slave1_inst|sp|Selector4~0_combout ;
wire \slave1_inst|sp|Selector3~0_combout ;
wire \slave1_inst|sp|state.WDATA~q ;
wire \slave1_inst|sp|prev_state~13_combout ;
wire \slave1_inst|sp|prev_state.ADDR~q ;
wire \slave1_inst|sp|Decoder1~0_combout ;
wire \slave1_inst|sp|Selector7~0_combout ;
wire \slave1_inst|sp|Selector12~0_combout ;
wire \slave1_inst|sp|Selector14~5_combout ;
wire \slave1_inst|sp|Selector15~0_combout ;
wire \slave1_inst|sp|Selector14~2_combout ;
wire \slave1_inst|sp|Selector14~3_combout ;
wire \slave1_inst|sp|Selector14~4_combout ;
wire \slave1_inst|sp|Add0~1 ;
wire \slave1_inst|sp|Add0~2_combout ;
wire \slave1_inst|sp|Selector13~2_combout ;
wire \slave1_inst|sp|Selector13~3_combout ;
wire \slave1_inst|sp|Selector13~0_combout ;
wire \slave1_inst|sp|Selector13~1_combout ;
wire \slave1_inst|sp|Selector13~4_combout ;
wire \slave1_inst|sp|Add0~3 ;
wire \slave1_inst|sp|Add0~4_combout ;
wire \slave1_inst|sp|Selector12~1_combout ;
wire \slave1_inst|sp|Selector12~4_combout ;
wire \slave1_inst|sp|Selector12~2_combout ;
wire \slave1_inst|sp|WideOr4~combout ;
wire \slave1_inst|sp|Selector12~3_combout ;
wire \slave1_inst|sp|Selector12~5_combout ;
wire \slave1_inst|sp|Add0~5 ;
wire \slave1_inst|sp|Add0~6_combout ;
wire \slave1_inst|sp|Selector11~2_combout ;
wire \slave1_inst|sp|Selector11~0_combout ;
wire \slave1_inst|sp|Selector11~1_combout ;
wire \slave1_inst|sp|Selector11~3_combout ;
wire \slave1_inst|sp|Equal2~1_combout ;
wire \slave1_inst|sp|Equal2~2_combout ;
wire \slave1_inst|sp|Selector1~0_combout ;
wire \slave1_inst|sp|state.ADDR~q ;
wire \slave1_inst|sp|Selector8~0_combout ;
wire \slave1_inst|sp|Selector8~2_combout ;
wire \slave1_inst|sp|Selector8~1_combout ;
wire \slave1_inst|sp|Add0~7 ;
wire \slave1_inst|sp|Add0~8_combout ;
wire \slave1_inst|sp|Selector10~4_combout ;
wire \slave1_inst|sp|Selector10~5_combout ;
wire \slave1_inst|sp|Selector10~6_combout ;
wire \slave1_inst|sp|Selector10~8_combout ;
wire \slave1_inst|sp|Selector10~7_combout ;
wire \slave1_inst|sp|Add0~9 ;
wire \slave1_inst|sp|Add0~10_combout ;
wire \slave1_inst|sp|Selector9~4_combout ;
wire \slave1_inst|sp|Selector9~7_combout ;
wire \slave1_inst|sp|Selector9~5_combout ;
wire \slave1_inst|sp|Selector9~6_combout ;
wire \slave1_inst|sp|Add0~11 ;
wire \slave1_inst|sp|Add0~12_combout ;
wire \slave1_inst|sp|Selector8~3_combout ;
wire \slave1_inst|sp|Selector7~1_combout ;
wire \slave1_inst|sp|Add0~13 ;
wire \slave1_inst|sp|Add0~14_combout ;
wire \slave1_inst|sp|Selector7~2_combout ;
wire \slave1_inst|sp|Selector7~3_combout ;
wire \slave1_inst|sp|Equal2~0_combout ;
wire \slave1_inst|sp|Decoder1~1_combout ;
wire \slave1_inst|sp|Equal3~0_combout ;
wire \slave1_inst|sp|Selector4~1_combout ;
wire \slave1_inst|sp|state.SREADY~q ;
wire \slave1_inst|sp|Selector16~0_combout ;
wire \slave1_inst|sp|Selector16~1_combout ;
wire \slave1_inst|sp|Selector16~2_combout ;
wire \slave1_inst|sp|smemren~q ;
wire \slave1_inst|sm|ren_prev~0_combout ;
wire \slave1_inst|sm|ren_prev~q ;
wire \slave1_inst|sm|rvalid~0_combout ;
wire \slave1_inst|sm|rvalid~q ;
wire \slave1_inst|sp|Equal1~0_combout ;
wire \slave1_inst|sp|Equal1~1_combout ;
wire \slave1_inst|sp|Equal1~2_combout ;
wire \slave1_inst|sp|Selector2~0_combout ;
wire \slave1_inst|sp|state.RDATA~q ;
wire \slave1_inst|sp|smemwdata~0_combout ;
wire \slave1_inst|sp|Selector0~0_combout ;
wire \slave1_inst|sp|state~13_combout ;
wire \slave1_inst|sp|state.IDLE~q ;
wire \bus_inst|decoder|Mux0~0_combout ;
wire \bus_inst|decoder|Mux0~1_combout ;
wire \bus_inst|decoder|Selector0~0_combout ;
wire \bus_inst|decoder|state~8_combout ;
wire \bus_inst|decoder|state~9_combout ;
wire \bus_inst|decoder|state.IDLE~q ;
wire \bus_inst|decoder|Selector1~0_combout ;
wire \bus_inst|decoder|slave_addr~1_combout ;
wire \bus_inst|decoder|Selector8~0_combout ;
wire \bus_inst|decoder|Selector8~1_combout ;
wire \bus_inst|decoder|split_slave_addr~0_combout ;
wire \bus_inst|decoder|mvalid_decoder|out1~0_combout ;
wire \slave1_inst|sp|mode~0_combout ;
wire \slave1_inst|sp|mode~q ;
wire \slave1_inst|sp|Selector6~0_combout ;
wire \slave1_inst|sp|state.RVALID~q ;
wire \slave1_inst|sp|Selector15~1_combout ;
wire \slave1_inst|sp|svalid~q ;
wire \slave2_inst|sp|Selector15~1_combout ;
wire \slave2_inst|sp|svalid~q ;
wire \slave3_inst|sp|Selector15~1_combout ;
wire \bus_inst|decoder|mvalid_decoder|out3~0_combout ;
wire \slave3_inst|sp|Add0~1 ;
wire \slave3_inst|sp|Add0~2_combout ;
wire \slave3_inst|sp|Selector13~2_combout ;
wire \slave3_inst|sp|WideOr4~combout ;
wire \slave3_inst|sp|Selector13~3_combout ;
wire \slave3_inst|sp|Selector9~6_combout ;
wire \slave3_inst|sp|Selector9~9_combout ;
wire \slave3_inst|sp|Add0~3 ;
wire \slave3_inst|sp|Add0~4_combout ;
wire \slave3_inst|sp|Selector12~0_combout ;
wire \slave3_inst|sp|Selector12~1_combout ;
wire \slave3_inst|sp|Selector7~8_combout ;
wire \slave3_inst|sp|Selector12~2_combout ;
wire \slave3_inst|sp|Selector11~0_combout ;
wire \slave3_inst|sp|Selector12~3_combout ;
wire \slave3_inst|sp|Selector12~4_combout ;
wire \slave3_inst|sp|Add0~5 ;
wire \slave3_inst|sp|Add0~7 ;
wire \slave3_inst|sp|Add0~8_combout ;
wire \slave3_inst|sp|Selector10~0_combout ;
wire \slave3_inst|sp|Selector10~1_combout ;
wire \slave3_inst|sp|Selector10~3_combout ;
wire \slave3_inst|sp|Selector10~2_combout ;
wire \slave3_inst|sp|Selector10~4_combout ;
wire \slave3_inst|sp|Add0~9 ;
wire \slave3_inst|sp|Add0~10_combout ;
wire \slave3_inst|sp|Selector9~10_combout ;
wire \slave3_inst|sp|Selector9~7_combout ;
wire \slave3_inst|sp|Selector9~8_combout ;
wire \slave3_inst|sp|Selector8~11_combout ;
wire \slave3_inst|sp|Selector8~8_combout ;
wire \slave3_inst|sp|Selector8~9_combout ;
wire \slave3_inst|sp|Selector8~12_combout ;
wire \slave3_inst|sp|Add0~11 ;
wire \slave3_inst|sp|Add0~12_combout ;
wire \slave3_inst|sp|Selector8~10_combout ;
wire \slave3_inst|sp|WideOr8~0_combout ;
wire \slave3_inst|sp|Selector7~9_combout ;
wire \slave3_inst|sp|Selector7~6_combout ;
wire \slave3_inst|sp|Add0~13 ;
wire \slave3_inst|sp|Add0~14_combout ;
wire \slave3_inst|sp|Selector7~7_combout ;
wire \slave3_inst|sp|Equal2~0_combout ;
wire \slave3_inst|sp|Equal3~0_combout ;
wire \slave3_inst|sp|Equal3~1_combout ;
wire \slave3_inst|sp|Selector5~0_combout ;
wire \slave3_inst|sp|Selector3~0_combout ;
wire \slave3_inst|sp|state.WDATA~q ;
wire \slave3_inst|sp|Selector13~0_combout ;
wire \slave3_inst|sp|Selector13~1_combout ;
wire \slave3_inst|sp|Selector13~4_combout ;
wire \slave3_inst|sp|Selector13~5_combout ;
wire \slave3_inst|sp|Equal2~1_combout ;
wire \slave3_inst|sp|Equal2~2_combout ;
wire \slave3_inst|sp|Selector1~0_combout ;
wire \slave3_inst|sp|state.ADDR~q ;
wire \slave3_inst|sp|prev_state~13_combout ;
wire \slave3_inst|sp|prev_state.ADDR~q ;
wire \slave3_inst|sp|Decoder1~0_combout ;
wire \slave3_inst|sp|Selector14~0_combout ;
wire \slave3_inst|sp|Selector14~1_combout ;
wire \slave3_inst|sp|Selector14~2_combout ;
wire \slave3_inst|sp|Selector15~2_combout ;
wire \slave3_inst|sp|svalid~q ;
wire \bus_inst|rctrl_mux|Mux0~0_combout ;
wire \bus_inst|rctrl_mux|Mux0~1_combout ;
wire \master1_port|Selector0~1_combout ;
wire \master1_port|Add1~1 ;
wire \master1_port|Add1~2_combout ;
wire \master1_port|Selector14~2_combout ;
wire \master1_port|Selector14~3_combout ;
wire \master1_port|Add1~3 ;
wire \master1_port|Add1~5 ;
wire \master1_port|Add1~7 ;
wire \master1_port|Add1~8_combout ;
wire \master1_port|Selector10~0_combout ;
wire \master1_port|Selector25~0_combout ;
wire \master1_port|Selector11~0_combout ;
wire \master1_port|Selector11~1_combout ;
wire \master1_port|Add1~9 ;
wire \master1_port|Add1~10_combout ;
wire \master1_port|Selector10~1_combout ;
wire \master1_port|Add1~11 ;
wire \master1_port|Add1~12_combout ;
wire \master1_port|Selector9~0_combout ;
wire \master1_port|Add1~13 ;
wire \master1_port|Add1~14_combout ;
wire \master1_port|Selector8~0_combout ;
wire \master1_port|Equal1~0_combout ;
wire \master1_port|Equal1~1_combout ;
wire \master1_port|Selector1~0_combout ;
wire \master1_port|Add1~4_combout ;
wire \master1_port|Selector13~2_combout ;
wire \master1_port|Selector13~5_combout ;
wire \master1_port|Selector13~3_combout ;
wire \master1_port|Selector13~4_combout ;
wire \master1_port|Selector3~0_combout ;
wire \master1_port|Selector2~0_combout ;
wire \master1_port|Selector2~2_combout ;
wire \master1_port|state.RDATA~q ;
wire \master1_port|Selector12~1_combout ;
wire \master1_port|Selector12~2_combout ;
wire \master1_port|Selector12~3_combout ;
wire \master1_port|Add1~6_combout ;
wire \master1_port|Selector12~4_combout ;
wire \master1_port|Equal3~0_combout ;
wire \master1_port|Selector3~1_combout ;
wire \master1_port|state.WDATA~q ;
wire \master1_port|Selector16~0_combout ;
wire \master1_port|Selector16~1_combout ;
wire \bus_inst|mctrl_mux|out[0]~0_combout ;
wire \bus_inst|mctrl_mux|out[0]~0_OTERM145 ;
wire \bus_inst|decoder|Selector3~1_combout ;
wire \bus_inst|decoder|Selector3~2_combout ;
wire \bus_inst|decoder|state.WAIT~q ;
wire \bus_inst|decoder|split_slave_addr~2_combout ;
wire \bus_inst|decoder|Selector6~0_combout ;
wire \bus_inst|decoder|slave_addr~4_combout ;
wire \bus_inst|decoder|Selector6~1_combout ;
wire \bus_inst|decoder|split_slave_addr~3_combout ;
wire \bus_inst|decoder|Selector5~0_combout ;
wire \bus_inst|decoder|slave_addr~3_combout ;
wire \bus_inst|decoder|Selector5~1_combout ;
wire \bus_inst|decoder|slave_addr_valid~0_combout ;
wire \bus_inst|decoder|ack~0_combout ;
wire \master1_port|Selector6~0_combout ;
wire \master1_port|Selector6~1_combout ;
wire \master1_port|state.WAIT~q ;
wire \master1_port|Selector0~0_combout ;
wire \master1_port|state~13_combout ;
wire \master1_port|state~14_combout ;
wire \master1_port|state~15_combout ;
wire \master1_port|state.IDLE~q ;
wire \bus_inst|bus_arbiter|state~7_combout ;
wire \bus_inst|bus_arbiter|Selector0~2_combout ;
wire \bus_inst|bus_arbiter|Selector0~4_combout ;
wire \bus_inst|bus_arbiter|always0~0_combout ;
wire \bus_inst|bus_arbiter|Selector2~3_combout ;
wire \bus_inst|bus_arbiter|Selector6~2_combout ;
wire \bus_inst|bus_arbiter|Selector2~0_combout ;
wire \bus_inst|bus_arbiter|Selector0~3_combout ;
wire \bus_inst|bus_arbiter|state~8_combout ;
wire \bus_inst|bus_arbiter|state.IDLE~q ;
wire \bus_inst|bus_arbiter|Selector1~2_combout ;
wire \bus_inst|bus_arbiter|Selector1~3_combout ;
wire \bus_inst|bus_arbiter|Selector1~5_combout ;
wire \bus_inst|bus_arbiter|state.M1~q ;
wire \bus_inst|bus_arbiter|Selector4~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM1~q ;
wire \bus_inst|bus_arbiter|Selector6~0_combout ;
wire \bus_inst|bus_arbiter|Selector6~1_combout ;
wire \bus_inst|bus_arbiter|Selector6~3_combout ;
wire \bus_inst|bus_arbiter|split_grant~q ;
wire \slave3_inst|sp|Selector33~0_combout ;
wire \slave3_inst|sp|Selector32~0_combout ;
wire \slave3_inst|sp|Selector31~0_combout ;
wire \slave3_inst|sp|Selector31~1_combout ;
wire \slave3_inst|sp|Add1~0_combout ;
wire \slave3_inst|sp|Selector30~0_combout ;
wire \slave3_inst|sp|Selector6~0_combout ;
wire \slave3_inst|sp|Selector6~1_combout ;
wire \slave3_inst|sp|state.WAIT~q ;
wire \slave3_inst|sp|Selector2~0_combout ;
wire \slave3_inst|sp|state.RDATA~q ;
wire \slave3_inst|sp|Selector15~0_combout ;
wire \slave3_inst|sp|Selector11~3_combout ;
wire \slave3_inst|sp|Add0~6_combout ;
wire \slave3_inst|sp|Selector11~4_combout ;
wire \slave3_inst|sp|Selector11~1_combout ;
wire \slave3_inst|sp|Selector11~2_combout ;
wire \slave3_inst|sp|Selector11~5_combout ;
wire \slave3_inst|sp|Equal1~1_combout ;
wire \slave3_inst|sp|Equal1~0_combout ;
wire \slave3_inst|sp|Equal1~2_combout ;
wire \slave3_inst|sp|Selector0~0_combout ;
wire \slave3_inst|sp|smemwdata~0_combout ;
wire \slave3_inst|sp|state~13_combout ;
wire \slave3_inst|sp|state.IDLE~q ;
wire \slave3_inst|sp|mode~0_combout ;
wire \slave3_inst|sp|mode~q ;
wire \slave3_inst|sp|Selector5~1_combout ;
wire \slave3_inst|sp|state.SREADY~q ;
wire \slave3_inst|sp|Selector4~0_combout ;
wire \slave3_inst|sp|state.SPLIT~q ;
wire \bus_inst|bus_arbiter|Selector1~4_combout ;
wire \bus_inst|bus_arbiter|Selector2~1_combout ;
wire \bus_inst|bus_arbiter|Selector2~2_combout ;
wire \bus_inst|bus_arbiter|Selector2~4_combout ;
wire \bus_inst|bus_arbiter|state.M2~q ;
wire \master2_port|Selector4~0_combout ;
wire \master2_port|state.REQ~q ;
wire \master2_port|WideOr8~0_combout ;
wire \master2_port|Selector12~2_combout ;
wire \master2_port|Selector12~3_combout ;
wire \master2_port|Add1~6_combout ;
wire \master2_port|Selector12~4_combout ;
wire \master2_port|Equal3~0_combout ;
wire \master2_port|state~13_combout ;
wire \master2_port|state~14_combout ;
wire \master2_port|Selector0~0_combout ;
wire \master2_port|state~15_combout ;
wire \master2_port|state.IDLE~q ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Selector5~0_combout ;
wire \always5~0_combout ;
wire \always5~2_combout ;
wire \Selector2~0_combout ;
wire \demo_state.DEMO_WAIT~q ;
wire \Selector3~0_combout ;
wire \demo_state.DEMO_COMPLETE~q ;
wire \display_slave[1]~feeder_combout ;
wire \master1_port|rdata[5]_OTERM109~feeder_combout ;
wire \master1_port|rdata[5]_OTERM109 ;
wire \master1_port|Decoder0~0_combout ;
wire \master1_port|Decoder0~1_combout ;
wire \master1_port|rdata[4]_OTERM115 ;
wire \master1_port|rdata[0]_OTERM133 ;
wire \slave1_inst|sp|srdata_OTERM3~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM3 ;
wire \slave1_inst|sp|srdata_OTERM7~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM7 ;
wire \slave1_inst|sp|srdata_OTERM1 ;
wire \slave1_inst|sp|smemwdata~1_combout ;
wire \slave1_inst|sp|Selector17~0_combout ;
wire \slave1_inst|sp|Selector17~1_combout ;
wire \slave1_inst|sp|smemwen~q ;
wire \slave1_inst|sp|Decoder1~2_combout ;
wire \slave1_inst|sp|wdata~6_combout ;
wire \slave1_inst|sp|smemwdata~8_combout ;
wire \slave1_inst|sp|Decoder0~0_combout ;
wire \slave1_inst|sp|Decoder0~1_combout ;
wire \slave1_inst|sp|Selector28~0_combout ;
wire \slave1_inst|sp|smemaddr~0_combout ;
wire \slave1_inst|sp|Decoder0~2_combout ;
wire \slave1_inst|sp|Selector27~0_combout ;
wire \slave1_inst|sp|smemaddr~1_combout ;
wire \slave1_inst|sp|Selector26~0_combout ;
wire \slave1_inst|sp|smemaddr~2_combout ;
wire \slave1_inst|sp|Selector25~0_combout ;
wire \slave1_inst|sp|smemaddr~3_combout ;
wire \slave1_inst|sp|Decoder1~3_combout ;
wire \slave1_inst|sp|Selector24~0_combout ;
wire \slave1_inst|sp|smemaddr~4_combout ;
wire \slave1_inst|sp|Selector23~0_combout ;
wire \slave1_inst|sp|smemaddr~5_combout ;
wire \slave1_inst|sp|Selector22~0_combout ;
wire \slave1_inst|sp|smemaddr~6_combout ;
wire \slave1_inst|sp|Decoder0~3_combout ;
wire \slave1_inst|sp|Selector21~0_combout ;
wire \slave1_inst|sp|smemaddr~7_combout ;
wire \slave1_inst|sp|Decoder0~4_combout ;
wire \slave1_inst|sp|Selector20~0_combout ;
wire \slave1_inst|sp|smemaddr~8_combout ;
wire \slave1_inst|sp|Selector19~0_combout ;
wire \slave1_inst|sp|Selector19~1_combout ;
wire \slave1_inst|sp|smemaddr~9_combout ;
wire \slave1_inst|sp|Selector18~0_combout ;
wire \slave1_inst|sp|smemaddr~10_combout ;
wire \slave1_inst|sp|Decoder1~4_combout ;
wire \slave1_inst|sp|wdata~5_combout ;
wire \slave1_inst|sp|smemwdata~7_combout ;
wire \slave1_inst|sp|wdata~4_combout ;
wire \slave1_inst|sp|smemwdata~6_combout ;
wire \slave1_inst|sp|wdata~7_combout ;
wire \slave1_inst|sp|smemwdata~9_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM47 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM45 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM139 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM137 ;
wire \slave1_inst|sp|Mux0~2_combout ;
wire \slave1_inst|sp|Mux0~3_combout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM25 ;
wire \slave1_inst|sp|wdata~2_combout ;
wire \slave1_inst|sp|smemwdata~4_combout ;
wire \slave1_inst|sp|wdata~1_combout ;
wire \slave1_inst|sp|smemwdata~3_combout ;
wire \slave1_inst|sp|wdata~0_combout ;
wire \slave1_inst|sp|smemwdata~2_combout ;
wire \slave1_inst|sp|Equal3~1_combout ;
wire \slave1_inst|sp|Decoder1~5_combout ;
wire \slave1_inst|sp|wdata~3_combout ;
wire \slave1_inst|sp|smemwdata~5_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder_combout ;
wire \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143 ;
wire \slave1_inst|sp|Mux0~0_combout ;
wire \slave1_inst|sp|Mux0~1_combout ;
wire \slave1_inst|sp|srdata~0_combout ;
wire \slave1_inst|sp|srdata~1_combout ;
wire \slave3_inst|sp|srdata_OTERM23~feeder_combout ;
wire \slave3_inst|sp|srdata_OTERM23 ;
wire \slave3_inst|sp|srdata_OTERM19~feeder_combout ;
wire \slave3_inst|sp|srdata_OTERM19 ;
wire \slave3_inst|sp|srdata_OTERM17 ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83 ;
wire \slave3_inst|sp|Selector17~0_combout ;
wire \slave3_inst|sp|smemwdata~1_combout ;
wire \slave3_inst|sp|Selector17~1_combout ;
wire \slave3_inst|sp|smemwen~q ;
wire \slave3_inst|sp|Selector16~1_combout ;
wire \slave3_inst|sp|Selector16~0_combout ;
wire \slave3_inst|sp|Selector16~2_combout ;
wire \slave3_inst|sp|smemren~q ;
wire \slave3_inst|sp|Decoder1~3_combout ;
wire \slave3_inst|sp|Decoder1~1_combout ;
wire \slave3_inst|sp|wdata~1_combout ;
wire \slave3_inst|sp|smemwdata~3_combout ;
wire \slave3_inst|sp|Decoder0~0_combout ;
wire \slave3_inst|sp|Decoder0~1_combout ;
wire \slave3_inst|sp|Selector29~0_combout ;
wire \slave3_inst|sp|smemaddr~0_combout ;
wire \slave3_inst|sp|Selector28~0_combout ;
wire \slave3_inst|sp|smemaddr~1_combout ;
wire \slave3_inst|sp|Decoder1~2_combout ;
wire \slave3_inst|sp|Selector27~0_combout ;
wire \slave3_inst|sp|smemaddr~2_combout ;
wire \slave3_inst|sp|Equal3~2_combout ;
wire \slave3_inst|sp|Selector26~0_combout ;
wire \slave3_inst|sp|smemaddr~3_combout ;
wire \slave3_inst|sp|Decoder0~2_combout ;
wire \slave3_inst|sp|Selector25~0_combout ;
wire \slave3_inst|sp|smemaddr~4_combout ;
wire \slave3_inst|sp|Selector24~0_combout ;
wire \slave3_inst|sp|smemaddr~5_combout ;
wire \slave3_inst|sp|Selector23~0_combout ;
wire \slave3_inst|sp|smemaddr~6_combout ;
wire \slave3_inst|sp|Selector22~0_combout ;
wire \slave3_inst|sp|smemaddr~7_combout ;
wire \slave3_inst|sp|Decoder0~3_combout ;
wire \slave3_inst|sp|Selector21~0_combout ;
wire \slave3_inst|sp|smemaddr~8_combout ;
wire \slave3_inst|sp|Selector20~0_combout ;
wire \slave3_inst|sp|smemaddr~9_combout ;
wire \slave3_inst|sp|Selector19~0_combout ;
wire \slave3_inst|sp|smemaddr~10_combout ;
wire \slave3_inst|sp|Selector18~0_combout ;
wire \slave3_inst|sp|smemaddr~11_combout ;
wire \slave3_inst|sp|wdata~0_combout ;
wire \slave3_inst|sp|smemwdata~2_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave3_inst|sp|Mux0~1_OTERM151_OTERM161 ;
wire \slave3_inst|sp|wdata~2_combout ;
wire \slave3_inst|sp|smemwdata~4_combout ;
wire \slave3_inst|sp|wdata~3_combout ;
wire \slave3_inst|sp|smemwdata~5_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave3_inst|sp|Mux0~1_OTERM151_OTERM163 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave3_inst|sp|Mux0~0_combout ;
wire \slave3_inst|sp|Mux0~1_OTERM151_OTERM165 ;
wire \slave3_inst|sp|Mux0~1_combout ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM37 ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 ;
wire \slave3_inst|sp|Decoder1~4_combout ;
wire \slave3_inst|sp|wdata~6_combout ;
wire \slave3_inst|sp|smemwdata~8_combout ;
wire \slave3_inst|sp|Decoder1~5_combout ;
wire \slave3_inst|sp|wdata~7_combout ;
wire \slave3_inst|sp|smemwdata~9_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM77 ;
wire \slave3_inst|sp|wdata~4_combout ;
wire \slave3_inst|sp|smemwdata~6_combout ;
wire \slave3_inst|sp|wdata~5_combout ;
wire \slave3_inst|sp|smemwdata~7_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder_combout ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder_combout ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM155 ;
wire \slave3_inst|sp|Mux0~2_combout ;
wire \slave3_inst|sp|Mux0~3_combout ;
wire \slave3_inst|sp|srdata~0_combout ;
wire \slave3_inst|sp|srdata~1_combout ;
wire \slave2_inst|sp|srdata_OTERM15 ;
wire \slave2_inst|sp|srdata_OTERM11~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM11 ;
wire \slave2_inst|sp|srdata_OTERM9 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57 ;
wire \slave2_inst|sp|Selector17~0_combout ;
wire \slave2_inst|sp|smemwdata~1_combout ;
wire \slave2_inst|sp|Selector17~1_combout ;
wire \slave2_inst|sp|smemwen~q ;
wire \slave2_inst|sp|Decoder1~3_combout ;
wire \slave2_inst|sp|Decoder1~4_combout ;
wire \slave2_inst|sp|wdata~4_combout ;
wire \slave2_inst|sp|smemwdata~6_combout ;
wire \slave2_inst|sp|Decoder0~0_combout ;
wire \slave2_inst|sp|Decoder0~1_combout ;
wire \slave2_inst|sp|Selector29~0_combout ;
wire \slave2_inst|sp|smemaddr~0_combout ;
wire \slave2_inst|sp|Selector28~0_combout ;
wire \slave2_inst|sp|smemaddr~1_combout ;
wire \slave2_inst|sp|Decoder1~2_combout ;
wire \slave2_inst|sp|Selector27~0_combout ;
wire \slave2_inst|sp|smemaddr~2_combout ;
wire \slave2_inst|sp|Selector26~0_combout ;
wire \slave2_inst|sp|smemaddr~3_combout ;
wire \slave2_inst|sp|Equal3~2_combout ;
wire \slave2_inst|sp|Decoder0~2_combout ;
wire \slave2_inst|sp|Selector25~0_combout ;
wire \slave2_inst|sp|smemaddr~4_combout ;
wire \slave2_inst|sp|Selector24~0_combout ;
wire \slave2_inst|sp|smemaddr~5_combout ;
wire \slave2_inst|sp|Selector23~0_combout ;
wire \slave2_inst|sp|smemaddr~6_combout ;
wire \slave2_inst|sp|Selector22~0_combout ;
wire \slave2_inst|sp|smemaddr~7_combout ;
wire \slave2_inst|sp|Decoder0~3_combout ;
wire \slave2_inst|sp|Selector21~0_combout ;
wire \slave2_inst|sp|smemaddr~8_combout ;
wire \slave2_inst|sp|Selector20~0_combout ;
wire \slave2_inst|sp|smemaddr~9_combout ;
wire \slave2_inst|sp|Selector19~0_combout ;
wire \slave2_inst|sp|smemaddr~10_combout ;
wire \slave2_inst|sp|Selector18~0_combout ;
wire \slave2_inst|sp|smemaddr~11_combout ;
wire \slave2_inst|sp|wdata~5_combout ;
wire \slave2_inst|sp|smemwdata~7_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM59 ;
wire \slave2_inst|sp|wdata~6_combout ;
wire \slave2_inst|sp|smemwdata~8_combout ;
wire \slave2_inst|sp|Decoder1~5_combout ;
wire \slave2_inst|sp|wdata~7_combout ;
wire \slave2_inst|sp|smemwdata~9_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM61 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM147 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ;
wire \slave2_inst|sp|Mux0~2_combout ;
wire \slave2_inst|sp|Mux0~3_combout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM31 ;
wire \slave2_inst|sp|Decoder1~1_combout ;
wire \slave2_inst|sp|wdata~2_combout ;
wire \slave2_inst|sp|smemwdata~4_combout ;
wire \slave2_inst|sp|wdata~3_combout ;
wire \slave2_inst|sp|smemwdata~5_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69 ;
wire \slave2_inst|sp|wdata~1_combout ;
wire \slave2_inst|sp|smemwdata~3_combout ;
wire \slave2_inst|sp|wdata~0_combout ;
wire \slave2_inst|sp|smemwdata~2_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM65 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM157 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder_combout ;
wire \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159 ;
wire \slave2_inst|sp|Mux0~0_combout ;
wire \slave2_inst|sp|Mux0~1_combout ;
wire \slave2_inst|sp|srdata~0_combout ;
wire \slave2_inst|sp|srdata~1_combout ;
wire \bus_inst|rdata_mux|Mux0~0_combout ;
wire \bus_inst|rdata_mux|Mux0~1_combout ;
wire \master2_port|rdata[5]_OTERM93 ;
wire \master1_port|rdata~0_combout ;
wire \master2_port|rdata[5]_OTERM91~feeder_combout ;
wire \master2_port|rdata[5]_OTERM91 ;
wire \master2_port|rdata[0]_OTERM127 ;
wire \master2_port|Decoder0~0_combout ;
wire \master2_port|Decoder0~1_combout ;
wire \master2_port|rdata[4]_OTERM99 ;
wire \master2_port|rdata~0_combout ;
wire \display_data[0]~0_combout ;
wire \data_pattern[0]~_wirecell_combout ;
wire \master1_port|Decoder0~2_combout ;
wire \master1_port|rdata[5]_OTERM111 ;
wire \master1_port|rdata[1]_OTERM131 ;
wire \master1_port|rdata~1_combout ;
wire \master2_port|rdata[1]_OTERM125 ;
wire \master2_port|Decoder0~2_combout ;
wire \master2_port|rdata[5]_OTERM95 ;
wire \master2_port|rdata~1_combout ;
wire \display_data[1]~1_combout ;
wire \master1_port|Decoder0~3_combout ;
wire \master1_port|rdata[3]_OTERM121 ;
wire \master1_port|rdata[2]_OTERM129 ;
wire \master1_port|rdata[3]_OTERM119~feeder_combout ;
wire \master1_port|rdata[3]_OTERM119 ;
wire \master1_port|rdata~2_combout ;
wire \master2_port|rdata[3]_OTERM103~feeder_combout ;
wire \master2_port|rdata[3]_OTERM103 ;
wire \master2_port|Decoder0~3_combout ;
wire \master2_port|rdata[3]_OTERM105 ;
wire \master2_port|rdata[2]_OTERM123 ;
wire \master2_port|rdata~2_combout ;
wire \display_data[2]~2_combout ;
wire \data_pattern[2]~_wirecell_combout ;
wire \master1_port|rdata[3]_OTERM117 ;
wire \master1_port|rdata~3_combout ;
wire \master2_port|rdata[3]_OTERM101 ;
wire \master2_port|rdata~3_combout ;
wire \display_data[3]~3_combout ;
wire \master2_port|rdata[4]_OTERM97 ;
wire \master2_port|rdata~4_combout ;
wire \master1_port|rdata[4]_OTERM113 ;
wire \master1_port|rdata~4_combout ;
wire \display_data[4]~4_combout ;
wire \master1_port|rdata[5]_OTERM107 ;
wire \master1_port|rdata~5_combout ;
wire \master2_port|rdata[5]_OTERM89 ;
wire \master2_port|rdata~5_combout ;
wire \display_data[5]~5_combout ;
wire \data_pattern[5]~_wirecell_combout ;
wire [7:0] m1_dwdata;
wire [15:0] \master1_port|addr ;
wire [7:0] \master1_port|wdata ;
wire [15:0] \master2_port|addr ;
wire [7:0] \master2_port|wdata ;
wire [7:0] \slave1_inst|sp|smemwdata ;
wire [7:0] \slave3_inst|sp|smemwdata ;
wire [2:0] key1_sync;
wire [1:0] \bus_inst|decoder|ssel ;
wire [3:0] sw_sync1;
wire [3:0] \bus_inst|decoder|split_slave_addr ;
wire [2:0] reset_sync;
wire [3:0] sw_sync2;
wire [7:0] \slave2_inst|sp|counter ;
wire [15:0] m1_daddr;
wire [7:0] \slave3_inst|sp|wdata ;
wire [7:0] \master1_port|timeout ;
wire [7:0] \slave2_inst|sp|wdata ;
wire [7:0] \slave2_inst|sp|smemwdata ;
wire [7:0] \master2_port|timeout ;
wire [7:0] \slave1_inst|sp|counter ;
wire [7:0] m2_dwdata;
wire [3:0] \bus_inst|decoder|slave_addr ;
wire [7:0] data_pattern;
wire [7:0] display_data;
wire [7:0] \slave3_inst|sp|counter ;
wire [7:0] \master1_port|counter ;
wire [11:0] \slave2_inst|sp|smemaddr ;
wire [15:0] m2_daddr;
wire [3:0] \bus_inst|decoder|counter ;
wire [2:0] key0_sync;
wire [11:0] \slave3_inst|sp|smemaddr ;
wire [10:0] \slave1_inst|sp|smemaddr ;
wire [15:0] demo_counter;
wire [11:0] \slave3_inst|sp|addr ;
wire [7:0] \slave1_inst|sp|wdata ;
wire [11:0] \slave2_inst|sp|addr ;
wire [10:0] \slave1_inst|sp|addr ;
wire [7:0] \master2_port|counter ;
wire [3:0] \slave3_inst|sp|rcounter ;
wire [1:0] display_slave;

wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(display_slave[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(display_slave[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(display_data[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(display_data[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(display_data[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(display_data[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(display_data[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(display_data[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \reset_sync[0]~0 (
// Equation(s):
// \reset_sync[0]~0_combout  = !\SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\reset_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset_sync[0]~0 .lut_mask = 16'h00FF;
defparam \reset_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \reset_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\reset_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[0] .is_wysiwyg = "true";
defparam \reset_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \reset_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reset_sync[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[1] .is_wysiwyg = "true";
defparam \reset_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \reset_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reset_sync[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[2] .is_wysiwyg = "true";
defparam \reset_sync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \sw_sync1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[3] .is_wysiwyg = "true";
defparam \sw_sync1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \sw_sync2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync1[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[3] .is_wysiwyg = "true";
defparam \sw_sync2[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \sw_sync1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[2] .is_wysiwyg = "true";
defparam \sw_sync1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \sw_sync2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync1[2]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[2] .is_wysiwyg = "true";
defparam \sw_sync2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \cfg_slave_sel[0]~0 (
// Equation(s):
// \cfg_slave_sel[0]~0_combout  = (!sw_sync2[3] & sw_sync2[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(sw_sync2[3]),
	.datad(sw_sync2[2]),
	.cin(gnd),
	.combout(\cfg_slave_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg_slave_sel[0]~0 .lut_mask = 16'h0F00;
defparam \cfg_slave_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \display_slave[0]~feeder (
// Equation(s):
// \display_slave[0]~feeder_combout  = \cfg_slave_sel[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg_slave_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\display_slave[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_slave[0]~feeder .lut_mask = 16'hFF00;
defparam \display_slave[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \key0_sync[0]~0 (
// Equation(s):
// \key0_sync[0]~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key0_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key0_sync[0]~0 .lut_mask = 16'h0F0F;
defparam \key0_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \key0_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key0_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[0] .is_wysiwyg = "true";
defparam \key0_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \key0_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key0_sync[0]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[1] .is_wysiwyg = "true";
defparam \key0_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \key0_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key0_sync[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_sync[2] .is_wysiwyg = "true";
defparam \key0_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \demo_state.DEMO_DISPLAY~feeder (
// Equation(s):
// \demo_state.DEMO_DISPLAY~feeder_combout  = \demo_state.DEMO_COMPLETE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\demo_state.DEMO_COMPLETE~q ),
	.cin(gnd),
	.combout(\demo_state.DEMO_DISPLAY~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \demo_state.DEMO_DISPLAY~feeder .lut_mask = 16'hFF00;
defparam \demo_state.DEMO_DISPLAY~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \demo_state.DEMO_DISPLAY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\demo_state.DEMO_DISPLAY~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_DISPLAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_DISPLAY .is_wysiwyg = "true";
defparam \demo_state.DEMO_DISPLAY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\demo_state.DEMO_DISPLAY~q  & ((\demo_state.DEMO_IDLE~q ) # ((!key0_sync[2] & key0_sync[1]))))

	.dataa(key0_sync[2]),
	.datab(\demo_state.DEMO_DISPLAY~q ),
	.datac(\demo_state.DEMO_IDLE~q ),
	.datad(key0_sync[1]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h3130;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \demo_state.DEMO_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_IDLE .is_wysiwyg = "true";
defparam \demo_state.DEMO_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (key0_sync[1] & (!key0_sync[2] & !\demo_state.DEMO_IDLE~q ))

	.dataa(key0_sync[1]),
	.datab(gnd),
	.datac(key0_sync[2]),
	.datad(\demo_state.DEMO_IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h000A;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \demo_state.DEMO_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_START .is_wysiwyg = "true";
defparam \demo_state.DEMO_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (demo_counter[0] & ((!\Selector10~0_combout ))) # (!demo_counter[0] & (\demo_state.DEMO_WAIT~q ))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(gnd),
	.datad(demo_counter[0]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h33AA;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \demo_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector20~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[0] .is_wysiwyg = "true";
defparam \demo_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~1  = CARRY(demo_counter[0])

	.dataa(gnd),
	.datab(demo_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (demo_counter[1] & (!\Add1~1 )) # (!demo_counter[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!demo_counter[1]))

	.dataa(gnd),
	.datab(demo_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~2_combout ) # ((demo_counter[1] & !\Selector10~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (demo_counter[1] & (!\Selector10~0_combout )))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(demo_counter[1]),
	.datac(\Selector10~0_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hAE0C;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \demo_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector19~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[1] .is_wysiwyg = "true";
defparam \demo_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (demo_counter[2] & (\Add1~3  $ (GND))) # (!demo_counter[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((demo_counter[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(demo_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (demo_counter[2] & (((\demo_state.DEMO_WAIT~q  & \Add1~4_combout )) # (!\Selector10~0_combout ))) # (!demo_counter[2] & (((\demo_state.DEMO_WAIT~q  & \Add1~4_combout ))))

	.dataa(demo_counter[2]),
	.datab(\Selector10~0_combout ),
	.datac(\demo_state.DEMO_WAIT~q ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hF222;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N3
dffeas \demo_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector18~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[2] .is_wysiwyg = "true";
defparam \demo_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (demo_counter[3] & (!\Add1~5 )) # (!demo_counter[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!demo_counter[3]))

	.dataa(gnd),
	.datab(demo_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~6_combout ) # ((!\Selector10~0_combout  & demo_counter[3])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[3])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[3]),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hBA30;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \demo_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[3] .is_wysiwyg = "true";
defparam \demo_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (demo_counter[4] & (\Add1~7  $ (GND))) # (!demo_counter[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((demo_counter[4] & !\Add1~7 ))

	.dataa(demo_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~8_combout ) # ((demo_counter[4] & !\Selector10~0_combout )))) # (!\demo_state.DEMO_WAIT~q  & (((demo_counter[4] & !\Selector10~0_combout ))))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Add1~8_combout ),
	.datac(demo_counter[4]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h88F8;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \demo_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[4] .is_wysiwyg = "true";
defparam \demo_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (demo_counter[5] & (!\Add1~9 )) # (!demo_counter[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!demo_counter[5]))

	.dataa(demo_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~10_combout ) # ((!\Selector10~0_combout  & demo_counter[5])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[5])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[5]),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hBA30;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \demo_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[5] .is_wysiwyg = "true";
defparam \demo_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (demo_counter[6] & (\Add1~11  $ (GND))) # (!demo_counter[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((demo_counter[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(demo_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~12_combout ) # ((!\Selector10~0_combout  & demo_counter[6])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[6])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[6]),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hBA30;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \demo_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[6] .is_wysiwyg = "true";
defparam \demo_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (demo_counter[7] & (!\Add1~13 )) # (!demo_counter[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!demo_counter[7]))

	.dataa(gnd),
	.datab(demo_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~14_combout ) # ((!\Selector10~0_combout  & demo_counter[7])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[7])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[7]),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hBA30;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \demo_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[7] .is_wysiwyg = "true";
defparam \demo_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (demo_counter[8] & (\Add1~15  $ (GND))) # (!demo_counter[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((demo_counter[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(demo_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~16_combout ) # ((!\Selector10~0_combout  & demo_counter[8])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[8])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[8]),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hBA30;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \demo_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[8] .is_wysiwyg = "true";
defparam \demo_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (demo_counter[9] & (!\Add1~17 )) # (!demo_counter[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!demo_counter[9]))

	.dataa(demo_counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h5A5F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~18_combout ) # ((!\Selector10~0_combout  & demo_counter[9])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[9])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[9]),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hBA30;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \demo_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[9] .is_wysiwyg = "true";
defparam \demo_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (demo_counter[10] & (\Add1~19  $ (GND))) # (!demo_counter[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((demo_counter[10] & !\Add1~19 ))

	.dataa(demo_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Add1~20_combout  & ((\demo_state.DEMO_WAIT~q ) # ((demo_counter[10] & !\Selector10~0_combout )))) # (!\Add1~20_combout  & (((demo_counter[10] & !\Selector10~0_combout ))))

	.dataa(\Add1~20_combout ),
	.datab(\demo_state.DEMO_WAIT~q ),
	.datac(demo_counter[10]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h88F8;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \demo_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[10] .is_wysiwyg = "true";
defparam \demo_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (demo_counter[7] & (demo_counter[10] & (demo_counter[9] & demo_counter[8])))

	.dataa(demo_counter[7]),
	.datab(demo_counter[10]),
	.datac(demo_counter[9]),
	.datad(demo_counter[8]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h8000;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (demo_counter[2]) # ((demo_counter[1]) # ((demo_counter[3]) # (demo_counter[0])))

	.dataa(demo_counter[2]),
	.datab(demo_counter[1]),
	.datac(demo_counter[3]),
	.datad(demo_counter[0]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\LessThan0~0_combout  & ((demo_counter[5]) # ((demo_counter[4] & \LessThan0~1_combout ))))

	.dataa(demo_counter[4]),
	.datab(demo_counter[5]),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hE0C0;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (demo_counter[11] & (!\Add1~21 )) # (!demo_counter[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!demo_counter[11]))

	.dataa(demo_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~22_combout ) # ((!\Selector10~0_combout  & demo_counter[11])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[11])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[11]),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hBA30;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \demo_counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[11] .is_wysiwyg = "true";
defparam \demo_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (demo_counter[12] & (\Add1~23  $ (GND))) # (!demo_counter[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((demo_counter[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(demo_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~24_combout ) # ((!\Selector10~0_combout  & demo_counter[12])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[12])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[12]),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hBA30;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \demo_counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[12] .is_wysiwyg = "true";
defparam \demo_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (demo_counter[13] & (!\Add1~25 )) # (!demo_counter[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!demo_counter[13]))

	.dataa(demo_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~26_combout ) # ((!\Selector10~0_combout  & demo_counter[13])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[13])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[13]),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hBA30;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \demo_counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[13] .is_wysiwyg = "true";
defparam \demo_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (demo_counter[14] & (\Add1~27  $ (GND))) # (!demo_counter[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((demo_counter[14] & !\Add1~27 ))

	.dataa(demo_counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hA50A;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~28_combout ) # ((!\Selector10~0_combout  & demo_counter[14])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[14])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[14]),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hBA30;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \demo_counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[14] .is_wysiwyg = "true";
defparam \demo_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = (demo_counter[11]) # ((demo_counter[14]) # ((demo_counter[12]) # (demo_counter[13])))

	.dataa(demo_counter[11]),
	.datab(demo_counter[14]),
	.datac(demo_counter[12]),
	.datad(demo_counter[13]),
	.cin(gnd),
	.combout(\always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \always5~1 .lut_mask = 16'hFFFE;
defparam \always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \sw_sync1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync1[1] .is_wysiwyg = "true";
defparam \sw_sync1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \sw_sync2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync1[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync2[1] .is_wysiwyg = "true";
defparam \sw_sync2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas captured_master(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sw_sync2[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\captured_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam captured_master.is_wysiwyg = "true";
defparam captured_master.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \m2_dvalid~0 (
// Equation(s):
// \m2_dvalid~0_combout  = (\captured_master~q  & \demo_state.DEMO_START~q )

	.dataa(\captured_master~q ),
	.datab(gnd),
	.datac(\demo_state.DEMO_START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2_dvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dvalid~0 .lut_mask = 16'hA0A0;
defparam \m2_dvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas m2_dvalid(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2_dvalid~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_dvalid.is_wysiwyg = "true";
defparam m2_dvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~6 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~6_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\slave3_inst|sp|state.SPLIT~q  & ((!\bus_inst|bus_arbiter|split_owner.SM1~q )))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((!\bus_inst|bus_arbiter|split_owner.NONE~q 
// ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~6 .lut_mask = 16'h0533;
defparam \bus_inst|bus_arbiter|split_owner~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector5~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector5~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((\bus_inst|bus_arbiter|split_owner.SM2~q ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector5~0 .lut_mask = 16'h22F0;
defparam \bus_inst|bus_arbiter|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \bus_inst|bus_arbiter|split_owner.SM2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~5 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~5_combout  = ((!\slave3_inst|sp|state.SPLIT~q  & (\bus_inst|bus_arbiter|state.M1~q  & !\bus_inst|bus_arbiter|split_owner.SM2~q ))) # (!reset_sync[2])

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(reset_sync[2]),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~5 .lut_mask = 16'h3373;
defparam \bus_inst|bus_arbiter|split_owner~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~7 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~7_combout  = (!\bus_inst|bus_arbiter|split_owner~5_combout  & ((\bus_inst|bus_arbiter|state.M1~q ) # (!\bus_inst|bus_arbiter|split_owner~6_combout )))

	.dataa(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~7 .lut_mask = 16'h00F5;
defparam \bus_inst|bus_arbiter|split_owner~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \bus_inst|bus_arbiter|split_owner.NONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.NONE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|always2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|always2~1_combout  = (\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always2~1 .lut_mask = 16'h00F0;
defparam \bus_inst|bus_arbiter|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~6 (
// Equation(s):
// \bus_inst|bus_arbiter|state~6_combout  = ((\bus_inst|bus_arbiter|state.M2~q  & ((\bus_inst|bus_arbiter|always2~1_combout ) # (!\master2_port|state.IDLE~q )))) # (!reset_sync[2])

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(reset_sync[2]),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~6 .lut_mask = 16'hCF4F;
defparam \bus_inst|bus_arbiter|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \master1_port|Add2~23 (
// Equation(s):
// \master1_port|Add2~23_combout  = (\master1_port|state.WAIT~q  & (!\master1_port|timeout [0])) # (!\master1_port|state.WAIT~q  & (\master1_port|timeout [0] & \master1_port|state.IDLE~q ))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(gnd),
	.datac(\master1_port|timeout [0]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~23 .lut_mask = 16'h5A0A;
defparam \master1_port|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \master1_port|timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[0] .is_wysiwyg = "true";
defparam \master1_port|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \master1_port|Add2~0 (
// Equation(s):
// \master1_port|Add2~1  = CARRY(\master1_port|timeout [0])

	.dataa(gnd),
	.datab(\master1_port|timeout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master1_port|Add2~1 ));
// synopsys translate_off
defparam \master1_port|Add2~0 .lut_mask = 16'h33CC;
defparam \master1_port|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \master1_port|Add2~2 (
// Equation(s):
// \master1_port|Add2~2_combout  = (\master1_port|timeout [1] & (!\master1_port|Add2~1 )) # (!\master1_port|timeout [1] & ((\master1_port|Add2~1 ) # (GND)))
// \master1_port|Add2~3  = CARRY((!\master1_port|Add2~1 ) # (!\master1_port|timeout [1]))

	.dataa(\master1_port|timeout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~1 ),
	.combout(\master1_port|Add2~2_combout ),
	.cout(\master1_port|Add2~3 ));
// synopsys translate_off
defparam \master1_port|Add2~2 .lut_mask = 16'h5A5F;
defparam \master1_port|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \master1_port|Add2~21 (
// Equation(s):
// \master1_port|Add2~21_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~2_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [1])))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [1]),
	.datad(\master1_port|Add2~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~21 .lut_mask = 16'hEA40;
defparam \master1_port|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \master1_port|timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[1] .is_wysiwyg = "true";
defparam \master1_port|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \master1_port|Add2~4 (
// Equation(s):
// \master1_port|Add2~4_combout  = (\master1_port|timeout [2] & (\master1_port|Add2~3  $ (GND))) # (!\master1_port|timeout [2] & (!\master1_port|Add2~3  & VCC))
// \master1_port|Add2~5  = CARRY((\master1_port|timeout [2] & !\master1_port|Add2~3 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~3 ),
	.combout(\master1_port|Add2~4_combout ),
	.cout(\master1_port|Add2~5 ));
// synopsys translate_off
defparam \master1_port|Add2~4 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \master1_port|Add2~22 (
// Equation(s):
// \master1_port|Add2~22_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~4_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [2] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~4_combout ),
	.datac(\master1_port|timeout [2]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~22 .lut_mask = 16'hD888;
defparam \master1_port|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \master1_port|timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[2] .is_wysiwyg = "true";
defparam \master1_port|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \master1_port|Add2~6 (
// Equation(s):
// \master1_port|Add2~6_combout  = (\master1_port|timeout [3] & (!\master1_port|Add2~5 )) # (!\master1_port|timeout [3] & ((\master1_port|Add2~5 ) # (GND)))
// \master1_port|Add2~7  = CARRY((!\master1_port|Add2~5 ) # (!\master1_port|timeout [3]))

	.dataa(gnd),
	.datab(\master1_port|timeout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~5 ),
	.combout(\master1_port|Add2~6_combout ),
	.cout(\master1_port|Add2~7 ));
// synopsys translate_off
defparam \master1_port|Add2~6 .lut_mask = 16'h3C3F;
defparam \master1_port|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \master1_port|Add2~20 (
// Equation(s):
// \master1_port|Add2~20_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~6_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [3])))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [3]),
	.datad(\master1_port|Add2~6_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~20 .lut_mask = 16'hEA40;
defparam \master1_port|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \master1_port|timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[3] .is_wysiwyg = "true";
defparam \master1_port|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \master1_port|Add2~8 (
// Equation(s):
// \master1_port|Add2~8_combout  = (\master1_port|timeout [4] & (\master1_port|Add2~7  $ (GND))) # (!\master1_port|timeout [4] & (!\master1_port|Add2~7  & VCC))
// \master1_port|Add2~9  = CARRY((\master1_port|timeout [4] & !\master1_port|Add2~7 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~7 ),
	.combout(\master1_port|Add2~8_combout ),
	.cout(\master1_port|Add2~9 ));
// synopsys translate_off
defparam \master1_port|Add2~8 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \master1_port|Add2~19 (
// Equation(s):
// \master1_port|Add2~19_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~8_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [4])))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [4]),
	.datad(\master1_port|Add2~8_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~19 .lut_mask = 16'hEA40;
defparam \master1_port|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \master1_port|timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[4] .is_wysiwyg = "true";
defparam \master1_port|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \master1_port|Add2~10 (
// Equation(s):
// \master1_port|Add2~10_combout  = (\master1_port|timeout [5] & (!\master1_port|Add2~9 )) # (!\master1_port|timeout [5] & ((\master1_port|Add2~9 ) # (GND)))
// \master1_port|Add2~11  = CARRY((!\master1_port|Add2~9 ) # (!\master1_port|timeout [5]))

	.dataa(\master1_port|timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~9 ),
	.combout(\master1_port|Add2~10_combout ),
	.cout(\master1_port|Add2~11 ));
// synopsys translate_off
defparam \master1_port|Add2~10 .lut_mask = 16'h5A5F;
defparam \master1_port|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \master1_port|Add2~18 (
// Equation(s):
// \master1_port|Add2~18_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~10_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [5] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~10_combout ),
	.datac(\master1_port|timeout [5]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~18 .lut_mask = 16'hD888;
defparam \master1_port|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \master1_port|timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[5] .is_wysiwyg = "true";
defparam \master1_port|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \master1_port|Add2~12 (
// Equation(s):
// \master1_port|Add2~12_combout  = (\master1_port|timeout [6] & (\master1_port|Add2~11  $ (GND))) # (!\master1_port|timeout [6] & (!\master1_port|Add2~11  & VCC))
// \master1_port|Add2~13  = CARRY((\master1_port|timeout [6] & !\master1_port|Add2~11 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~11 ),
	.combout(\master1_port|Add2~12_combout ),
	.cout(\master1_port|Add2~13 ));
// synopsys translate_off
defparam \master1_port|Add2~12 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \master1_port|Add2~17 (
// Equation(s):
// \master1_port|Add2~17_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~12_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [6] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~12_combout ),
	.datac(\master1_port|timeout [6]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~17 .lut_mask = 16'hD888;
defparam \master1_port|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \master1_port|timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[6] .is_wysiwyg = "true";
defparam \master1_port|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \master1_port|Add2~14 (
// Equation(s):
// \master1_port|Add2~14_combout  = \master1_port|timeout [7] $ (\master1_port|Add2~13 )

	.dataa(\master1_port|timeout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master1_port|Add2~13 ),
	.combout(\master1_port|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~14 .lut_mask = 16'h5A5A;
defparam \master1_port|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \master1_port|Add2~16 (
// Equation(s):
// \master1_port|Add2~16_combout  = (\master1_port|state.WAIT~q  & (((\master1_port|Add2~14_combout )))) # (!\master1_port|state.WAIT~q  & (\master1_port|state.IDLE~q  & (\master1_port|timeout [7])))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [7]),
	.datad(\master1_port|Add2~14_combout ),
	.cin(gnd),
	.combout(\master1_port|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~16 .lut_mask = 16'hEA40;
defparam \master1_port|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \master1_port|timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[7] .is_wysiwyg = "true";
defparam \master1_port|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \master1_port|Equal0~0 (
// Equation(s):
// \master1_port|Equal0~0_combout  = (\master1_port|timeout [7]) # ((\master1_port|timeout [6]) # ((\master1_port|timeout [5]) # (\master1_port|timeout [4])))

	.dataa(\master1_port|timeout [7]),
	.datab(\master1_port|timeout [6]),
	.datac(\master1_port|timeout [5]),
	.datad(\master1_port|timeout [4]),
	.cin(gnd),
	.combout(\master1_port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master1_port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \master1_port|Equal0~1 (
// Equation(s):
// \master1_port|Equal0~1_combout  = ((\master1_port|timeout [3]) # ((\master1_port|timeout [1]) # (!\master1_port|timeout [0]))) # (!\master1_port|timeout [2])

	.dataa(\master1_port|timeout [2]),
	.datab(\master1_port|timeout [3]),
	.datac(\master1_port|timeout [0]),
	.datad(\master1_port|timeout [1]),
	.cin(gnd),
	.combout(\master1_port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~1 .lut_mask = 16'hFFDF;
defparam \master1_port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \master1_port|Equal0~2 (
// Equation(s):
// \master1_port|Equal0~2_combout  = (\master1_port|Equal0~0_combout ) # (\master1_port|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|Equal0~0_combout ),
	.datad(\master1_port|Equal0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~2 .lut_mask = 16'hFFF0;
defparam \master1_port|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~4_combout  = (\bus_inst|decoder|slave_addr [2] & reset_sync[2])

	.dataa(\bus_inst|decoder|slave_addr [2]),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~4 .lut_mask = 16'hA0A0;
defparam \bus_inst|decoder|split_slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!sw_sync2[2]) # (!sw_sync2[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(sw_sync2[3]),
	.datad(sw_sync2[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0FFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \captured_mode~feeder (
// Equation(s):
// \captured_mode~feeder_combout  = \Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\captured_mode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \captured_mode~feeder .lut_mask = 16'hFF00;
defparam \captured_mode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas captured_mode(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\captured_mode~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\captured_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam captured_mode.is_wysiwyg = "true";
defparam captured_mode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \m1_dvalid~0 (
// Equation(s):
// \m1_dvalid~0_combout  = (!\captured_master~q  & \demo_state.DEMO_START~q )

	.dataa(\captured_master~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\demo_state.DEMO_START~q ),
	.cin(gnd),
	.combout(\m1_dvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dvalid~0 .lut_mask = 16'h5500;
defparam \m1_dvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas m1_dmode(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\captured_mode~q ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_dmode.is_wysiwyg = "true";
defparam m1_dmode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \master1_port|mode~0 (
// Equation(s):
// \master1_port|mode~0_combout  = (reset_sync[2] & \m1_dmode~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\m1_dmode~q ),
	.cin(gnd),
	.combout(\master1_port|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mode~0 .lut_mask = 16'hCC00;
defparam \master1_port|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas m1_dvalid(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_dvalid~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_dvalid.is_wysiwyg = "true";
defparam m1_dvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \master1_port|mode~1 (
// Equation(s):
// \master1_port|mode~1_combout  = ((\m1_dvalid~q  & !\master1_port|state.IDLE~q )) # (!reset_sync[2])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\m1_dvalid~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mode~1 .lut_mask = 16'h55F5;
defparam \master1_port|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \master1_port|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mode .is_wysiwyg = "true";
defparam \master1_port|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit1~0 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit1~0_combout  = (\bus_inst|bus_arbiter|Selector6~0_combout  & (\bus_inst|bus_arbiter|state.M1~q  & ((\bus_inst|bus_arbiter|always2~1_combout )))) # (!\bus_inst|bus_arbiter|Selector6~0_combout  & ((\bus_inst|bus_arbiter|msplit1~q 
// ) # ((\bus_inst|bus_arbiter|state.M1~q  & \bus_inst|bus_arbiter|always2~1_combout ))))

	.dataa(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\bus_inst|bus_arbiter|msplit1~q ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1~0 .lut_mask = 16'hDC50;
defparam \bus_inst|bus_arbiter|msplit1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \bus_inst|bus_arbiter|msplit1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \master1_port|Selector7~0 (
// Equation(s):
// \master1_port|Selector7~0_combout  = (\master1_port|state.SPLIT~q  & (((\bus_inst|bus_arbiter|msplit1~q ) # (!\bus_inst|bus_arbiter|state.M1~q )))) # (!\master1_port|state.SPLIT~q  & (\master1_port|state.RDATA~q  & ((\bus_inst|bus_arbiter|msplit1~q ))))

	.dataa(\master1_port|state.RDATA~q ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\master1_port|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|msplit1~q ),
	.cin(gnd),
	.combout(\master1_port|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector7~0 .lut_mask = 16'hFA30;
defparam \master1_port|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \master1_port|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SPLIT .is_wysiwyg = "true";
defparam \master1_port|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \master1_port|Selector2~1 (
// Equation(s):
// \master1_port|Selector2~1_combout  = (!\bus_inst|bus_arbiter|msplit1~q  & (\bus_inst|bus_arbiter|state.M1~q  & \master1_port|state.SPLIT~q ))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\master1_port|state.SPLIT~q ),
	.cin(gnd),
	.combout(\master1_port|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~1 .lut_mask = 16'h3000;
defparam \master1_port|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \master1_port|Selector1~1 (
// Equation(s):
// \master1_port|Selector1~1_combout  = (\master1_port|Selector1~0_combout ) # ((\master1_port|state.WAIT~q  & \bus_inst|decoder|ack~0_combout ))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master1_port|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~1 .lut_mask = 16'hFFA0;
defparam \master1_port|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \master1_port|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.ADDR .is_wysiwyg = "true";
defparam \master1_port|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \m2_dmode~feeder (
// Equation(s):
// \m2_dmode~feeder_combout  = \captured_mode~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\captured_mode~q ),
	.cin(gnd),
	.combout(\m2_dmode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dmode~feeder .lut_mask = 16'hFF00;
defparam \m2_dmode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas m2_dmode(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dmode~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_dmode.is_wysiwyg = "true";
defparam m2_dmode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \master2_port|mode~0 (
// Equation(s):
// \master2_port|mode~0_combout  = (reset_sync[2] & \m2_dmode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\m2_dmode~q ),
	.cin(gnd),
	.combout(\master2_port|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|mode~0 .lut_mask = 16'hF000;
defparam \master2_port|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \master2_port|mode~1 (
// Equation(s):
// \master2_port|mode~1_combout  = ((!\master2_port|state.IDLE~q  & \m2_dvalid~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\master2_port|state.IDLE~q ),
	.datac(reset_sync[2]),
	.datad(\m2_dvalid~q ),
	.cin(gnd),
	.combout(\master2_port|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|mode~1 .lut_mask = 16'h3F0F;
defparam \master2_port|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \master2_port|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mode .is_wysiwyg = "true";
defparam \master2_port|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~2_combout  = (\bus_inst|bus_arbiter|msplit2~q  & (((\slave3_inst|sp|state.SPLIT~q ) # (!\bus_inst|bus_arbiter|state.M2~q )) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )))

	.dataa(\bus_inst|bus_arbiter|msplit2~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~2 .lut_mask = 16'hA2AA;
defparam \bus_inst|bus_arbiter|msplit2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~3_combout  = (\bus_inst|bus_arbiter|msplit2~2_combout ) # ((!\bus_inst|bus_arbiter|split_owner.NONE~q  & (\slave3_inst|sp|state.SPLIT~q  & \bus_inst|bus_arbiter|state.M2~q )))

	.dataa(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.datab(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~3 .lut_mask = 16'hBAAA;
defparam \bus_inst|bus_arbiter|msplit2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \bus_inst|bus_arbiter|msplit2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \master2_port|Selector7~0 (
// Equation(s):
// \master2_port|Selector7~0_combout  = (\bus_inst|bus_arbiter|msplit2~q  & (((\master2_port|state.SPLIT~q ) # (\master2_port|state.RDATA~q )))) # (!\bus_inst|bus_arbiter|msplit2~q  & (!\bus_inst|bus_arbiter|state.M2~q  & (\master2_port|state.SPLIT~q )))

	.dataa(\bus_inst|bus_arbiter|msplit2~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\master2_port|state.SPLIT~q ),
	.datad(\master2_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector7~0 .lut_mask = 16'hBAB0;
defparam \master2_port|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \master2_port|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.SPLIT .is_wysiwyg = "true";
defparam \master2_port|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \master2_port|Selector2~1 (
// Equation(s):
// \master2_port|Selector2~1_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\bus_inst|bus_arbiter|msplit2~q  & \master2_port|state.SPLIT~q ))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\bus_inst|bus_arbiter|msplit2~q ),
	.datad(\master2_port|state.SPLIT~q ),
	.cin(gnd),
	.combout(\master2_port|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~1 .lut_mask = 16'h0C00;
defparam \master2_port|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \master2_port|Selector2~0 (
// Equation(s):
// \master2_port|Selector2~0_combout  = (!\bus_inst|bus_arbiter|msplit2~q  & (\master2_port|state.RDATA~q  & ((!\bus_inst|rctrl_mux|Mux0~1_combout ) # (!\master2_port|Equal3~0_combout ))))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datac(\bus_inst|bus_arbiter|msplit2~q ),
	.datad(\master2_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~0 .lut_mask = 16'h0700;
defparam \master2_port|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \master2_port|Selector2~2 (
// Equation(s):
// \master2_port|Selector2~2_combout  = (\master2_port|Selector2~1_combout ) # ((\master2_port|Selector2~0_combout ) # ((!\master2_port|mode~q  & \master2_port|Selector3~0_combout )))

	.dataa(\master2_port|mode~q ),
	.datab(\master2_port|Selector3~0_combout ),
	.datac(\master2_port|Selector2~1_combout ),
	.datad(\master2_port|Selector2~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~2 .lut_mask = 16'hFFF4;
defparam \master2_port|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \master2_port|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.RDATA .is_wysiwyg = "true";
defparam \master2_port|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \master2_port|prev_state~13 (
// Equation(s):
// \master2_port|prev_state~13_combout  = (\master2_port|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|state.ADDR~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_port|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|prev_state~13 .lut_mask = 16'hF000;
defparam \master2_port|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \master2_port|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|prev_state.ADDR .is_wysiwyg = "true";
defparam \master2_port|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \master2_port|Selector12~0 (
// Equation(s):
// \master2_port|Selector12~0_combout  = (\master2_port|state.WDATA~q  & \master2_port|prev_state.ADDR~q )

	.dataa(\master2_port|state.WDATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~0 .lut_mask = 16'hAA00;
defparam \master2_port|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \master2_port|Selector10~0 (
// Equation(s):
// \master2_port|Selector10~0_combout  = (\master2_port|WideOr8~0_combout ) # ((\master2_port|Selector12~0_combout ) # ((\master2_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master2_port|WideOr8~0_combout ),
	.datab(\master2_port|state.RDATA~q ),
	.datac(\master2_port|Selector12~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector10~0 .lut_mask = 16'hFAFE;
defparam \master2_port|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \master2_port|Add1~2 (
// Equation(s):
// \master2_port|Add1~2_combout  = (\master2_port|counter [1] & (!\master2_port|Add1~1 )) # (!\master2_port|counter [1] & ((\master2_port|Add1~1 ) # (GND)))
// \master2_port|Add1~3  = CARRY((!\master2_port|Add1~1 ) # (!\master2_port|counter [1]))

	.dataa(\master2_port|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~1 ),
	.combout(\master2_port|Add1~2_combout ),
	.cout(\master2_port|Add1~3 ));
// synopsys translate_off
defparam \master2_port|Add1~2 .lut_mask = 16'h5A5F;
defparam \master2_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \master2_port|Add1~4 (
// Equation(s):
// \master2_port|Add1~4_combout  = (\master2_port|counter [2] & (\master2_port|Add1~3  $ (GND))) # (!\master2_port|counter [2] & (!\master2_port|Add1~3  & VCC))
// \master2_port|Add1~5  = CARRY((\master2_port|counter [2] & !\master2_port|Add1~3 ))

	.dataa(\master2_port|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~3 ),
	.combout(\master2_port|Add1~4_combout ),
	.cout(\master2_port|Add1~5 ));
// synopsys translate_off
defparam \master2_port|Add1~4 .lut_mask = 16'hA50A;
defparam \master2_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \master2_port|Selector13~2 (
// Equation(s):
// \master2_port|Selector13~2_combout  = (\master2_port|state.RDATA~q  & ((\bus_inst|rctrl_mux|Mux0~1_combout  & ((\master2_port|Add1~4_combout ))) # (!\bus_inst|rctrl_mux|Mux0~1_combout  & (\master2_port|counter [2]))))

	.dataa(\master2_port|counter [2]),
	.datab(\master2_port|Add1~4_combout ),
	.datac(\master2_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~2 .lut_mask = 16'hC0A0;
defparam \master2_port|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \master2_port|Selector16~0 (
// Equation(s):
// \master2_port|Selector16~0_combout  = (\master2_port|state.WDATA~q  & !\master2_port|prev_state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|state.WDATA~q ),
	.datad(\master2_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector16~0 .lut_mask = 16'h00F0;
defparam \master2_port|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \master2_port|Selector5~1 (
// Equation(s):
// \master2_port|Selector5~1_combout  = (\master2_port|Selector5~0_combout ) # ((\master2_port|state.REQ~q  & \bus_inst|bus_arbiter|state.M2~q ))

	.dataa(gnd),
	.datab(\master2_port|state.REQ~q ),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\master2_port|Selector5~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector5~1 .lut_mask = 16'hFFC0;
defparam \master2_port|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \master2_port|state.SADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.SADDR .is_wysiwyg = "true";
defparam \master2_port|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \master2_port|Selector5~0 (
// Equation(s):
// \master2_port|Selector5~0_combout  = (\master2_port|state.SADDR~q  & ((\master2_port|counter [3]) # ((\master2_port|counter [2]) # (!\master2_port|Equal1~1_combout ))))

	.dataa(\master2_port|state.SADDR~q ),
	.datab(\master2_port|counter [3]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(\master2_port|counter [2]),
	.cin(gnd),
	.combout(\master2_port|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector5~0 .lut_mask = 16'hAA8A;
defparam \master2_port|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \master2_port|Selector13~5 (
// Equation(s):
// \master2_port|Selector13~5_combout  = (\master2_port|counter [2] & ((\master2_port|WideOr8~0_combout ) # ((\master2_port|state.WDATA~q  & \master2_port|prev_state.ADDR~q ))))

	.dataa(\master2_port|state.WDATA~q ),
	.datab(\master2_port|prev_state.ADDR~q ),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~5 .lut_mask = 16'hF080;
defparam \master2_port|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \master2_port|Selector13~3 (
// Equation(s):
// \master2_port|Selector13~3_combout  = (\master2_port|Selector13~5_combout ) # ((\master2_port|Add1~4_combout  & ((\master2_port|Selector16~0_combout ) # (\master2_port|Selector5~0_combout ))))

	.dataa(\master2_port|Selector16~0_combout ),
	.datab(\master2_port|Selector5~0_combout ),
	.datac(\master2_port|Add1~4_combout ),
	.datad(\master2_port|Selector13~5_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~3 .lut_mask = 16'hFFE0;
defparam \master2_port|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \master2_port|Selector13~4 (
// Equation(s):
// \master2_port|Selector13~4_combout  = (\master2_port|Selector13~2_combout ) # ((\master2_port|Selector13~3_combout ) # ((\master2_port|Selector1~0_combout  & \master2_port|Add1~4_combout )))

	.dataa(\master2_port|Selector1~0_combout ),
	.datab(\master2_port|Selector13~2_combout ),
	.datac(\master2_port|Add1~4_combout ),
	.datad(\master2_port|Selector13~3_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~4 .lut_mask = 16'hFFEC;
defparam \master2_port|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \master2_port|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[2] .is_wysiwyg = "true";
defparam \master2_port|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \master2_port|Add1~6 (
// Equation(s):
// \master2_port|Add1~6_combout  = (\master2_port|counter [3] & (!\master2_port|Add1~5 )) # (!\master2_port|counter [3] & ((\master2_port|Add1~5 ) # (GND)))
// \master2_port|Add1~7  = CARRY((!\master2_port|Add1~5 ) # (!\master2_port|counter [3]))

	.dataa(gnd),
	.datab(\master2_port|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~5 ),
	.combout(\master2_port|Add1~6_combout ),
	.cout(\master2_port|Add1~7 ));
// synopsys translate_off
defparam \master2_port|Add1~6 .lut_mask = 16'h3C3F;
defparam \master2_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \master2_port|Add1~8 (
// Equation(s):
// \master2_port|Add1~8_combout  = (\master2_port|counter [4] & (\master2_port|Add1~7  $ (GND))) # (!\master2_port|counter [4] & (!\master2_port|Add1~7  & VCC))
// \master2_port|Add1~9  = CARRY((\master2_port|counter [4] & !\master2_port|Add1~7 ))

	.dataa(\master2_port|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~7 ),
	.combout(\master2_port|Add1~8_combout ),
	.cout(\master2_port|Add1~9 ));
// synopsys translate_off
defparam \master2_port|Add1~8 .lut_mask = 16'hA50A;
defparam \master2_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \master2_port|Selector25~0 (
// Equation(s):
// \master2_port|Selector25~0_combout  = (!\master2_port|state.ADDR~q  & !\master2_port|state.SADDR~q )

	.dataa(\master2_port|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~0 .lut_mask = 16'h0055;
defparam \master2_port|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \master2_port|Selector11~0 (
// Equation(s):
// \master2_port|Selector11~0_combout  = ((\master2_port|Selector16~0_combout ) # ((\master2_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout ))) # (!\master2_port|Selector25~0_combout )

	.dataa(\master2_port|state.RDATA~q ),
	.datab(\master2_port|Selector25~0_combout ),
	.datac(\master2_port|Selector16~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector11~0 .lut_mask = 16'hFBF3;
defparam \master2_port|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \master2_port|Selector11~1 (
// Equation(s):
// \master2_port|Selector11~1_combout  = (\master2_port|Selector10~0_combout  & ((\master2_port|counter [4]) # ((\master2_port|Add1~8_combout  & \master2_port|Selector11~0_combout )))) # (!\master2_port|Selector10~0_combout  & (\master2_port|Add1~8_combout  
// & ((\master2_port|Selector11~0_combout ))))

	.dataa(\master2_port|Selector10~0_combout ),
	.datab(\master2_port|Add1~8_combout ),
	.datac(\master2_port|counter [4]),
	.datad(\master2_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector11~1 .lut_mask = 16'hECA0;
defparam \master2_port|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \master2_port|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[4] .is_wysiwyg = "true";
defparam \master2_port|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \master2_port|Add1~10 (
// Equation(s):
// \master2_port|Add1~10_combout  = (\master2_port|counter [5] & (!\master2_port|Add1~9 )) # (!\master2_port|counter [5] & ((\master2_port|Add1~9 ) # (GND)))
// \master2_port|Add1~11  = CARRY((!\master2_port|Add1~9 ) # (!\master2_port|counter [5]))

	.dataa(gnd),
	.datab(\master2_port|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~9 ),
	.combout(\master2_port|Add1~10_combout ),
	.cout(\master2_port|Add1~11 ));
// synopsys translate_off
defparam \master2_port|Add1~10 .lut_mask = 16'h3C3F;
defparam \master2_port|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \master2_port|Selector10~1 (
// Equation(s):
// \master2_port|Selector10~1_combout  = (\master2_port|Add1~10_combout  & ((\master2_port|Selector11~0_combout ) # ((\master2_port|counter [5] & \master2_port|Selector10~0_combout )))) # (!\master2_port|Add1~10_combout  & (((\master2_port|counter [5] & 
// \master2_port|Selector10~0_combout ))))

	.dataa(\master2_port|Add1~10_combout ),
	.datab(\master2_port|Selector11~0_combout ),
	.datac(\master2_port|counter [5]),
	.datad(\master2_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector10~1 .lut_mask = 16'hF888;
defparam \master2_port|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \master2_port|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[5] .is_wysiwyg = "true";
defparam \master2_port|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \master2_port|Add1~12 (
// Equation(s):
// \master2_port|Add1~12_combout  = (\master2_port|counter [6] & (\master2_port|Add1~11  $ (GND))) # (!\master2_port|counter [6] & (!\master2_port|Add1~11  & VCC))
// \master2_port|Add1~13  = CARRY((\master2_port|counter [6] & !\master2_port|Add1~11 ))

	.dataa(gnd),
	.datab(\master2_port|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~11 ),
	.combout(\master2_port|Add1~12_combout ),
	.cout(\master2_port|Add1~13 ));
// synopsys translate_off
defparam \master2_port|Add1~12 .lut_mask = 16'hC30C;
defparam \master2_port|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \master2_port|Selector9~0 (
// Equation(s):
// \master2_port|Selector9~0_combout  = (\master2_port|Selector10~0_combout  & ((\master2_port|counter [6]) # ((\master2_port|Add1~12_combout  & \master2_port|Selector11~0_combout )))) # (!\master2_port|Selector10~0_combout  & (\master2_port|Add1~12_combout  
// & ((\master2_port|Selector11~0_combout ))))

	.dataa(\master2_port|Selector10~0_combout ),
	.datab(\master2_port|Add1~12_combout ),
	.datac(\master2_port|counter [6]),
	.datad(\master2_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector9~0 .lut_mask = 16'hECA0;
defparam \master2_port|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \master2_port|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[6] .is_wysiwyg = "true";
defparam \master2_port|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \master2_port|Add1~14 (
// Equation(s):
// \master2_port|Add1~14_combout  = \master2_port|counter [7] $ (\master2_port|Add1~13 )

	.dataa(\master2_port|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_port|Add1~13 ),
	.combout(\master2_port|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add1~14 .lut_mask = 16'h5A5A;
defparam \master2_port|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \master2_port|Selector8~0 (
// Equation(s):
// \master2_port|Selector8~0_combout  = (\master2_port|Add1~14_combout  & ((\master2_port|Selector11~0_combout ) # ((\master2_port|counter [7] & \master2_port|Selector10~0_combout )))) # (!\master2_port|Add1~14_combout  & (((\master2_port|counter [7] & 
// \master2_port|Selector10~0_combout ))))

	.dataa(\master2_port|Add1~14_combout ),
	.datab(\master2_port|Selector11~0_combout ),
	.datac(\master2_port|counter [7]),
	.datad(\master2_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector8~0 .lut_mask = 16'hF888;
defparam \master2_port|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \master2_port|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[7] .is_wysiwyg = "true";
defparam \master2_port|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \master2_port|Equal1~0 (
// Equation(s):
// \master2_port|Equal1~0_combout  = (!\master2_port|counter [4] & (!\master2_port|counter [5] & (!\master2_port|counter [7] & !\master2_port|counter [6])))

	.dataa(\master2_port|counter [4]),
	.datab(\master2_port|counter [5]),
	.datac(\master2_port|counter [7]),
	.datad(\master2_port|counter [6]),
	.cin(gnd),
	.combout(\master2_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal1~0 .lut_mask = 16'h0001;
defparam \master2_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \master2_port|Equal1~1 (
// Equation(s):
// \master2_port|Equal1~1_combout  = (\master2_port|counter [1] & (\master2_port|Equal1~0_combout  & \master2_port|counter [0]))

	.dataa(\master2_port|counter [1]),
	.datab(gnd),
	.datac(\master2_port|Equal1~0_combout ),
	.datad(\master2_port|counter [0]),
	.cin(gnd),
	.combout(\master2_port|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal1~1 .lut_mask = 16'hA000;
defparam \master2_port|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \master2_port|Selector1~0 (
// Equation(s):
// \master2_port|Selector1~0_combout  = (\master2_port|state.ADDR~q  & (((\master2_port|counter [2]) # (!\master2_port|counter [3])) # (!\master2_port|Equal1~1_combout )))

	.dataa(\master2_port|Equal1~1_combout ),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|counter [3]),
	.datad(\master2_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector1~0 .lut_mask = 16'hDF00;
defparam \master2_port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \master2_port|Selector6~0 (
// Equation(s):
// \master2_port|Selector6~0_combout  = (\master2_port|Equal1~1_combout  & (!\master2_port|counter [3] & (!\master2_port|counter [2] & \master2_port|state.SADDR~q )))

	.dataa(\master2_port|Equal1~1_combout ),
	.datab(\master2_port|counter [3]),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector6~0 .lut_mask = 16'h0200;
defparam \master2_port|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \master2_port|Add2~23 (
// Equation(s):
// \master2_port|Add2~23_combout  = (\master2_port|state.WAIT~q  & (!\master2_port|timeout [0])) # (!\master2_port|state.WAIT~q  & (\master2_port|timeout [0] & \master2_port|state.IDLE~q ))

	.dataa(gnd),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|timeout [0]),
	.datad(\master2_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~23 .lut_mask = 16'h3C0C;
defparam \master2_port|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \master2_port|timeout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[0] .is_wysiwyg = "true";
defparam \master2_port|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \master2_port|Add2~0 (
// Equation(s):
// \master2_port|Add2~1  = CARRY(\master2_port|timeout [0])

	.dataa(\master2_port|timeout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_port|Add2~1 ));
// synopsys translate_off
defparam \master2_port|Add2~0 .lut_mask = 16'h55AA;
defparam \master2_port|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \master2_port|Add2~2 (
// Equation(s):
// \master2_port|Add2~2_combout  = (\master2_port|timeout [1] & (!\master2_port|Add2~1 )) # (!\master2_port|timeout [1] & ((\master2_port|Add2~1 ) # (GND)))
// \master2_port|Add2~3  = CARRY((!\master2_port|Add2~1 ) # (!\master2_port|timeout [1]))

	.dataa(\master2_port|timeout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~1 ),
	.combout(\master2_port|Add2~2_combout ),
	.cout(\master2_port|Add2~3 ));
// synopsys translate_off
defparam \master2_port|Add2~2 .lut_mask = 16'h5A5F;
defparam \master2_port|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \master2_port|Add2~21 (
// Equation(s):
// \master2_port|Add2~21_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~2_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [1])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [1]),
	.datad(\master2_port|Add2~2_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~21 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \master2_port|timeout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[1] .is_wysiwyg = "true";
defparam \master2_port|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \master2_port|Add2~4 (
// Equation(s):
// \master2_port|Add2~4_combout  = (\master2_port|timeout [2] & (\master2_port|Add2~3  $ (GND))) # (!\master2_port|timeout [2] & (!\master2_port|Add2~3  & VCC))
// \master2_port|Add2~5  = CARRY((\master2_port|timeout [2] & !\master2_port|Add2~3 ))

	.dataa(\master2_port|timeout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~3 ),
	.combout(\master2_port|Add2~4_combout ),
	.cout(\master2_port|Add2~5 ));
// synopsys translate_off
defparam \master2_port|Add2~4 .lut_mask = 16'hA50A;
defparam \master2_port|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \master2_port|Add2~22 (
// Equation(s):
// \master2_port|Add2~22_combout  = (\master2_port|state.WAIT~q  & (\master2_port|Add2~4_combout )) # (!\master2_port|state.WAIT~q  & (((\master2_port|timeout [2] & \master2_port|state.IDLE~q ))))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|Add2~4_combout ),
	.datac(\master2_port|timeout [2]),
	.datad(\master2_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~22 .lut_mask = 16'hD888;
defparam \master2_port|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \master2_port|timeout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[2] .is_wysiwyg = "true";
defparam \master2_port|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \master2_port|Add2~6 (
// Equation(s):
// \master2_port|Add2~6_combout  = (\master2_port|timeout [3] & (!\master2_port|Add2~5 )) # (!\master2_port|timeout [3] & ((\master2_port|Add2~5 ) # (GND)))
// \master2_port|Add2~7  = CARRY((!\master2_port|Add2~5 ) # (!\master2_port|timeout [3]))

	.dataa(\master2_port|timeout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~5 ),
	.combout(\master2_port|Add2~6_combout ),
	.cout(\master2_port|Add2~7 ));
// synopsys translate_off
defparam \master2_port|Add2~6 .lut_mask = 16'h5A5F;
defparam \master2_port|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \master2_port|Add2~20 (
// Equation(s):
// \master2_port|Add2~20_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~6_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [3])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [3]),
	.datad(\master2_port|Add2~6_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~20 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \master2_port|timeout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[3] .is_wysiwyg = "true";
defparam \master2_port|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \master2_port|Equal0~1 (
// Equation(s):
// \master2_port|Equal0~1_combout  = (((\master2_port|timeout [3]) # (\master2_port|timeout [1])) # (!\master2_port|timeout [0])) # (!\master2_port|timeout [2])

	.dataa(\master2_port|timeout [2]),
	.datab(\master2_port|timeout [0]),
	.datac(\master2_port|timeout [3]),
	.datad(\master2_port|timeout [1]),
	.cin(gnd),
	.combout(\master2_port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal0~1 .lut_mask = 16'hFFF7;
defparam \master2_port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \master2_port|Add2~8 (
// Equation(s):
// \master2_port|Add2~8_combout  = (\master2_port|timeout [4] & (\master2_port|Add2~7  $ (GND))) # (!\master2_port|timeout [4] & (!\master2_port|Add2~7  & VCC))
// \master2_port|Add2~9  = CARRY((\master2_port|timeout [4] & !\master2_port|Add2~7 ))

	.dataa(gnd),
	.datab(\master2_port|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~7 ),
	.combout(\master2_port|Add2~8_combout ),
	.cout(\master2_port|Add2~9 ));
// synopsys translate_off
defparam \master2_port|Add2~8 .lut_mask = 16'hC30C;
defparam \master2_port|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \master2_port|Add2~19 (
// Equation(s):
// \master2_port|Add2~19_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~8_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [4])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [4]),
	.datad(\master2_port|Add2~8_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~19 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \master2_port|timeout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[4] .is_wysiwyg = "true";
defparam \master2_port|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \master2_port|Add2~10 (
// Equation(s):
// \master2_port|Add2~10_combout  = (\master2_port|timeout [5] & (!\master2_port|Add2~9 )) # (!\master2_port|timeout [5] & ((\master2_port|Add2~9 ) # (GND)))
// \master2_port|Add2~11  = CARRY((!\master2_port|Add2~9 ) # (!\master2_port|timeout [5]))

	.dataa(gnd),
	.datab(\master2_port|timeout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~9 ),
	.combout(\master2_port|Add2~10_combout ),
	.cout(\master2_port|Add2~11 ));
// synopsys translate_off
defparam \master2_port|Add2~10 .lut_mask = 16'h3C3F;
defparam \master2_port|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \master2_port|Add2~18 (
// Equation(s):
// \master2_port|Add2~18_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~10_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [5])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [5]),
	.datad(\master2_port|Add2~10_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~18 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \master2_port|timeout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[5] .is_wysiwyg = "true";
defparam \master2_port|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \master2_port|Add2~12 (
// Equation(s):
// \master2_port|Add2~12_combout  = (\master2_port|timeout [6] & (\master2_port|Add2~11  $ (GND))) # (!\master2_port|timeout [6] & (!\master2_port|Add2~11  & VCC))
// \master2_port|Add2~13  = CARRY((\master2_port|timeout [6] & !\master2_port|Add2~11 ))

	.dataa(gnd),
	.datab(\master2_port|timeout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~11 ),
	.combout(\master2_port|Add2~12_combout ),
	.cout(\master2_port|Add2~13 ));
// synopsys translate_off
defparam \master2_port|Add2~12 .lut_mask = 16'hC30C;
defparam \master2_port|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \master2_port|Add2~17 (
// Equation(s):
// \master2_port|Add2~17_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~12_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [6])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [6]),
	.datad(\master2_port|Add2~12_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~17 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \master2_port|timeout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[6] .is_wysiwyg = "true";
defparam \master2_port|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \master2_port|Add2~14 (
// Equation(s):
// \master2_port|Add2~14_combout  = \master2_port|timeout [7] $ (\master2_port|Add2~13 )

	.dataa(gnd),
	.datab(\master2_port|timeout [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_port|Add2~13 ),
	.combout(\master2_port|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~14 .lut_mask = 16'h3C3C;
defparam \master2_port|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \master2_port|Add2~16 (
// Equation(s):
// \master2_port|Add2~16_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~14_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [7])))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|timeout [7]),
	.datad(\master2_port|Add2~14_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~16 .lut_mask = 16'hEA40;
defparam \master2_port|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \master2_port|timeout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[7] .is_wysiwyg = "true";
defparam \master2_port|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \master2_port|Equal0~0 (
// Equation(s):
// \master2_port|Equal0~0_combout  = (\master2_port|timeout [6]) # ((\master2_port|timeout [4]) # ((\master2_port|timeout [7]) # (\master2_port|timeout [5])))

	.dataa(\master2_port|timeout [6]),
	.datab(\master2_port|timeout [4]),
	.datac(\master2_port|timeout [7]),
	.datad(\master2_port|timeout [5]),
	.cin(gnd),
	.combout(\master2_port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master2_port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \master2_port|Equal0~2 (
// Equation(s):
// \master2_port|Equal0~2_combout  = (\master2_port|Equal0~1_combout ) # (\master2_port|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|Equal0~1_combout ),
	.datad(\master2_port|Equal0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal0~2 .lut_mask = 16'hFFF0;
defparam \master2_port|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \master2_port|Selector6~1 (
// Equation(s):
// \master2_port|Selector6~1_combout  = (\master2_port|Selector6~0_combout ) # ((\master2_port|Equal0~2_combout  & (\master2_port|state.WAIT~q  & !\bus_inst|decoder|ack~0_combout )))

	.dataa(\master2_port|Selector6~0_combout ),
	.datab(\master2_port|Equal0~2_combout ),
	.datac(\master2_port|state.WAIT~q ),
	.datad(\bus_inst|decoder|ack~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector6~1 .lut_mask = 16'hAAEA;
defparam \master2_port|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \master2_port|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.WAIT .is_wysiwyg = "true";
defparam \master2_port|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \master2_port|Selector1~1 (
// Equation(s):
// \master2_port|Selector1~1_combout  = (\master2_port|Selector1~0_combout ) # ((\bus_inst|decoder|ack~0_combout  & \master2_port|state.WAIT~q ))

	.dataa(\master2_port|Selector1~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master2_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_port|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector1~1 .lut_mask = 16'hFAAA;
defparam \master2_port|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \master2_port|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.ADDR .is_wysiwyg = "true";
defparam \master2_port|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \master2_port|Selector3~0 (
// Equation(s):
// \master2_port|Selector3~0_combout  = (\master2_port|state.ADDR~q  & (\master2_port|counter [3] & (\master2_port|Equal1~1_combout  & !\master2_port|counter [2])))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|counter [3]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(\master2_port|counter [2]),
	.cin(gnd),
	.combout(\master2_port|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector3~0 .lut_mask = 16'h0080;
defparam \master2_port|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \master2_port|Selector3~1 (
// Equation(s):
// \master2_port|Selector3~1_combout  = (\master2_port|Equal3~0_combout  & (\master2_port|Selector3~0_combout  & ((\master2_port|mode~q )))) # (!\master2_port|Equal3~0_combout  & ((\master2_port|state.WDATA~q ) # ((\master2_port|Selector3~0_combout  & 
// \master2_port|mode~q ))))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\master2_port|Selector3~0_combout ),
	.datac(\master2_port|state.WDATA~q ),
	.datad(\master2_port|mode~q ),
	.cin(gnd),
	.combout(\master2_port|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector3~1 .lut_mask = 16'hDC50;
defparam \master2_port|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \master2_port|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.WDATA .is_wysiwyg = "true";
defparam \master2_port|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \master2_port|Selector15~4 (
// Equation(s):
// \master2_port|Selector15~4_combout  = (\master2_port|state.SADDR~q ) # ((\master2_port|state.ADDR~q ) # ((\master2_port|state.WDATA~q  & !\master2_port|prev_state.ADDR~q )))

	.dataa(\master2_port|state.WDATA~q ),
	.datab(\master2_port|prev_state.ADDR~q ),
	.datac(\master2_port|state.SADDR~q ),
	.datad(\master2_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~4 .lut_mask = 16'hFFF2;
defparam \master2_port|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \master2_port|Selector0~1 (
// Equation(s):
// \master2_port|Selector0~1_combout  = (\master2_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(\master2_port|state.RDATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector0~1 .lut_mask = 16'hAA00;
defparam \master2_port|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \master2_port|Selector12~1 (
// Equation(s):
// \master2_port|Selector12~1_combout  = (\master2_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(\master2_port|state.RDATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~1 .lut_mask = 16'h00AA;
defparam \master2_port|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \master2_port|Selector15~2 (
// Equation(s):
// \master2_port|Selector15~2_combout  = (\master2_port|counter [0] & ((\master2_port|WideOr8~0_combout ) # ((\master2_port|Selector12~0_combout ) # (\master2_port|Selector12~1_combout ))))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|WideOr8~0_combout ),
	.datac(\master2_port|Selector12~0_combout ),
	.datad(\master2_port|Selector12~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~2 .lut_mask = 16'hAAA8;
defparam \master2_port|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \master2_port|Selector15~3 (
// Equation(s):
// \master2_port|Selector15~3_combout  = (\master2_port|Selector15~2_combout ) # ((!\master2_port|counter [0] & ((\master2_port|Selector15~4_combout ) # (\master2_port|Selector0~1_combout ))))

	.dataa(\master2_port|Selector15~4_combout ),
	.datab(\master2_port|Selector0~1_combout ),
	.datac(\master2_port|counter [0]),
	.datad(\master2_port|Selector15~2_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~3 .lut_mask = 16'hFF0E;
defparam \master2_port|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \master2_port|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[0] .is_wysiwyg = "true";
defparam \master2_port|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \master2_port|Add1~0 (
// Equation(s):
// \master2_port|Add1~1  = CARRY(\master2_port|counter [0])

	.dataa(gnd),
	.datab(\master2_port|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master2_port|Add1~1 ));
// synopsys translate_off
defparam \master2_port|Add1~0 .lut_mask = 16'h33CC;
defparam \master2_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \master2_port|Selector14~2 (
// Equation(s):
// \master2_port|Selector14~2_combout  = (\master2_port|counter [1] & ((\master2_port|Selector12~0_combout ) # ((\master2_port|WideOr8~0_combout ) # (\master2_port|Selector12~1_combout ))))

	.dataa(\master2_port|counter [1]),
	.datab(\master2_port|Selector12~0_combout ),
	.datac(\master2_port|WideOr8~0_combout ),
	.datad(\master2_port|Selector12~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector14~2 .lut_mask = 16'hAAA8;
defparam \master2_port|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \master2_port|Selector14~3 (
// Equation(s):
// \master2_port|Selector14~3_combout  = (\master2_port|Selector14~2_combout ) # ((\master2_port|Add1~2_combout  & ((\master2_port|Selector0~1_combout ) # (\master2_port|Selector15~4_combout ))))

	.dataa(\master2_port|Add1~2_combout ),
	.datab(\master2_port|Selector0~1_combout ),
	.datac(\master2_port|Selector15~4_combout ),
	.datad(\master2_port|Selector14~2_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector14~3 .lut_mask = 16'hFFA8;
defparam \master2_port|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \master2_port|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[1] .is_wysiwyg = "true";
defparam \master2_port|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \master2_port|Selector25~1 (
// Equation(s):
// \master2_port|Selector25~1_combout  = (!\master2_port|state.WDATA~q  & (!\master2_port|state.SADDR~q  & (\master2_port|mwdata~q  & !\master2_port|state.ADDR~q )))

	.dataa(\master2_port|state.WDATA~q ),
	.datab(\master2_port|state.SADDR~q ),
	.datac(\master2_port|mwdata~q ),
	.datad(\master2_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~1 .lut_mask = 16'h0010;
defparam \master2_port|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \key1_sync[0]~0 (
// Equation(s):
// \key1_sync[0]~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\key1_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key1_sync[0]~0 .lut_mask = 16'h00FF;
defparam \key1_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \key1_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\key1_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[0] .is_wysiwyg = "true";
defparam \key1_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \key1_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key1_sync[0]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[1] .is_wysiwyg = "true";
defparam \key1_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \key1_sync[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(key1_sync[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key1_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key1_sync[2] .is_wysiwyg = "true";
defparam \key1_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \data_pattern[0]~7 (
// Equation(s):
// \data_pattern[0]~7_combout  = data_pattern[0] $ (((key1_sync[1] & !key1_sync[2])))

	.dataa(gnd),
	.datab(key1_sync[1]),
	.datac(data_pattern[0]),
	.datad(key1_sync[2]),
	.cin(gnd),
	.combout(\data_pattern[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[0]~7 .lut_mask = 16'hF03C;
defparam \data_pattern[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \data_pattern[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[0]~7_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[0] .is_wysiwyg = "true";
defparam \data_pattern[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneive_lcell_comb \data_pattern[1]~8 (
// Equation(s):
// \data_pattern[1]~8_combout  = (data_pattern[0] & (data_pattern[1] & VCC)) # (!data_pattern[0] & (data_pattern[1] $ (VCC)))
// \data_pattern[1]~9  = CARRY((!data_pattern[0] & data_pattern[1]))

	.dataa(data_pattern[0]),
	.datab(data_pattern[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_pattern[1]~8_combout ),
	.cout(\data_pattern[1]~9 ));
// synopsys translate_off
defparam \data_pattern[1]~8 .lut_mask = 16'h9944;
defparam \data_pattern[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (key1_sync[1] & !key1_sync[2])

	.dataa(gnd),
	.datab(key1_sync[1]),
	.datac(key1_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0C0C;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \data_pattern[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[1]~8_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[1] .is_wysiwyg = "true";
defparam \data_pattern[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \data_pattern[2]~10 (
// Equation(s):
// \data_pattern[2]~10_combout  = (data_pattern[2] & ((GND) # (!\data_pattern[1]~9 ))) # (!data_pattern[2] & (\data_pattern[1]~9  $ (GND)))
// \data_pattern[2]~11  = CARRY((data_pattern[2]) # (!\data_pattern[1]~9 ))

	.dataa(gnd),
	.datab(data_pattern[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[1]~9 ),
	.combout(\data_pattern[2]~10_combout ),
	.cout(\data_pattern[2]~11 ));
// synopsys translate_off
defparam \data_pattern[2]~10 .lut_mask = 16'h3CCF;
defparam \data_pattern[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \data_pattern[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[2]~10_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[2] .is_wysiwyg = "true";
defparam \data_pattern[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \data_pattern[3]~12 (
// Equation(s):
// \data_pattern[3]~12_combout  = (data_pattern[3] & (\data_pattern[2]~11  $ (GND))) # (!data_pattern[3] & (!\data_pattern[2]~11  & VCC))
// \data_pattern[3]~13  = CARRY((data_pattern[3] & !\data_pattern[2]~11 ))

	.dataa(gnd),
	.datab(data_pattern[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[2]~11 ),
	.combout(\data_pattern[3]~12_combout ),
	.cout(\data_pattern[3]~13 ));
// synopsys translate_off
defparam \data_pattern[3]~12 .lut_mask = 16'hC30C;
defparam \data_pattern[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \data_pattern[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[3]~12_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[3] .is_wysiwyg = "true";
defparam \data_pattern[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_lcell_comb \data_pattern[4]~14 (
// Equation(s):
// \data_pattern[4]~14_combout  = (data_pattern[4] & (\data_pattern[3]~13  & VCC)) # (!data_pattern[4] & (!\data_pattern[3]~13 ))
// \data_pattern[4]~15  = CARRY((!data_pattern[4] & !\data_pattern[3]~13 ))

	.dataa(data_pattern[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[3]~13 ),
	.combout(\data_pattern[4]~14_combout ),
	.cout(\data_pattern[4]~15 ));
// synopsys translate_off
defparam \data_pattern[4]~14 .lut_mask = 16'hA505;
defparam \data_pattern[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \data_pattern[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[4]~14_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[4] .is_wysiwyg = "true";
defparam \data_pattern[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \data_pattern[5]~16 (
// Equation(s):
// \data_pattern[5]~16_combout  = (data_pattern[5] & (\data_pattern[4]~15  & VCC)) # (!data_pattern[5] & (!\data_pattern[4]~15 ))
// \data_pattern[5]~17  = CARRY((!data_pattern[5] & !\data_pattern[4]~15 ))

	.dataa(gnd),
	.datab(data_pattern[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[4]~15 ),
	.combout(\data_pattern[5]~16_combout ),
	.cout(\data_pattern[5]~17 ));
// synopsys translate_off
defparam \data_pattern[5]~16 .lut_mask = 16'hC303;
defparam \data_pattern[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \data_pattern[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[5]~16_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[5] .is_wysiwyg = "true";
defparam \data_pattern[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \data_pattern[6]~18 (
// Equation(s):
// \data_pattern[6]~18_combout  = (data_pattern[6] & (!\data_pattern[5]~17 )) # (!data_pattern[6] & ((\data_pattern[5]~17 ) # (GND)))
// \data_pattern[6]~19  = CARRY((!\data_pattern[5]~17 ) # (!data_pattern[6]))

	.dataa(data_pattern[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_pattern[5]~17 ),
	.combout(\data_pattern[6]~18_combout ),
	.cout(\data_pattern[6]~19 ));
// synopsys translate_off
defparam \data_pattern[6]~18 .lut_mask = 16'h5A5F;
defparam \data_pattern[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \data_pattern[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[6]~18_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[6] .is_wysiwyg = "true";
defparam \data_pattern[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_lcell_comb \data_pattern[7]~20 (
// Equation(s):
// \data_pattern[7]~20_combout  = \data_pattern[6]~19  $ (!data_pattern[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[7]),
	.cin(\data_pattern[6]~19 ),
	.combout(\data_pattern[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[7]~20 .lut_mask = 16'hF00F;
defparam \data_pattern[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \data_pattern[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\data_pattern[7]~20_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_pattern[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_pattern[7] .is_wysiwyg = "true";
defparam \data_pattern[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \m2_dwdata[7]~1 (
// Equation(s):
// \m2_dwdata[7]~1_combout  = !data_pattern[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2_dwdata[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[7]~1 .lut_mask = 16'h0F0F;
defparam \m2_dwdata[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \m2_dwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[7]~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[7] .is_wysiwyg = "true";
defparam \m2_dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \master2_port|wdata~3 (
// Equation(s):
// \master2_port|wdata~3_combout  = (reset_sync[2] & m2_dwdata[7])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[7]),
	.cin(gnd),
	.combout(\master2_port|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~3 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \master2_port|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[7] .is_wysiwyg = "true";
defparam \master2_port|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \m2_dwdata[5]~0 (
// Equation(s):
// \m2_dwdata[5]~0_combout  = !data_pattern[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[5]),
	.cin(gnd),
	.combout(\m2_dwdata[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[5]~0 .lut_mask = 16'h00FF;
defparam \m2_dwdata[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \m2_dwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[5]~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[5] .is_wysiwyg = "true";
defparam \m2_dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \master2_port|wdata~0 (
// Equation(s):
// \master2_port|wdata~0_combout  = (reset_sync[2] & m2_dwdata[5])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[5]),
	.cin(gnd),
	.combout(\master2_port|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~0 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \master2_port|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[5] .is_wysiwyg = "true";
defparam \master2_port|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \m2_dwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[6]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[6] .is_wysiwyg = "true";
defparam \m2_dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \master2_port|wdata~1 (
// Equation(s):
// \master2_port|wdata~1_combout  = (reset_sync[2] & m2_dwdata[6])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[6]),
	.cin(gnd),
	.combout(\master2_port|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~1 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \master2_port|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[6] .is_wysiwyg = "true";
defparam \master2_port|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \m2_dwdata[4]~feeder (
// Equation(s):
// \m2_dwdata[4]~feeder_combout  = data_pattern[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[4]),
	.cin(gnd),
	.combout(\m2_dwdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[4]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \m2_dwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[4] .is_wysiwyg = "true";
defparam \m2_dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \master2_port|wdata~2 (
// Equation(s):
// \master2_port|wdata~2_combout  = (reset_sync[2] & m2_dwdata[4])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[4]),
	.cin(gnd),
	.combout(\master2_port|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~2 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \master2_port|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[4] .is_wysiwyg = "true";
defparam \master2_port|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \master2_port|Mux2~0 (
// Equation(s):
// \master2_port|Mux2~0_combout  = (\master2_port|counter [1] & ((\master2_port|wdata [6]) # ((\master2_port|counter [0])))) # (!\master2_port|counter [1] & (((\master2_port|wdata [4] & !\master2_port|counter [0]))))

	.dataa(\master2_port|wdata [6]),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|wdata [4]),
	.datad(\master2_port|counter [0]),
	.cin(gnd),
	.combout(\master2_port|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~0 .lut_mask = 16'hCCB8;
defparam \master2_port|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \master2_port|Mux2~1 (
// Equation(s):
// \master2_port|Mux2~1_combout  = (\master2_port|Mux2~0_combout  & ((\master2_port|wdata [7]) # ((!\master2_port|counter [0])))) # (!\master2_port|Mux2~0_combout  & (((\master2_port|wdata [5] & \master2_port|counter [0]))))

	.dataa(\master2_port|wdata [7]),
	.datab(\master2_port|wdata [5]),
	.datac(\master2_port|Mux2~0_combout ),
	.datad(\master2_port|counter [0]),
	.cin(gnd),
	.combout(\master2_port|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~1 .lut_mask = 16'hACF0;
defparam \master2_port|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \m2_dwdata[2]~2 (
// Equation(s):
// \m2_dwdata[2]~2_combout  = !data_pattern[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[2]),
	.cin(gnd),
	.combout(\m2_dwdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[2]~2 .lut_mask = 16'h00FF;
defparam \m2_dwdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \m2_dwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[2] .is_wysiwyg = "true";
defparam \m2_dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \master2_port|wdata~4 (
// Equation(s):
// \master2_port|wdata~4_combout  = (reset_sync[2] & m2_dwdata[2])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[2]),
	.cin(gnd),
	.combout(\master2_port|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~4 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \master2_port|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[2] .is_wysiwyg = "true";
defparam \master2_port|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \m2_dwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[3] .is_wysiwyg = "true";
defparam \m2_dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \master2_port|wdata~7 (
// Equation(s):
// \master2_port|wdata~7_combout  = (m2_dwdata[3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m2_dwdata[3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_port|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~7 .lut_mask = 16'hF000;
defparam \master2_port|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \master2_port|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[3] .is_wysiwyg = "true";
defparam \master2_port|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \m2_dwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[1] .is_wysiwyg = "true";
defparam \m2_dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \master2_port|wdata~5 (
// Equation(s):
// \master2_port|wdata~5_combout  = (reset_sync[2] & m2_dwdata[1])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_dwdata[1]),
	.cin(gnd),
	.combout(\master2_port|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~5 .lut_mask = 16'hCC00;
defparam \master2_port|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \master2_port|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[1] .is_wysiwyg = "true";
defparam \master2_port|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \m2_dwdata[0]~3 (
// Equation(s):
// \m2_dwdata[0]~3_combout  = !data_pattern[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[0]),
	.cin(gnd),
	.combout(\m2_dwdata[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[0]~3 .lut_mask = 16'h00FF;
defparam \m2_dwdata[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \m2_dwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[0]~3_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[0] .is_wysiwyg = "true";
defparam \m2_dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \master2_port|wdata~6 (
// Equation(s):
// \master2_port|wdata~6_combout  = (m2_dwdata[0] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m2_dwdata[0]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_port|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~6 .lut_mask = 16'hF000;
defparam \master2_port|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \master2_port|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\master2_port|wdata~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[0] .is_wysiwyg = "true";
defparam \master2_port|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \master2_port|Mux2~2 (
// Equation(s):
// \master2_port|Mux2~2_combout  = (\master2_port|counter [1] & (((\master2_port|counter [0])))) # (!\master2_port|counter [1] & ((\master2_port|counter [0] & (\master2_port|wdata [1])) # (!\master2_port|counter [0] & ((\master2_port|wdata [0])))))

	.dataa(\master2_port|wdata [1]),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|wdata [0]),
	.datad(\master2_port|counter [0]),
	.cin(gnd),
	.combout(\master2_port|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~2 .lut_mask = 16'hEE30;
defparam \master2_port|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \master2_port|Mux2~3 (
// Equation(s):
// \master2_port|Mux2~3_combout  = (\master2_port|counter [1] & ((\master2_port|Mux2~2_combout  & ((\master2_port|wdata [3]))) # (!\master2_port|Mux2~2_combout  & (\master2_port|wdata [2])))) # (!\master2_port|counter [1] & (((\master2_port|Mux2~2_combout 
// ))))

	.dataa(\master2_port|wdata [2]),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|wdata [3]),
	.datad(\master2_port|Mux2~2_combout ),
	.cin(gnd),
	.combout(\master2_port|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~3 .lut_mask = 16'hF388;
defparam \master2_port|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \master2_port|Selector25~2 (
// Equation(s):
// \master2_port|Selector25~2_combout  = (\master2_port|Selector16~0_combout  & ((\master2_port|counter [2] & (\master2_port|Mux2~1_combout )) # (!\master2_port|counter [2] & ((\master2_port|Mux2~3_combout )))))

	.dataa(\master2_port|Mux2~1_combout ),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Selector16~0_combout ),
	.datad(\master2_port|Mux2~3_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~2 .lut_mask = 16'hB080;
defparam \master2_port|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \m2_daddr[4]~feeder (
// Equation(s):
// \m2_daddr[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2_daddr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_daddr[4]~feeder .lut_mask = 16'hFFFF;
defparam \m2_daddr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \m2_daddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_daddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_daddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_daddr[4] .is_wysiwyg = "true";
defparam \m2_daddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \master2_port|addr~2 (
// Equation(s):
// \master2_port|addr~2_combout  = (reset_sync[2] & m2_daddr[4])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_daddr[4]),
	.cin(gnd),
	.combout(\master2_port|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|addr~2 .lut_mask = 16'hCC00;
defparam \master2_port|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \master2_port|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|addr[4] .is_wysiwyg = "true";
defparam \master2_port|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \m2_daddr[12]~feeder (
// Equation(s):
// \m2_daddr[12]~feeder_combout  = \cfg_slave_sel[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg_slave_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\m2_daddr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_daddr[12]~feeder .lut_mask = 16'hFF00;
defparam \m2_daddr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \m2_daddr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2_daddr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_daddr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_daddr[12] .is_wysiwyg = "true";
defparam \m2_daddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \master2_port|addr~1 (
// Equation(s):
// \master2_port|addr~1_combout  = (m2_daddr[12] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m2_daddr[12]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master2_port|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|addr~1 .lut_mask = 16'hF000;
defparam \master2_port|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \master2_port|addr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|addr[12] .is_wysiwyg = "true";
defparam \master2_port|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \master2_port|Selector25~3 (
// Equation(s):
// \master2_port|Selector25~3_combout  = (\master2_port|counter [2] & (((\master2_port|state.ADDR~q  & \master2_port|counter [3])))) # (!\master2_port|counter [2] & (\master2_port|state.SADDR~q  & ((!\master2_port|counter [3]))))

	.dataa(\master2_port|state.SADDR~q ),
	.datab(\master2_port|state.ADDR~q ),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|counter [3]),
	.cin(gnd),
	.combout(\master2_port|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~3 .lut_mask = 16'hC00A;
defparam \master2_port|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \cfg_slave_sel[1]~1 (
// Equation(s):
// \cfg_slave_sel[1]~1_combout  = (sw_sync2[3] & !sw_sync2[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(sw_sync2[3]),
	.datad(sw_sync2[2]),
	.cin(gnd),
	.combout(\cfg_slave_sel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg_slave_sel[1]~1 .lut_mask = 16'h00F0;
defparam \cfg_slave_sel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \m2_daddr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg_slave_sel[1]~1_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_daddr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_daddr[13] .is_wysiwyg = "true";
defparam \m2_daddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \master2_port|addr~0 (
// Equation(s):
// \master2_port|addr~0_combout  = (reset_sync[2] & m2_daddr[13])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m2_daddr[13]),
	.cin(gnd),
	.combout(\master2_port|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|addr~0 .lut_mask = 16'hCC00;
defparam \master2_port|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \master2_port|addr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|addr[13] .is_wysiwyg = "true";
defparam \master2_port|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \master2_port|Selector25~4 (
// Equation(s):
// \master2_port|Selector25~4_combout  = (\master2_port|Selector25~3_combout  & ((\master2_port|counter [0] & ((\master2_port|addr [13]))) # (!\master2_port|counter [0] & (\master2_port|addr [12]))))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|addr [12]),
	.datac(\master2_port|Selector25~3_combout ),
	.datad(\master2_port|addr [13]),
	.cin(gnd),
	.combout(\master2_port|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~4 .lut_mask = 16'hE040;
defparam \master2_port|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \master2_port|Selector25~5 (
// Equation(s):
// \master2_port|Selector25~5_combout  = (\master2_port|counter [2] & (((\master2_port|state.ADDR~q  & !\master2_port|counter [3])))) # (!\master2_port|counter [2] & (\master2_port|state.SADDR~q  & ((\master2_port|counter [3]))))

	.dataa(\master2_port|state.SADDR~q ),
	.datab(\master2_port|state.ADDR~q ),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|counter [3]),
	.cin(gnd),
	.combout(\master2_port|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~5 .lut_mask = 16'h0AC0;
defparam \master2_port|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \master2_port|Selector25~6 (
// Equation(s):
// \master2_port|Selector25~6_combout  = (\master2_port|Selector25~4_combout ) # ((!\master2_port|counter [0] & (\master2_port|addr [4] & \master2_port|Selector25~5_combout )))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|addr [4]),
	.datac(\master2_port|Selector25~4_combout ),
	.datad(\master2_port|Selector25~5_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~6 .lut_mask = 16'hF4F0;
defparam \master2_port|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \master2_port|Selector25~7 (
// Equation(s):
// \master2_port|Selector25~7_combout  = (\master2_port|Selector25~1_combout ) # ((\master2_port|Selector25~2_combout ) # ((!\master2_port|counter [1] & \master2_port|Selector25~6_combout )))

	.dataa(\master2_port|counter [1]),
	.datab(\master2_port|Selector25~1_combout ),
	.datac(\master2_port|Selector25~2_combout ),
	.datad(\master2_port|Selector25~6_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~7 .lut_mask = 16'hFDFC;
defparam \master2_port|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \master2_port|mwdata (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector25~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mwdata .is_wysiwyg = "true";
defparam \master2_port|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \master1_port|Selector4~0 (
// Equation(s):
// \master1_port|Selector4~0_combout  = (\m1_dvalid~q  & (((!\bus_inst|bus_arbiter|state.M1~q  & \master1_port|state.REQ~q )) # (!\master1_port|state.IDLE~q ))) # (!\m1_dvalid~q  & (!\bus_inst|bus_arbiter|state.M1~q  & (\master1_port|state.REQ~q )))

	.dataa(\m1_dvalid~q ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\master1_port|state.REQ~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector4~0 .lut_mask = 16'h30BA;
defparam \master1_port|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \master1_port|state.REQ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.REQ .is_wysiwyg = "true";
defparam \master1_port|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \master1_port|Selector5~0 (
// Equation(s):
// \master1_port|Selector5~0_combout  = (\master1_port|state.SADDR~q  & ((\master1_port|counter [3]) # ((\master1_port|counter [2]) # (!\master1_port|Equal1~1_combout ))))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|counter [3]),
	.datac(\master1_port|counter [2]),
	.datad(\master1_port|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~0 .lut_mask = 16'hA8AA;
defparam \master1_port|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \master1_port|Selector5~1 (
// Equation(s):
// \master1_port|Selector5~1_combout  = (\master1_port|Selector5~0_combout ) # ((\master1_port|state.REQ~q  & \bus_inst|bus_arbiter|state.M1~q ))

	.dataa(gnd),
	.datab(\master1_port|state.REQ~q ),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\master1_port|Selector5~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~1 .lut_mask = 16'hFFC0;
defparam \master1_port|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \master1_port|state.SADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SADDR .is_wysiwyg = "true";
defparam \master1_port|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \master1_port|Selector25~5 (
// Equation(s):
// \master1_port|Selector25~5_combout  = (\master1_port|counter [2] & (((\master1_port|state.ADDR~q  & !\master1_port|counter [3])))) # (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & ((\master1_port|counter [3]))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~5 .lut_mask = 16'h44A0;
defparam \master1_port|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \m1_daddr[4]~feeder (
// Equation(s):
// \m1_daddr[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_daddr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[4]~feeder .lut_mask = 16'hFFFF;
defparam \m1_daddr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \m1_daddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_daddr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[4] .is_wysiwyg = "true";
defparam \m1_daddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \master1_port|addr~2 (
// Equation(s):
// \master1_port|addr~2_combout  = (m1_daddr[4] & reset_sync[2])

	.dataa(gnd),
	.datab(m1_daddr[4]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~2 .lut_mask = 16'hCC00;
defparam \master1_port|addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \master1_port|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[4] .is_wysiwyg = "true";
defparam \master1_port|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \master1_port|WideOr8~0 (
// Equation(s):
// \master1_port|WideOr8~0_combout  = (\master1_port|state.SPLIT~q ) # ((\master1_port|state.WAIT~q ) # (\master1_port|state.REQ~q ))

	.dataa(\master1_port|state.SPLIT~q ),
	.datab(gnd),
	.datac(\master1_port|state.WAIT~q ),
	.datad(\master1_port|state.REQ~q ),
	.cin(gnd),
	.combout(\master1_port|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|WideOr8~0 .lut_mask = 16'hFFFA;
defparam \master1_port|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \master1_port|prev_state~13 (
// Equation(s):
// \master1_port|prev_state~13_combout  = (reset_sync[2] & \master1_port|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|prev_state~13 .lut_mask = 16'hF000;
defparam \master1_port|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \master1_port|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|prev_state.ADDR .is_wysiwyg = "true";
defparam \master1_port|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \master1_port|Selector12~0 (
// Equation(s):
// \master1_port|Selector12~0_combout  = (\master1_port|state.WDATA~q  & \master1_port|prev_state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~0 .lut_mask = 16'hF000;
defparam \master1_port|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \master1_port|Selector15~2 (
// Equation(s):
// \master1_port|Selector15~2_combout  = (\master1_port|counter [0] & ((\master1_port|Selector12~1_combout ) # ((\master1_port|WideOr8~0_combout ) # (\master1_port|Selector12~0_combout ))))

	.dataa(\master1_port|Selector12~1_combout ),
	.datab(\master1_port|counter [0]),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~2 .lut_mask = 16'hCCC8;
defparam \master1_port|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \master1_port|Selector15~4 (
// Equation(s):
// \master1_port|Selector15~4_combout  = (\master1_port|state.ADDR~q ) # ((\master1_port|state.SADDR~q ) # ((!\master1_port|prev_state.ADDR~q  & \master1_port|state.WDATA~q )))

	.dataa(\master1_port|prev_state.ADDR~q ),
	.datab(\master1_port|state.ADDR~q ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~4 .lut_mask = 16'hFFDC;
defparam \master1_port|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \master1_port|Selector15~3 (
// Equation(s):
// \master1_port|Selector15~3_combout  = (\master1_port|Selector15~2_combout ) # ((!\master1_port|counter [0] & ((\master1_port|Selector15~4_combout ) # (\master1_port|Selector0~1_combout ))))

	.dataa(\master1_port|Selector15~2_combout ),
	.datab(\master1_port|Selector15~4_combout ),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~3 .lut_mask = 16'hAFAE;
defparam \master1_port|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \master1_port|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[0] .is_wysiwyg = "true";
defparam \master1_port|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \m1_daddr[12]~feeder (
// Equation(s):
// \m1_daddr[12]~feeder_combout  = \cfg_slave_sel[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg_slave_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\m1_daddr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[12]~feeder .lut_mask = 16'hFF00;
defparam \m1_daddr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \m1_daddr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_daddr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[12] .is_wysiwyg = "true";
defparam \m1_daddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \master1_port|addr~1 (
// Equation(s):
// \master1_port|addr~1_combout  = (reset_sync[2] & m1_daddr[12])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_daddr[12]),
	.cin(gnd),
	.combout(\master1_port|addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~1 .lut_mask = 16'hCC00;
defparam \master1_port|addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \master1_port|addr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[12] .is_wysiwyg = "true";
defparam \master1_port|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \m1_daddr[13]~feeder (
// Equation(s):
// \m1_daddr[13]~feeder_combout  = \cfg_slave_sel[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg_slave_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\m1_daddr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[13]~feeder .lut_mask = 16'hFF00;
defparam \m1_daddr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \m1_daddr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_daddr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[13] .is_wysiwyg = "true";
defparam \m1_daddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \master1_port|addr~0 (
// Equation(s):
// \master1_port|addr~0_combout  = (reset_sync[2] & m1_daddr[13])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_daddr[13]),
	.cin(gnd),
	.combout(\master1_port|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~0 .lut_mask = 16'hCC00;
defparam \master1_port|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \master1_port|addr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[13] .is_wysiwyg = "true";
defparam \master1_port|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \master1_port|Selector25~3 (
// Equation(s):
// \master1_port|Selector25~3_combout  = (\master1_port|counter [2] & (((\master1_port|state.ADDR~q  & \master1_port|counter [3])))) # (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & ((!\master1_port|counter [3]))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~3 .lut_mask = 16'hA044;
defparam \master1_port|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \master1_port|Selector25~4 (
// Equation(s):
// \master1_port|Selector25~4_combout  = (\master1_port|Selector25~3_combout  & ((\master1_port|counter [0] & ((\master1_port|addr [13]))) # (!\master1_port|counter [0] & (\master1_port|addr [12]))))

	.dataa(\master1_port|addr [12]),
	.datab(\master1_port|addr [13]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|Selector25~3_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~4 .lut_mask = 16'hCA00;
defparam \master1_port|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \master1_port|Selector25~6 (
// Equation(s):
// \master1_port|Selector25~6_combout  = (\master1_port|Selector25~4_combout ) # ((\master1_port|Selector25~5_combout  & (\master1_port|addr [4] & !\master1_port|counter [0])))

	.dataa(\master1_port|Selector25~5_combout ),
	.datab(\master1_port|addr [4]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|Selector25~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~6 .lut_mask = 16'hFF08;
defparam \master1_port|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \master1_port|Selector25~1 (
// Equation(s):
// \master1_port|Selector25~1_combout  = (!\master1_port|state.ADDR~q  & (\master1_port|mwdata~q  & (!\master1_port|state.SADDR~q  & !\master1_port|state.WDATA~q )))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|mwdata~q ),
	.datac(\master1_port|state.SADDR~q ),
	.datad(\master1_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~1 .lut_mask = 16'h0004;
defparam \master1_port|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \m1_dwdata[5]~0 (
// Equation(s):
// \m1_dwdata[5]~0_combout  = !data_pattern[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[5]),
	.cin(gnd),
	.combout(\m1_dwdata[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[5]~0 .lut_mask = 16'h00FF;
defparam \m1_dwdata[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \m1_dwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_dwdata[5]~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[5] .is_wysiwyg = "true";
defparam \m1_dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \master1_port|wdata~0 (
// Equation(s):
// \master1_port|wdata~0_combout  = (reset_sync[2] & m1_dwdata[5])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_dwdata[5]),
	.cin(gnd),
	.combout(\master1_port|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~0 .lut_mask = 16'hCC00;
defparam \master1_port|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \master1_port|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[5] .is_wysiwyg = "true";
defparam \master1_port|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \m1_dwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[6]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[6] .is_wysiwyg = "true";
defparam \m1_dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \master1_port|wdata~1 (
// Equation(s):
// \master1_port|wdata~1_combout  = (reset_sync[2] & m1_dwdata[6])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_dwdata[6]),
	.cin(gnd),
	.combout(\master1_port|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~1 .lut_mask = 16'hCC00;
defparam \master1_port|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \master1_port|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[6] .is_wysiwyg = "true";
defparam \master1_port|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \m1_dwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[4]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[4] .is_wysiwyg = "true";
defparam \m1_dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \master1_port|wdata~2 (
// Equation(s):
// \master1_port|wdata~2_combout  = (m1_dwdata[4] & reset_sync[2])

	.dataa(m1_dwdata[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~2 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \master1_port|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[4] .is_wysiwyg = "true";
defparam \master1_port|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \master1_port|Mux2~0 (
// Equation(s):
// \master1_port|Mux2~0_combout  = (\master1_port|counter [0] & (((\master1_port|counter [1])))) # (!\master1_port|counter [0] & ((\master1_port|counter [1] & (\master1_port|wdata [6])) # (!\master1_port|counter [1] & ((\master1_port|wdata [4])))))

	.dataa(\master1_port|wdata [6]),
	.datab(\master1_port|wdata [4]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|counter [1]),
	.cin(gnd),
	.combout(\master1_port|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~0 .lut_mask = 16'hFA0C;
defparam \master1_port|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \m1_dwdata[7]~1 (
// Equation(s):
// \m1_dwdata[7]~1_combout  = !data_pattern[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[7]),
	.cin(gnd),
	.combout(\m1_dwdata[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[7]~1 .lut_mask = 16'h00FF;
defparam \m1_dwdata[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \m1_dwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1_dwdata[7]~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[7] .is_wysiwyg = "true";
defparam \m1_dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \master1_port|wdata~3 (
// Equation(s):
// \master1_port|wdata~3_combout  = (reset_sync[2] & m1_dwdata[7])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_dwdata[7]),
	.cin(gnd),
	.combout(\master1_port|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~3 .lut_mask = 16'hCC00;
defparam \master1_port|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \master1_port|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[7] .is_wysiwyg = "true";
defparam \master1_port|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \master1_port|Mux2~1 (
// Equation(s):
// \master1_port|Mux2~1_combout  = (\master1_port|Mux2~0_combout  & (((\master1_port|wdata [7]) # (!\master1_port|counter [0])))) # (!\master1_port|Mux2~0_combout  & (\master1_port|wdata [5] & (\master1_port|counter [0])))

	.dataa(\master1_port|wdata [5]),
	.datab(\master1_port|Mux2~0_combout ),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|wdata [7]),
	.cin(gnd),
	.combout(\master1_port|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~1 .lut_mask = 16'hEC2C;
defparam \master1_port|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \m1_dwdata[2]~2 (
// Equation(s):
// \m1_dwdata[2]~2_combout  = !data_pattern[2]

	.dataa(gnd),
	.datab(data_pattern[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1_dwdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[2]~2 .lut_mask = 16'h3333;
defparam \m1_dwdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \m1_dwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_dwdata[2]~2_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[2] .is_wysiwyg = "true";
defparam \m1_dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \master1_port|wdata~4 (
// Equation(s):
// \master1_port|wdata~4_combout  = (m1_dwdata[2] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m1_dwdata[2]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~4 .lut_mask = 16'hF000;
defparam \master1_port|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \master1_port|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[2] .is_wysiwyg = "true";
defparam \master1_port|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \m1_dwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[3] .is_wysiwyg = "true";
defparam \m1_dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \master1_port|wdata~7 (
// Equation(s):
// \master1_port|wdata~7_combout  = (m1_dwdata[3] & reset_sync[2])

	.dataa(m1_dwdata[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~7 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \master1_port|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[3] .is_wysiwyg = "true";
defparam \master1_port|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \m1_dwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_pattern[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[1] .is_wysiwyg = "true";
defparam \m1_dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \master1_port|wdata~5 (
// Equation(s):
// \master1_port|wdata~5_combout  = (reset_sync[2] & m1_dwdata[1])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(m1_dwdata[1]),
	.cin(gnd),
	.combout(\master1_port|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~5 .lut_mask = 16'hCC00;
defparam \master1_port|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \master1_port|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[1] .is_wysiwyg = "true";
defparam \master1_port|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \m1_dwdata[0]~3 (
// Equation(s):
// \m1_dwdata[0]~3_combout  = !data_pattern[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[0]),
	.cin(gnd),
	.combout(\m1_dwdata[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1_dwdata[0]~3 .lut_mask = 16'h00FF;
defparam \m1_dwdata[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \m1_dwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1_dwdata[0]~3_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1_dvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[0] .is_wysiwyg = "true";
defparam \m1_dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \master1_port|wdata~6 (
// Equation(s):
// \master1_port|wdata~6_combout  = (m1_dwdata[0] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m1_dwdata[0]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~6 .lut_mask = 16'hF000;
defparam \master1_port|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \master1_port|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[0] .is_wysiwyg = "true";
defparam \master1_port|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \master1_port|Mux2~2 (
// Equation(s):
// \master1_port|Mux2~2_combout  = (\master1_port|counter [0] & ((\master1_port|wdata [1]) # ((\master1_port|counter [1])))) # (!\master1_port|counter [0] & (((\master1_port|wdata [0] & !\master1_port|counter [1]))))

	.dataa(\master1_port|wdata [1]),
	.datab(\master1_port|wdata [0]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|counter [1]),
	.cin(gnd),
	.combout(\master1_port|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~2 .lut_mask = 16'hF0AC;
defparam \master1_port|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \master1_port|Mux2~3 (
// Equation(s):
// \master1_port|Mux2~3_combout  = (\master1_port|counter [1] & ((\master1_port|Mux2~2_combout  & ((\master1_port|wdata [3]))) # (!\master1_port|Mux2~2_combout  & (\master1_port|wdata [2])))) # (!\master1_port|counter [1] & (((\master1_port|Mux2~2_combout 
// ))))

	.dataa(\master1_port|wdata [2]),
	.datab(\master1_port|counter [1]),
	.datac(\master1_port|wdata [3]),
	.datad(\master1_port|Mux2~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~3 .lut_mask = 16'hF388;
defparam \master1_port|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \master1_port|Selector25~2 (
// Equation(s):
// \master1_port|Selector25~2_combout  = (\master1_port|Selector16~0_combout  & ((\master1_port|counter [2] & (\master1_port|Mux2~1_combout )) # (!\master1_port|counter [2] & ((\master1_port|Mux2~3_combout )))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|Mux2~1_combout ),
	.datac(\master1_port|Mux2~3_combout ),
	.datad(\master1_port|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~2 .lut_mask = 16'hD800;
defparam \master1_port|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \master1_port|Selector25~7 (
// Equation(s):
// \master1_port|Selector25~7_combout  = (\master1_port|Selector25~1_combout ) # ((\master1_port|Selector25~2_combout ) # ((\master1_port|Selector25~6_combout  & !\master1_port|counter [1])))

	.dataa(\master1_port|Selector25~6_combout ),
	.datab(\master1_port|counter [1]),
	.datac(\master1_port|Selector25~1_combout ),
	.datad(\master1_port|Selector25~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~7 .lut_mask = 16'hFFF2;
defparam \master1_port|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \master1_port|mwdata (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector25~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mwdata .is_wysiwyg = "true";
defparam \master1_port|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \bus_inst|wdata_mux|out[0]~0 (
// Equation(s):
// \bus_inst|wdata_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\master2_port|mwdata~q )) # (!\bus_inst|bus_arbiter|state.M2~q  & ((\master1_port|mwdata~q )))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\master2_port|mwdata~q ),
	.datad(\master1_port|mwdata~q ),
	.cin(gnd),
	.combout(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|wdata_mux|out[0]~0 .lut_mask = 16'hF3C0;
defparam \bus_inst|wdata_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \master2_port|Selector16~1 (
// Equation(s):
// \master2_port|Selector16~1_combout  = ((\master2_port|Selector16~0_combout ) # ((\master2_port|state.REQ~q  & \master2_port|mvalid~q ))) # (!\master2_port|Selector25~0_combout )

	.dataa(\master2_port|Selector25~0_combout ),
	.datab(\master2_port|state.REQ~q ),
	.datac(\master2_port|mvalid~q ),
	.datad(\master2_port|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector16~1 .lut_mask = 16'hFFD5;
defparam \master2_port|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \master2_port|mvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mvalid .is_wysiwyg = "true";
defparam \master2_port|mvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \master1_port|mvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mvalid .is_wysiwyg = "true";
defparam \master1_port|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[1]~1 (
// Equation(s):
// \bus_inst|mctrl_mux|out[1]~1_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_port|mode~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mode~q ))

	.dataa(\master1_port|mode~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(gnd),
	.datad(\master2_port|mode~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[1]~1 .lut_mask = 16'hEE22;
defparam \bus_inst|mctrl_mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector12~0 (
// Equation(s):
// \bus_inst|decoder|Selector12~0_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|counter [0] $ (\bus_inst|decoder|state.ADDR~q ))))

	.dataa(\bus_inst|decoder|Selector1~0_combout ),
	.datab(\bus_inst|decoder|state.IDLE~q ),
	.datac(\bus_inst|decoder|counter [0]),
	.datad(\bus_inst|decoder|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector12~0 .lut_mask = 16'hAEEA;
defparam \bus_inst|decoder|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \bus_inst|decoder|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector11~0 (
// Equation(s):
// \bus_inst|decoder|Selector11~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [1] $ (\bus_inst|decoder|counter [0])))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(gnd),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~0 .lut_mask = 16'h2288;
defparam \bus_inst|decoder|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector11~1 (
// Equation(s):
// \bus_inst|decoder|Selector11~1_combout  = (\bus_inst|decoder|Selector11~0_combout ) # ((\bus_inst|decoder|counter [1] & ((\bus_inst|decoder|state.WAIT~q ) # (\bus_inst|decoder|state.CONNECT~q ))))

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|Selector11~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \bus_inst|decoder|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \bus_inst|decoder|Equal0~1 (
// Equation(s):
// \bus_inst|decoder|Equal0~1_combout  = (\bus_inst|decoder|counter [1] & \bus_inst|decoder|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~1 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \bus_inst|decoder|Selector10~0 (
// Equation(s):
// \bus_inst|decoder|Selector10~0_combout  = (\bus_inst|decoder|state.ADDR~q  & ((\bus_inst|decoder|counter [2] & (!\bus_inst|decoder|Equal0~1_combout )) # (!\bus_inst|decoder|counter [2] & (\bus_inst|decoder|Equal0~1_combout  & \bus_inst|decoder|counter 
// [3]))))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|counter [2]),
	.datac(\bus_inst|decoder|Equal0~1_combout ),
	.datad(\bus_inst|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~0 .lut_mask = 16'h2808;
defparam \bus_inst|decoder|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector10~1 (
// Equation(s):
// \bus_inst|decoder|Selector10~1_combout  = (\bus_inst|decoder|Selector10~0_combout ) # ((\bus_inst|decoder|counter [2] & ((\bus_inst|decoder|state.WAIT~q ) # (\bus_inst|decoder|state.CONNECT~q ))))

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|counter [2]),
	.datad(\bus_inst|decoder|Selector10~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \bus_inst|decoder|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \bus_inst|decoder|Selector9~0 (
// Equation(s):
// \bus_inst|decoder|Selector9~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [3] $ (((\bus_inst|decoder|counter [2] & \bus_inst|decoder|Equal0~1_combout )))))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|counter [2]),
	.datac(\bus_inst|decoder|Equal0~1_combout ),
	.datad(\bus_inst|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~0 .lut_mask = 16'h2A80;
defparam \bus_inst|decoder|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector9~1 (
// Equation(s):
// \bus_inst|decoder|Selector9~1_combout  = (\bus_inst|decoder|Selector9~0_combout ) # ((\bus_inst|decoder|counter [3] & ((\bus_inst|decoder|state.WAIT~q ) # (\bus_inst|decoder|state.CONNECT~q ))))

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|counter [3]),
	.datad(\bus_inst|decoder|Selector9~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \bus_inst|decoder|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \bus_inst|decoder|Equal0~0 (
// Equation(s):
// \bus_inst|decoder|Equal0~0_combout  = (\bus_inst|decoder|counter [0] & (!\bus_inst|decoder|counter [3] & (\bus_inst|decoder|counter [1] & !\bus_inst|decoder|counter [2])))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|counter [3]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~0 .lut_mask = 16'h0020;
defparam \bus_inst|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \bus_inst|decoder|Selector1~1 (
// Equation(s):
// \bus_inst|decoder|Selector1~1_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((!\bus_inst|decoder|Equal0~0_combout  & \bus_inst|decoder|state.ADDR~q ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|Equal0~0_combout ),
	.datac(\bus_inst|decoder|state.ADDR~q ),
	.datad(\bus_inst|decoder|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~1 .lut_mask = 16'hFF30;
defparam \bus_inst|decoder|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \bus_inst|decoder|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.ADDR .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \bus_inst|decoder|Selector2~0 (
// Equation(s):
// \bus_inst|decoder|Selector2~0_combout  = (\bus_inst|mctrl_mux|out[0]~0_OTERM145  & (((\bus_inst|decoder|state.ADDR~q  & \bus_inst|decoder|Equal0~0_combout )))) # (!\bus_inst|mctrl_mux|out[0]~0_OTERM145  & ((\bus_inst|decoder|ack~0_combout ) # 
// ((\bus_inst|decoder|state.ADDR~q  & \bus_inst|decoder|Equal0~0_combout ))))

	.dataa(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(\bus_inst|decoder|state.ADDR~q ),
	.datad(\bus_inst|decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector2~0 .lut_mask = 16'hF444;
defparam \bus_inst|decoder|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \bus_inst|decoder|state.CONNECT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.CONNECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.CONNECT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.CONNECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector4~0 (
// Equation(s):
// \bus_inst|decoder|Selector4~0_combout  = (\bus_inst|decoder|state.CONNECT~q ) # ((\bus_inst|decoder|state.WAIT~q ) # ((\bus_inst|decoder|state.ADDR~q  & \bus_inst|decoder|slave_en~q )))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\bus_inst|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector4~0 .lut_mask = 16'hFFEA;
defparam \bus_inst|decoder|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \bus_inst|decoder|slave_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_en .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \bus_inst|decoder|Selector3~0 (
// Equation(s):
// \bus_inst|decoder|Selector3~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & (!\bus_inst|mctrl_mux|out[0]~0_OTERM145  & \bus_inst|bus_arbiter|split_grant~q ))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~0 .lut_mask = 16'h0500;
defparam \bus_inst|decoder|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \bus_inst|decoder|split_slave_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector7~0 (
// Equation(s):
// \bus_inst|decoder|Selector7~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [1]))

	.dataa(gnd),
	.datab(\bus_inst|decoder|split_slave_addr [1]),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~0 .lut_mask = 16'hFC0C;
defparam \bus_inst|decoder|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~0 (
// Equation(s):
// \bus_inst|decoder|slave_addr~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (!\bus_inst|decoder|counter [2] & (\bus_inst|decoder|state.IDLE~q  & !\bus_inst|decoder|counter [3])))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|counter [2]),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|decoder|counter [3]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~0 .lut_mask = 16'h0020;
defparam \bus_inst|decoder|slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|slave_addr~2_combout  = (!\bus_inst|decoder|counter [1] & (\bus_inst|decoder|slave_addr~0_combout  & \bus_inst|decoder|counter [0]))

	.dataa(gnd),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(\bus_inst|decoder|slave_addr~0_combout ),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~2 .lut_mask = 16'h3000;
defparam \bus_inst|decoder|slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector7~1 (
// Equation(s):
// \bus_inst|decoder|Selector7~1_combout  = (\bus_inst|decoder|Selector3~0_combout  & (\bus_inst|decoder|Selector7~0_combout )) # (!\bus_inst|decoder|Selector3~0_combout  & ((\bus_inst|decoder|slave_addr~2_combout  & (\bus_inst|decoder|Selector7~0_combout )) 
// # (!\bus_inst|decoder|slave_addr~2_combout  & ((\bus_inst|decoder|slave_addr [1])))))

	.dataa(\bus_inst|decoder|Selector3~0_combout ),
	.datab(\bus_inst|decoder|Selector7~0_combout ),
	.datac(\bus_inst|decoder|slave_addr [1]),
	.datad(\bus_inst|decoder|slave_addr~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~1 .lut_mask = 16'hCCD8;
defparam \bus_inst|decoder|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \bus_inst|decoder|slave_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~1 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~1_combout  = (\bus_inst|decoder|slave_addr [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~1 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|split_slave_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \bus_inst|decoder|ssel~0 (
// Equation(s):
// \bus_inst|decoder|ssel~0_combout  = ((\bus_inst|decoder|state.IDLE~q  & !\bus_inst|decoder|state.ADDR~q )) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\bus_inst|decoder|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|ssel~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ssel~0 .lut_mask = 16'h33BB;
defparam \bus_inst|decoder|ssel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \bus_inst|decoder|ssel[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_inst|decoder|split_slave_addr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out2~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out2~0_combout  = (\bus_inst|decoder|slave_en~q  & (!\bus_inst|decoder|ssel [1] & (\bus_inst|mctrl_mux|out[0]~0_OTERM145  & \bus_inst|decoder|ssel [0])))

	.dataa(\bus_inst|decoder|slave_en~q ),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .lut_mask = 16'h2000;
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \slave2_inst|sp|mode~0 (
// Equation(s):
// \slave2_inst|sp|mode~0_combout  = (\slave2_inst|sp|state.IDLE~q  & (((\slave2_inst|sp|mode~q )))) # (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\bus_inst|mctrl_mux|out[1]~1_combout )) # 
// (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|mode~q )))))

	.dataa(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|mode~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|mode~0 .lut_mask = 16'hE2F0;
defparam \slave2_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \slave2_inst|sp|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|mode .is_wysiwyg = "true";
defparam \slave2_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \slave2_inst|sp|WideOr4 (
// Equation(s):
// \slave2_inst|sp|WideOr4~combout  = (\slave2_inst|sp|state.SREADY~q ) # (\slave2_inst|sp|state.RVALID~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(\slave2_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr4 .lut_mask = 16'hFFCC;
defparam \slave2_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \slave2_inst|sp|prev_state~13 (
// Equation(s):
// \slave2_inst|sp|prev_state~13_combout  = (reset_sync[2] & \slave2_inst|sp|state.ADDR~q )

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|prev_state~13 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \slave2_inst|sp|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~0 (
// Equation(s):
// \slave2_inst|sp|Decoder1~0_combout  = (!\slave2_inst|sp|prev_state.ADDR~q  & (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|state.WDATA~q ))

	.dataa(\slave2_inst|sp|prev_state.ADDR~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~0 .lut_mask = 16'h5000;
defparam \slave2_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector14~2 (
// Equation(s):
// \slave2_inst|sp|Selector14~2_combout  = (\slave2_inst|sp|WideOr8~0_combout  & (\slave2_inst|sp|counter [0] $ (\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|WideOr8~0_combout ),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(gnd),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~2 .lut_mask = 16'h2288;
defparam \slave2_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector13~0 (
// Equation(s):
// \slave2_inst|sp|Selector13~0_combout  = (\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|prev_state.ADDR~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datac(gnd),
	.datad(\slave2_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~0 .lut_mask = 16'hBB00;
defparam \slave2_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector8~8 (
// Equation(s):
// \slave2_inst|sp|Selector8~8_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~8 .lut_mask = 16'hF3F3;
defparam \slave2_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector8~11 (
// Equation(s):
// \slave2_inst|sp|Selector8~11_combout  = (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Selector8~8_combout ) # ((!\slave2_inst|sp|prev_state.ADDR~q  & \slave2_inst|sp|state.WDATA~q ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|prev_state.ADDR~q ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|Selector8~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~11 .lut_mask = 16'hAA20;
defparam \slave2_inst|sp|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector8~12 (
// Equation(s):
// \slave2_inst|sp|Selector8~12_combout  = (\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|state.SREADY~q ) # ((!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|Selector8~8_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|Selector8~8_combout ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\slave2_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~12 .lut_mask = 16'hFFF4;
defparam \slave2_inst|sp|Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector8~9 (
// Equation(s):
// \slave2_inst|sp|Selector8~9_combout  = (\slave2_inst|sp|counter [6] & ((\slave2_inst|sp|Selector13~0_combout ) # (\slave2_inst|sp|Selector8~12_combout )))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [6]),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector8~12_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~9 .lut_mask = 16'hCCC0;
defparam \slave2_inst|sp|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector15~0 (
// Equation(s):
// \slave2_inst|sp|Selector15~0_combout  = (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector9~8 (
// Equation(s):
// \slave2_inst|sp|Selector9~8_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~8 .lut_mask = 16'hCFCF;
defparam \slave2_inst|sp|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector9~12 (
// Equation(s):
// \slave2_inst|sp|Selector9~12_combout  = (\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|Selector9~8_combout  & !\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(\slave2_inst|sp|Selector9~8_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~12 .lut_mask = 16'hFFAE;
defparam \slave2_inst|sp|Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector9~9 (
// Equation(s):
// \slave2_inst|sp|Selector9~9_combout  = (\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|Selector13~0_combout ) # (\slave2_inst|sp|Selector9~12_combout )))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [5]),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector9~12_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~9 .lut_mask = 16'hCCC0;
defparam \slave2_inst|sp|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \slave2_inst|sp|Add0~0 (
// Equation(s):
// \slave2_inst|sp|Add0~1  = CARRY(\slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave2_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~0 .lut_mask = 16'h33CC;
defparam \slave2_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \slave2_inst|sp|Add0~2 (
// Equation(s):
// \slave2_inst|sp|Add0~2_combout  = (\slave2_inst|sp|counter [1] & (!\slave2_inst|sp|Add0~1 )) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Add0~1 ) # (GND)))
// \slave2_inst|sp|Add0~3  = CARRY((!\slave2_inst|sp|Add0~1 ) # (!\slave2_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~1 ),
	.combout(\slave2_inst|sp|Add0~2_combout ),
	.cout(\slave2_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave2_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector13~4 (
// Equation(s):
// \slave2_inst|sp|Selector13~4_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~2_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [1]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\slave2_inst|sp|Add0~2_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~4 .lut_mask = 16'h00CA;
defparam \slave2_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector13~3 (
// Equation(s):
// \slave2_inst|sp|Selector13~3_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|counter [1])))))

	.dataa(\slave2_inst|sp|state.ADDR~q ),
	.datab(\slave2_inst|sp|Add0~2_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~3 .lut_mask = 16'h8A80;
defparam \slave2_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector13~1 (
// Equation(s):
// \slave2_inst|sp|Selector13~1_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Selector13~0_combout ) # ((\slave2_inst|sp|Decoder1~0_combout  & \slave2_inst|sp|Add0~2_combout )))) # (!\slave2_inst|sp|counter [1] & 
// (\slave2_inst|sp|Decoder1~0_combout  & (\slave2_inst|sp|Add0~2_combout )))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|Add0~2_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~1 .lut_mask = 16'hEAC0;
defparam \slave2_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector13~2 (
// Equation(s):
// \slave2_inst|sp|Selector13~2_combout  = (\slave2_inst|sp|Selector15~0_combout  & ((\slave2_inst|sp|Add0~2_combout ) # ((\slave2_inst|sp|WideOr4~combout  & \slave2_inst|sp|counter [1])))) # (!\slave2_inst|sp|Selector15~0_combout  & 
// (((\slave2_inst|sp|WideOr4~combout  & \slave2_inst|sp|counter [1]))))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|Add0~2_combout ),
	.datac(\slave2_inst|sp|WideOr4~combout ),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~2 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector13~5 (
// Equation(s):
// \slave2_inst|sp|Selector13~5_combout  = (\slave2_inst|sp|Selector13~4_combout ) # ((\slave2_inst|sp|Selector13~3_combout ) # ((\slave2_inst|sp|Selector13~1_combout ) # (\slave2_inst|sp|Selector13~2_combout )))

	.dataa(\slave2_inst|sp|Selector13~4_combout ),
	.datab(\slave2_inst|sp|Selector13~3_combout ),
	.datac(\slave2_inst|sp|Selector13~1_combout ),
	.datad(\slave2_inst|sp|Selector13~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~5 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \slave2_inst|sp|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \slave2_inst|sp|Add0~4 (
// Equation(s):
// \slave2_inst|sp|Add0~4_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Add0~3  $ (GND))) # (!\slave2_inst|sp|counter [2] & (!\slave2_inst|sp|Add0~3  & VCC))
// \slave2_inst|sp|Add0~5  = CARRY((\slave2_inst|sp|counter [2] & !\slave2_inst|sp|Add0~3 ))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~3 ),
	.combout(\slave2_inst|sp|Add0~4_combout ),
	.cout(\slave2_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~4 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector12~1 (
// Equation(s):
// \slave2_inst|sp|Selector12~1_combout  = (\slave2_inst|sp|Selector15~0_combout  & ((\slave2_inst|sp|Add0~4_combout ) # ((\slave2_inst|sp|counter [2] & \slave2_inst|sp|WideOr4~combout )))) # (!\slave2_inst|sp|Selector15~0_combout  & (\slave2_inst|sp|counter 
// [2] & ((\slave2_inst|sp|WideOr4~combout ))))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Add0~4_combout ),
	.datad(\slave2_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~1 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector12~2 (
// Equation(s):
// \slave2_inst|sp|Selector12~2_combout  = (\slave2_inst|sp|prev_state.ADDR~q  & (\slave2_inst|sp|counter [2])) # (!\slave2_inst|sp|prev_state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~4_combout ))) # 
// (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [2]))))

	.dataa(\slave2_inst|sp|prev_state.ADDR~q ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Add0~4_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~2 .lut_mask = 16'hD8CC;
defparam \slave2_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector11~0 (
// Equation(s):
// \slave2_inst|sp|Selector11~0_combout  = (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (((!\slave2_inst|sp|Equal2~1_combout  & \slave2_inst|sp|state.ADDR~q )) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|Equal2~1_combout ),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~0 .lut_mask = 16'h4F00;
defparam \slave2_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector7~8 (
// Equation(s):
// \slave2_inst|sp|Selector7~8_combout  = (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~8 .lut_mask = 16'h00CF;
defparam \slave2_inst|sp|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector12~0 (
// Equation(s):
// \slave2_inst|sp|Selector12~0_combout  = (\slave2_inst|sp|Selector11~0_combout  & ((\slave2_inst|sp|Add0~4_combout ) # ((\slave2_inst|sp|counter [2] & \slave2_inst|sp|Selector7~8_combout )))) # (!\slave2_inst|sp|Selector11~0_combout  & 
// (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Selector7~8_combout )))

	.dataa(\slave2_inst|sp|Selector11~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Selector7~8_combout ),
	.datad(\slave2_inst|sp|Add0~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~0 .lut_mask = 16'hEAC0;
defparam \slave2_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector12~3 (
// Equation(s):
// \slave2_inst|sp|Selector12~3_combout  = (\slave2_inst|sp|Selector12~1_combout ) # ((\slave2_inst|sp|Selector12~0_combout ) # ((\slave2_inst|sp|state.WDATA~q  & \slave2_inst|sp|Selector12~2_combout )))

	.dataa(\slave2_inst|sp|Selector12~1_combout ),
	.datab(\slave2_inst|sp|state.WDATA~q ),
	.datac(\slave2_inst|sp|Selector12~2_combout ),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~3 .lut_mask = 16'hFFEA;
defparam \slave2_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \slave2_inst|sp|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \slave2_inst|sp|Add0~6 (
// Equation(s):
// \slave2_inst|sp|Add0~6_combout  = (\slave2_inst|sp|counter [3] & (!\slave2_inst|sp|Add0~5 )) # (!\slave2_inst|sp|counter [3] & ((\slave2_inst|sp|Add0~5 ) # (GND)))
// \slave2_inst|sp|Add0~7  = CARRY((!\slave2_inst|sp|Add0~5 ) # (!\slave2_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~5 ),
	.combout(\slave2_inst|sp|Add0~6_combout ),
	.cout(\slave2_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~6 .lut_mask = 16'h3C3F;
defparam \slave2_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \slave2_inst|sp|Add0~8 (
// Equation(s):
// \slave2_inst|sp|Add0~8_combout  = (\slave2_inst|sp|counter [4] & (\slave2_inst|sp|Add0~7  $ (GND))) # (!\slave2_inst|sp|counter [4] & (!\slave2_inst|sp|Add0~7  & VCC))
// \slave2_inst|sp|Add0~9  = CARRY((\slave2_inst|sp|counter [4] & !\slave2_inst|sp|Add0~7 ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~7 ),
	.combout(\slave2_inst|sp|Add0~8_combout ),
	.cout(\slave2_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~8 .lut_mask = 16'hC30C;
defparam \slave2_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector10~2 (
// Equation(s):
// \slave2_inst|sp|Selector10~2_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|Add0~8_combout ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~2 .lut_mask = 16'hC0A0;
defparam \slave2_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector10~0 (
// Equation(s):
// \slave2_inst|sp|Selector10~0_combout  = (\slave2_inst|sp|counter [4] & ((\slave2_inst|sp|Selector13~0_combout ) # ((\slave2_inst|sp|Decoder1~0_combout  & \slave2_inst|sp|Add0~8_combout )))) # (!\slave2_inst|sp|counter [4] & 
// (((\slave2_inst|sp|Decoder1~0_combout  & \slave2_inst|sp|Add0~8_combout ))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|Selector13~0_combout ),
	.datac(\slave2_inst|sp|Decoder1~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~0 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector10~1 (
// Equation(s):
// \slave2_inst|sp|Selector10~1_combout  = (\slave2_inst|sp|counter [4] & ((\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~8_combout )))) # (!\slave2_inst|sp|counter [4] & 
// (((\slave2_inst|sp|Selector15~0_combout  & \slave2_inst|sp|Add0~8_combout ))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|WideOr4~combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~1 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector10~3 (
// Equation(s):
// \slave2_inst|sp|Selector10~3_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|counter [4]),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~3 .lut_mask = 16'h3210;
defparam \slave2_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector10~4 (
// Equation(s):
// \slave2_inst|sp|Selector10~4_combout  = (\slave2_inst|sp|Selector10~2_combout ) # ((\slave2_inst|sp|Selector10~0_combout ) # ((\slave2_inst|sp|Selector10~1_combout ) # (\slave2_inst|sp|Selector10~3_combout )))

	.dataa(\slave2_inst|sp|Selector10~2_combout ),
	.datab(\slave2_inst|sp|Selector10~0_combout ),
	.datac(\slave2_inst|sp|Selector10~1_combout ),
	.datad(\slave2_inst|sp|Selector10~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~4 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \slave2_inst|sp|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \slave2_inst|sp|Add0~10 (
// Equation(s):
// \slave2_inst|sp|Add0~10_combout  = (\slave2_inst|sp|counter [5] & (!\slave2_inst|sp|Add0~9 )) # (!\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|Add0~9 ) # (GND)))
// \slave2_inst|sp|Add0~11  = CARRY((!\slave2_inst|sp|Add0~9 ) # (!\slave2_inst|sp|counter [5]))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~9 ),
	.combout(\slave2_inst|sp|Add0~10_combout ),
	.cout(\slave2_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave2_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector9~11 (
// Equation(s):
// \slave2_inst|sp|Selector9~11_combout  = (\slave2_inst|sp|state.RDATA~q  & ((\slave2_inst|sp|Equal2~0_combout ) # ((\slave2_inst|sp|Selector9~8_combout  & \bus_inst|decoder|mvalid_decoder|out2~0_combout )))) # (!\slave2_inst|sp|state.RDATA~q  & 
// (\slave2_inst|sp|Selector9~8_combout  & (\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Selector9~8_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~11 .lut_mask = 16'hEAC0;
defparam \slave2_inst|sp|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector9~10 (
// Equation(s):
// \slave2_inst|sp|Selector9~10_combout  = (\slave2_inst|sp|Selector9~9_combout ) # ((\slave2_inst|sp|Add0~10_combout  & ((\slave2_inst|sp|Decoder1~0_combout ) # (\slave2_inst|sp|Selector9~11_combout ))))

	.dataa(\slave2_inst|sp|Selector9~9_combout ),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|Add0~10_combout ),
	.datad(\slave2_inst|sp|Selector9~11_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~10 .lut_mask = 16'hFAEA;
defparam \slave2_inst|sp|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \slave2_inst|sp|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \slave2_inst|sp|Add0~12 (
// Equation(s):
// \slave2_inst|sp|Add0~12_combout  = (\slave2_inst|sp|counter [6] & (\slave2_inst|sp|Add0~11  $ (GND))) # (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|Add0~11  & VCC))
// \slave2_inst|sp|Add0~13  = CARRY((\slave2_inst|sp|counter [6] & !\slave2_inst|sp|Add0~11 ))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~11 ),
	.combout(\slave2_inst|sp|Add0~12_combout ),
	.cout(\slave2_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector8~10 (
// Equation(s):
// \slave2_inst|sp|Selector8~10_combout  = (\slave2_inst|sp|Selector8~9_combout ) # ((\slave2_inst|sp|Add0~12_combout  & ((\slave2_inst|sp|Selector8~11_combout ) # (\slave2_inst|sp|Selector15~0_combout ))))

	.dataa(\slave2_inst|sp|Selector8~11_combout ),
	.datab(\slave2_inst|sp|Selector8~9_combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Add0~12_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~10 .lut_mask = 16'hFECC;
defparam \slave2_inst|sp|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \slave2_inst|sp|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \slave2_inst|sp|Add0~14 (
// Equation(s):
// \slave2_inst|sp|Add0~14_combout  = \slave2_inst|sp|Add0~13  $ (\slave2_inst|sp|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [7]),
	.cin(\slave2_inst|sp|Add0~13 ),
	.combout(\slave2_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Add0~14 .lut_mask = 16'h0FF0;
defparam \slave2_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector7~6 (
// Equation(s):
// \slave2_inst|sp|Selector7~6_combout  = (\slave2_inst|sp|counter [7] & ((\slave2_inst|sp|Selector7~8_combout ) # ((\slave2_inst|sp|WideOr4~combout ) # (\slave2_inst|sp|Selector13~0_combout ))))

	.dataa(\slave2_inst|sp|Selector7~8_combout ),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|WideOr4~combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~6 .lut_mask = 16'hCCC8;
defparam \slave2_inst|sp|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector7~9 (
// Equation(s):
// \slave2_inst|sp|Selector7~9_combout  = (\slave2_inst|sp|state.RDATA~q  & ((\slave2_inst|sp|Equal2~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|WideOr8~0_combout )))) # (!\slave2_inst|sp|state.RDATA~q  & 
// (((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|WideOr8~0_combout ))))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~9 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector7~7 (
// Equation(s):
// \slave2_inst|sp|Selector7~7_combout  = (\slave2_inst|sp|Selector7~6_combout ) # ((\slave2_inst|sp|Add0~14_combout  & ((\slave2_inst|sp|Decoder1~0_combout ) # (\slave2_inst|sp|Selector7~9_combout ))))

	.dataa(\slave2_inst|sp|Add0~14_combout ),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|Selector7~6_combout ),
	.datad(\slave2_inst|sp|Selector7~9_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~7 .lut_mask = 16'hFAF8;
defparam \slave2_inst|sp|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \slave2_inst|sp|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \slave2_inst|sp|Equal2~0 (
// Equation(s):
// \slave2_inst|sp|Equal2~0_combout  = (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [7] & (!\slave2_inst|sp|counter [4] & !\slave2_inst|sp|counter [5])))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|counter [4]),
	.datad(\slave2_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector14~0 (
// Equation(s):
// \slave2_inst|sp|Selector14~0_combout  = (!\slave2_inst|sp|counter [0] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|state.RDATA~q ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~0 .lut_mask = 16'h3000;
defparam \slave2_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector14~1 (
// Equation(s):
// \slave2_inst|sp|Selector14~1_combout  = (\slave2_inst|sp|Selector14~0_combout ) # ((\slave2_inst|sp|counter [0] & ((\slave2_inst|sp|WideOr4~combout ) # (\slave2_inst|sp|Selector13~0_combout ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector14~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~1 .lut_mask = 16'hFFC8;
defparam \slave2_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector14~3 (
// Equation(s):
// \slave2_inst|sp|Selector14~3_combout  = (\slave2_inst|sp|Selector14~2_combout ) # ((\slave2_inst|sp|Selector14~1_combout ) # ((\slave2_inst|sp|Decoder1~0_combout  & !\slave2_inst|sp|counter [0])))

	.dataa(\slave2_inst|sp|Decoder1~0_combout ),
	.datab(\slave2_inst|sp|Selector14~2_combout ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~3 .lut_mask = 16'hFFCE;
defparam \slave2_inst|sp|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \slave2_inst|sp|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \slave2_inst|sp|Equal3~0 (
// Equation(s):
// \slave2_inst|sp|Equal3~0_combout  = (\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \slave2_inst|sp|Equal2~1 (
// Equation(s):
// \slave2_inst|sp|Equal2~1_combout  = (\slave2_inst|sp|Equal3~0_combout  & (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|counter [3])))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~1 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector1~0 (
// Equation(s):
// \slave2_inst|sp|Selector1~0_combout  = (\slave2_inst|sp|Equal2~1_combout  & (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout )))) # (!\slave2_inst|sp|Equal2~1_combout  & ((\slave2_inst|sp|state.ADDR~q ) # 
// ((!\slave2_inst|sp|state.IDLE~q  & \bus_inst|decoder|mvalid_decoder|out2~0_combout ))))

	.dataa(\slave2_inst|sp|Equal2~1_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector1~0 .lut_mask = 16'h7350;
defparam \slave2_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \slave2_inst|sp|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \slave2_inst|sp|WideOr8~0 (
// Equation(s):
// \slave2_inst|sp|WideOr8~0_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr8~0 .lut_mask = 16'hFF0F;
defparam \slave2_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector11~1 (
// Equation(s):
// \slave2_inst|sp|Selector11~1_combout  = (\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # ((\slave2_inst|sp|WideOr8~0_combout  & !\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|WideOr8~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~1 .lut_mask = 16'hFFAE;
defparam \slave2_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \slave2_inst|sp|Equal3~1 (
// Equation(s):
// \slave2_inst|sp|Equal3~1_combout  = (\slave2_inst|sp|Equal3~0_combout  & (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & !\slave2_inst|sp|counter [3])))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~1 .lut_mask = 16'h0080;
defparam \slave2_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector11~2 (
// Equation(s):
// \slave2_inst|sp|Selector11~2_combout  = (\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector11~0_combout ) # ((\slave2_inst|sp|Decoder1~0_combout  & !\slave2_inst|sp|Equal3~1_combout )))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|Selector11~0_combout ),
	.datad(\slave2_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~2 .lut_mask = 16'hFAFE;
defparam \slave2_inst|sp|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector11~3 (
// Equation(s):
// \slave2_inst|sp|Selector11~3_combout  = (\slave2_inst|sp|Selector11~1_combout  & ((\slave2_inst|sp|counter [3]) # ((\slave2_inst|sp|Add0~6_combout  & \slave2_inst|sp|Selector11~2_combout )))) # (!\slave2_inst|sp|Selector11~1_combout  & 
// (\slave2_inst|sp|Add0~6_combout  & ((\slave2_inst|sp|Selector11~2_combout ))))

	.dataa(\slave2_inst|sp|Selector11~1_combout ),
	.datab(\slave2_inst|sp|Add0~6_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Selector11~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~3 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \slave2_inst|sp|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \slave2_inst|sp|Equal2~2 (
// Equation(s):
// \slave2_inst|sp|Equal2~2_combout  = (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~2 .lut_mask = 16'h3000;
defparam \slave2_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector4~0 (
// Equation(s):
// \slave2_inst|sp|Selector4~0_combout  = (\slave2_inst|sp|counter [3] & (\slave2_inst|sp|state.ADDR~q  & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Equal2~2_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector4~0 .lut_mask = 16'h8000;
defparam \slave2_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector3~0 (
// Equation(s):
// \slave2_inst|sp|Selector3~0_combout  = (\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|Selector4~0_combout ) # ((\slave2_inst|sp|state.WDATA~q  & !\slave2_inst|sp|Equal3~1_combout )))) # (!\slave2_inst|sp|mode~q  & (((\slave2_inst|sp|state.WDATA~q  & 
// !\slave2_inst|sp|Equal3~1_combout ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|Selector4~0_combout ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector3~0 .lut_mask = 16'h88F8;
defparam \slave2_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \slave2_inst|sp|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector4~1 (
// Equation(s):
// \slave2_inst|sp|Selector4~1_combout  = (\slave2_inst|sp|mode~q  & (\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|Equal3~1_combout )))) # (!\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|Selector4~0_combout ) # ((\slave2_inst|sp|state.WDATA~q  & 
// \slave2_inst|sp|Equal3~1_combout ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.WDATA~q ),
	.datac(\slave2_inst|sp|Selector4~0_combout ),
	.datad(\slave2_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector4~1 .lut_mask = 16'hDC50;
defparam \slave2_inst|sp|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \slave2_inst|sp|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector6~0 (
// Equation(s):
// \slave2_inst|sp|Selector6~0_combout  = (\slave2_inst|sp|mode~q  & (((\slave2_inst|sp|state.RVALID~q  & !\slave2_inst|sm|rvalid~q )))) # (!\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q  & 
// !\slave2_inst|sm|rvalid~q ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\slave2_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector6~0 .lut_mask = 16'h44F4;
defparam \slave2_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \slave2_inst|sp|state.RVALID (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector16~1 (
// Equation(s):
// \slave2_inst|sp|Selector16~1_combout  = (\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|state.SREADY~q  & !\slave2_inst|sp|mode~q ))

	.dataa(\slave2_inst|sp|state.RVALID~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.SREADY~q ),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~1 .lut_mask = 16'hAAFA;
defparam \slave2_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector16~0 (
// Equation(s):
// \slave2_inst|sp|Selector16~0_combout  = (\slave2_inst|sp|smemren~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.ADDR~q ) # (\slave2_inst|sp|state.WDATA~q ))))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|smemren~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~0 .lut_mask = 16'hFE00;
defparam \slave2_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector16~2 (
// Equation(s):
// \slave2_inst|sp|Selector16~2_combout  = (\slave2_inst|sp|Selector16~1_combout ) # ((\slave2_inst|sp|Selector16~0_combout ) # ((\slave2_inst|sp|state.RDATA~q  & \slave2_inst|sp|Equal2~0_combout )))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Selector16~1_combout ),
	.datac(\slave2_inst|sp|Selector16~0_combout ),
	.datad(\slave2_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~2 .lut_mask = 16'hFEFC;
defparam \slave2_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \slave2_inst|sp|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \slave2_inst|sm|ren_prev~0 (
// Equation(s):
// \slave2_inst|sm|ren_prev~0_combout  = (reset_sync[2] & \slave2_inst|sp|smemren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|smemren~q ),
	.cin(gnd),
	.combout(\slave2_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \slave2_inst|sm|ren_prev (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave2_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \slave2_inst|sm|rvalid~0 (
// Equation(s):
// \slave2_inst|sm|rvalid~0_combout  = (\slave2_inst|sm|ren_prev~q  & \slave2_inst|sp|smemren~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sm|ren_prev~q ),
	.datad(\slave2_inst|sp|smemren~q ),
	.cin(gnd),
	.combout(\slave2_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|rvalid~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \slave2_inst|sm|rvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave2_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \slave2_inst|sp|Equal1~1 (
// Equation(s):
// \slave2_inst|sp|Equal1~1_combout  = (!\slave2_inst|sp|counter [0] & !\slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~1 .lut_mask = 16'h000F;
defparam \slave2_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \slave2_inst|sp|Equal1~0 (
// Equation(s):
// \slave2_inst|sp|Equal1~0_combout  = (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [7] & (!\slave2_inst|sp|counter [2] & !\slave2_inst|sp|counter [5])))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \slave2_inst|sp|Equal1~2 (
// Equation(s):
// \slave2_inst|sp|Equal1~2_combout  = (\slave2_inst|sp|Equal1~1_combout  & (\slave2_inst|sp|counter [4] & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Equal1~0_combout )))

	.dataa(\slave2_inst|sp|Equal1~1_combout ),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~2 .lut_mask = 16'h0800;
defparam \slave2_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector2~0 (
// Equation(s):
// \slave2_inst|sp|Selector2~0_combout  = (\slave2_inst|sm|rvalid~q  & ((\slave2_inst|sp|state.RVALID~q ) # ((!\slave2_inst|sp|Equal1~2_combout  & \slave2_inst|sp|state.RDATA~q )))) # (!\slave2_inst|sm|rvalid~q  & (!\slave2_inst|sp|Equal1~2_combout  & 
// (\slave2_inst|sp|state.RDATA~q )))

	.dataa(\slave2_inst|sm|rvalid~q ),
	.datab(\slave2_inst|sp|Equal1~2_combout ),
	.datac(\slave2_inst|sp|state.RDATA~q ),
	.datad(\slave2_inst|sp|state.RVALID~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector2~0 .lut_mask = 16'hBA30;
defparam \slave2_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \slave2_inst|sp|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~0 (
// Equation(s):
// \slave2_inst|sp|smemwdata~0_combout  = ((\slave2_inst|sp|state.SREADY~q  & \slave2_inst|sp|mode~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~0 .lut_mask = 16'hCF0F;
defparam \slave2_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector0~0 (
// Equation(s):
// \slave2_inst|sp|Selector0~0_combout  = (!\slave2_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out2~0_combout )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector0~0 .lut_mask = 16'h0303;
defparam \slave2_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \slave2_inst|sp|state~13 (
// Equation(s):
// \slave2_inst|sp|state~13_combout  = (!\slave2_inst|sp|smemwdata~0_combout  & (!\slave2_inst|sp|Selector0~0_combout  & ((!\slave2_inst|sp|Equal1~2_combout ) # (!\slave2_inst|sp|state.RDATA~q ))))

	.dataa(\slave2_inst|sp|state.RDATA~q ),
	.datab(\slave2_inst|sp|Equal1~2_combout ),
	.datac(\slave2_inst|sp|smemwdata~0_combout ),
	.datad(\slave2_inst|sp|Selector0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|state~13 .lut_mask = 16'h0007;
defparam \slave2_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \slave2_inst|sp|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector4~0 (
// Equation(s):
// \slave1_inst|sp|Selector4~0_combout  = (\slave1_inst|sp|state.ADDR~q  & \slave1_inst|sp|Equal2~2_combout )

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector4~0 .lut_mask = 16'hAA00;
defparam \slave1_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector3~0 (
// Equation(s):
// \slave1_inst|sp|Selector3~0_combout  = (\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|Selector4~0_combout ) # ((!\slave1_inst|sp|Equal3~0_combout  & \slave1_inst|sp|state.WDATA~q )))) # (!\slave1_inst|sp|mode~q  & (!\slave1_inst|sp|Equal3~0_combout  & 
// (\slave1_inst|sp|state.WDATA~q )))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|Equal3~0_combout ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector3~0 .lut_mask = 16'hBA30;
defparam \slave1_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \slave1_inst|sp|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|prev_state~13 (
// Equation(s):
// \slave1_inst|sp|prev_state~13_combout  = (\slave1_inst|sp|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|prev_state~13 .lut_mask = 16'hCC00;
defparam \slave1_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \slave1_inst|sp|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~0 (
// Equation(s):
// \slave1_inst|sp|Decoder1~0_combout  = (\slave1_inst|sp|state.WDATA~q  & (!\slave1_inst|sp|prev_state.ADDR~q  & \bus_inst|decoder|mvalid_decoder|out1~0_combout ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.WDATA~q ),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~0 .lut_mask = 16'h0C00;
defparam \slave1_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector7~0 (
// Equation(s):
// \slave1_inst|sp|Selector7~0_combout  = (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~0 .lut_mask = 16'h0C0F;
defparam \slave1_inst|sp|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector12~0 (
// Equation(s):
// \slave1_inst|sp|Selector12~0_combout  = (\slave1_inst|sp|state.WDATA~q  & ((\slave1_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.WDATA~q ),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~0 .lut_mask = 16'hC0CC;
defparam \slave1_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector14~5 (
// Equation(s):
// \slave1_inst|sp|Selector14~5_combout  = (\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|Selector7~0_combout )))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|Selector7~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~5 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector15~0 (
// Equation(s):
// \slave1_inst|sp|Selector15~0_combout  = (\slave1_inst|sp|state.RDATA~q  & \slave1_inst|sp|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector14~2 (
// Equation(s):
// \slave1_inst|sp|Selector14~2_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout )) # (!\slave1_inst|sp|state.IDLE~q )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|state.ADDR~q ),
	.datac(\slave1_inst|sp|Equal2~2_combout ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~2 .lut_mask = 16'h08AA;
defparam \slave1_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector14~3 (
// Equation(s):
// \slave1_inst|sp|Selector14~3_combout  = (!\slave1_inst|sp|counter [0] & ((\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector14~2_combout ) # (\slave1_inst|sp|Decoder1~0_combout ))))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|Selector14~2_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~3 .lut_mask = 16'h0F0E;
defparam \slave1_inst|sp|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector14~4 (
// Equation(s):
// \slave1_inst|sp|Selector14~4_combout  = (\slave1_inst|sp|Selector14~3_combout ) # ((\slave1_inst|sp|Selector14~5_combout  & \slave1_inst|sp|counter [0]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|Selector14~5_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Selector14~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~4 .lut_mask = 16'hFFC0;
defparam \slave1_inst|sp|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \slave1_inst|sp|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Add0~0 (
// Equation(s):
// \slave1_inst|sp|Add0~1  = CARRY(\slave1_inst|sp|counter [0])

	.dataa(\slave1_inst|sp|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave1_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~0 .lut_mask = 16'h55AA;
defparam \slave1_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Add0~2 (
// Equation(s):
// \slave1_inst|sp|Add0~2_combout  = (\slave1_inst|sp|counter [1] & (!\slave1_inst|sp|Add0~1 )) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Add0~1 ) # (GND)))
// \slave1_inst|sp|Add0~3  = CARRY((!\slave1_inst|sp|Add0~1 ) # (!\slave1_inst|sp|counter [1]))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~1 ),
	.combout(\slave1_inst|sp|Add0~2_combout ),
	.cout(\slave1_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~2 .lut_mask = 16'h5A5F;
defparam \slave1_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector13~2 (
// Equation(s):
// \slave1_inst|sp|Selector13~2_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|state.SREADY~q )))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~2 .lut_mask = 16'hAAA0;
defparam \slave1_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector13~3 (
// Equation(s):
// \slave1_inst|sp|Selector13~3_combout  = (\slave1_inst|sp|Selector13~2_combout ) # ((\slave1_inst|sp|Add0~2_combout  & ((\slave1_inst|sp|Selector14~2_combout ) # (\slave1_inst|sp|Selector15~0_combout ))))

	.dataa(\slave1_inst|sp|Add0~2_combout ),
	.datab(\slave1_inst|sp|Selector14~2_combout ),
	.datac(\slave1_inst|sp|Selector13~2_combout ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~3 .lut_mask = 16'hFAF8;
defparam \slave1_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector13~0 (
// Equation(s):
// \slave1_inst|sp|Selector13~0_combout  = (\slave1_inst|sp|prev_state.ADDR~q  & (\slave1_inst|sp|counter [1])) # (!\slave1_inst|sp|prev_state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|Add0~2_combout ))) # 
// (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|counter [1]))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\slave1_inst|sp|Add0~2_combout ),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~0 .lut_mask = 16'hACAA;
defparam \slave1_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector13~1 (
// Equation(s):
// \slave1_inst|sp|Selector13~1_combout  = (\slave1_inst|sp|state.WDATA~q  & \slave1_inst|sp|Selector13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~1 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector13~4 (
// Equation(s):
// \slave1_inst|sp|Selector13~4_combout  = (\slave1_inst|sp|Selector13~3_combout ) # ((\slave1_inst|sp|Selector13~1_combout ) # ((\slave1_inst|sp|Selector7~0_combout  & \slave1_inst|sp|counter [1])))

	.dataa(\slave1_inst|sp|Selector7~0_combout ),
	.datab(\slave1_inst|sp|Selector13~3_combout ),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~4 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \slave1_inst|sp|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Add0~4 (
// Equation(s):
// \slave1_inst|sp|Add0~4_combout  = (\slave1_inst|sp|counter [2] & (\slave1_inst|sp|Add0~3  $ (GND))) # (!\slave1_inst|sp|counter [2] & (!\slave1_inst|sp|Add0~3  & VCC))
// \slave1_inst|sp|Add0~5  = CARRY((\slave1_inst|sp|counter [2] & !\slave1_inst|sp|Add0~3 ))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~3 ),
	.combout(\slave1_inst|sp|Add0~4_combout ),
	.cout(\slave1_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~4 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector12~1 (
// Equation(s):
// \slave1_inst|sp|Selector12~1_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Add0~4_combout ) # ((\slave1_inst|sp|counter [2] & \slave1_inst|sp|Selector12~0_combout )))) # (!\slave1_inst|sp|Decoder1~0_combout  & 
// (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|Selector12~0_combout ))))

	.dataa(\slave1_inst|sp|Decoder1~0_combout ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\slave1_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~1 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector12~4 (
// Equation(s):
// \slave1_inst|sp|Selector12~4_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~4_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [2])))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave1_inst|sp|Add0~4_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~4 .lut_mask = 16'h4540;
defparam \slave1_inst|sp|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector12~2 (
// Equation(s):
// \slave1_inst|sp|Selector12~2_combout  = (\slave1_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~4_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [2])))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|Add0~4_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~2 .lut_mask = 16'h8A80;
defparam \slave1_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|WideOr4 (
// Equation(s):
// \slave1_inst|sp|WideOr4~combout  = (\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|state.SREADY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|WideOr4 .lut_mask = 16'hFFF0;
defparam \slave1_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector12~3 (
// Equation(s):
// \slave1_inst|sp|Selector12~3_combout  = (\slave1_inst|sp|WideOr4~combout  & ((\slave1_inst|sp|counter [2]) # ((\slave1_inst|sp|Selector15~0_combout  & \slave1_inst|sp|Add0~4_combout )))) # (!\slave1_inst|sp|WideOr4~combout  & 
// (\slave1_inst|sp|Selector15~0_combout  & (\slave1_inst|sp|Add0~4_combout )))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~3 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector12~5 (
// Equation(s):
// \slave1_inst|sp|Selector12~5_combout  = (\slave1_inst|sp|Selector12~1_combout ) # ((\slave1_inst|sp|Selector12~4_combout ) # ((\slave1_inst|sp|Selector12~2_combout ) # (\slave1_inst|sp|Selector12~3_combout )))

	.dataa(\slave1_inst|sp|Selector12~1_combout ),
	.datab(\slave1_inst|sp|Selector12~4_combout ),
	.datac(\slave1_inst|sp|Selector12~2_combout ),
	.datad(\slave1_inst|sp|Selector12~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~5 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \slave1_inst|sp|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Add0~6 (
// Equation(s):
// \slave1_inst|sp|Add0~6_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|Add0~5 )) # (!\slave1_inst|sp|counter [3] & ((\slave1_inst|sp|Add0~5 ) # (GND)))
// \slave1_inst|sp|Add0~7  = CARRY((!\slave1_inst|sp|Add0~5 ) # (!\slave1_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~5 ),
	.combout(\slave1_inst|sp|Add0~6_combout ),
	.cout(\slave1_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~6 .lut_mask = 16'h3C3F;
defparam \slave1_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector11~2 (
// Equation(s):
// \slave1_inst|sp|Selector11~2_combout  = (\slave1_inst|sp|counter [3] & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|Selector7~0_combout ))))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|Selector7~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~2 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector11~0 (
// Equation(s):
// \slave1_inst|sp|Selector11~0_combout  = (\slave1_inst|sp|counter [3] & (\slave1_inst|sp|state.WDATA~q  & ((\slave1_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout ))))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|prev_state.ADDR~q ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~0 .lut_mask = 16'h80A0;
defparam \slave1_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector11~1 (
// Equation(s):
// \slave1_inst|sp|Selector11~1_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector14~2_combout ) # ((!\slave1_inst|sp|Equal3~0_combout  & \slave1_inst|sp|Decoder1~0_combout )))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|Selector14~2_combout ),
	.datac(\slave1_inst|sp|Equal3~0_combout ),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~1 .lut_mask = 16'hEFEE;
defparam \slave1_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector11~3 (
// Equation(s):
// \slave1_inst|sp|Selector11~3_combout  = (\slave1_inst|sp|Selector11~2_combout ) # ((\slave1_inst|sp|Selector11~0_combout ) # ((\slave1_inst|sp|Add0~6_combout  & \slave1_inst|sp|Selector11~1_combout )))

	.dataa(\slave1_inst|sp|Add0~6_combout ),
	.datab(\slave1_inst|sp|Selector11~2_combout ),
	.datac(\slave1_inst|sp|Selector11~0_combout ),
	.datad(\slave1_inst|sp|Selector11~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~3 .lut_mask = 16'hFEFC;
defparam \slave1_inst|sp|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \slave1_inst|sp|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Equal2~1 (
// Equation(s):
// \slave1_inst|sp|Equal2~1_combout  = (\slave1_inst|sp|counter [1] & !\slave1_inst|sp|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~1 .lut_mask = 16'h00F0;
defparam \slave1_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Equal2~2 (
// Equation(s):
// \slave1_inst|sp|Equal2~2_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [0] & (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|Equal2~1_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~2 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector1~0 (
// Equation(s):
// \slave1_inst|sp|Selector1~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout )) # (!\slave1_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & 
// (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(\slave1_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector1~0 .lut_mask = 16'h22F2;
defparam \slave1_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \slave1_inst|sp|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector8~0 (
// Equation(s):
// \slave1_inst|sp|Selector8~0_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~0 .lut_mask = 16'hFF0F;
defparam \slave1_inst|sp|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector8~2 (
// Equation(s):
// \slave1_inst|sp|Selector8~2_combout  = (\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Selector8~0_combout  & !\bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|Selector8~0_combout ),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|WideOr4~combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~2 .lut_mask = 16'hFCFE;
defparam \slave1_inst|sp|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector8~1 (
// Equation(s):
// \slave1_inst|sp|Selector8~1_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Decoder1~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|Selector8~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|Selector8~0_combout ),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~1 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Add0~8 (
// Equation(s):
// \slave1_inst|sp|Add0~8_combout  = (\slave1_inst|sp|counter [4] & (\slave1_inst|sp|Add0~7  $ (GND))) # (!\slave1_inst|sp|counter [4] & (!\slave1_inst|sp|Add0~7  & VCC))
// \slave1_inst|sp|Add0~9  = CARRY((\slave1_inst|sp|counter [4] & !\slave1_inst|sp|Add0~7 ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~7 ),
	.combout(\slave1_inst|sp|Add0~8_combout ),
	.cout(\slave1_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~8 .lut_mask = 16'hC30C;
defparam \slave1_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector10~4 (
// Equation(s):
// \slave1_inst|sp|Selector10~4_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~4 .lut_mask = 16'hAAFF;
defparam \slave1_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector10~5 (
// Equation(s):
// \slave1_inst|sp|Selector10~5_combout  = (\slave1_inst|sp|counter [4] & ((\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|WideOr4~combout ) # (\slave1_inst|sp|Selector10~4_combout ))))

	.dataa(\slave1_inst|sp|counter [4]),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|WideOr4~combout ),
	.datad(\slave1_inst|sp|Selector10~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~5 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector10~6 (
// Equation(s):
// \slave1_inst|sp|Selector10~6_combout  = (\slave1_inst|sp|Selector10~5_combout  & (((\slave1_inst|sp|WideOr4~combout ) # (\slave1_inst|sp|Selector12~0_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|WideOr4~combout ),
	.datac(\slave1_inst|sp|Selector10~5_combout ),
	.datad(\slave1_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~6 .lut_mask = 16'hF0D0;
defparam \slave1_inst|sp|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector10~8 (
// Equation(s):
// \slave1_inst|sp|Selector10~8_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|Selector10~4_combout ) # ((\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|state.RDATA~q )))) # 
// (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Equal2~0_combout  & (\slave1_inst|sp|state.RDATA~q )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sp|Selector10~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~8 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector10~7 (
// Equation(s):
// \slave1_inst|sp|Selector10~7_combout  = (\slave1_inst|sp|Selector10~6_combout ) # ((\slave1_inst|sp|Add0~8_combout  & ((\slave1_inst|sp|Selector10~8_combout ) # (\slave1_inst|sp|Decoder1~0_combout ))))

	.dataa(\slave1_inst|sp|Add0~8_combout ),
	.datab(\slave1_inst|sp|Selector10~6_combout ),
	.datac(\slave1_inst|sp|Selector10~8_combout ),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~7 .lut_mask = 16'hEEEC;
defparam \slave1_inst|sp|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \slave1_inst|sp|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Add0~10 (
// Equation(s):
// \slave1_inst|sp|Add0~10_combout  = (\slave1_inst|sp|counter [5] & (!\slave1_inst|sp|Add0~9 )) # (!\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Add0~9 ) # (GND)))
// \slave1_inst|sp|Add0~11  = CARRY((!\slave1_inst|sp|Add0~9 ) # (!\slave1_inst|sp|counter [5]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~9 ),
	.combout(\slave1_inst|sp|Add0~10_combout ),
	.cout(\slave1_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~10 .lut_mask = 16'h3C3F;
defparam \slave1_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector9~4 (
// Equation(s):
// \slave1_inst|sp|Selector9~4_combout  = (\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|WideOr4~combout ) # (\slave1_inst|sp|Selector10~4_combout ))))

	.dataa(\slave1_inst|sp|counter [5]),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|WideOr4~combout ),
	.datad(\slave1_inst|sp|Selector10~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~4 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector9~7 (
// Equation(s):
// \slave1_inst|sp|Selector9~7_combout  = (\slave1_inst|sp|WideOr4~combout ) # (((\slave1_inst|sp|state.WDATA~q  & \slave1_inst|sp|prev_state.ADDR~q )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout ))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|state.WDATA~q ),
	.datac(\slave1_inst|sp|prev_state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~7 .lut_mask = 16'hEAFF;
defparam \slave1_inst|sp|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector9~5 (
// Equation(s):
// \slave1_inst|sp|Selector9~5_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Decoder1~0_combout ) # ((\slave1_inst|sp|Selector10~4_combout  & \bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|Selector10~4_combout ),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~5 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector9~6 (
// Equation(s):
// \slave1_inst|sp|Selector9~6_combout  = (\slave1_inst|sp|Add0~10_combout  & ((\slave1_inst|sp|Selector9~4_combout ) # ((\slave1_inst|sp|Selector9~5_combout )))) # (!\slave1_inst|sp|Add0~10_combout  & (\slave1_inst|sp|Selector9~4_combout  & 
// (\slave1_inst|sp|Selector9~7_combout )))

	.dataa(\slave1_inst|sp|Add0~10_combout ),
	.datab(\slave1_inst|sp|Selector9~4_combout ),
	.datac(\slave1_inst|sp|Selector9~7_combout ),
	.datad(\slave1_inst|sp|Selector9~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~6 .lut_mask = 16'hEAC8;
defparam \slave1_inst|sp|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \slave1_inst|sp|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Add0~12 (
// Equation(s):
// \slave1_inst|sp|Add0~12_combout  = (\slave1_inst|sp|counter [6] & (\slave1_inst|sp|Add0~11  $ (GND))) # (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|Add0~11  & VCC))
// \slave1_inst|sp|Add0~13  = CARRY((\slave1_inst|sp|counter [6] & !\slave1_inst|sp|Add0~11 ))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~11 ),
	.combout(\slave1_inst|sp|Add0~12_combout ),
	.cout(\slave1_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector8~3 (
// Equation(s):
// \slave1_inst|sp|Selector8~3_combout  = (\slave1_inst|sp|Selector8~2_combout  & ((\slave1_inst|sp|counter [6]) # ((\slave1_inst|sp|Selector8~1_combout  & \slave1_inst|sp|Add0~12_combout )))) # (!\slave1_inst|sp|Selector8~2_combout  & 
// (\slave1_inst|sp|Selector8~1_combout  & ((\slave1_inst|sp|Add0~12_combout ))))

	.dataa(\slave1_inst|sp|Selector8~2_combout ),
	.datab(\slave1_inst|sp|Selector8~1_combout ),
	.datac(\slave1_inst|sp|counter [6]),
	.datad(\slave1_inst|sp|Add0~12_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~3 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \slave1_inst|sp|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector7~1 (
// Equation(s):
// \slave1_inst|sp|Selector7~1_combout  = (\slave1_inst|sp|counter [7] & ((\slave1_inst|sp|Selector7~0_combout ) # ((\slave1_inst|sp|WideOr4~combout ) # (\slave1_inst|sp|Selector12~0_combout ))))

	.dataa(\slave1_inst|sp|Selector7~0_combout ),
	.datab(\slave1_inst|sp|counter [7]),
	.datac(\slave1_inst|sp|WideOr4~combout ),
	.datad(\slave1_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~1 .lut_mask = 16'hCCC8;
defparam \slave1_inst|sp|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Add0~14 (
// Equation(s):
// \slave1_inst|sp|Add0~14_combout  = \slave1_inst|sp|counter [7] $ (\slave1_inst|sp|Add0~13 )

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave1_inst|sp|Add0~13 ),
	.combout(\slave1_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Add0~14 .lut_mask = 16'h3C3C;
defparam \slave1_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector7~2 (
// Equation(s):
// \slave1_inst|sp|Selector7~2_combout  = (\slave1_inst|sp|Selector15~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|Selector15~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~2 .lut_mask = 16'hFBF0;
defparam \slave1_inst|sp|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector7~3 (
// Equation(s):
// \slave1_inst|sp|Selector7~3_combout  = (\slave1_inst|sp|Selector7~1_combout ) # ((\slave1_inst|sp|Add0~14_combout  & ((\slave1_inst|sp|Selector7~2_combout ) # (\slave1_inst|sp|Decoder1~0_combout ))))

	.dataa(\slave1_inst|sp|Selector7~1_combout ),
	.datab(\slave1_inst|sp|Add0~14_combout ),
	.datac(\slave1_inst|sp|Selector7~2_combout ),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~3 .lut_mask = 16'hEEEA;
defparam \slave1_inst|sp|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \slave1_inst|sp|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Equal2~0 (
// Equation(s):
// \slave1_inst|sp|Equal2~0_combout  = (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|counter [5] & (!\slave1_inst|sp|counter [7] & !\slave1_inst|sp|counter [4])))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(\slave1_inst|sp|counter [5]),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~1 (
// Equation(s):
// \slave1_inst|sp|Decoder1~1_combout  = (\slave1_inst|sp|counter [1] & \slave1_inst|sp|counter [2])

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~1 .lut_mask = 16'hAA00;
defparam \slave1_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Equal3~0 (
// Equation(s):
// \slave1_inst|sp|Equal3~0_combout  = (\slave1_inst|sp|Equal2~0_combout  & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder1~1_combout )))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~0 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector4~1 (
// Equation(s):
// \slave1_inst|sp|Selector4~1_combout  = (\slave1_inst|sp|mode~q  & (\slave1_inst|sp|Equal3~0_combout  & (\slave1_inst|sp|state.WDATA~q ))) # (!\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|Selector4~0_combout ) # ((\slave1_inst|sp|Equal3~0_combout  & 
// \slave1_inst|sp|state.WDATA~q ))))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sp|Equal3~0_combout ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector4~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector4~1 .lut_mask = 16'hD5C0;
defparam \slave1_inst|sp|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \slave1_inst|sp|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector16~0 (
// Equation(s):
// \slave1_inst|sp|Selector16~0_combout  = (\slave1_inst|sp|smemren~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.WDATA~q ) # (\slave1_inst|sp|state.ADDR~q ))))

	.dataa(\slave1_inst|sp|smemren~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~0 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector16~1 (
// Equation(s):
// \slave1_inst|sp|Selector16~1_combout  = (\slave1_inst|sp|state.RVALID~q ) # ((!\slave1_inst|sp|mode~q  & \slave1_inst|sp|state.SREADY~q ))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~1 .lut_mask = 16'hF5F0;
defparam \slave1_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector16~2 (
// Equation(s):
// \slave1_inst|sp|Selector16~2_combout  = (\slave1_inst|sp|Selector16~0_combout ) # ((\slave1_inst|sp|Selector16~1_combout ) # ((\slave1_inst|sp|state.RDATA~q  & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|state.RDATA~q ),
	.datab(\slave1_inst|sp|Selector16~0_combout ),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Selector16~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~2 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \slave1_inst|sp|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \slave1_inst|sm|ren_prev~0 (
// Equation(s):
// \slave1_inst|sm|ren_prev~0_combout  = (\slave1_inst|sp|smemren~q  & reset_sync[2])

	.dataa(\slave1_inst|sp|smemren~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev~0 .lut_mask = 16'hA0A0;
defparam \slave1_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \slave1_inst|sm|ren_prev (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave1_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \slave1_inst|sm|rvalid~0 (
// Equation(s):
// \slave1_inst|sm|rvalid~0_combout  = (\slave1_inst|sp|smemren~q  & \slave1_inst|sm|ren_prev~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemren~q ),
	.datad(\slave1_inst|sm|ren_prev~q ),
	.cin(gnd),
	.combout(\slave1_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|rvalid~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \slave1_inst|sm|rvalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave1_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Equal1~0 (
// Equation(s):
// \slave1_inst|sp|Equal1~0_combout  = (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|counter [7] & (!\slave1_inst|sp|counter [0] & !\slave1_inst|sp|counter [5])))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(\slave1_inst|sp|counter [7]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Equal1~1 (
// Equation(s):
// \slave1_inst|sp|Equal1~1_combout  = (!\slave1_inst|sp|counter [1] & !\slave1_inst|sp|counter [2])

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~1 .lut_mask = 16'h0055;
defparam \slave1_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Equal1~2 (
// Equation(s):
// \slave1_inst|sp|Equal1~2_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal1~0_combout  & (\slave1_inst|sp|counter [4] & \slave1_inst|sp|Equal1~1_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|Equal1~0_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\slave1_inst|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~2 .lut_mask = 16'h4000;
defparam \slave1_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector2~0 (
// Equation(s):
// \slave1_inst|sp|Selector2~0_combout  = (\slave1_inst|sp|state.RVALID~q  & ((\slave1_inst|sm|rvalid~q ) # ((\slave1_inst|sp|state.RDATA~q  & !\slave1_inst|sp|Equal1~2_combout )))) # (!\slave1_inst|sp|state.RVALID~q  & (((\slave1_inst|sp|state.RDATA~q  & 
// !\slave1_inst|sp|Equal1~2_combout ))))

	.dataa(\slave1_inst|sp|state.RVALID~q ),
	.datab(\slave1_inst|sm|rvalid~q ),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector2~0 .lut_mask = 16'h88F8;
defparam \slave1_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \slave1_inst|sp|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~0 (
// Equation(s):
// \slave1_inst|sp|smemwdata~0_combout  = ((\slave1_inst|sp|mode~q  & \slave1_inst|sp|state.SREADY~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(\slave1_inst|sp|mode~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~0 .lut_mask = 16'hF333;
defparam \slave1_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector0~0 (
// Equation(s):
// \slave1_inst|sp|Selector0~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out1~0_combout )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector0~0 .lut_mask = 16'h0033;
defparam \slave1_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|state~13 (
// Equation(s):
// \slave1_inst|sp|state~13_combout  = (!\slave1_inst|sp|smemwdata~0_combout  & (!\slave1_inst|sp|Selector0~0_combout  & ((!\slave1_inst|sp|Equal1~2_combout ) # (!\slave1_inst|sp|state.RDATA~q ))))

	.dataa(\slave1_inst|sp|state.RDATA~q ),
	.datab(\slave1_inst|sp|smemwdata~0_combout ),
	.datac(\slave1_inst|sp|Selector0~0_combout ),
	.datad(\slave1_inst|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|state~13 .lut_mask = 16'h0103;
defparam \slave1_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \slave1_inst|sp|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \bus_inst|decoder|Mux0~0 (
// Equation(s):
// \bus_inst|decoder|Mux0~0_combout  = (!\bus_inst|decoder|slave_addr [0] & ((\bus_inst|decoder|slave_addr [1] & ((\slave3_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|slave_addr [1] & (\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\bus_inst|decoder|slave_addr [0]),
	.datab(\bus_inst|decoder|slave_addr [1]),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~0 .lut_mask = 16'h5410;
defparam \bus_inst|decoder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \bus_inst|decoder|Mux0~1 (
// Equation(s):
// \bus_inst|decoder|Mux0~1_combout  = (\bus_inst|decoder|Mux0~0_combout ) # ((\bus_inst|decoder|slave_addr [0] & \slave2_inst|sp|state.IDLE~q ))

	.dataa(\bus_inst|decoder|slave_addr [0]),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~1 .lut_mask = 16'hFFA0;
defparam \bus_inst|decoder|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector0~0 (
// Equation(s):
// \bus_inst|decoder|Selector0~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & (!\bus_inst|mctrl_mux|out[0]~0_OTERM145  & !\bus_inst|bus_arbiter|split_grant~q ))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector0~0 .lut_mask = 16'h0005;
defparam \bus_inst|decoder|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \bus_inst|decoder|state~8 (
// Equation(s):
// \bus_inst|decoder|state~8_combout  = (\bus_inst|decoder|Selector0~0_combout ) # ((\bus_inst|decoder|split_slave_addr~2_combout ) # ((\bus_inst|decoder|state.WAIT~q  & !\bus_inst|decoder|Mux0~1_combout )))

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(\bus_inst|decoder|Mux0~1_combout ),
	.datac(\bus_inst|decoder|Selector0~0_combout ),
	.datad(\bus_inst|decoder|split_slave_addr~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~8 .lut_mask = 16'hFFF2;
defparam \bus_inst|decoder|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \bus_inst|decoder|state~9 (
// Equation(s):
// \bus_inst|decoder|state~9_combout  = (!\bus_inst|decoder|state~8_combout  & (((!\bus_inst|decoder|Mux0~1_combout  & \bus_inst|decoder|slave_addr_valid~0_combout )) # (!\bus_inst|decoder|state.CONNECT~q )))

	.dataa(\bus_inst|decoder|Mux0~1_combout ),
	.datab(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datac(\bus_inst|decoder|state~8_combout ),
	.datad(\bus_inst|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~9 .lut_mask = 16'h040F;
defparam \bus_inst|decoder|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \bus_inst|decoder|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \bus_inst|decoder|Selector1~0 (
// Equation(s):
// \bus_inst|decoder|Selector1~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|bus_arbiter|state.M2~q  & (\master2_port|mvalid~q )) # (!\bus_inst|bus_arbiter|state.M2~q  & ((\master1_port|mvalid~q )))))

	.dataa(\master2_port|mvalid~q ),
	.datab(\master1_port|mvalid~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~0 .lut_mask = 16'h0A0C;
defparam \bus_inst|decoder|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~1 (
// Equation(s):
// \bus_inst|decoder|slave_addr~1_combout  = (!\bus_inst|decoder|counter [1] & (\bus_inst|decoder|slave_addr~0_combout  & !\bus_inst|decoder|counter [0]))

	.dataa(gnd),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(\bus_inst|decoder|slave_addr~0_combout ),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~1 .lut_mask = 16'h0030;
defparam \bus_inst|decoder|slave_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \bus_inst|decoder|split_slave_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_inst|decoder|split_slave_addr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \bus_inst|decoder|Selector8~0 (
// Equation(s):
// \bus_inst|decoder|Selector8~0_combout  = (\bus_inst|bus_arbiter|split_grant~q  & ((\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|slave_addr [0])) # (!\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|decoder|split_slave_addr [0]))))) # 
// (!\bus_inst|bus_arbiter|split_grant~q  & (\bus_inst|decoder|slave_addr [0]))

	.dataa(\bus_inst|bus_arbiter|split_grant~q ),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|decoder|split_slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~0 .lut_mask = 16'hCEC4;
defparam \bus_inst|decoder|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector8~1 (
// Equation(s):
// \bus_inst|decoder|Selector8~1_combout  = (\bus_inst|decoder|Selector1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\bus_inst|decoder|Selector1~0_combout  & ((\bus_inst|decoder|slave_addr~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\bus_inst|decoder|slave_addr~1_combout  & ((\bus_inst|decoder|Selector8~0_combout )))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\bus_inst|decoder|Selector1~0_combout ),
	.datac(\bus_inst|decoder|slave_addr~1_combout ),
	.datad(\bus_inst|decoder|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~1 .lut_mask = 16'hABA8;
defparam \bus_inst|decoder|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \bus_inst|decoder|slave_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~0 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~0_combout  = (\bus_inst|decoder|slave_addr [0] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [0]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~0 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|split_slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \bus_inst|decoder|ssel[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out1~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out1~0_combout  = (!\bus_inst|decoder|ssel [0] & (!\bus_inst|decoder|ssel [1] & (\bus_inst|mctrl_mux|out[0]~0_OTERM145  & \bus_inst|decoder|slave_en~q )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datad(\bus_inst|decoder|slave_en~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .lut_mask = 16'h1000;
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|mode~0 (
// Equation(s):
// \slave1_inst|sp|mode~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.IDLE~q  & (\slave1_inst|sp|mode~q )) # (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|mctrl_mux|out[1]~1_combout ))))) # 
// (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|mode~q ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|mode~q ),
	.datad(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|mode~0 .lut_mask = 16'hF2D0;
defparam \slave1_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \slave1_inst|sp|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|mode .is_wysiwyg = "true";
defparam \slave1_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector6~0 (
// Equation(s):
// \slave1_inst|sp|Selector6~0_combout  = (\slave1_inst|sp|mode~q  & (!\slave1_inst|sm|rvalid~q  & (\slave1_inst|sp|state.RVALID~q ))) # (!\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((!\slave1_inst|sm|rvalid~q  & 
// \slave1_inst|sp|state.RVALID~q ))))

	.dataa(\slave1_inst|sp|mode~q ),
	.datab(\slave1_inst|sm|rvalid~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector6~0 .lut_mask = 16'h7530;
defparam \slave1_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \slave1_inst|sp|state.RVALID (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector15~1 (
// Equation(s):
// \slave1_inst|sp|Selector15~1_combout  = (\slave1_inst|sp|state.RVALID~q  & ((\slave1_inst|sp|svalid~q ) # ((\slave1_inst|sp|counter [0] & \slave1_inst|sp|Selector15~0_combout )))) # (!\slave1_inst|sp|state.RVALID~q  & (\slave1_inst|sp|counter [0] & 
// ((\slave1_inst|sp|Selector15~0_combout ))))

	.dataa(\slave1_inst|sp|state.RVALID~q ),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|svalid~q ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~1 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \slave1_inst|sp|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave1_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector15~1 (
// Equation(s):
// \slave2_inst|sp|Selector15~1_combout  = (\slave2_inst|sp|state.RVALID~q  & ((\slave2_inst|sp|svalid~q ) # ((\slave2_inst|sp|counter [0] & \slave2_inst|sp|Selector15~0_combout )))) # (!\slave2_inst|sp|state.RVALID~q  & (\slave2_inst|sp|counter [0] & 
// ((\slave2_inst|sp|Selector15~0_combout ))))

	.dataa(\slave2_inst|sp|state.RVALID~q ),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(\slave2_inst|sp|svalid~q ),
	.datad(\slave2_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~1 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \slave2_inst|sp|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave2_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector15~1 (
// Equation(s):
// \slave3_inst|sp|Selector15~1_combout  = (\slave3_inst|sp|svalid~q  & ((\slave3_inst|sp|state.WAIT~q ) # (\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\slave3_inst|sp|svalid~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.WAIT~q ),
	.datad(\slave3_inst|sp|state.SPLIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~1 .lut_mask = 16'hAAA0;
defparam \slave3_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out3~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out3~0_combout  = (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|ssel [1] & (\bus_inst|mctrl_mux|out[0]~0_OTERM145  & \bus_inst|decoder|slave_en~q )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|ssel [1]),
	.datac(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datad(\bus_inst|decoder|slave_en~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .lut_mask = 16'h4000;
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Add0~0 (
// Equation(s):
// \slave3_inst|sp|Add0~1  = CARRY(\slave3_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\slave3_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~0 .lut_mask = 16'h33CC;
defparam \slave3_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Add0~2 (
// Equation(s):
// \slave3_inst|sp|Add0~2_combout  = (\slave3_inst|sp|counter [1] & (!\slave3_inst|sp|Add0~1 )) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Add0~1 ) # (GND)))
// \slave3_inst|sp|Add0~3  = CARRY((!\slave3_inst|sp|Add0~1 ) # (!\slave3_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~1 ),
	.combout(\slave3_inst|sp|Add0~2_combout ),
	.cout(\slave3_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave3_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector13~2 (
// Equation(s):
// \slave3_inst|sp|Selector13~2_combout  = (\slave3_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|counter [1])))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|Add0~2_combout ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~2 .lut_mask = 16'hD080;
defparam \slave3_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|WideOr4 (
// Equation(s):
// \slave3_inst|sp|WideOr4~combout  = (\slave3_inst|sp|state.WAIT~q ) # ((\slave3_inst|sp|state.SPLIT~q ) # (\slave3_inst|sp|state.SREADY~q ))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|WideOr4 .lut_mask = 16'hFFFA;
defparam \slave3_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector13~3 (
// Equation(s):
// \slave3_inst|sp|Selector13~3_combout  = (\slave3_inst|sp|Add0~2_combout  & ((\slave3_inst|sp|Selector15~0_combout ) # ((\slave3_inst|sp|counter [1] & \slave3_inst|sp|WideOr4~combout )))) # (!\slave3_inst|sp|Add0~2_combout  & (\slave3_inst|sp|counter [1] & 
// (\slave3_inst|sp|WideOr4~combout )))

	.dataa(\slave3_inst|sp|Add0~2_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|WideOr4~combout ),
	.datad(\slave3_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~3 .lut_mask = 16'hEAC0;
defparam \slave3_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector9~6 (
// Equation(s):
// \slave3_inst|sp|Selector9~6_combout  = (\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~6 .lut_mask = 16'hF5F5;
defparam \slave3_inst|sp|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector9~9 (
// Equation(s):
// \slave3_inst|sp|Selector9~9_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Selector9~6_combout ) # ((\slave3_inst|sp|state.WDATA~q  & !\slave3_inst|sp|prev_state.ADDR~q ))))

	.dataa(\slave3_inst|sp|state.WDATA~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\slave3_inst|sp|prev_state.ADDR~q ),
	.datad(\slave3_inst|sp|Selector9~6_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~9 .lut_mask = 16'hCC08;
defparam \slave3_inst|sp|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|Add0~4 (
// Equation(s):
// \slave3_inst|sp|Add0~4_combout  = (\slave3_inst|sp|counter [2] & (\slave3_inst|sp|Add0~3  $ (GND))) # (!\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|Add0~3  & VCC))
// \slave3_inst|sp|Add0~5  = CARRY((\slave3_inst|sp|counter [2] & !\slave3_inst|sp|Add0~3 ))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~3 ),
	.combout(\slave3_inst|sp|Add0~4_combout ),
	.cout(\slave3_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~4 .lut_mask = 16'hA50A;
defparam \slave3_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector12~0 (
// Equation(s):
// \slave3_inst|sp|Selector12~0_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & !\slave3_inst|sp|prev_state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~0 .lut_mask = 16'h00F0;
defparam \slave3_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector12~1 (
// Equation(s):
// \slave3_inst|sp|Selector12~1_combout  = (\slave3_inst|sp|state.WDATA~q  & ((\slave3_inst|sp|Selector12~0_combout  & (\slave3_inst|sp|Add0~4_combout )) # (!\slave3_inst|sp|Selector12~0_combout  & ((\slave3_inst|sp|counter [2])))))

	.dataa(\slave3_inst|sp|Add0~4_combout ),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\slave3_inst|sp|Selector12~0_combout ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~1 .lut_mask = 16'hAC00;
defparam \slave3_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector7~8 (
// Equation(s):
// \slave3_inst|sp|Selector7~8_combout  = (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~8 .lut_mask = 16'h0C0F;
defparam \slave3_inst|sp|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector12~2 (
// Equation(s):
// \slave3_inst|sp|Selector12~2_combout  = (\slave3_inst|sp|counter [2] & ((\slave3_inst|sp|state.SPLIT~q ) # ((\slave3_inst|sp|state.SREADY~q ) # (\slave3_inst|sp|state.WAIT~q ))))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|state.SREADY~q ),
	.datad(\slave3_inst|sp|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~2 .lut_mask = 16'hAAA8;
defparam \slave3_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector11~0 (
// Equation(s):
// \slave3_inst|sp|Selector11~0_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~2_combout )) # (!\slave3_inst|sp|state.IDLE~q )))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~0 .lut_mask = 16'h50D0;
defparam \slave3_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector12~3 (
// Equation(s):
// \slave3_inst|sp|Selector12~3_combout  = (\slave3_inst|sp|Selector12~2_combout ) # ((\slave3_inst|sp|Add0~4_combout  & ((\slave3_inst|sp|Selector15~0_combout ) # (\slave3_inst|sp|Selector11~0_combout ))))

	.dataa(\slave3_inst|sp|Add0~4_combout ),
	.datab(\slave3_inst|sp|Selector12~2_combout ),
	.datac(\slave3_inst|sp|Selector15~0_combout ),
	.datad(\slave3_inst|sp|Selector11~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~3 .lut_mask = 16'hEEEC;
defparam \slave3_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector12~4 (
// Equation(s):
// \slave3_inst|sp|Selector12~4_combout  = (\slave3_inst|sp|Selector12~1_combout ) # ((\slave3_inst|sp|Selector12~3_combout ) # ((\slave3_inst|sp|Selector7~8_combout  & \slave3_inst|sp|counter [2])))

	.dataa(\slave3_inst|sp|Selector12~1_combout ),
	.datab(\slave3_inst|sp|Selector7~8_combout ),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Selector12~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~4 .lut_mask = 16'hFFEA;
defparam \slave3_inst|sp|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \slave3_inst|sp|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|Add0~6 (
// Equation(s):
// \slave3_inst|sp|Add0~6_combout  = (\slave3_inst|sp|counter [3] & (!\slave3_inst|sp|Add0~5 )) # (!\slave3_inst|sp|counter [3] & ((\slave3_inst|sp|Add0~5 ) # (GND)))
// \slave3_inst|sp|Add0~7  = CARRY((!\slave3_inst|sp|Add0~5 ) # (!\slave3_inst|sp|counter [3]))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~5 ),
	.combout(\slave3_inst|sp|Add0~6_combout ),
	.cout(\slave3_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave3_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Add0~8 (
// Equation(s):
// \slave3_inst|sp|Add0~8_combout  = (\slave3_inst|sp|counter [4] & (\slave3_inst|sp|Add0~7  $ (GND))) # (!\slave3_inst|sp|counter [4] & (!\slave3_inst|sp|Add0~7  & VCC))
// \slave3_inst|sp|Add0~9  = CARRY((\slave3_inst|sp|counter [4] & !\slave3_inst|sp|Add0~7 ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~7 ),
	.combout(\slave3_inst|sp|Add0~8_combout ),
	.cout(\slave3_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~8 .lut_mask = 16'hC30C;
defparam \slave3_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector10~0 (
// Equation(s):
// \slave3_inst|sp|Selector10~0_combout  = (\slave3_inst|sp|Selector13~0_combout  & ((\slave3_inst|sp|counter [4]) # ((\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Add0~8_combout )))) # (!\slave3_inst|sp|Selector13~0_combout  & 
// (((\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Add0~8_combout ))))

	.dataa(\slave3_inst|sp|Selector13~0_combout ),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|Decoder1~0_combout ),
	.datad(\slave3_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~0 .lut_mask = 16'hF888;
defparam \slave3_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector10~1 (
// Equation(s):
// \slave3_inst|sp|Selector10~1_combout  = (\slave3_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [4]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~1 .lut_mask = 16'hE040;
defparam \slave3_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector10~3 (
// Equation(s):
// \slave3_inst|sp|Selector10~3_combout  = (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|counter [4])))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|Add0~8_combout ),
	.datac(\slave3_inst|sp|counter [4]),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~3 .lut_mask = 16'h4450;
defparam \slave3_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector10~2 (
// Equation(s):
// \slave3_inst|sp|Selector10~2_combout  = (\slave3_inst|sp|counter [4] & ((\slave3_inst|sp|WideOr4~combout ) # ((\slave3_inst|sp|Selector15~0_combout  & \slave3_inst|sp|Add0~8_combout )))) # (!\slave3_inst|sp|counter [4] & 
// (\slave3_inst|sp|Selector15~0_combout  & ((\slave3_inst|sp|Add0~8_combout ))))

	.dataa(\slave3_inst|sp|counter [4]),
	.datab(\slave3_inst|sp|Selector15~0_combout ),
	.datac(\slave3_inst|sp|WideOr4~combout ),
	.datad(\slave3_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~2 .lut_mask = 16'hECA0;
defparam \slave3_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector10~4 (
// Equation(s):
// \slave3_inst|sp|Selector10~4_combout  = (\slave3_inst|sp|Selector10~0_combout ) # ((\slave3_inst|sp|Selector10~1_combout ) # ((\slave3_inst|sp|Selector10~3_combout ) # (\slave3_inst|sp|Selector10~2_combout )))

	.dataa(\slave3_inst|sp|Selector10~0_combout ),
	.datab(\slave3_inst|sp|Selector10~1_combout ),
	.datac(\slave3_inst|sp|Selector10~3_combout ),
	.datad(\slave3_inst|sp|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~4 .lut_mask = 16'hFFFE;
defparam \slave3_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \slave3_inst|sp|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Add0~10 (
// Equation(s):
// \slave3_inst|sp|Add0~10_combout  = (\slave3_inst|sp|counter [5] & (!\slave3_inst|sp|Add0~9 )) # (!\slave3_inst|sp|counter [5] & ((\slave3_inst|sp|Add0~9 ) # (GND)))
// \slave3_inst|sp|Add0~11  = CARRY((!\slave3_inst|sp|Add0~9 ) # (!\slave3_inst|sp|counter [5]))

	.dataa(\slave3_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~9 ),
	.combout(\slave3_inst|sp|Add0~10_combout ),
	.cout(\slave3_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave3_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector9~10 (
// Equation(s):
// \slave3_inst|sp|Selector9~10_combout  = (\slave3_inst|sp|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q ))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(\slave3_inst|sp|WideOr4~combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~10 .lut_mask = 16'hF0FD;
defparam \slave3_inst|sp|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector9~7 (
// Equation(s):
// \slave3_inst|sp|Selector9~7_combout  = (\slave3_inst|sp|counter [5] & ((\slave3_inst|sp|Selector9~10_combout ) # (\slave3_inst|sp|Selector13~0_combout )))

	.dataa(\slave3_inst|sp|counter [5]),
	.datab(gnd),
	.datac(\slave3_inst|sp|Selector9~10_combout ),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~7 .lut_mask = 16'hAAA0;
defparam \slave3_inst|sp|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector9~8 (
// Equation(s):
// \slave3_inst|sp|Selector9~8_combout  = (\slave3_inst|sp|Selector9~7_combout ) # ((\slave3_inst|sp|Add0~10_combout  & ((\slave3_inst|sp|Selector9~9_combout ) # (\slave3_inst|sp|Selector15~0_combout ))))

	.dataa(\slave3_inst|sp|Selector9~9_combout ),
	.datab(\slave3_inst|sp|Selector15~0_combout ),
	.datac(\slave3_inst|sp|Add0~10_combout ),
	.datad(\slave3_inst|sp|Selector9~7_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~8 .lut_mask = 16'hFFE0;
defparam \slave3_inst|sp|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \slave3_inst|sp|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector9~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector8~11 (
// Equation(s):
// \slave3_inst|sp|Selector8~11_combout  = (\slave3_inst|sp|state.SPLIT~q ) # ((\slave3_inst|sp|state.SREADY~q ) # ((\slave3_inst|sp|state.WAIT~q ) # (\slave3_inst|sp|Selector13~0_combout )))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|state.WAIT~q ),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~11 .lut_mask = 16'hFFFE;
defparam \slave3_inst|sp|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector8~8 (
// Equation(s):
// \slave3_inst|sp|Selector8~8_combout  = (\slave3_inst|sp|state.ADDR~q  & ((\slave3_inst|sp|counter [6]) # ((\bus_inst|decoder|mvalid_decoder|out3~0_combout )))) # (!\slave3_inst|sp|state.ADDR~q  & (!\slave3_inst|sp|state.IDLE~q  & ((\slave3_inst|sp|counter 
// [6]) # (\bus_inst|decoder|mvalid_decoder|out3~0_combout ))))

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(\slave3_inst|sp|counter [6]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~8 .lut_mask = 16'hA8FC;
defparam \slave3_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector8~9 (
// Equation(s):
// \slave3_inst|sp|Selector8~9_combout  = (\slave3_inst|sp|counter [6] & ((\slave3_inst|sp|Selector8~11_combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|Selector8~8_combout ))))

	.dataa(\slave3_inst|sp|Selector8~11_combout ),
	.datab(\slave3_inst|sp|counter [6]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Selector8~8_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~9 .lut_mask = 16'h8C88;
defparam \slave3_inst|sp|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector8~12 (
// Equation(s):
// \slave3_inst|sp|Selector8~12_combout  = (\slave3_inst|sp|Decoder1~0_combout ) # ((\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|state.RDATA~q ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|Equal2~0_combout ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~12 .lut_mask = 16'hFFC0;
defparam \slave3_inst|sp|Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|Add0~12 (
// Equation(s):
// \slave3_inst|sp|Add0~12_combout  = (\slave3_inst|sp|counter [6] & (\slave3_inst|sp|Add0~11  $ (GND))) # (!\slave3_inst|sp|counter [6] & (!\slave3_inst|sp|Add0~11  & VCC))
// \slave3_inst|sp|Add0~13  = CARRY((\slave3_inst|sp|counter [6] & !\slave3_inst|sp|Add0~11 ))

	.dataa(\slave3_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~11 ),
	.combout(\slave3_inst|sp|Add0~12_combout ),
	.cout(\slave3_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave3_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector8~10 (
// Equation(s):
// \slave3_inst|sp|Selector8~10_combout  = (\slave3_inst|sp|Selector8~9_combout ) # ((\slave3_inst|sp|Add0~12_combout  & ((\slave3_inst|sp|Selector8~8_combout ) # (\slave3_inst|sp|Selector8~12_combout ))))

	.dataa(\slave3_inst|sp|Selector8~9_combout ),
	.datab(\slave3_inst|sp|Selector8~8_combout ),
	.datac(\slave3_inst|sp|Selector8~12_combout ),
	.datad(\slave3_inst|sp|Add0~12_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~10 .lut_mask = 16'hFEAA;
defparam \slave3_inst|sp|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \slave3_inst|sp|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|WideOr8~0 (
// Equation(s):
// \slave3_inst|sp|WideOr8~0_combout  = (\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|WideOr8~0 .lut_mask = 16'hCFCF;
defparam \slave3_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector7~9 (
// Equation(s):
// \slave3_inst|sp|Selector7~9_combout  = (\slave3_inst|sp|state.RDATA~q  & ((\slave3_inst|sp|Equal2~0_combout ) # ((\slave3_inst|sp|WideOr8~0_combout  & \bus_inst|decoder|mvalid_decoder|out3~0_combout )))) # (!\slave3_inst|sp|state.RDATA~q  & 
// (\slave3_inst|sp|WideOr8~0_combout  & (\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_inst|sp|state.RDATA~q ),
	.datab(\slave3_inst|sp|WideOr8~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~9 .lut_mask = 16'hEAC0;
defparam \slave3_inst|sp|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector7~6 (
// Equation(s):
// \slave3_inst|sp|Selector7~6_combout  = (\slave3_inst|sp|counter [7] & ((\slave3_inst|sp|WideOr4~combout ) # ((\slave3_inst|sp|Selector13~0_combout ) # (\slave3_inst|sp|Selector7~8_combout ))))

	.dataa(\slave3_inst|sp|WideOr4~combout ),
	.datab(\slave3_inst|sp|counter [7]),
	.datac(\slave3_inst|sp|Selector13~0_combout ),
	.datad(\slave3_inst|sp|Selector7~8_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~6 .lut_mask = 16'hCCC8;
defparam \slave3_inst|sp|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|Add0~14 (
// Equation(s):
// \slave3_inst|sp|Add0~14_combout  = \slave3_inst|sp|Add0~13  $ (\slave3_inst|sp|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [7]),
	.cin(\slave3_inst|sp|Add0~13 ),
	.combout(\slave3_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Add0~14 .lut_mask = 16'h0FF0;
defparam \slave3_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector7~7 (
// Equation(s):
// \slave3_inst|sp|Selector7~7_combout  = (\slave3_inst|sp|Selector7~6_combout ) # ((\slave3_inst|sp|Add0~14_combout  & ((\slave3_inst|sp|Decoder1~0_combout ) # (\slave3_inst|sp|Selector7~9_combout ))))

	.dataa(\slave3_inst|sp|Decoder1~0_combout ),
	.datab(\slave3_inst|sp|Selector7~9_combout ),
	.datac(\slave3_inst|sp|Selector7~6_combout ),
	.datad(\slave3_inst|sp|Add0~14_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~7 .lut_mask = 16'hFEF0;
defparam \slave3_inst|sp|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \slave3_inst|sp|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|Equal2~0 (
// Equation(s):
// \slave3_inst|sp|Equal2~0_combout  = (!\slave3_inst|sp|counter [5] & (!\slave3_inst|sp|counter [4] & (!\slave3_inst|sp|counter [6] & !\slave3_inst|sp|counter [7])))

	.dataa(\slave3_inst|sp|counter [5]),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|counter [6]),
	.datad(\slave3_inst|sp|counter [7]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave3_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|Equal3~0 (
// Equation(s):
// \slave3_inst|sp|Equal3~0_combout  = (\slave3_inst|sp|counter [2] & !\slave3_inst|sp|counter [3])

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~0 .lut_mask = 16'h0A0A;
defparam \slave3_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|Equal3~1 (
// Equation(s):
// \slave3_inst|sp|Equal3~1_combout  = (\slave3_inst|sp|Equal2~0_combout  & (\slave3_inst|sp|counter [0] & (\slave3_inst|sp|Equal3~0_combout  & \slave3_inst|sp|counter [1])))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(\slave3_inst|sp|Equal3~0_combout ),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~1 .lut_mask = 16'h8000;
defparam \slave3_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector5~0 (
// Equation(s):
// \slave3_inst|sp|Selector5~0_combout  = (\slave3_inst|sp|state.ADDR~q  & (\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal2~1_combout  & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|Equal2~1_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector5~0 .lut_mask = 16'h8000;
defparam \slave3_inst|sp|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector3~0 (
// Equation(s):
// \slave3_inst|sp|Selector3~0_combout  = (\slave3_inst|sp|mode~q  & ((\slave3_inst|sp|Selector5~0_combout ) # ((!\slave3_inst|sp|Equal3~1_combout  & \slave3_inst|sp|state.WDATA~q )))) # (!\slave3_inst|sp|mode~q  & (!\slave3_inst|sp|Equal3~1_combout  & 
// (\slave3_inst|sp|state.WDATA~q )))

	.dataa(\slave3_inst|sp|mode~q ),
	.datab(\slave3_inst|sp|Equal3~1_combout ),
	.datac(\slave3_inst|sp|state.WDATA~q ),
	.datad(\slave3_inst|sp|Selector5~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector3~0 .lut_mask = 16'hBA30;
defparam \slave3_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \slave3_inst|sp|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector13~0 (
// Equation(s):
// \slave3_inst|sp|Selector13~0_combout  = (\slave3_inst|sp|state.WDATA~q  & ((\slave3_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_inst|sp|state.WDATA~q ),
	.datab(\slave3_inst|sp|prev_state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~0 .lut_mask = 16'h8A8A;
defparam \slave3_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector13~1 (
// Equation(s):
// \slave3_inst|sp|Selector13~1_combout  = (\slave3_inst|sp|Selector13~0_combout  & ((\slave3_inst|sp|counter [1]) # ((\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Add0~2_combout )))) # (!\slave3_inst|sp|Selector13~0_combout  & 
// (((\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Add0~2_combout ))))

	.dataa(\slave3_inst|sp|Selector13~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|Decoder1~0_combout ),
	.datad(\slave3_inst|sp|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~1 .lut_mask = 16'hF888;
defparam \slave3_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector13~4 (
// Equation(s):
// \slave3_inst|sp|Selector13~4_combout  = (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~2_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [1]))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|Add0~2_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~4 .lut_mask = 16'h5044;
defparam \slave3_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector13~5 (
// Equation(s):
// \slave3_inst|sp|Selector13~5_combout  = (\slave3_inst|sp|Selector13~2_combout ) # ((\slave3_inst|sp|Selector13~3_combout ) # ((\slave3_inst|sp|Selector13~1_combout ) # (\slave3_inst|sp|Selector13~4_combout )))

	.dataa(\slave3_inst|sp|Selector13~2_combout ),
	.datab(\slave3_inst|sp|Selector13~3_combout ),
	.datac(\slave3_inst|sp|Selector13~1_combout ),
	.datad(\slave3_inst|sp|Selector13~4_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~5 .lut_mask = 16'hFFFE;
defparam \slave3_inst|sp|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \slave3_inst|sp|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|Equal2~1 (
// Equation(s):
// \slave3_inst|sp|Equal2~1_combout  = (\slave3_inst|sp|counter [1] & (\slave3_inst|sp|counter [0] & !\slave3_inst|sp|counter [2]))

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~1 .lut_mask = 16'h00A0;
defparam \slave3_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|Equal2~2 (
// Equation(s):
// \slave3_inst|sp|Equal2~2_combout  = (\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal2~1_combout  & \slave3_inst|sp|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|Equal2~1_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~2 .lut_mask = 16'hC000;
defparam \slave3_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector1~0 (
// Equation(s):
// \slave3_inst|sp|Selector1~0_combout  = (\slave3_inst|sp|state.IDLE~q  & (((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~2_combout )))) # (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout ) # 
// ((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~2_combout ))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector1~0 .lut_mask = 16'h44F4;
defparam \slave3_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \slave3_inst|sp|state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|prev_state~13 (
// Equation(s):
// \slave3_inst|sp|prev_state~13_combout  = (reset_sync[2] & \slave3_inst|sp|state.ADDR~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|prev_state~13 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \slave3_inst|sp|prev_state.ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave3_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~0 (
// Equation(s):
// \slave3_inst|sp|Decoder1~0_combout  = (!\slave3_inst|sp|prev_state.ADDR~q  & (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|state.WDATA~q ))

	.dataa(\slave3_inst|sp|prev_state.ADDR~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\slave3_inst|sp|state.WDATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~0 .lut_mask = 16'h4040;
defparam \slave3_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector14~0 (
// Equation(s):
// \slave3_inst|sp|Selector14~0_combout  = (\slave3_inst|sp|WideOr8~0_combout  & (\slave3_inst|sp|counter [0] $ (\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_inst|sp|counter [0]),
	.datab(gnd),
	.datac(\slave3_inst|sp|WideOr8~0_combout ),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~0 .lut_mask = 16'h50A0;
defparam \slave3_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector14~1 (
// Equation(s):
// \slave3_inst|sp|Selector14~1_combout  = (\slave3_inst|sp|Selector14~0_combout ) # ((!\slave3_inst|sp|counter [0] & ((\slave3_inst|sp|Decoder1~0_combout ) # (\slave3_inst|sp|Selector15~0_combout ))))

	.dataa(\slave3_inst|sp|counter [0]),
	.datab(\slave3_inst|sp|Decoder1~0_combout ),
	.datac(\slave3_inst|sp|Selector14~0_combout ),
	.datad(\slave3_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~1 .lut_mask = 16'hF5F4;
defparam \slave3_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector14~2 (
// Equation(s):
// \slave3_inst|sp|Selector14~2_combout  = (\slave3_inst|sp|Selector14~1_combout ) # ((\slave3_inst|sp|counter [0] & ((\slave3_inst|sp|WideOr4~combout ) # (\slave3_inst|sp|Selector13~0_combout ))))

	.dataa(\slave3_inst|sp|Selector14~1_combout ),
	.datab(\slave3_inst|sp|WideOr4~combout ),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~2 .lut_mask = 16'hFAEA;
defparam \slave3_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \slave3_inst|sp|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector15~2 (
// Equation(s):
// \slave3_inst|sp|Selector15~2_combout  = (\slave3_inst|sp|Selector15~1_combout ) # ((\slave3_inst|sp|counter [0] & (\slave3_inst|sp|state.RDATA~q  & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|Selector15~1_combout ),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~2 .lut_mask = 16'hEAAA;
defparam \slave3_inst|sp|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \slave3_inst|sp|svalid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave3_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~0_combout  = (\bus_inst|decoder|ssel [1] & (((\slave3_inst|sp|svalid~q  & !\bus_inst|decoder|ssel [0])))) # (!\bus_inst|decoder|ssel [1] & (\slave2_inst|sp|svalid~q  & ((\bus_inst|decoder|ssel [0]))))

	.dataa(\slave2_inst|sp|svalid~q ),
	.datab(\slave3_inst|sp|svalid~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|decoder|ssel [0]),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~0 .lut_mask = 16'h0AC0;
defparam \bus_inst|rctrl_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~1_combout  = (\bus_inst|rctrl_mux|Mux0~0_combout ) # ((\slave1_inst|sp|svalid~q  & (\bus_inst|decoder|ssel [0] $ (!\bus_inst|decoder|ssel [1]))))

	.dataa(\slave1_inst|sp|svalid~q ),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~1 .lut_mask = 16'hFF82;
defparam \bus_inst|rctrl_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \master1_port|Selector0~1 (
// Equation(s):
// \master1_port|Selector0~1_combout  = (\master1_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector0~1 .lut_mask = 16'hF000;
defparam \master1_port|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \master1_port|Add1~0 (
// Equation(s):
// \master1_port|Add1~1  = CARRY(\master1_port|counter [0])

	.dataa(gnd),
	.datab(\master1_port|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\master1_port|Add1~1 ));
// synopsys translate_off
defparam \master1_port|Add1~0 .lut_mask = 16'h33CC;
defparam \master1_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \master1_port|Add1~2 (
// Equation(s):
// \master1_port|Add1~2_combout  = (\master1_port|counter [1] & (!\master1_port|Add1~1 )) # (!\master1_port|counter [1] & ((\master1_port|Add1~1 ) # (GND)))
// \master1_port|Add1~3  = CARRY((!\master1_port|Add1~1 ) # (!\master1_port|counter [1]))

	.dataa(\master1_port|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~1 ),
	.combout(\master1_port|Add1~2_combout ),
	.cout(\master1_port|Add1~3 ));
// synopsys translate_off
defparam \master1_port|Add1~2 .lut_mask = 16'h5A5F;
defparam \master1_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \master1_port|Selector14~2 (
// Equation(s):
// \master1_port|Selector14~2_combout  = (\master1_port|counter [1] & ((\master1_port|Selector12~1_combout ) # ((\master1_port|WideOr8~0_combout ) # (\master1_port|Selector12~0_combout ))))

	.dataa(\master1_port|Selector12~1_combout ),
	.datab(\master1_port|counter [1]),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~2 .lut_mask = 16'hCCC8;
defparam \master1_port|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \master1_port|Selector14~3 (
// Equation(s):
// \master1_port|Selector14~3_combout  = (\master1_port|Selector14~2_combout ) # ((\master1_port|Add1~2_combout  & ((\master1_port|Selector0~1_combout ) # (\master1_port|Selector15~4_combout ))))

	.dataa(\master1_port|Selector0~1_combout ),
	.datab(\master1_port|Add1~2_combout ),
	.datac(\master1_port|Selector15~4_combout ),
	.datad(\master1_port|Selector14~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~3 .lut_mask = 16'hFFC8;
defparam \master1_port|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \master1_port|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[1] .is_wysiwyg = "true";
defparam \master1_port|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \master1_port|Add1~4 (
// Equation(s):
// \master1_port|Add1~4_combout  = (\master1_port|counter [2] & (\master1_port|Add1~3  $ (GND))) # (!\master1_port|counter [2] & (!\master1_port|Add1~3  & VCC))
// \master1_port|Add1~5  = CARRY((\master1_port|counter [2] & !\master1_port|Add1~3 ))

	.dataa(gnd),
	.datab(\master1_port|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~3 ),
	.combout(\master1_port|Add1~4_combout ),
	.cout(\master1_port|Add1~5 ));
// synopsys translate_off
defparam \master1_port|Add1~4 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \master1_port|Add1~6 (
// Equation(s):
// \master1_port|Add1~6_combout  = (\master1_port|counter [3] & (!\master1_port|Add1~5 )) # (!\master1_port|counter [3] & ((\master1_port|Add1~5 ) # (GND)))
// \master1_port|Add1~7  = CARRY((!\master1_port|Add1~5 ) # (!\master1_port|counter [3]))

	.dataa(gnd),
	.datab(\master1_port|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~5 ),
	.combout(\master1_port|Add1~6_combout ),
	.cout(\master1_port|Add1~7 ));
// synopsys translate_off
defparam \master1_port|Add1~6 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \master1_port|Add1~8 (
// Equation(s):
// \master1_port|Add1~8_combout  = (\master1_port|counter [4] & (\master1_port|Add1~7  $ (GND))) # (!\master1_port|counter [4] & (!\master1_port|Add1~7  & VCC))
// \master1_port|Add1~9  = CARRY((\master1_port|counter [4] & !\master1_port|Add1~7 ))

	.dataa(\master1_port|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~7 ),
	.combout(\master1_port|Add1~8_combout ),
	.cout(\master1_port|Add1~9 ));
// synopsys translate_off
defparam \master1_port|Add1~8 .lut_mask = 16'hA50A;
defparam \master1_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \master1_port|Selector10~0 (
// Equation(s):
// \master1_port|Selector10~0_combout  = (\master1_port|Selector12~0_combout ) # ((\master1_port|WideOr8~0_combout ) # ((!\bus_inst|rctrl_mux|Mux0~1_combout  & \master1_port|state.RDATA~q )))

	.dataa(\master1_port|Selector12~0_combout ),
	.datab(\master1_port|WideOr8~0_combout ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~0 .lut_mask = 16'hEFEE;
defparam \master1_port|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \master1_port|Selector25~0 (
// Equation(s):
// \master1_port|Selector25~0_combout  = (!\master1_port|state.SADDR~q  & !\master1_port|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.SADDR~q ),
	.datad(\master1_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~0 .lut_mask = 16'h000F;
defparam \master1_port|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \master1_port|Selector11~0 (
// Equation(s):
// \master1_port|Selector11~0_combout  = ((\master1_port|Selector16~0_combout ) # ((\master1_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout ))) # (!\master1_port|Selector25~0_combout )

	.dataa(\master1_port|Selector25~0_combout ),
	.datab(\master1_port|state.RDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_port|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector11~0 .lut_mask = 16'hFFD5;
defparam \master1_port|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \master1_port|Selector11~1 (
// Equation(s):
// \master1_port|Selector11~1_combout  = (\master1_port|Add1~8_combout  & ((\master1_port|Selector11~0_combout ) # ((\master1_port|Selector10~0_combout  & \master1_port|counter [4])))) # (!\master1_port|Add1~8_combout  & (\master1_port|Selector10~0_combout  
// & (\master1_port|counter [4])))

	.dataa(\master1_port|Add1~8_combout ),
	.datab(\master1_port|Selector10~0_combout ),
	.datac(\master1_port|counter [4]),
	.datad(\master1_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector11~1 .lut_mask = 16'hEAC0;
defparam \master1_port|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \master1_port|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[4] .is_wysiwyg = "true";
defparam \master1_port|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \master1_port|Add1~10 (
// Equation(s):
// \master1_port|Add1~10_combout  = (\master1_port|counter [5] & (!\master1_port|Add1~9 )) # (!\master1_port|counter [5] & ((\master1_port|Add1~9 ) # (GND)))
// \master1_port|Add1~11  = CARRY((!\master1_port|Add1~9 ) # (!\master1_port|counter [5]))

	.dataa(\master1_port|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~9 ),
	.combout(\master1_port|Add1~10_combout ),
	.cout(\master1_port|Add1~11 ));
// synopsys translate_off
defparam \master1_port|Add1~10 .lut_mask = 16'h5A5F;
defparam \master1_port|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \master1_port|Selector10~1 (
// Equation(s):
// \master1_port|Selector10~1_combout  = (\master1_port|Add1~10_combout  & ((\master1_port|Selector11~0_combout ) # ((\master1_port|Selector10~0_combout  & \master1_port|counter [5])))) # (!\master1_port|Add1~10_combout  & (\master1_port|Selector10~0_combout 
//  & (\master1_port|counter [5])))

	.dataa(\master1_port|Add1~10_combout ),
	.datab(\master1_port|Selector10~0_combout ),
	.datac(\master1_port|counter [5]),
	.datad(\master1_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~1 .lut_mask = 16'hEAC0;
defparam \master1_port|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \master1_port|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[5] .is_wysiwyg = "true";
defparam \master1_port|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \master1_port|Add1~12 (
// Equation(s):
// \master1_port|Add1~12_combout  = (\master1_port|counter [6] & (\master1_port|Add1~11  $ (GND))) # (!\master1_port|counter [6] & (!\master1_port|Add1~11  & VCC))
// \master1_port|Add1~13  = CARRY((\master1_port|counter [6] & !\master1_port|Add1~11 ))

	.dataa(gnd),
	.datab(\master1_port|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~11 ),
	.combout(\master1_port|Add1~12_combout ),
	.cout(\master1_port|Add1~13 ));
// synopsys translate_off
defparam \master1_port|Add1~12 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \master1_port|Selector9~0 (
// Equation(s):
// \master1_port|Selector9~0_combout  = (\master1_port|Selector10~0_combout  & ((\master1_port|counter [6]) # ((\master1_port|Add1~12_combout  & \master1_port|Selector11~0_combout )))) # (!\master1_port|Selector10~0_combout  & (\master1_port|Add1~12_combout  
// & ((\master1_port|Selector11~0_combout ))))

	.dataa(\master1_port|Selector10~0_combout ),
	.datab(\master1_port|Add1~12_combout ),
	.datac(\master1_port|counter [6]),
	.datad(\master1_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector9~0 .lut_mask = 16'hECA0;
defparam \master1_port|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \master1_port|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[6] .is_wysiwyg = "true";
defparam \master1_port|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \master1_port|Add1~14 (
// Equation(s):
// \master1_port|Add1~14_combout  = \master1_port|counter [7] $ (\master1_port|Add1~13 )

	.dataa(gnd),
	.datab(\master1_port|counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\master1_port|Add1~13 ),
	.combout(\master1_port|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add1~14 .lut_mask = 16'h3C3C;
defparam \master1_port|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \master1_port|Selector8~0 (
// Equation(s):
// \master1_port|Selector8~0_combout  = (\master1_port|Add1~14_combout  & ((\master1_port|Selector11~0_combout ) # ((\master1_port|Selector10~0_combout  & \master1_port|counter [7])))) # (!\master1_port|Add1~14_combout  & (\master1_port|Selector10~0_combout  
// & (\master1_port|counter [7])))

	.dataa(\master1_port|Add1~14_combout ),
	.datab(\master1_port|Selector10~0_combout ),
	.datac(\master1_port|counter [7]),
	.datad(\master1_port|Selector11~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector8~0 .lut_mask = 16'hEAC0;
defparam \master1_port|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \master1_port|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[7] .is_wysiwyg = "true";
defparam \master1_port|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \master1_port|Equal1~0 (
// Equation(s):
// \master1_port|Equal1~0_combout  = (!\master1_port|counter [5] & (!\master1_port|counter [6] & (!\master1_port|counter [7] & !\master1_port|counter [4])))

	.dataa(\master1_port|counter [5]),
	.datab(\master1_port|counter [6]),
	.datac(\master1_port|counter [7]),
	.datad(\master1_port|counter [4]),
	.cin(gnd),
	.combout(\master1_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~0 .lut_mask = 16'h0001;
defparam \master1_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \master1_port|Equal1~1 (
// Equation(s):
// \master1_port|Equal1~1_combout  = (\master1_port|counter [1] & (\master1_port|counter [0] & \master1_port|Equal1~0_combout ))

	.dataa(\master1_port|counter [1]),
	.datab(\master1_port|counter [0]),
	.datac(\master1_port|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~1 .lut_mask = 16'h8080;
defparam \master1_port|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \master1_port|Selector1~0 (
// Equation(s):
// \master1_port|Selector1~0_combout  = (\master1_port|state.ADDR~q  & ((\master1_port|counter [2]) # ((!\master1_port|counter [3]) # (!\master1_port|Equal1~1_combout ))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.ADDR~q ),
	.datac(\master1_port|Equal1~1_combout ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~0 .lut_mask = 16'h8CCC;
defparam \master1_port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \master1_port|Selector13~2 (
// Equation(s):
// \master1_port|Selector13~2_combout  = (\master1_port|state.RDATA~q  & ((\bus_inst|rctrl_mux|Mux0~1_combout  & ((\master1_port|Add1~4_combout ))) # (!\bus_inst|rctrl_mux|Mux0~1_combout  & (\master1_port|counter [2]))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.RDATA~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_port|Add1~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~2 .lut_mask = 16'hC808;
defparam \master1_port|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \master1_port|Selector13~5 (
// Equation(s):
// \master1_port|Selector13~5_combout  = (\master1_port|counter [2] & ((\master1_port|WideOr8~0_combout ) # ((\master1_port|state.WDATA~q  & \master1_port|prev_state.ADDR~q ))))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.WDATA~q ),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~5 .lut_mask = 16'hA8A0;
defparam \master1_port|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \master1_port|Selector13~3 (
// Equation(s):
// \master1_port|Selector13~3_combout  = (\master1_port|Selector13~5_combout ) # ((\master1_port|Add1~4_combout  & ((\master1_port|Selector5~0_combout ) # (\master1_port|Selector16~0_combout ))))

	.dataa(\master1_port|Selector5~0_combout ),
	.datab(\master1_port|Selector13~5_combout ),
	.datac(\master1_port|Selector16~0_combout ),
	.datad(\master1_port|Add1~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~3 .lut_mask = 16'hFECC;
defparam \master1_port|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \master1_port|Selector13~4 (
// Equation(s):
// \master1_port|Selector13~4_combout  = (\master1_port|Selector13~2_combout ) # ((\master1_port|Selector13~3_combout ) # ((\master1_port|Selector1~0_combout  & \master1_port|Add1~4_combout )))

	.dataa(\master1_port|Selector1~0_combout ),
	.datab(\master1_port|Selector13~2_combout ),
	.datac(\master1_port|Selector13~3_combout ),
	.datad(\master1_port|Add1~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~4 .lut_mask = 16'hFEFC;
defparam \master1_port|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \master1_port|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[2] .is_wysiwyg = "true";
defparam \master1_port|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \master1_port|Selector3~0 (
// Equation(s):
// \master1_port|Selector3~0_combout  = (!\master1_port|counter [2] & (\master1_port|Equal1~1_combout  & (\master1_port|state.ADDR~q  & \master1_port|counter [3])))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|Equal1~1_combout ),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~0 .lut_mask = 16'h4000;
defparam \master1_port|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \master1_port|Selector2~0 (
// Equation(s):
// \master1_port|Selector2~0_combout  = (\master1_port|state.RDATA~q  & (!\bus_inst|bus_arbiter|msplit1~q  & ((!\master1_port|Equal3~0_combout ) # (!\bus_inst|rctrl_mux|Mux0~1_combout ))))

	.dataa(\master1_port|state.RDATA~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_port|Equal3~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~0 .lut_mask = 16'h0222;
defparam \master1_port|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \master1_port|Selector2~2 (
// Equation(s):
// \master1_port|Selector2~2_combout  = (\master1_port|Selector2~1_combout ) # ((\master1_port|Selector2~0_combout ) # ((!\master1_port|mode~q  & \master1_port|Selector3~0_combout )))

	.dataa(\master1_port|mode~q ),
	.datab(\master1_port|Selector2~1_combout ),
	.datac(\master1_port|Selector3~0_combout ),
	.datad(\master1_port|Selector2~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~2 .lut_mask = 16'hFFDC;
defparam \master1_port|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \master1_port|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.RDATA .is_wysiwyg = "true";
defparam \master1_port|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \master1_port|Selector12~1 (
// Equation(s):
// \master1_port|Selector12~1_combout  = (\master1_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~1 .lut_mask = 16'h00F0;
defparam \master1_port|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \master1_port|Selector12~2 (
// Equation(s):
// \master1_port|Selector12~2_combout  = (\master1_port|counter [3] & ((\master1_port|Selector12~1_combout ) # ((\master1_port|WideOr8~0_combout ) # (\master1_port|Selector12~0_combout ))))

	.dataa(\master1_port|Selector12~1_combout ),
	.datab(\master1_port|counter [3]),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|Selector12~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~2 .lut_mask = 16'hCCC8;
defparam \master1_port|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \master1_port|Selector12~3 (
// Equation(s):
// \master1_port|Selector12~3_combout  = (\master1_port|Selector1~0_combout ) # ((!\master1_port|Equal3~0_combout  & ((\master1_port|Selector16~0_combout ) # (\master1_port|Selector0~1_combout ))))

	.dataa(\master1_port|Selector1~0_combout ),
	.datab(\master1_port|Selector16~0_combout ),
	.datac(\master1_port|Equal3~0_combout ),
	.datad(\master1_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~3 .lut_mask = 16'hAFAE;
defparam \master1_port|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \master1_port|Selector12~4 (
// Equation(s):
// \master1_port|Selector12~4_combout  = (\master1_port|Selector12~2_combout ) # ((\master1_port|Add1~6_combout  & ((\master1_port|state.SADDR~q ) # (\master1_port|Selector12~3_combout ))))

	.dataa(\master1_port|Selector12~2_combout ),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|Selector12~3_combout ),
	.datad(\master1_port|Add1~6_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~4 .lut_mask = 16'hFEAA;
defparam \master1_port|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \master1_port|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[3] .is_wysiwyg = "true";
defparam \master1_port|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \master1_port|Equal3~0 (
// Equation(s):
// \master1_port|Equal3~0_combout  = (!\master1_port|counter [3] & (\master1_port|Equal1~1_combout  & \master1_port|counter [2]))

	.dataa(gnd),
	.datab(\master1_port|counter [3]),
	.datac(\master1_port|Equal1~1_combout ),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal3~0 .lut_mask = 16'h3000;
defparam \master1_port|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \master1_port|Selector3~1 (
// Equation(s):
// \master1_port|Selector3~1_combout  = (\master1_port|Equal3~0_combout  & (\master1_port|mode~q  & ((\master1_port|Selector3~0_combout )))) # (!\master1_port|Equal3~0_combout  & ((\master1_port|state.WDATA~q ) # ((\master1_port|mode~q  & 
// \master1_port|Selector3~0_combout ))))

	.dataa(\master1_port|Equal3~0_combout ),
	.datab(\master1_port|mode~q ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|Selector3~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~1 .lut_mask = 16'hDC50;
defparam \master1_port|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \master1_port|state.WDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WDATA .is_wysiwyg = "true";
defparam \master1_port|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \master1_port|Selector16~0 (
// Equation(s):
// \master1_port|Selector16~0_combout  = (\master1_port|state.WDATA~q  & !\master1_port|prev_state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~0 .lut_mask = 16'h00F0;
defparam \master1_port|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \master1_port|Selector16~1 (
// Equation(s):
// \master1_port|Selector16~1_combout  = (\master1_port|Selector16~0_combout ) # (((\master1_port|mvalid~q  & \master1_port|state.REQ~q )) # (!\master1_port|Selector25~0_combout ))

	.dataa(\master1_port|Selector16~0_combout ),
	.datab(\master1_port|Selector25~0_combout ),
	.datac(\master1_port|mvalid~q ),
	.datad(\master1_port|state.REQ~q ),
	.cin(gnd),
	.combout(\master1_port|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~1 .lut_mask = 16'hFBBB;
defparam \master1_port|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[0]~0 (
// Equation(s):
// \bus_inst|mctrl_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|Selector2~4_combout  & ((\master2_port|Selector16~1_combout ))) # (!\bus_inst|bus_arbiter|Selector2~4_combout  & (\master1_port|Selector16~1_combout ))

	.dataa(\master1_port|Selector16~1_combout ),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[0]~0 .lut_mask = 16'hFA0A;
defparam \bus_inst|mctrl_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \bus_inst|mctrl_mux|out[0]~0_NEW_REG144 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[0]~0_NEW_REG144 .is_wysiwyg = "true";
defparam \bus_inst|mctrl_mux|out[0]~0_NEW_REG144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector3~1 (
// Equation(s):
// \bus_inst|decoder|Selector3~1_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((!\slave3_inst|sp|state.SPLIT~q  & (\bus_inst|decoder|Mux0~1_combout  & \bus_inst|decoder|state.WAIT~q )))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|decoder|Mux0~1_combout ),
	.datac(\bus_inst|decoder|Selector3~0_combout ),
	.datad(\bus_inst|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~1 .lut_mask = 16'hF4F0;
defparam \bus_inst|decoder|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector3~2 (
// Equation(s):
// \bus_inst|decoder|Selector3~2_combout  = (\bus_inst|decoder|Selector3~1_combout ) # ((\bus_inst|mctrl_mux|out[0]~0_OTERM145  & \bus_inst|decoder|ack~0_combout ))

	.dataa(gnd),
	.datab(\bus_inst|mctrl_mux|out[0]~0_OTERM145 ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\bus_inst|decoder|Selector3~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~2 .lut_mask = 16'hFFC0;
defparam \bus_inst|decoder|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \bus_inst|decoder|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.WAIT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~2_combout  = ((\bus_inst|decoder|state.WAIT~q  & \slave3_inst|sp|state.SPLIT~q )) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_inst|sp|state.SPLIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~2 .lut_mask = 16'hBB33;
defparam \bus_inst|decoder|split_slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \bus_inst|decoder|split_slave_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \bus_inst|decoder|Selector6~0 (
// Equation(s):
// \bus_inst|decoder|Selector6~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [2]))

	.dataa(\bus_inst|decoder|split_slave_addr [2]),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~0 .lut_mask = 16'hFA0A;
defparam \bus_inst|decoder|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|slave_addr~4_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|counter [1] & (\bus_inst|decoder|slave_addr~0_combout  & !\bus_inst|decoder|counter [0])))

	.dataa(\bus_inst|decoder|Selector3~0_combout ),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(\bus_inst|decoder|slave_addr~0_combout ),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~4 .lut_mask = 16'hAAEA;
defparam \bus_inst|decoder|slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \bus_inst|decoder|Selector6~1 (
// Equation(s):
// \bus_inst|decoder|Selector6~1_combout  = (\bus_inst|decoder|slave_addr~4_combout  & (\bus_inst|decoder|Selector6~0_combout )) # (!\bus_inst|decoder|slave_addr~4_combout  & ((\bus_inst|decoder|slave_addr [2])))

	.dataa(\bus_inst|decoder|Selector6~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [2]),
	.datad(\bus_inst|decoder|slave_addr~4_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~1 .lut_mask = 16'hAAF0;
defparam \bus_inst|decoder|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \bus_inst|decoder|slave_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~3_combout  = (\bus_inst|decoder|slave_addr [3] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [3]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~3 .lut_mask = 16'hCC00;
defparam \bus_inst|decoder|split_slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \bus_inst|decoder|split_slave_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \bus_inst|decoder|Selector5~0 (
// Equation(s):
// \bus_inst|decoder|Selector5~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [3]))

	.dataa(\bus_inst|decoder|split_slave_addr [3]),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~0 .lut_mask = 16'hFA0A;
defparam \bus_inst|decoder|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|slave_addr~3_combout  = (\bus_inst|decoder|counter [1] & (\bus_inst|decoder|slave_addr~0_combout  & \bus_inst|decoder|counter [0]))

	.dataa(gnd),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(\bus_inst|decoder|slave_addr~0_combout ),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~3 .lut_mask = 16'hC000;
defparam \bus_inst|decoder|slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector5~1 (
// Equation(s):
// \bus_inst|decoder|Selector5~1_combout  = (\bus_inst|decoder|Selector3~0_combout  & (\bus_inst|decoder|Selector5~0_combout )) # (!\bus_inst|decoder|Selector3~0_combout  & ((\bus_inst|decoder|slave_addr~3_combout  & (\bus_inst|decoder|Selector5~0_combout )) 
// # (!\bus_inst|decoder|slave_addr~3_combout  & ((\bus_inst|decoder|slave_addr [3])))))

	.dataa(\bus_inst|decoder|Selector3~0_combout ),
	.datab(\bus_inst|decoder|Selector5~0_combout ),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|slave_addr~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~1 .lut_mask = 16'hCCD8;
defparam \bus_inst|decoder|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \bus_inst|decoder|slave_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \bus_inst|decoder|slave_addr_valid~0 (
// Equation(s):
// \bus_inst|decoder|slave_addr_valid~0_combout  = (!\bus_inst|decoder|slave_addr [2] & (!\bus_inst|decoder|slave_addr [3] & ((!\bus_inst|decoder|slave_addr [0]) # (!\bus_inst|decoder|slave_addr [1]))))

	.dataa(\bus_inst|decoder|slave_addr [2]),
	.datab(\bus_inst|decoder|slave_addr [1]),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|slave_addr [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr_valid~0 .lut_mask = 16'h0105;
defparam \bus_inst|decoder|slave_addr_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \bus_inst|decoder|ack~0 (
// Equation(s):
// \bus_inst|decoder|ack~0_combout  = (\bus_inst|decoder|slave_addr_valid~0_combout  & (!\bus_inst|decoder|Mux0~1_combout  & \bus_inst|decoder|state.CONNECT~q ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datac(\bus_inst|decoder|Mux0~1_combout ),
	.datad(\bus_inst|decoder|state.CONNECT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ack~0 .lut_mask = 16'h0C00;
defparam \bus_inst|decoder|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \master1_port|Selector6~0 (
// Equation(s):
// \master1_port|Selector6~0_combout  = (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & (\master1_port|Equal1~1_combout  & !\master1_port|counter [3])))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|state.SADDR~q ),
	.datac(\master1_port|Equal1~1_combout ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0 .lut_mask = 16'h0040;
defparam \master1_port|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \master1_port|Selector6~1 (
// Equation(s):
// \master1_port|Selector6~1_combout  = (\master1_port|Selector6~0_combout ) # ((\master1_port|Equal0~2_combout  & (!\bus_inst|decoder|ack~0_combout  & \master1_port|state.WAIT~q )))

	.dataa(\master1_port|Equal0~2_combout ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(\master1_port|state.WAIT~q ),
	.datad(\master1_port|Selector6~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~1 .lut_mask = 16'hFF20;
defparam \master1_port|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \master1_port|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WAIT .is_wysiwyg = "true";
defparam \master1_port|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \master1_port|Selector0~0 (
// Equation(s):
// \master1_port|Selector0~0_combout  = (\master1_port|state.WAIT~q  & (!\bus_inst|decoder|ack~0_combout  & (!\master1_port|Equal0~0_combout  & !\master1_port|Equal0~1_combout )))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(\master1_port|Equal0~0_combout ),
	.datad(\master1_port|Equal0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector0~0 .lut_mask = 16'h0002;
defparam \master1_port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \master1_port|state~13 (
// Equation(s):
// \master1_port|state~13_combout  = ((!\m1_dvalid~q  & !\master1_port|state.IDLE~q )) # (!reset_sync[2])

	.dataa(\m1_dvalid~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~13 .lut_mask = 16'h0F5F;
defparam \master1_port|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \master1_port|state~14 (
// Equation(s):
// \master1_port|state~14_combout  = (\master1_port|state~13_combout ) # ((!\bus_inst|bus_arbiter|msplit1~q  & (\master1_port|Equal3~0_combout  & \master1_port|Selector0~1_combout )))

	.dataa(\bus_inst|bus_arbiter|msplit1~q ),
	.datab(\master1_port|state~13_combout ),
	.datac(\master1_port|Equal3~0_combout ),
	.datad(\master1_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~14 .lut_mask = 16'hDCCC;
defparam \master1_port|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \master1_port|state~15 (
// Equation(s):
// \master1_port|state~15_combout  = (!\master1_port|Selector0~0_combout  & (!\master1_port|state~14_combout  & ((!\master1_port|Equal3~0_combout ) # (!\master1_port|state.WDATA~q ))))

	.dataa(\master1_port|Selector0~0_combout ),
	.datab(\master1_port|state.WDATA~q ),
	.datac(\master1_port|Equal3~0_combout ),
	.datad(\master1_port|state~14_combout ),
	.cin(gnd),
	.combout(\master1_port|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15 .lut_mask = 16'h0015;
defparam \master1_port|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \master1_port|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.IDLE .is_wysiwyg = "true";
defparam \master1_port|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~7 (
// Equation(s):
// \bus_inst|bus_arbiter|state~7_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\bus_inst|bus_arbiter|split_owner.NONE~q  & (\slave3_inst|sp|state.SPLIT~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((!\bus_inst|bus_arbiter|split_owner.NONE~q  & 
// \slave3_inst|sp|state.SPLIT~q )) # (!\master1_port|state.IDLE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~7 .lut_mask = 16'h3075;
defparam \bus_inst|bus_arbiter|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~2_combout  = (\bus_inst|bus_arbiter|split_owner.SM1~q  & (!\master2_port|state.IDLE~q  & ((!\master1_port|state.IDLE~q ) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )))) # (!\bus_inst|bus_arbiter|split_owner.SM1~q  & 
// (((!\master1_port|state.IDLE~q )) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )))

	.dataa(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\master2_port|state.IDLE~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~2 .lut_mask = 16'h135F;
defparam \bus_inst|bus_arbiter|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~4_combout  = (\slave3_inst|sp|state.SPLIT~q  & ((\bus_inst|bus_arbiter|Selector0~2_combout ) # ((\slave1_inst|sp|state.IDLE~q ) # (\slave2_inst|sp|state.IDLE~q ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|Selector0~2_combout ),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~4 .lut_mask = 16'hAAA8;
defparam \bus_inst|bus_arbiter|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|always0~0 (
// Equation(s):
// \bus_inst|bus_arbiter|always0~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & !\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always0~0 .lut_mask = 16'h000F;
defparam \bus_inst|bus_arbiter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~3_combout  = (!\bus_inst|bus_arbiter|split_owner.SM2~q  & (((\slave3_inst|sp|state.IDLE~q ) # (!\bus_inst|bus_arbiter|always0~0_combout )) # (!\master2_port|state.IDLE~q )))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~3 .lut_mask = 16'h3133;
defparam \bus_inst|bus_arbiter|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~2_combout  = (!\bus_inst|bus_arbiter|state.M1~q  & !\bus_inst|bus_arbiter|state.M2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~2 .lut_mask = 16'h000F;
defparam \bus_inst|bus_arbiter|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~0_combout  = (!\bus_inst|bus_arbiter|split_owner.SM1~q  & (((\slave3_inst|sp|state.IDLE~q ) # (!\bus_inst|bus_arbiter|always0~0_combout )) # (!\master1_port|state.IDLE~q )))

	.dataa(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~0 .lut_mask = 16'h5155;
defparam \bus_inst|bus_arbiter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_combout  = (\bus_inst|bus_arbiter|Selector6~2_combout  & ((\bus_inst|bus_arbiter|Selector0~4_combout ) # ((\bus_inst|bus_arbiter|Selector2~3_combout  & \bus_inst|bus_arbiter|Selector2~0_combout ))))

	.dataa(\bus_inst|bus_arbiter|Selector0~4_combout ),
	.datab(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.datac(\bus_inst|bus_arbiter|Selector6~2_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3 .lut_mask = 16'hE0A0;
defparam \bus_inst|bus_arbiter|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~8 (
// Equation(s):
// \bus_inst|bus_arbiter|state~8_combout  = (!\bus_inst|bus_arbiter|state~6_combout  & (!\bus_inst|bus_arbiter|Selector0~3_combout  & ((!\bus_inst|bus_arbiter|state~7_combout ) # (!\bus_inst|bus_arbiter|state.M1~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|state~6_combout ),
	.datac(\bus_inst|bus_arbiter|state~7_combout ),
	.datad(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~8 .lut_mask = 16'h0013;
defparam \bus_inst|bus_arbiter|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \bus_inst|bus_arbiter|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~2_combout  = (!\bus_inst|bus_arbiter|state.IDLE~q  & (\bus_inst|bus_arbiter|split_owner.SM2~q  & (\slave3_inst|sp|state.SPLIT~q  & \bus_inst|bus_arbiter|always0~0_combout )))

	.dataa(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~2 .lut_mask = 16'h4000;
defparam \bus_inst|bus_arbiter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~3_combout  = (\master1_port|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector1~2_combout ) # ((\bus_inst|bus_arbiter|state.M1~q  & !\bus_inst|bus_arbiter|always2~1_combout ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\bus_inst|bus_arbiter|Selector1~2_combout ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~3 .lut_mask = 16'hC0C8;
defparam \bus_inst|bus_arbiter|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~5 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~5_combout  = (\bus_inst|bus_arbiter|Selector1~3_combout ) # ((!\bus_inst|bus_arbiter|state.IDLE~q  & (!\bus_inst|bus_arbiter|Selector2~0_combout  & !\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|Selector1~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~5 .lut_mask = 16'hFF01;
defparam \bus_inst|bus_arbiter|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \bus_inst|bus_arbiter|state.M1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector4~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector4~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (\slave3_inst|sp|state.SPLIT~q  & ((!\bus_inst|bus_arbiter|split_owner.SM2~q )))) # (!\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|split_owner.SM1~q ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|state.M1~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector4~0 .lut_mask = 16'h30B8;
defparam \bus_inst|bus_arbiter|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \bus_inst|bus_arbiter|split_owner.SM1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~0_combout  = (!\slave3_inst|sp|state.SPLIT~q  & (\bus_inst|bus_arbiter|split_owner.SM1~q  & \bus_inst|bus_arbiter|state.M1~q ))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~0 .lut_mask = 16'h4040;
defparam \bus_inst|bus_arbiter|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~1_combout  = (!\slave3_inst|sp|state.SPLIT~q  & (\bus_inst|bus_arbiter|state.M2~q  & (!\bus_inst|bus_arbiter|state.M1~q  & \bus_inst|bus_arbiter|split_owner.SM2~q )))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~1 .lut_mask = 16'h0400;
defparam \bus_inst|bus_arbiter|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~3_combout  = (\bus_inst|bus_arbiter|Selector6~0_combout ) # ((\bus_inst|bus_arbiter|Selector6~1_combout ) # ((\bus_inst|bus_arbiter|split_grant~q  & \bus_inst|bus_arbiter|Selector6~2_combout )))

	.dataa(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.datab(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.datac(\bus_inst|bus_arbiter|split_grant~q ),
	.datad(\bus_inst|bus_arbiter|Selector6~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~3 .lut_mask = 16'hFEEE;
defparam \bus_inst|bus_arbiter|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \bus_inst|bus_arbiter|split_grant (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_grant .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector33~0 (
// Equation(s):
// \slave3_inst|sp|Selector33~0_combout  = (\slave3_inst|sp|rcounter [0] & (!\slave3_inst|sp|state.WAIT~q  & !\slave3_inst|sp|state.SPLIT~q )) # (!\slave3_inst|sp|rcounter [0] & ((\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|rcounter [0]),
	.datad(\slave3_inst|sp|state.SPLIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector33~0 .lut_mask = 16'h0F50;
defparam \slave3_inst|sp|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \slave3_inst|sp|rcounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector32~0 (
// Equation(s):
// \slave3_inst|sp|Selector32~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & ((\slave3_inst|sp|rcounter [1] $ (\slave3_inst|sp|rcounter [0])))) # (!\slave3_inst|sp|state.SPLIT~q  & (!\slave3_inst|sp|state.WAIT~q  & (\slave3_inst|sp|rcounter [1])))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [1]),
	.datad(\slave3_inst|sp|rcounter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector32~0 .lut_mask = 16'h1CD0;
defparam \slave3_inst|sp|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \slave3_inst|sp|rcounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector31~0 (
// Equation(s):
// \slave3_inst|sp|Selector31~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & (\slave3_inst|sp|rcounter [2] $ (((\slave3_inst|sp|rcounter [1] & \slave3_inst|sp|rcounter [0])))))

	.dataa(\slave3_inst|sp|rcounter [1]),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [0]),
	.datad(\slave3_inst|sp|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector31~0 .lut_mask = 16'h4C80;
defparam \slave3_inst|sp|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector31~1 (
// Equation(s):
// \slave3_inst|sp|Selector31~1_combout  = (\slave3_inst|sp|Selector31~0_combout ) # ((!\slave3_inst|sp|state.WAIT~q  & (!\slave3_inst|sp|state.SPLIT~q  & \slave3_inst|sp|rcounter [2])))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [2]),
	.datad(\slave3_inst|sp|Selector31~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector31~1 .lut_mask = 16'hFF10;
defparam \slave3_inst|sp|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \slave3_inst|sp|rcounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \slave3_inst|sp|Add1~0 (
// Equation(s):
// \slave3_inst|sp|Add1~0_combout  = \slave3_inst|sp|rcounter [3] $ (((\slave3_inst|sp|rcounter [0] & (\slave3_inst|sp|rcounter [2] & \slave3_inst|sp|rcounter [1]))))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|rcounter [2]),
	.datac(\slave3_inst|sp|rcounter [3]),
	.datad(\slave3_inst|sp|rcounter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Add1~0 .lut_mask = 16'h78F0;
defparam \slave3_inst|sp|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector30~0 (
// Equation(s):
// \slave3_inst|sp|Selector30~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & (((\slave3_inst|sp|Add1~0_combout )))) # (!\slave3_inst|sp|state.SPLIT~q  & (!\slave3_inst|sp|state.WAIT~q  & (\slave3_inst|sp|rcounter [3])))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [3]),
	.datad(\slave3_inst|sp|Add1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector30~0 .lut_mask = 16'hDC10;
defparam \slave3_inst|sp|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \slave3_inst|sp|rcounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector6~0 (
// Equation(s):
// \slave3_inst|sp|Selector6~0_combout  = (!\slave3_inst|sp|rcounter [0] & (\slave3_inst|sp|rcounter [2] & (!\slave3_inst|sp|rcounter [3] & !\slave3_inst|sp|rcounter [1])))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|rcounter [2]),
	.datac(\slave3_inst|sp|rcounter [3]),
	.datad(\slave3_inst|sp|rcounter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector6~0 .lut_mask = 16'h0004;
defparam \slave3_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector6~1 (
// Equation(s):
// \slave3_inst|sp|Selector6~1_combout  = (\bus_inst|bus_arbiter|split_grant~q  & (\slave3_inst|sp|state.SPLIT~q  & ((\slave3_inst|sp|Selector6~0_combout )))) # (!\bus_inst|bus_arbiter|split_grant~q  & ((\slave3_inst|sp|state.WAIT~q ) # 
// ((\slave3_inst|sp|state.SPLIT~q  & \slave3_inst|sp|Selector6~0_combout ))))

	.dataa(\bus_inst|bus_arbiter|split_grant~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|state.WAIT~q ),
	.datad(\slave3_inst|sp|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector6~1 .lut_mask = 16'hDC50;
defparam \slave3_inst|sp|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \slave3_inst|sp|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.WAIT .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector2~0 (
// Equation(s):
// \slave3_inst|sp|Selector2~0_combout  = (\slave3_inst|sp|Equal1~2_combout  & (\slave3_inst|sp|state.WAIT~q  & ((\bus_inst|bus_arbiter|split_grant~q )))) # (!\slave3_inst|sp|Equal1~2_combout  & ((\slave3_inst|sp|state.RDATA~q ) # 
// ((\slave3_inst|sp|state.WAIT~q  & \bus_inst|bus_arbiter|split_grant~q ))))

	.dataa(\slave3_inst|sp|Equal1~2_combout ),
	.datab(\slave3_inst|sp|state.WAIT~q ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector2~0 .lut_mask = 16'hDC50;
defparam \slave3_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \slave3_inst|sp|state.RDATA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector15~0 (
// Equation(s):
// \slave3_inst|sp|Selector15~0_combout  = (\slave3_inst|sp|state.RDATA~q  & \slave3_inst|sp|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector11~3 (
// Equation(s):
// \slave3_inst|sp|Selector11~3_combout  = (\slave3_inst|sp|counter [3] & ((\slave3_inst|sp|state.SREADY~q ) # ((\slave3_inst|sp|state.SPLIT~q ) # (\slave3_inst|sp|state.WAIT~q ))))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\slave3_inst|sp|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~3 .lut_mask = 16'hCCC8;
defparam \slave3_inst|sp|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector11~4 (
// Equation(s):
// \slave3_inst|sp|Selector11~4_combout  = (\slave3_inst|sp|Selector11~3_combout ) # ((\slave3_inst|sp|Add0~6_combout  & ((\slave3_inst|sp|Selector15~0_combout ) # (\slave3_inst|sp|Selector11~0_combout ))))

	.dataa(\slave3_inst|sp|Selector15~0_combout ),
	.datab(\slave3_inst|sp|Selector11~3_combout ),
	.datac(\slave3_inst|sp|Add0~6_combout ),
	.datad(\slave3_inst|sp|Selector11~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~4 .lut_mask = 16'hFCEC;
defparam \slave3_inst|sp|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector11~1 (
// Equation(s):
// \slave3_inst|sp|Selector11~1_combout  = (\slave3_inst|sp|counter [3] & (\slave3_inst|sp|state.WDATA~q  & ((\slave3_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout ))))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|state.WDATA~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~1 .lut_mask = 16'h8808;
defparam \slave3_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector11~2 (
// Equation(s):
// \slave3_inst|sp|Selector11~2_combout  = (\slave3_inst|sp|Selector11~1_combout ) # ((\slave3_inst|sp|Decoder1~0_combout  & (\slave3_inst|sp|Add0~6_combout  & !\slave3_inst|sp|Equal3~1_combout )))

	.dataa(\slave3_inst|sp|Selector11~1_combout ),
	.datab(\slave3_inst|sp|Decoder1~0_combout ),
	.datac(\slave3_inst|sp|Add0~6_combout ),
	.datad(\slave3_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~2 .lut_mask = 16'hAAEA;
defparam \slave3_inst|sp|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector11~5 (
// Equation(s):
// \slave3_inst|sp|Selector11~5_combout  = (\slave3_inst|sp|Selector11~4_combout ) # ((\slave3_inst|sp|Selector11~2_combout ) # ((\slave3_inst|sp|Selector7~8_combout  & \slave3_inst|sp|counter [3])))

	.dataa(\slave3_inst|sp|Selector11~4_combout ),
	.datab(\slave3_inst|sp|Selector7~8_combout ),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Selector11~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~5 .lut_mask = 16'hFFEA;
defparam \slave3_inst|sp|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \slave3_inst|sp|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Equal1~1 (
// Equation(s):
// \slave3_inst|sp|Equal1~1_combout  = (!\slave3_inst|sp|counter [0] & !\slave3_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~1 .lut_mask = 16'h000F;
defparam \slave3_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Equal1~0 (
// Equation(s):
// \slave3_inst|sp|Equal1~0_combout  = (!\slave3_inst|sp|counter [5] & (!\slave3_inst|sp|counter [7] & (!\slave3_inst|sp|counter [6] & !\slave3_inst|sp|counter [2])))

	.dataa(\slave3_inst|sp|counter [5]),
	.datab(\slave3_inst|sp|counter [7]),
	.datac(\slave3_inst|sp|counter [6]),
	.datad(\slave3_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave3_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|Equal1~2 (
// Equation(s):
// \slave3_inst|sp|Equal1~2_combout  = (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|counter [4] & (\slave3_inst|sp|Equal1~1_combout  & \slave3_inst|sp|Equal1~0_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|Equal1~1_combout ),
	.datad(\slave3_inst|sp|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~2 .lut_mask = 16'h4000;
defparam \slave3_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector0~0 (
// Equation(s):
// \slave3_inst|sp|Selector0~0_combout  = (!\slave3_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out3~0_combout )

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector0~0 .lut_mask = 16'h0055;
defparam \slave3_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~0 (
// Equation(s):
// \slave3_inst|sp|smemwdata~0_combout  = ((\slave3_inst|sp|state.SREADY~q  & \slave3_inst|sp|mode~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~0 .lut_mask = 16'hCF0F;
defparam \slave3_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|state~13 (
// Equation(s):
// \slave3_inst|sp|state~13_combout  = (!\slave3_inst|sp|Selector0~0_combout  & (!\slave3_inst|sp|smemwdata~0_combout  & ((!\slave3_inst|sp|state.RDATA~q ) # (!\slave3_inst|sp|Equal1~2_combout ))))

	.dataa(\slave3_inst|sp|Equal1~2_combout ),
	.datab(\slave3_inst|sp|Selector0~0_combout ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|smemwdata~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|state~13 .lut_mask = 16'h0013;
defparam \slave3_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \slave3_inst|sp|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \slave3_inst|sp|mode~0 (
// Equation(s):
// \slave3_inst|sp|mode~0_combout  = (\slave3_inst|sp|state.IDLE~q  & (((\slave3_inst|sp|mode~q )))) # (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\bus_inst|mctrl_mux|out[1]~1_combout ))) # 
// (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|mode~q ))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\slave3_inst|sp|mode~q ),
	.datad(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|mode~0 .lut_mask = 16'hF4B0;
defparam \slave3_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \slave3_inst|sp|mode (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|mode .is_wysiwyg = "true";
defparam \slave3_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector5~1 (
// Equation(s):
// \slave3_inst|sp|Selector5~1_combout  = (\slave3_inst|sp|mode~q  & (\slave3_inst|sp|state.WDATA~q  & (\slave3_inst|sp|Equal3~1_combout ))) # (!\slave3_inst|sp|mode~q  & ((\slave3_inst|sp|Selector5~0_combout ) # ((\slave3_inst|sp|state.WDATA~q  & 
// \slave3_inst|sp|Equal3~1_combout ))))

	.dataa(\slave3_inst|sp|mode~q ),
	.datab(\slave3_inst|sp|state.WDATA~q ),
	.datac(\slave3_inst|sp|Equal3~1_combout ),
	.datad(\slave3_inst|sp|Selector5~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector5~1 .lut_mask = 16'hD5C0;
defparam \slave3_inst|sp|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \slave3_inst|sp|state.SREADY (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector4~0 (
// Equation(s):
// \slave3_inst|sp|Selector4~0_combout  = (\slave3_inst|sp|state.SREADY~q  & (((\slave3_inst|sp|state.SPLIT~q  & !\slave3_inst|sp|Selector6~0_combout )) # (!\slave3_inst|sp|mode~q ))) # (!\slave3_inst|sp|state.SREADY~q  & (((\slave3_inst|sp|state.SPLIT~q  & 
// !\slave3_inst|sp|Selector6~0_combout ))))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|mode~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\slave3_inst|sp|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector4~0 .lut_mask = 16'h22F2;
defparam \slave3_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \slave3_inst|sp|state.SPLIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.SPLIT .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~4_combout  = (!\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~4 .lut_mask = 16'h000F;
defparam \bus_inst|bus_arbiter|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~1_combout  = (\bus_inst|bus_arbiter|split_owner.SM1~q  & (!\bus_inst|bus_arbiter|state.IDLE~q  & (\slave3_inst|sp|state.SPLIT~q  & \bus_inst|bus_arbiter|always0~0_combout )))

	.dataa(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datab(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~1 .lut_mask = 16'h2000;
defparam \bus_inst|bus_arbiter|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~2_combout  = (\master2_port|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector2~1_combout ) # ((!\bus_inst|bus_arbiter|always2~1_combout  & \bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|always2~1_combout ),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~2 .lut_mask = 16'hAA20;
defparam \bus_inst|bus_arbiter|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~4_combout  = (\bus_inst|bus_arbiter|Selector2~2_combout ) # ((\bus_inst|bus_arbiter|Selector1~4_combout  & (\bus_inst|bus_arbiter|Selector2~0_combout  & !\bus_inst|bus_arbiter|Selector2~3_combout )))

	.dataa(\bus_inst|bus_arbiter|Selector1~4_combout ),
	.datab(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.datac(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~4 .lut_mask = 16'hF0F8;
defparam \bus_inst|bus_arbiter|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \bus_inst|bus_arbiter|state.M2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \master2_port|Selector4~0 (
// Equation(s):
// \master2_port|Selector4~0_combout  = (\m2_dvalid~q  & (((\master2_port|state.REQ~q  & !\bus_inst|bus_arbiter|state.M2~q )) # (!\master2_port|state.IDLE~q ))) # (!\m2_dvalid~q  & (((\master2_port|state.REQ~q  & !\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\m2_dvalid~q ),
	.datab(\master2_port|state.IDLE~q ),
	.datac(\master2_port|state.REQ~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_port|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector4~0 .lut_mask = 16'h22F2;
defparam \master2_port|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \master2_port|state.REQ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.REQ .is_wysiwyg = "true";
defparam \master2_port|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \master2_port|WideOr8~0 (
// Equation(s):
// \master2_port|WideOr8~0_combout  = (\master2_port|state.REQ~q ) # ((\master2_port|state.WAIT~q ) # (\master2_port|state.SPLIT~q ))

	.dataa(gnd),
	.datab(\master2_port|state.REQ~q ),
	.datac(\master2_port|state.WAIT~q ),
	.datad(\master2_port|state.SPLIT~q ),
	.cin(gnd),
	.combout(\master2_port|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|WideOr8~0 .lut_mask = 16'hFFFC;
defparam \master2_port|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \master2_port|Selector12~2 (
// Equation(s):
// \master2_port|Selector12~2_combout  = (\master2_port|counter [3] & ((\master2_port|WideOr8~0_combout ) # ((\master2_port|Selector12~0_combout ) # (\master2_port|Selector12~1_combout ))))

	.dataa(\master2_port|WideOr8~0_combout ),
	.datab(\master2_port|counter [3]),
	.datac(\master2_port|Selector12~0_combout ),
	.datad(\master2_port|Selector12~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~2 .lut_mask = 16'hCCC8;
defparam \master2_port|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \master2_port|Selector12~3 (
// Equation(s):
// \master2_port|Selector12~3_combout  = (\master2_port|Selector1~0_combout ) # ((!\master2_port|Equal3~0_combout  & ((\master2_port|Selector16~0_combout ) # (\master2_port|Selector0~1_combout ))))

	.dataa(\master2_port|Selector16~0_combout ),
	.datab(\master2_port|Equal3~0_combout ),
	.datac(\master2_port|Selector1~0_combout ),
	.datad(\master2_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~3 .lut_mask = 16'hF3F2;
defparam \master2_port|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \master2_port|Selector12~4 (
// Equation(s):
// \master2_port|Selector12~4_combout  = (\master2_port|Selector12~2_combout ) # ((\master2_port|Add1~6_combout  & ((\master2_port|state.SADDR~q ) # (\master2_port|Selector12~3_combout ))))

	.dataa(\master2_port|Selector12~2_combout ),
	.datab(\master2_port|state.SADDR~q ),
	.datac(\master2_port|Selector12~3_combout ),
	.datad(\master2_port|Add1~6_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~4 .lut_mask = 16'hFEAA;
defparam \master2_port|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \master2_port|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[3] .is_wysiwyg = "true";
defparam \master2_port|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \master2_port|Equal3~0 (
// Equation(s):
// \master2_port|Equal3~0_combout  = (!\master2_port|counter [3] & (\master2_port|Equal1~1_combout  & \master2_port|counter [2]))

	.dataa(gnd),
	.datab(\master2_port|counter [3]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(\master2_port|counter [2]),
	.cin(gnd),
	.combout(\master2_port|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal3~0 .lut_mask = 16'h3000;
defparam \master2_port|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \master2_port|state~13 (
// Equation(s):
// \master2_port|state~13_combout  = ((!\master2_port|state.IDLE~q  & !\m2_dvalid~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\master2_port|state.IDLE~q ),
	.datac(reset_sync[2]),
	.datad(\m2_dvalid~q ),
	.cin(gnd),
	.combout(\master2_port|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|state~13 .lut_mask = 16'h0F3F;
defparam \master2_port|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \master2_port|state~14 (
// Equation(s):
// \master2_port|state~14_combout  = (\master2_port|state~13_combout ) # ((\master2_port|Equal3~0_combout  & (!\bus_inst|bus_arbiter|msplit2~q  & \master2_port|Selector0~1_combout )))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\master2_port|state~13_combout ),
	.datac(\bus_inst|bus_arbiter|msplit2~q ),
	.datad(\master2_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|state~14 .lut_mask = 16'hCECC;
defparam \master2_port|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \master2_port|Selector0~0 (
// Equation(s):
// \master2_port|Selector0~0_combout  = (!\master2_port|Equal0~1_combout  & (\master2_port|state.WAIT~q  & (!\bus_inst|decoder|ack~0_combout  & !\master2_port|Equal0~0_combout )))

	.dataa(\master2_port|Equal0~1_combout ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master2_port|Equal0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector0~0 .lut_mask = 16'h0004;
defparam \master2_port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \master2_port|state~15 (
// Equation(s):
// \master2_port|state~15_combout  = (!\master2_port|state~14_combout  & (!\master2_port|Selector0~0_combout  & ((!\master2_port|state.WDATA~q ) # (!\master2_port|Equal3~0_combout ))))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\master2_port|state.WDATA~q ),
	.datac(\master2_port|state~14_combout ),
	.datad(\master2_port|Selector0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|state~15 .lut_mask = 16'h0007;
defparam \master2_port|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \master2_port|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.IDLE .is_wysiwyg = "true";
defparam \master2_port|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \Add1~29  $ (demo_counter[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(demo_counter[15]),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h0FF0;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\demo_state.DEMO_WAIT~q  & ((\Add1~30_combout ) # ((!\Selector10~0_combout  & demo_counter[15])))) # (!\demo_state.DEMO_WAIT~q  & (!\Selector10~0_combout  & (demo_counter[15])))

	.dataa(\demo_state.DEMO_WAIT~q ),
	.datab(\Selector10~0_combout ),
	.datac(demo_counter[15]),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hBA30;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \demo_counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(demo_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \demo_counter[15] .is_wysiwyg = "true";
defparam \demo_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = (demo_counter[15]) # ((\captured_master~q  & (!\master2_port|state.IDLE~q )) # (!\captured_master~q  & ((!\master1_port|state.IDLE~q ))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\captured_master~q ),
	.datad(demo_counter[15]),
	.cin(gnd),
	.combout(\always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \always5~0 .lut_mask = 16'hFF53;
defparam \always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \always5~2 (
// Equation(s):
// \always5~2_combout  = (\always5~1_combout ) # ((\always5~0_combout ) # ((\LessThan0~2_combout  & demo_counter[6])))

	.dataa(\LessThan0~2_combout ),
	.datab(demo_counter[6]),
	.datac(\always5~1_combout ),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \always5~2 .lut_mask = 16'hFFF8;
defparam \always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\demo_state.DEMO_START~q ) # ((\demo_state.DEMO_WAIT~q  & !\always5~2_combout ))

	.dataa(\demo_state.DEMO_START~q ),
	.datab(gnd),
	.datac(\demo_state.DEMO_WAIT~q ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hAAFA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \demo_state.DEMO_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_WAIT .is_wysiwyg = "true";
defparam \demo_state.DEMO_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\demo_state.DEMO_WAIT~q  & \always5~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\demo_state.DEMO_WAIT~q ),
	.datad(\always5~2_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \demo_state.DEMO_COMPLETE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\demo_state.DEMO_COMPLETE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \demo_state.DEMO_COMPLETE .is_wysiwyg = "true";
defparam \demo_state.DEMO_COMPLETE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \display_slave[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_slave[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_slave[0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_slave[0] .is_wysiwyg = "true";
defparam \display_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \display_slave[1]~feeder (
// Equation(s):
// \display_slave[1]~feeder_combout  = \cfg_slave_sel[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg_slave_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\display_slave[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_slave[1]~feeder .lut_mask = 16'hFF00;
defparam \display_slave[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \display_slave[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_slave[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_slave[1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_slave[1] .is_wysiwyg = "true";
defparam \display_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \master1_port|rdata[5]_OTERM109~feeder (
// Equation(s):
// \master1_port|rdata[5]_OTERM109~feeder_combout  = \master1_port|counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|rdata[5]_OTERM109~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata[5]_OTERM109~feeder .lut_mask = 16'hFF00;
defparam \master1_port|rdata[5]_OTERM109~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \master1_port|rdata[5]_NEW_REG108 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata[5]_OTERM109~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[5]_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[5]_NEW_REG108 .is_wysiwyg = "true";
defparam \master1_port|rdata[5]_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \master1_port|Decoder0~0 (
// Equation(s):
// \master1_port|Decoder0~0_combout  = (\master1_port|Equal1~0_combout  & (!\master1_port|counter [3] & (\master1_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master1_port|Equal1~0_combout ),
	.datab(\master1_port|counter [3]),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Decoder0~0 .lut_mask = 16'h2000;
defparam \master1_port|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \master1_port|Decoder0~1 (
// Equation(s):
// \master1_port|Decoder0~1_combout  = (!\master1_port|counter [0] & (!\master1_port|counter [1] & \master1_port|Decoder0~0_combout ))

	.dataa(\master1_port|counter [0]),
	.datab(gnd),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Decoder0~1 .lut_mask = 16'h0500;
defparam \master1_port|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \master1_port|rdata[4]_NEW_REG114 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[4]_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[4]_NEW_REG114 .is_wysiwyg = "true";
defparam \master1_port|rdata[4]_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \master1_port|rdata[0]_NEW_REG132 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[0]_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[0]_NEW_REG132 .is_wysiwyg = "true";
defparam \master1_port|rdata[0]_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM3~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM3~feeder_combout  = \slave1_inst|sp|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM3~feeder .lut_mask = 16'hF0F0;
defparam \slave1_inst|sp|srdata_OTERM3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \slave1_inst|sp|srdata_NEW_REG2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG2 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM7~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM7~feeder_combout  = \slave1_inst|sp|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM7~feeder .lut_mask = 16'hFF00;
defparam \slave1_inst|sp|srdata_OTERM7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \slave1_inst|sp|srdata_NEW_REG6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG6 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \slave1_inst|sp|srdata_NEW_REG0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_NEW_REG0 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~1 (
// Equation(s):
// \slave1_inst|sp|smemwdata~1_combout  = (\slave1_inst|sp|state.SREADY~q  & \slave1_inst|sp|mode~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~1 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector17~0 (
// Equation(s):
// \slave1_inst|sp|Selector17~0_combout  = (\slave1_inst|sp|smemwen~q  & ((\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.IDLE~q ) # (\slave1_inst|sp|state.WDATA~q ))))

	.dataa(\slave1_inst|sp|smemwen~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave1_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~0 .lut_mask = 16'hAAA8;
defparam \slave1_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector17~1 (
// Equation(s):
// \slave1_inst|sp|Selector17~1_combout  = (\slave1_inst|sp|smemwdata~1_combout ) # ((\slave1_inst|sp|Selector17~0_combout ) # ((\slave1_inst|sp|Decoder1~0_combout  & \slave1_inst|sp|Equal3~0_combout )))

	.dataa(\slave1_inst|sp|smemwdata~1_combout ),
	.datab(\slave1_inst|sp|Decoder1~0_combout ),
	.datac(\slave1_inst|sp|Equal3~0_combout ),
	.datad(\slave1_inst|sp|Selector17~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~1 .lut_mask = 16'hFFEA;
defparam \slave1_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \slave1_inst|sp|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~2 (
// Equation(s):
// \slave1_inst|sp|Decoder1~2_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Decoder1~0_combout  & (!\slave1_inst|sp|counter [0] & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|Decoder1~0_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~2 .lut_mask = 16'h0400;
defparam \slave1_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|wdata~6 (
// Equation(s):
// \slave1_inst|sp|wdata~6_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|wdata [0]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|wdata [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|wdata [0]),
	.datad(\slave1_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~6 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \slave1_inst|sp|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~8 (
// Equation(s):
// \slave1_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [0])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(\slave1_inst|sp|wdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~8 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \slave1_inst|sp|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~0 (
// Equation(s):
// \slave1_inst|sp|Decoder0~0_combout  = (\slave1_inst|sp|Equal2~0_combout  & (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|state.IDLE~q ),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~0 .lut_mask = 16'hC400;
defparam \slave1_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~1 (
// Equation(s):
// \slave1_inst|sp|Decoder0~1_combout  = (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [3] & \slave1_inst|sp|Decoder0~0_combout ))

	.dataa(\slave1_inst|sp|counter [0]),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~1 .lut_mask = 16'h1010;
defparam \slave1_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector28~0 (
// Equation(s):
// \slave1_inst|sp|Selector28~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|addr [0]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [0]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [0]),
	.datad(\slave1_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \slave1_inst|sp|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~0 (
// Equation(s):
// \slave1_inst|sp|smemaddr~0_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [0]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [0]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [0]),
	.datad(\slave1_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~0 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \slave1_inst|sp|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~2 (
// Equation(s):
// \slave1_inst|sp|Decoder0~2_combout  = (\slave1_inst|sp|counter [0] & (\slave1_inst|sp|Decoder0~0_combout  & !\slave1_inst|sp|counter [3]))

	.dataa(\slave1_inst|sp|counter [0]),
	.datab(gnd),
	.datac(\slave1_inst|sp|Decoder0~0_combout ),
	.datad(\slave1_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~2 .lut_mask = 16'h00A0;
defparam \slave1_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector27~0 (
// Equation(s):
// \slave1_inst|sp|Selector27~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|addr [1]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector27~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \slave1_inst|sp|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~1 (
// Equation(s):
// \slave1_inst|sp|smemaddr~1_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [1])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [1])))

	.dataa(gnd),
	.datab(\slave1_inst|sp|addr [1]),
	.datac(\slave1_inst|sp|smemaddr [1]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~1 .lut_mask = 16'hCCF0;
defparam \slave1_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \slave1_inst|sp|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector26~0 (
// Equation(s):
// \slave1_inst|sp|Selector26~0_combout  = (\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|Equal2~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave1_inst|sp|Equal2~1_combout  & (\slave1_inst|sp|addr [2])))) # 
// (!\slave1_inst|sp|Decoder0~1_combout  & (((\slave1_inst|sp|addr [2]))))

	.dataa(\slave1_inst|sp|Decoder0~1_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|addr [2]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector26~0 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \slave1_inst|sp|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~2 (
// Equation(s):
// \slave1_inst|sp|smemaddr~2_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [2])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [2])))

	.dataa(\slave1_inst|sp|addr [2]),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~2 .lut_mask = 16'hB8B8;
defparam \slave1_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \slave1_inst|sp|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector25~0 (
// Equation(s):
// \slave1_inst|sp|Selector25~0_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [3]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|addr [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|addr [3]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector25~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \slave1_inst|sp|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~3 (
// Equation(s):
// \slave1_inst|sp|smemaddr~3_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [3]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [3]),
	.datad(\slave1_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \slave1_inst|sp|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~3 (
// Equation(s):
// \slave1_inst|sp|Decoder1~3_combout  = (!\slave1_inst|sp|counter [1] & \slave1_inst|sp|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~3 .lut_mask = 16'h0F00;
defparam \slave1_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector24~0 (
// Equation(s):
// \slave1_inst|sp|Selector24~0_combout  = (\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave1_inst|sp|Decoder1~3_combout  & (\slave1_inst|sp|addr [4])))) # 
// (!\slave1_inst|sp|Decoder0~1_combout  & (((\slave1_inst|sp|addr [4]))))

	.dataa(\slave1_inst|sp|Decoder0~1_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|addr [4]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector24~0 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \slave1_inst|sp|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~4 (
// Equation(s):
// \slave1_inst|sp|smemaddr~4_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [4])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [4])))

	.dataa(\slave1_inst|sp|addr [4]),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~4 .lut_mask = 16'hB8B8;
defparam \slave1_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \slave1_inst|sp|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector23~0 (
// Equation(s):
// \slave1_inst|sp|Selector23~0_combout  = (\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [5]))))) # 
// (!\slave1_inst|sp|Decoder1~3_combout  & (((\slave1_inst|sp|addr [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|addr [5]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \slave1_inst|sp|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~5 (
// Equation(s):
// \slave1_inst|sp|smemaddr~5_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [5]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [5]),
	.datad(\slave1_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \slave1_inst|sp|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector22~0 (
// Equation(s):
// \slave1_inst|sp|Selector22~0_combout  = (\slave1_inst|sp|Decoder0~1_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave1_inst|sp|Decoder1~1_combout  & (\slave1_inst|sp|addr [6])))) # 
// (!\slave1_inst|sp|Decoder0~1_combout  & (((\slave1_inst|sp|addr [6]))))

	.dataa(\slave1_inst|sp|Decoder0~1_combout ),
	.datab(\slave1_inst|sp|Decoder1~1_combout ),
	.datac(\slave1_inst|sp|addr [6]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector22~0 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \slave1_inst|sp|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~6 (
// Equation(s):
// \slave1_inst|sp|smemaddr~6_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [6]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [6]),
	.datad(\slave1_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \slave1_inst|sp|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~3 (
// Equation(s):
// \slave1_inst|sp|Decoder0~3_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Decoder0~0_combout  & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder1~1_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|Decoder0~0_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~3 .lut_mask = 16'h4000;
defparam \slave1_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector21~0 (
// Equation(s):
// \slave1_inst|sp|Selector21~0_combout  = (\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [7])))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(\slave1_inst|sp|addr [7]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector21~0 .lut_mask = 16'hAAF0;
defparam \slave1_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \slave1_inst|sp|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~7 (
// Equation(s):
// \slave1_inst|sp|smemaddr~7_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [7])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [7])))

	.dataa(\slave1_inst|sp|addr [7]),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [7]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~7 .lut_mask = 16'hAAF0;
defparam \slave1_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \slave1_inst|sp|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~4 (
// Equation(s):
// \slave1_inst|sp|Decoder0~4_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [2] & \slave1_inst|sp|Decoder0~0_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~4 .lut_mask = 16'h0200;
defparam \slave1_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector20~0 (
// Equation(s):
// \slave1_inst|sp|Selector20~0_combout  = (\slave1_inst|sp|counter [1] & (((\slave1_inst|sp|addr [8])))) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [8])))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [8]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector20~0 .lut_mask = 16'hE4F0;
defparam \slave1_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \slave1_inst|sp|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~8 (
// Equation(s):
// \slave1_inst|sp|smemaddr~8_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [8]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [8]),
	.datad(\slave1_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \slave1_inst|sp|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector19~0 (
// Equation(s):
// \slave1_inst|sp|Selector19~0_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [2] & (!\slave1_inst|sp|counter [1] & \slave1_inst|sp|counter [0])))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~0 .lut_mask = 16'h0200;
defparam \slave1_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector19~1 (
// Equation(s):
// \slave1_inst|sp|Selector19~1_combout  = (\slave1_inst|sp|Selector19~0_combout  & ((\slave1_inst|sp|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~0_combout  & ((\slave1_inst|sp|addr [9]))))) # 
// (!\slave1_inst|sp|Selector19~0_combout  & (((\slave1_inst|sp|addr [9]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Selector19~0_combout ),
	.datac(\slave1_inst|sp|addr [9]),
	.datad(\slave1_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~1 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \slave1_inst|sp|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~9 (
// Equation(s):
// \slave1_inst|sp|smemaddr~9_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [9])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [9])))

	.dataa(\slave1_inst|sp|addr [9]),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [9]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~9 .lut_mask = 16'hAAF0;
defparam \slave1_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \slave1_inst|sp|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector18~0 (
// Equation(s):
// \slave1_inst|sp|Selector18~0_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [10]))))) # (!\slave1_inst|sp|counter 
// [1] & (((\slave1_inst|sp|addr [10]))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [10]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector18~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \slave1_inst|sp|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~10 (
// Equation(s):
// \slave1_inst|sp|smemaddr~10_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [10]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [10]),
	.datad(\slave1_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \slave1_inst|sp|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~4 (
// Equation(s):
// \slave1_inst|sp|Decoder1~4_combout  = (\slave1_inst|sp|Equal2~0_combout  & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder1~0_combout )))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~4 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|wdata~5 (
// Equation(s):
// \slave1_inst|sp|wdata~5_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~4_combout  & ((\slave1_inst|sp|wdata [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|wdata [1]))))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [1]),
	.datad(\slave1_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~5 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \slave1_inst|sp|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~7 (
// Equation(s):
// \slave1_inst|sp|smemwdata~7_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|wdata [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~7 .lut_mask = 16'hAA00;
defparam \slave1_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \slave1_inst|sp|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \slave1_inst|sp|wdata~4 (
// Equation(s):
// \slave1_inst|sp|wdata~4_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|wdata [2]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|wdata [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|wdata [2]),
	.datad(\slave1_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~4 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \slave1_inst|sp|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~6 (
// Equation(s):
// \slave1_inst|sp|smemwdata~6_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \slave1_inst|sp|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \slave1_inst|sp|wdata~7 (
// Equation(s):
// \slave1_inst|sp|wdata~7_combout  = (\slave1_inst|sp|Decoder1~4_combout  & ((\slave1_inst|sp|Equal2~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave1_inst|sp|Equal2~1_combout  & (\slave1_inst|sp|wdata [3])))) # 
// (!\slave1_inst|sp|Decoder1~4_combout  & (((\slave1_inst|sp|wdata [3]))))

	.dataa(\slave1_inst|sp|Decoder1~4_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|wdata [3]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~7 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \slave1_inst|sp|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~9 (
// Equation(s):
// \slave1_inst|sp|smemwdata~9_combout  = (\slave1_inst|sp|wdata [3] & reset_sync[2])

	.dataa(\slave1_inst|sp|wdata [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~9 .lut_mask = 16'hAA00;
defparam \slave1_inst|sp|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \slave1_inst|sp|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [3],\slave1_inst|sp|smemwdata [2],\slave1_inst|sp|smemwdata [1],\slave1_inst|sp|smemwdata [0]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG46 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG46 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG42 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG42 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG44 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG44 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG134 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG134 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG138 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG138 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG136 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG136 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \slave1_inst|sp|Mux0~2 (
// Equation(s):
// \slave1_inst|sp|Mux0~2_combout  = (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135  & ((\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ) # ((\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM137 )))) # 
// (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135  & (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM139 )))

	.dataa(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135 ),
	.datab(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ),
	.datac(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM139 ),
	.datad(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM137 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~2 .lut_mask = 16'hBA98;
defparam \slave1_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \slave1_inst|sp|Mux0~3 (
// Equation(s):
// \slave1_inst|sp|Mux0~3_combout  = (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & ((\slave1_inst|sp|Mux0~2_combout  & (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM47 )) # (!\slave1_inst|sp|Mux0~2_combout  & ((\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM45 
// ))))) # (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & (((\slave1_inst|sp|Mux0~2_combout ))))

	.dataa(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM47 ),
	.datab(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ),
	.datac(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM45 ),
	.datad(\slave1_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~3 .lut_mask = 16'hBBC0;
defparam \slave1_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \slave1_inst|sp|srdata_OTERM5_NEW_REG24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave1_inst|sp|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_NEW_REG24 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|wdata~2 (
// Equation(s):
// \slave1_inst|sp|wdata~2_combout  = (\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|wdata [4]))))) # 
// (!\slave1_inst|sp|Decoder1~3_combout  & (((\slave1_inst|sp|wdata [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|wdata [4]),
	.datad(\slave1_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~2 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \slave1_inst|sp|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~4 (
// Equation(s):
// \slave1_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~4 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \slave1_inst|sp|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|wdata~1 (
// Equation(s):
// \slave1_inst|sp|wdata~1_combout  = (\slave1_inst|sp|Decoder1~4_combout  & ((\slave1_inst|sp|Decoder1~3_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave1_inst|sp|Decoder1~3_combout  & (\slave1_inst|sp|wdata [5])))) # 
// (!\slave1_inst|sp|Decoder1~4_combout  & (((\slave1_inst|sp|wdata [5]))))

	.dataa(\slave1_inst|sp|Decoder1~4_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|wdata [5]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~1 .lut_mask = 16'hF870;
defparam \slave1_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \slave1_inst|sp|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~3 (
// Equation(s):
// \slave1_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \slave1_inst|sp|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \slave1_inst|sp|wdata~0 (
// Equation(s):
// \slave1_inst|sp|wdata~0_combout  = (\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [6]))))) # 
// (!\slave1_inst|sp|Decoder1~2_combout  & (((\slave1_inst|sp|wdata [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~2_combout ),
	.datac(\slave1_inst|sp|wdata [6]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \slave1_inst|sp|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~2 (
// Equation(s):
// \slave1_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \slave1_inst|sp|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \slave1_inst|sp|Equal3~1 (
// Equation(s):
// \slave1_inst|sp|Equal3~1_combout  = (\slave1_inst|sp|counter [1] & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|counter [2]))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~1 .lut_mask = 16'hA000;
defparam \slave1_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~5 (
// Equation(s):
// \slave1_inst|sp|Decoder1~5_combout  = (\slave1_inst|sp|Decoder1~0_combout  & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|Equal3~1_combout )))

	.dataa(\slave1_inst|sp|Decoder1~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Equal3~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~5 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \slave1_inst|sp|wdata~3 (
// Equation(s):
// \slave1_inst|sp|wdata~3_combout  = (\slave1_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~5_combout  & ((\slave1_inst|sp|wdata [7])))

	.dataa(gnd),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [7]),
	.datad(\slave1_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~3 .lut_mask = 16'hCCF0;
defparam \slave1_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \slave1_inst|sp|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~5 (
// Equation(s):
// \slave1_inst|sp|smemwdata~5_combout  = (\slave1_inst|sp|wdata [7] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|wdata [7]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~5 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \slave1_inst|sp|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [7],\slave1_inst|sp|smemwdata [6],\slave1_inst|sp|smemwdata [5],\slave1_inst|sp|smemwdata [4]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder_combout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder .lut_mask = 16'hF0F0;
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG50 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG50 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder_combout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder .lut_mask = 16'hFF00;
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG52 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG52 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder_combout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder .lut_mask = 16'hF0F0;
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG140 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG140 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder (
// Equation(s):
// \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder_combout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder .lut_mask = 16'hFF00;
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG142 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG142 .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \slave1_inst|sp|Mux0~0 (
// Equation(s):
// \slave1_inst|sp|Mux0~0_combout  = (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135  & ((\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ) # ((\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141 )))) # 
// (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135  & (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & ((\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143 ))))

	.dataa(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_OTERM135 ),
	.datab(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ),
	.datac(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141 ),
	.datad(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143 ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~0 .lut_mask = 16'hB9A8;
defparam \slave1_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \slave1_inst|sp|Mux0~1 (
// Equation(s):
// \slave1_inst|sp|Mux0~1_combout  = (\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & ((\slave1_inst|sp|Mux0~0_combout  & ((\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53 ))) # (!\slave1_inst|sp|Mux0~0_combout  & 
// (\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51 )))) # (!\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43  & (((\slave1_inst|sp|Mux0~0_combout ))))

	.dataa(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51 ),
	.datab(\slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM43 ),
	.datac(\slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53 ),
	.datad(\slave1_inst|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~1 .lut_mask = 16'hF388;
defparam \slave1_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \slave1_inst|sp|srdata~0 (
// Equation(s):
// \slave1_inst|sp|srdata~0_combout  = (\slave1_inst|sp|srdata_OTERM5_OTERM25  & ((\slave1_inst|sp|Mux0~1_combout ))) # (!\slave1_inst|sp|srdata_OTERM5_OTERM25  & (\slave1_inst|sp|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|Mux0~3_combout ),
	.datac(\slave1_inst|sp|srdata_OTERM5_OTERM25 ),
	.datad(\slave1_inst|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~0 .lut_mask = 16'hFC0C;
defparam \slave1_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \slave1_inst|sp|srdata~1 (
// Equation(s):
// \slave1_inst|sp|srdata~1_combout  = (\slave1_inst|sp|srdata_OTERM3  & (((\slave1_inst|sp|srdata_OTERM1 )))) # (!\slave1_inst|sp|srdata_OTERM3  & ((\slave1_inst|sp|srdata_OTERM7  & ((\slave1_inst|sp|srdata~0_combout ))) # (!\slave1_inst|sp|srdata_OTERM7  & 
// (\slave1_inst|sp|srdata_OTERM1 ))))

	.dataa(\slave1_inst|sp|srdata_OTERM3 ),
	.datab(\slave1_inst|sp|srdata_OTERM7 ),
	.datac(\slave1_inst|sp|srdata_OTERM1 ),
	.datad(\slave1_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~1 .lut_mask = 16'hF4B0;
defparam \slave1_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|srdata_OTERM23~feeder (
// Equation(s):
// \slave3_inst|sp|srdata_OTERM23~feeder_combout  = \slave3_inst|sp|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata_OTERM23~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM23~feeder .lut_mask = 16'hFF00;
defparam \slave3_inst|sp|srdata_OTERM23~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \slave3_inst|sp|srdata_NEW_REG22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata_OTERM23~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_NEW_REG22 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \slave3_inst|sp|srdata_OTERM19~feeder (
// Equation(s):
// \slave3_inst|sp|srdata_OTERM19~feeder_combout  = \slave3_inst|sp|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata_OTERM19~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM19~feeder .lut_mask = 16'hFF00;
defparam \slave3_inst|sp|srdata_OTERM19~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \slave3_inst|sp|srdata_NEW_REG18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata_OTERM19~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_NEW_REG18 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \slave3_inst|sp|srdata_NEW_REG16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_NEW_REG16 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM39_NEW_REG82 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sp|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM39_NEW_REG82 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM39_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector17~0 (
// Equation(s):
// \slave3_inst|sp|Selector17~0_combout  = (\slave3_inst|sp|smemwen~q  & ((\slave3_inst|sp|state.SREADY~q ) # ((\slave3_inst|sp|state.IDLE~q ) # (\slave3_inst|sp|state.WDATA~q ))))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|smemwen~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector17~0 .lut_mask = 16'hCCC8;
defparam \slave3_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~1 (
// Equation(s):
// \slave3_inst|sp|smemwdata~1_combout  = (\slave3_inst|sp|state.SREADY~q  & \slave3_inst|sp|mode~q )

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~1 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector17~1 (
// Equation(s):
// \slave3_inst|sp|Selector17~1_combout  = (\slave3_inst|sp|Selector17~0_combout ) # ((\slave3_inst|sp|smemwdata~1_combout ) # ((\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Equal3~1_combout )))

	.dataa(\slave3_inst|sp|Selector17~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~0_combout ),
	.datac(\slave3_inst|sp|Equal3~1_combout ),
	.datad(\slave3_inst|sp|smemwdata~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector17~1 .lut_mask = 16'hFFEA;
defparam \slave3_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \slave3_inst|sp|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector16~1 (
// Equation(s):
// \slave3_inst|sp|Selector16~1_combout  = (\slave3_inst|sp|state.WAIT~q ) # ((\slave3_inst|sp|state.SPLIT~q ) # ((!\slave3_inst|sp|mode~q  & \slave3_inst|sp|state.SREADY~q )))

	.dataa(\slave3_inst|sp|mode~q ),
	.datab(\slave3_inst|sp|state.WAIT~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~1 .lut_mask = 16'hFDFC;
defparam \slave3_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector16~0 (
// Equation(s):
// \slave3_inst|sp|Selector16~0_combout  = (\slave3_inst|sp|smemren~q  & ((\slave3_inst|sp|state.ADDR~q ) # ((\slave3_inst|sp|state.SREADY~q ) # (\slave3_inst|sp|state.WDATA~q ))))

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemren~q ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~0 .lut_mask = 16'hF0E0;
defparam \slave3_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector16~2 (
// Equation(s):
// \slave3_inst|sp|Selector16~2_combout  = (\slave3_inst|sp|Selector16~1_combout ) # ((\slave3_inst|sp|Selector16~0_combout ) # ((\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|state.RDATA~q )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|Selector16~1_combout ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|Selector16~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~2 .lut_mask = 16'hFFEC;
defparam \slave3_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \slave3_inst|sp|smemren (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~3 (
// Equation(s):
// \slave3_inst|sp|Decoder1~3_combout  = (\slave3_inst|sp|counter [0] & !\slave3_inst|sp|counter [1])

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(\slave3_inst|sp|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~3 .lut_mask = 16'h0C0C;
defparam \slave3_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~1 (
// Equation(s):
// \slave3_inst|sp|Decoder1~1_combout  = (\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Decoder1~0_combout  & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|Decoder1~0_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~1 .lut_mask = 16'h2000;
defparam \slave3_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|wdata~1 (
// Equation(s):
// \slave3_inst|sp|wdata~1_combout  = (\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & ((\slave3_inst|sp|wdata [5]))))) # 
// (!\slave3_inst|sp|Decoder1~3_combout  & (((\slave3_inst|sp|wdata [5]))))

	.dataa(\slave3_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [5]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~1 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \slave3_inst|sp|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~3 (
// Equation(s):
// \slave3_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [5]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \slave3_inst|sp|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~0 (
// Equation(s):
// \slave3_inst|sp|Decoder0~0_combout  = (\slave3_inst|sp|Equal2~0_combout  & (!\slave3_inst|sp|counter [2] & (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|WideOr8~0_combout )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~0 .lut_mask = 16'h2000;
defparam \slave3_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~1 (
// Equation(s):
// \slave3_inst|sp|Decoder0~1_combout  = (!\slave3_inst|sp|counter [3] & \slave3_inst|sp|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~1 .lut_mask = 16'h0F00;
defparam \slave3_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector29~0 (
// Equation(s):
// \slave3_inst|sp|Selector29~0_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|addr [0]))))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|addr [0]))))

	.dataa(\slave3_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [0]),
	.datad(\slave3_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector29~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \slave3_inst|sp|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~0 (
// Equation(s):
// \slave3_inst|sp|smemaddr~0_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [0]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [0]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [0]),
	.datad(\slave3_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~0 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \slave3_inst|sp|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector28~0 (
// Equation(s):
// \slave3_inst|sp|Selector28~0_combout  = (\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|addr [1]))))) # 
// (!\slave3_inst|sp|Decoder1~3_combout  & (((\slave3_inst|sp|addr [1]))))

	.dataa(\slave3_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [1]),
	.datad(\slave3_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \slave3_inst|sp|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~1 (
// Equation(s):
// \slave3_inst|sp|smemaddr~1_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [1]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [1]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [1]),
	.datad(\slave3_inst|sp|addr [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~1 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \slave3_inst|sp|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~2 (
// Equation(s):
// \slave3_inst|sp|Decoder1~2_combout  = (!\slave3_inst|sp|counter [0] & \slave3_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~2 .lut_mask = 16'h0F00;
defparam \slave3_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector27~0 (
// Equation(s):
// \slave3_inst|sp|Selector27~0_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|addr [2]))))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|addr [2]))))

	.dataa(\slave3_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [2]),
	.datad(\slave3_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector27~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \slave3_inst|sp|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~2 (
// Equation(s):
// \slave3_inst|sp|smemaddr~2_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [2]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [2]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [2]),
	.datad(\slave3_inst|sp|addr [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~2 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \slave3_inst|sp|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Equal3~2 (
// Equation(s):
// \slave3_inst|sp|Equal3~2_combout  = (\slave3_inst|sp|counter [0] & \slave3_inst|sp|counter [1])

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~2 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector26~0 (
// Equation(s):
// \slave3_inst|sp|Selector26~0_combout  = (\slave3_inst|sp|Equal3~2_combout  & ((\slave3_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|addr [3]))))) # 
// (!\slave3_inst|sp|Equal3~2_combout  & (((\slave3_inst|sp|addr [3]))))

	.dataa(\slave3_inst|sp|Equal3~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [3]),
	.datad(\slave3_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \slave3_inst|sp|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~3 (
// Equation(s):
// \slave3_inst|sp|smemaddr~3_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [3]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [3]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [3]),
	.datad(\slave3_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~3 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \slave3_inst|sp|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~2 (
// Equation(s):
// \slave3_inst|sp|Decoder0~2_combout  = (\slave3_inst|sp|Equal3~0_combout  & (\slave3_inst|sp|WideOr8~0_combout  & (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|Equal3~0_combout ),
	.datab(\slave3_inst|sp|WideOr8~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~2 .lut_mask = 16'h8000;
defparam \slave3_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector25~0 (
// Equation(s):
// \slave3_inst|sp|Selector25~0_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [4]))))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|addr [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Equal1~1_combout ),
	.datac(\slave3_inst|sp|addr [4]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector25~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \slave3_inst|sp|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~4 (
// Equation(s):
// \slave3_inst|sp|smemaddr~4_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [4]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [4]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [4]),
	.datad(\slave3_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~4 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \slave3_inst|sp|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector24~0 (
// Equation(s):
// \slave3_inst|sp|Selector24~0_combout  = (\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [5]))))) # 
// (!\slave3_inst|sp|Decoder1~3_combout  & (((\slave3_inst|sp|addr [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~3_combout ),
	.datac(\slave3_inst|sp|addr [5]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector24~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \slave3_inst|sp|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~5 (
// Equation(s):
// \slave3_inst|sp|smemaddr~5_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [5])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [5])))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|addr [5]),
	.datac(\slave3_inst|sp|smemaddr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~5 .lut_mask = 16'hD8D8;
defparam \slave3_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \slave3_inst|sp|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector23~0 (
// Equation(s):
// \slave3_inst|sp|Selector23~0_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [6]))))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|addr [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~2_combout ),
	.datac(\slave3_inst|sp|addr [6]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \slave3_inst|sp|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~6 (
// Equation(s):
// \slave3_inst|sp|smemaddr~6_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [6]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [6]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [6]),
	.datad(\slave3_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~6 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \slave3_inst|sp|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector22~0 (
// Equation(s):
// \slave3_inst|sp|Selector22~0_combout  = (\slave3_inst|sp|Equal3~2_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [7]))))) # 
// (!\slave3_inst|sp|Equal3~2_combout  & (((\slave3_inst|sp|addr [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Equal3~2_combout ),
	.datac(\slave3_inst|sp|addr [7]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector22~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \slave3_inst|sp|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~7 (
// Equation(s):
// \slave3_inst|sp|smemaddr~7_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [7]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [7]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [7]),
	.datad(\slave3_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~7 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \slave3_inst|sp|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~3 (
// Equation(s):
// \slave3_inst|sp|Decoder0~3_combout  = (\slave3_inst|sp|counter [3] & \slave3_inst|sp|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~3 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector21~0 (
// Equation(s):
// \slave3_inst|sp|Selector21~0_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~3_combout  & ((\slave3_inst|sp|addr [8]))))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|addr [8]))))

	.dataa(\slave3_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [8]),
	.datad(\slave3_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector21~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \slave3_inst|sp|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~8 (
// Equation(s):
// \slave3_inst|sp|smemaddr~8_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [8]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [8]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [8]),
	.datad(\slave3_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~8 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \slave3_inst|sp|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector20~0 (
// Equation(s):
// \slave3_inst|sp|Selector20~0_combout  = (\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~3_combout  & ((\slave3_inst|sp|addr [9]))))) # 
// (!\slave3_inst|sp|Decoder1~3_combout  & (((\slave3_inst|sp|addr [9]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~3_combout ),
	.datac(\slave3_inst|sp|addr [9]),
	.datad(\slave3_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector20~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \slave3_inst|sp|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~9 (
// Equation(s):
// \slave3_inst|sp|smemaddr~9_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [9]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [9]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [9]),
	.datad(\slave3_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~9 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \slave3_inst|sp|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector19~0 (
// Equation(s):
// \slave3_inst|sp|Selector19~0_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~3_combout  & ((\slave3_inst|sp|addr [10]))))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|addr [10]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~2_combout ),
	.datac(\slave3_inst|sp|addr [10]),
	.datad(\slave3_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector19~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \slave3_inst|sp|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~10 (
// Equation(s):
// \slave3_inst|sp|smemaddr~10_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [10]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [10]))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [10]),
	.datad(\slave3_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~10 .lut_mask = 16'hFA50;
defparam \slave3_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \slave3_inst|sp|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector18~0 (
// Equation(s):
// \slave3_inst|sp|Selector18~0_combout  = (\slave3_inst|sp|Equal3~2_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~3_combout  & ((\slave3_inst|sp|addr [11]))))) # 
// (!\slave3_inst|sp|Equal3~2_combout  & (((\slave3_inst|sp|addr [11]))))

	.dataa(\slave3_inst|sp|Equal3~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [11]),
	.datad(\slave3_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector18~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \slave3_inst|sp|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[11] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~11 (
// Equation(s):
// \slave3_inst|sp|smemaddr~11_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [11])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [11])))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|addr [11]),
	.datac(\slave3_inst|sp|smemaddr [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~11 .lut_mask = 16'hD8D8;
defparam \slave3_inst|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \slave3_inst|sp|smemaddr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|wdata~0 (
// Equation(s):
// \slave3_inst|sp|wdata~0_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & ((\slave3_inst|sp|wdata [6]))))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|wdata [6]))))

	.dataa(\slave3_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [6]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \slave3_inst|sp|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~2 (
// Equation(s):
// \slave3_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [6]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \slave3_inst|sp|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [6],\slave3_inst|sp|smemwdata [5]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG160 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|Mux0~1_OTERM151_OTERM161 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG160 .is_wysiwyg = "true";
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \slave3_inst|sp|wdata~2 (
// Equation(s):
// \slave3_inst|sp|wdata~2_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & ((\slave3_inst|sp|wdata [4]))))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|wdata [4]))))

	.dataa(\slave3_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [4]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~2 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \slave3_inst|sp|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~4 (
// Equation(s):
// \slave3_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~4 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \slave3_inst|sp|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|wdata~3 (
// Equation(s):
// \slave3_inst|sp|wdata~3_combout  = (\slave3_inst|sp|Equal3~2_combout  & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & ((\slave3_inst|sp|wdata [7]))))) # 
// (!\slave3_inst|sp|Equal3~2_combout  & (((\slave3_inst|sp|wdata [7]))))

	.dataa(\slave3_inst|sp|Equal3~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [7]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~3 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \slave3_inst|sp|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~5 (
// Equation(s):
// \slave3_inst|sp|smemwdata~5_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [7]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~5 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \slave3_inst|sp|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [7],\slave3_inst|sp|smemwdata [4]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG162 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|Mux0~1_OTERM151_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG162 .is_wysiwyg = "true";
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|Mux0~0 (
// Equation(s):
// \slave3_inst|sp|Mux0~0_combout  = (\slave3_inst|sp|counter [2] & (((\slave3_inst|sp|counter [1])))) # (!\slave3_inst|sp|counter [2] & ((\slave3_inst|sp|counter [1] & ((\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\slave3_inst|sp|counter [1] & (\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\slave3_inst|sp|counter [1]),
	.datad(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~0 .lut_mask = 16'hF4A4;
defparam \slave3_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG164 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|Mux0~1_OTERM151_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG164 .is_wysiwyg = "true";
defparam \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|Mux0~1 (
// Equation(s):
// \slave3_inst|sp|Mux0~1_combout  = (\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83  & ((\slave3_inst|sp|Mux0~1_OTERM151_OTERM165  & ((\slave3_inst|sp|Mux0~1_OTERM151_OTERM163 ))) # (!\slave3_inst|sp|Mux0~1_OTERM151_OTERM165  & 
// (\slave3_inst|sp|Mux0~1_OTERM151_OTERM161 )))) # (!\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83  & (((\slave3_inst|sp|Mux0~1_OTERM151_OTERM165 ))))

	.dataa(\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83 ),
	.datab(\slave3_inst|sp|Mux0~1_OTERM151_OTERM161 ),
	.datac(\slave3_inst|sp|Mux0~1_OTERM151_OTERM163 ),
	.datad(\slave3_inst|sp|Mux0~1_OTERM151_OTERM165 ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~1 .lut_mask = 16'hF588;
defparam \slave3_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \slave3_inst|sp|srdata_OTERM21_NEW_REG36 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sp|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_NEW_REG36 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG72 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sp|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG72 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~4 (
// Equation(s):
// \slave3_inst|sp|Decoder1~4_combout  = (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal2~0_combout  & (!\slave3_inst|sp|counter [2] & \slave3_inst|sp|Decoder1~0_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|Equal2~0_combout ),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~4 .lut_mask = 16'h0400;
defparam \slave3_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|wdata~6 (
// Equation(s):
// \slave3_inst|sp|wdata~6_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder1~4_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder1~4_combout  & (\slave3_inst|sp|wdata [0])))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|wdata [0]))))

	.dataa(\slave3_inst|sp|Equal1~1_combout ),
	.datab(\slave3_inst|sp|Decoder1~4_combout ),
	.datac(\slave3_inst|sp|wdata [0]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~6 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \slave3_inst|sp|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~8 (
// Equation(s):
// \slave3_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [0])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave3_inst|sp|wdata [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~8 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \slave3_inst|sp|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~5 (
// Equation(s):
// \slave3_inst|sp|Decoder1~5_combout  = (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal2~1_combout  & (\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|Decoder1~0_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|Equal2~1_combout ),
	.datac(\slave3_inst|sp|Equal2~0_combout ),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~5 .lut_mask = 16'h4000;
defparam \slave3_inst|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \slave3_inst|sp|wdata~7 (
// Equation(s):
// \slave3_inst|sp|wdata~7_combout  = (\slave3_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~5_combout  & ((\slave3_inst|sp|wdata [3])))

	.dataa(gnd),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [3]),
	.datad(\slave3_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~7 .lut_mask = 16'hCCF0;
defparam \slave3_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \slave3_inst|sp|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~9 (
// Equation(s):
// \slave3_inst|sp|smemwdata~9_combout  = (\slave3_inst|sp|wdata [3] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_inst|sp|wdata [3]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~9 .lut_mask = 16'hC0C0;
defparam \slave3_inst|sp|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \slave3_inst|sp|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [3],\slave3_inst|sp|smemwdata [0]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG76 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG76 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \slave3_inst|sp|wdata~4 (
// Equation(s):
// \slave3_inst|sp|wdata~4_combout  = (\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|Decoder1~4_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder1~4_combout  & (\slave3_inst|sp|wdata [1])))) # 
// (!\slave3_inst|sp|Decoder1~3_combout  & (((\slave3_inst|sp|wdata [1]))))

	.dataa(\slave3_inst|sp|Decoder1~3_combout ),
	.datab(\slave3_inst|sp|Decoder1~4_combout ),
	.datac(\slave3_inst|sp|wdata [1]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~4 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \slave3_inst|sp|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~6 (
// Equation(s):
// \slave3_inst|sp|smemwdata~6_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N15
dffeas \slave3_inst|sp|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \slave3_inst|sp|wdata~5 (
// Equation(s):
// \slave3_inst|sp|wdata~5_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder1~4_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder1~4_combout  & (\slave3_inst|sp|wdata [2])))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|wdata [2]))))

	.dataa(\slave3_inst|sp|Decoder1~2_combout ),
	.datab(\slave3_inst|sp|Decoder1~4_combout ),
	.datac(\slave3_inst|sp|wdata [2]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~5 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \slave3_inst|sp|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~7 (
// Equation(s):
// \slave3_inst|sp|smemwdata~7_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~7 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N5
dffeas \slave3_inst|sp|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [2],\slave3_inst|sp|smemwdata [1]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder (
// Equation(s):
// \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder_combout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder .lut_mask = 16'hFF00;
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG74 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG74 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder (
// Equation(s):
// \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder_combout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder .lut_mask = 16'hFF00;
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG152 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG152 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG154 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM155 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG154 .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \slave3_inst|sp|Mux0~2 (
// Equation(s):
// \slave3_inst|sp|Mux0~2_combout  = (\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83  & ((\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153 ) # ((\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 )))) # (!\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83  & 
// (((\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM155  & !\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 ))))

	.dataa(\slave3_inst|sp|srdata_OTERM21_OTERM39_OTERM83 ),
	.datab(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153 ),
	.datac(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM155 ),
	.datad(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~2 .lut_mask = 16'hAAD8;
defparam \slave3_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \slave3_inst|sp|Mux0~3 (
// Equation(s):
// \slave3_inst|sp|Mux0~3_combout  = (\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73  & ((\slave3_inst|sp|Mux0~2_combout  & (\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM77 )) # (!\slave3_inst|sp|Mux0~2_combout  & 
// ((\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75 ))))) # (!\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73  & (((\slave3_inst|sp|Mux0~2_combout ))))

	.dataa(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM73 ),
	.datab(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM77 ),
	.datac(\slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75 ),
	.datad(\slave3_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~3 .lut_mask = 16'hDDA0;
defparam \slave3_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \slave3_inst|sp|srdata~0 (
// Equation(s):
// \slave3_inst|sp|srdata~0_combout  = (\slave3_inst|sp|srdata_OTERM21_OTERM37  & (\slave3_inst|sp|Mux0~1_combout )) # (!\slave3_inst|sp|srdata_OTERM21_OTERM37  & ((\slave3_inst|sp|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\slave3_inst|sp|Mux0~1_combout ),
	.datac(\slave3_inst|sp|srdata_OTERM21_OTERM37 ),
	.datad(\slave3_inst|sp|Mux0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata~0 .lut_mask = 16'hCFC0;
defparam \slave3_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \slave3_inst|sp|srdata~1 (
// Equation(s):
// \slave3_inst|sp|srdata~1_combout  = (\slave3_inst|sp|srdata_OTERM23  & ((\slave3_inst|sp|srdata_OTERM19  & (\slave3_inst|sp|srdata_OTERM17 )) # (!\slave3_inst|sp|srdata_OTERM19  & ((\slave3_inst|sp|srdata~0_combout ))))) # (!\slave3_inst|sp|srdata_OTERM23 
//  & (((\slave3_inst|sp|srdata_OTERM17 ))))

	.dataa(\slave3_inst|sp|srdata_OTERM23 ),
	.datab(\slave3_inst|sp|srdata_OTERM19 ),
	.datac(\slave3_inst|sp|srdata_OTERM17 ),
	.datad(\slave3_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata~1 .lut_mask = 16'hF2D0;
defparam \slave3_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \slave2_inst|sp|srdata_NEW_REG14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG14 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM11~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM11~feeder_combout  = \slave2_inst|sp|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM11~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|srdata_OTERM11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \slave2_inst|sp|srdata_NEW_REG10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG10 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \slave2_inst|sp|srdata_NEW_REG8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_NEW_REG8 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG56 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG56 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector17~0 (
// Equation(s):
// \slave2_inst|sp|Selector17~0_combout  = (\slave2_inst|sp|smemwen~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.IDLE~q ) # (\slave2_inst|sp|state.WDATA~q ))))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(\slave2_inst|sp|smemwen~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~0 .lut_mask = 16'hCCC8;
defparam \slave2_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~1 (
// Equation(s):
// \slave2_inst|sp|smemwdata~1_combout  = (\slave2_inst|sp|state.SREADY~q  & \slave2_inst|sp|mode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.SREADY~q ),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~1 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector17~1 (
// Equation(s):
// \slave2_inst|sp|Selector17~1_combout  = (\slave2_inst|sp|Selector17~0_combout ) # ((\slave2_inst|sp|smemwdata~1_combout ) # ((\slave2_inst|sp|Equal3~1_combout  & \slave2_inst|sp|Decoder1~0_combout )))

	.dataa(\slave2_inst|sp|Selector17~0_combout ),
	.datab(\slave2_inst|sp|Equal3~1_combout ),
	.datac(\slave2_inst|sp|smemwdata~1_combout ),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~1 .lut_mask = 16'hFEFA;
defparam \slave2_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \slave2_inst|sp|smemwen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~3 (
// Equation(s):
// \slave2_inst|sp|Decoder1~3_combout  = (\slave2_inst|sp|counter [0] & !\slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~3 .lut_mask = 16'h00F0;
defparam \slave2_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~4 (
// Equation(s):
// \slave2_inst|sp|Decoder1~4_combout  = (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Decoder1~0_combout )))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~4 .lut_mask = 16'h0400;
defparam \slave2_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \slave2_inst|sp|wdata~4 (
// Equation(s):
// \slave2_inst|sp|wdata~4_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~4_combout  & ((\slave2_inst|sp|wdata [1]))))) # 
// (!\slave2_inst|sp|Decoder1~3_combout  & (((\slave2_inst|sp|wdata [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~3_combout ),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(\slave2_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~4 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \slave2_inst|sp|wdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~6 (
// Equation(s):
// \slave2_inst|sp|smemwdata~6_combout  = (\slave2_inst|sp|wdata [1] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \slave2_inst|sp|smemwdata[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~0 (
// Equation(s):
// \slave2_inst|sp|Decoder0~0_combout  = (\slave2_inst|sp|Equal2~0_combout  & (!\slave2_inst|sp|counter [2] & (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|WideOr8~0_combout )))

	.dataa(\slave2_inst|sp|Equal2~0_combout ),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~0 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~1 (
// Equation(s):
// \slave2_inst|sp|Decoder0~1_combout  = (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Decoder0~0_combout )

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~1 .lut_mask = 16'h5500;
defparam \slave2_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector29~0 (
// Equation(s):
// \slave2_inst|sp|Selector29~0_combout  = (\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|Equal1~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Equal1~1_combout  & (\slave2_inst|sp|addr [0])))) # 
// (!\slave2_inst|sp|Decoder0~1_combout  & (((\slave2_inst|sp|addr [0]))))

	.dataa(\slave2_inst|sp|Decoder0~1_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|addr [0]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector29~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \slave2_inst|sp|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~0 (
// Equation(s):
// \slave2_inst|sp|smemaddr~0_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [0]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [0]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [0]),
	.datad(\slave2_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~0 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \slave2_inst|sp|smemaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector28~0 (
// Equation(s):
// \slave2_inst|sp|Selector28~0_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [1]))))) # 
// (!\slave2_inst|sp|Decoder1~3_combout  & (((\slave2_inst|sp|addr [1]))))

	.dataa(\slave2_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [1]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \slave2_inst|sp|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~1 (
// Equation(s):
// \slave2_inst|sp|smemaddr~1_combout  = (\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|addr [1])) # (!\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|smemaddr [1])))

	.dataa(gnd),
	.datab(\slave2_inst|sp|addr [1]),
	.datac(\slave2_inst|sp|smemaddr [1]),
	.datad(\slave2_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~1 .lut_mask = 16'hCCF0;
defparam \slave2_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \slave2_inst|sp|smemaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~2 (
// Equation(s):
// \slave2_inst|sp|Decoder1~2_combout  = (!\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~2 .lut_mask = 16'h0F00;
defparam \slave2_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector27~0 (
// Equation(s):
// \slave2_inst|sp|Selector27~0_combout  = (\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|Decoder1~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder1~2_combout  & (\slave2_inst|sp|addr [2])))) # 
// (!\slave2_inst|sp|Decoder0~1_combout  & (((\slave2_inst|sp|addr [2]))))

	.dataa(\slave2_inst|sp|Decoder0~1_combout ),
	.datab(\slave2_inst|sp|Decoder1~2_combout ),
	.datac(\slave2_inst|sp|addr [2]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector27~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \slave2_inst|sp|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~2 (
// Equation(s):
// \slave2_inst|sp|smemaddr~2_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [2]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [2]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [2]),
	.datad(\slave2_inst|sp|addr [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~2 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \slave2_inst|sp|smemaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector26~0 (
// Equation(s):
// \slave2_inst|sp|Selector26~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [3]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [3]))))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [3]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \slave2_inst|sp|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~3 (
// Equation(s):
// \slave2_inst|sp|smemaddr~3_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [3]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [3]),
	.datad(\slave2_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \slave2_inst|sp|smemaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \slave2_inst|sp|Equal3~2 (
// Equation(s):
// \slave2_inst|sp|Equal3~2_combout  = (\slave2_inst|sp|counter [2] & !\slave2_inst|sp|counter [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~2 .lut_mask = 16'h00F0;
defparam \slave2_inst|sp|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~2 (
// Equation(s):
// \slave2_inst|sp|Decoder0~2_combout  = (\slave2_inst|sp|Equal3~2_combout  & (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|WideOr8~0_combout )))

	.dataa(\slave2_inst|sp|Equal3~2_combout ),
	.datab(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~2 .lut_mask = 16'h8000;
defparam \slave2_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector25~0 (
// Equation(s):
// \slave2_inst|sp|Selector25~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder0~2_combout  & (\slave2_inst|sp|addr [4])))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [4]))))

	.dataa(\slave2_inst|sp|Equal1~1_combout ),
	.datab(\slave2_inst|sp|Decoder0~2_combout ),
	.datac(\slave2_inst|sp|addr [4]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector25~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \slave2_inst|sp|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~4 (
// Equation(s):
// \slave2_inst|sp|smemaddr~4_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [4]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [4]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [4]),
	.datad(\slave2_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~4 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \slave2_inst|sp|smemaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector24~0 (
// Equation(s):
// \slave2_inst|sp|Selector24~0_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [5]))))) # 
// (!\slave2_inst|sp|Decoder1~3_combout  & (((\slave2_inst|sp|addr [5]))))

	.dataa(\slave2_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [5]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector24~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \slave2_inst|sp|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~5 (
// Equation(s):
// \slave2_inst|sp|smemaddr~5_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [5]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [5]),
	.datad(\slave2_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \slave2_inst|sp|smemaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector23~0 (
// Equation(s):
// \slave2_inst|sp|Selector23~0_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [6]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|addr [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~2_combout ),
	.datac(\slave2_inst|sp|addr [6]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \slave2_inst|sp|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~6 (
// Equation(s):
// \slave2_inst|sp|smemaddr~6_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [6]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [6]),
	.datad(\slave2_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \slave2_inst|sp|smemaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector22~0 (
// Equation(s):
// \slave2_inst|sp|Selector22~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave2_inst|sp|Decoder0~2_combout  & (\slave2_inst|sp|addr [7])))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [7]))))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\slave2_inst|sp|Decoder0~2_combout ),
	.datac(\slave2_inst|sp|addr [7]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector22~0 .lut_mask = 16'hF870;
defparam \slave2_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \slave2_inst|sp|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~7 (
// Equation(s):
// \slave2_inst|sp|smemaddr~7_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [7]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [7]),
	.datad(\slave2_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \slave2_inst|sp|smemaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~3 (
// Equation(s):
// \slave2_inst|sp|Decoder0~3_combout  = (\slave2_inst|sp|counter [3] & \slave2_inst|sp|Decoder0~0_combout )

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~3 .lut_mask = 16'hAA00;
defparam \slave2_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector21~0 (
// Equation(s):
// \slave2_inst|sp|Selector21~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [8]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [8]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|addr [8]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector21~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \slave2_inst|sp|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~8 (
// Equation(s):
// \slave2_inst|sp|smemaddr~8_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [8]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [8]),
	.datad(\slave2_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \slave2_inst|sp|smemaddr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector20~0 (
// Equation(s):
// \slave2_inst|sp|Selector20~0_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [9]))))) # 
// (!\slave2_inst|sp|Decoder1~3_combout  & (((\slave2_inst|sp|addr [9]))))

	.dataa(\slave2_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [9]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector20~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \slave2_inst|sp|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~9 (
// Equation(s):
// \slave2_inst|sp|smemaddr~9_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [9]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [9]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [9]),
	.datad(\slave2_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~9 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \slave2_inst|sp|smemaddr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector19~0 (
// Equation(s):
// \slave2_inst|sp|Selector19~0_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [10]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|addr [10]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~2_combout ),
	.datac(\slave2_inst|sp|addr [10]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector19~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \slave2_inst|sp|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~10 (
// Equation(s):
// \slave2_inst|sp|smemaddr~10_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [10]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [10]),
	.datad(\slave2_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \slave2_inst|sp|smemaddr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector18~0 (
// Equation(s):
// \slave2_inst|sp|Selector18~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|addr [11]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [11]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|addr [11]),
	.datad(\slave2_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector18~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \slave2_inst|sp|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~11 (
// Equation(s):
// \slave2_inst|sp|smemaddr~11_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [11]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [11]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [11]),
	.datad(\slave2_inst|sp|addr [11]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~11 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \slave2_inst|sp|smemaddr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \slave2_inst|sp|wdata~5 (
// Equation(s):
// \slave2_inst|sp|wdata~5_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~4_combout  & ((\slave2_inst|sp|wdata [2]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|wdata [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~2_combout ),
	.datac(\slave2_inst|sp|wdata [2]),
	.datad(\slave2_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~5 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \slave2_inst|sp|wdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~7 (
// Equation(s):
// \slave2_inst|sp|smemwdata~7_combout  = (\slave2_inst|sp|wdata [2] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|wdata [2]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~7 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \slave2_inst|sp|smemwdata[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [2],\slave2_inst|sp|smemwdata [1]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG58 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG58 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \slave2_inst|sp|wdata~6 (
// Equation(s):
// \slave2_inst|sp|wdata~6_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~4_combout  & ((\slave2_inst|sp|wdata [0]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|wdata [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|wdata [0]),
	.datad(\slave2_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~6 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \slave2_inst|sp|wdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~8 (
// Equation(s):
// \slave2_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~8 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \slave2_inst|sp|smemwdata[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~5 (
// Equation(s):
// \slave2_inst|sp|Decoder1~5_combout  = (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal2~2_combout  & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Decoder1~0_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|Equal2~2_combout ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~5 .lut_mask = 16'h4000;
defparam \slave2_inst|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \slave2_inst|sp|wdata~7 (
// Equation(s):
// \slave2_inst|sp|wdata~7_combout  = (\slave2_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~5_combout  & ((\slave2_inst|sp|wdata [3])))

	.dataa(gnd),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [3]),
	.datad(\slave2_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~7 .lut_mask = 16'hCCF0;
defparam \slave2_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \slave2_inst|sp|wdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~9 (
// Equation(s):
// \slave2_inst|sp|smemwdata~9_combout  = (\slave2_inst|sp|wdata [3] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [3]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~9 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \slave2_inst|sp|smemwdata[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [3],\slave2_inst|sp|smemwdata [0]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG60 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG60 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG146 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG146 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder_combout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG148 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG148 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG66 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG66 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \slave2_inst|sp|Mux0~2 (
// Equation(s):
// \slave2_inst|sp|Mux0~2_combout  = (\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & (((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 )))) # (!\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & ((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67  & 
// (\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM147 )) # (!\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67  & ((\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149 )))))

	.dataa(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57 ),
	.datab(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM147 ),
	.datac(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149 ),
	.datad(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~2 .lut_mask = 16'hEE50;
defparam \slave2_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \slave2_inst|sp|Mux0~3 (
// Equation(s):
// \slave2_inst|sp|Mux0~3_combout  = (\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & ((\slave2_inst|sp|Mux0~2_combout  & ((\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM61 ))) # (!\slave2_inst|sp|Mux0~2_combout  & 
// (\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM59 )))) # (!\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & (((\slave2_inst|sp|Mux0~2_combout ))))

	.dataa(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57 ),
	.datab(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM59 ),
	.datac(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM61 ),
	.datad(\slave2_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~3 .lut_mask = 16'hF588;
defparam \slave2_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \slave2_inst|sp|srdata_OTERM13_NEW_REG30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sp|counter [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_NEW_REG30 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|Decoder1~0_combout )))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1 .lut_mask = 16'h0800;
defparam \slave2_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \slave2_inst|sp|wdata~2 (
// Equation(s):
// \slave2_inst|sp|wdata~2_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|wdata [4]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|wdata [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|wdata [4]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~2 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \slave2_inst|sp|wdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~4 (
// Equation(s):
// \slave2_inst|sp|smemwdata~4_combout  = (\slave2_inst|sp|wdata [4] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|wdata [4]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~4 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \slave2_inst|sp|smemwdata[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \slave2_inst|sp|wdata~3 (
// Equation(s):
// \slave2_inst|sp|wdata~3_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|wdata [7]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|wdata [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|wdata [7]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \slave2_inst|sp|wdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~5 (
// Equation(s):
// \slave2_inst|sp|smemwdata~5_combout  = (\slave2_inst|sp|wdata [7] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|wdata [7]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~5 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \slave2_inst|sp|smemwdata[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [7],\slave2_inst|sp|smemwdata [4]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder_combout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder .lut_mask = 16'hF0F0;
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG68 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG68 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \slave2_inst|sp|wdata~1 (
// Equation(s):
// \slave2_inst|sp|wdata~1_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|wdata [5]))))) # 
// (!\slave2_inst|sp|Decoder1~3_combout  & (((\slave2_inst|sp|wdata [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~3_combout ),
	.datac(\slave2_inst|sp|wdata [5]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~1 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \slave2_inst|sp|wdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~3 (
// Equation(s):
// \slave2_inst|sp|smemwdata~3_combout  = (\slave2_inst|sp|wdata [5] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|wdata [5]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~3 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \slave2_inst|sp|smemwdata[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \slave2_inst|sp|wdata~0 (
// Equation(s):
// \slave2_inst|sp|wdata~0_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|wdata [6]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|wdata [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder1~2_combout ),
	.datac(\slave2_inst|sp|wdata [6]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \slave2_inst|sp|wdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~2 (
// Equation(s):
// \slave2_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [6]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \slave2_inst|sp|smemwdata[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [6],\slave2_inst|sp|smemwdata [5]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG64 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG64 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG156 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG156 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder (
// Equation(s):
// \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder_combout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG158 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG158 .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \slave2_inst|sp|Mux0~0 (
// Equation(s):
// \slave2_inst|sp|Mux0~0_combout  = (\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & ((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ) # ((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM157 )))) # (!\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57  & 
// (!\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67  & ((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159 ))))

	.dataa(\slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM57 ),
	.datab(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ),
	.datac(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM157 ),
	.datad(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~0 .lut_mask = 16'hB9A8;
defparam \slave2_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \slave2_inst|sp|Mux0~1 (
// Equation(s):
// \slave2_inst|sp|Mux0~1_combout  = (\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67  & ((\slave2_inst|sp|Mux0~0_combout  & (\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69 )) # (!\slave2_inst|sp|Mux0~0_combout  & 
// ((\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM65 ))))) # (!\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67  & (((\slave2_inst|sp|Mux0~0_combout ))))

	.dataa(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69 ),
	.datab(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM67 ),
	.datac(\slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM65 ),
	.datad(\slave2_inst|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~1 .lut_mask = 16'hBBC0;
defparam \slave2_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \slave2_inst|sp|srdata~0 (
// Equation(s):
// \slave2_inst|sp|srdata~0_combout  = (\slave2_inst|sp|srdata_OTERM13_OTERM31  & ((\slave2_inst|sp|Mux0~1_combout ))) # (!\slave2_inst|sp|srdata_OTERM13_OTERM31  & (\slave2_inst|sp|Mux0~3_combout ))

	.dataa(\slave2_inst|sp|Mux0~3_combout ),
	.datab(gnd),
	.datac(\slave2_inst|sp|srdata_OTERM13_OTERM31 ),
	.datad(\slave2_inst|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~0 .lut_mask = 16'hFA0A;
defparam \slave2_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \slave2_inst|sp|srdata~1 (
// Equation(s):
// \slave2_inst|sp|srdata~1_combout  = (\slave2_inst|sp|srdata_OTERM15  & ((\slave2_inst|sp|srdata_OTERM11  & (\slave2_inst|sp|srdata_OTERM9 )) # (!\slave2_inst|sp|srdata_OTERM11  & ((\slave2_inst|sp|srdata~0_combout ))))) # (!\slave2_inst|sp|srdata_OTERM15  
// & (((\slave2_inst|sp|srdata_OTERM9 ))))

	.dataa(\slave2_inst|sp|srdata_OTERM15 ),
	.datab(\slave2_inst|sp|srdata_OTERM11 ),
	.datac(\slave2_inst|sp|srdata_OTERM9 ),
	.datad(\slave2_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~1 .lut_mask = 16'hF2D0;
defparam \slave2_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~0_combout  = (\bus_inst|decoder|ssel [0] & (((!\bus_inst|decoder|ssel [1] & \slave2_inst|sp|srdata~1_combout )))) # (!\bus_inst|decoder|ssel [0] & (\slave3_inst|sp|srdata~1_combout  & (\bus_inst|decoder|ssel [1])))

	.dataa(\slave3_inst|sp|srdata~1_combout ),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\slave2_inst|sp|srdata~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~0 .lut_mask = 16'h2C20;
defparam \bus_inst|rdata_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~1_combout  = (\bus_inst|rdata_mux|Mux0~0_combout ) # ((\slave1_inst|sp|srdata~1_combout  & (\bus_inst|decoder|ssel [0] $ (!\bus_inst|decoder|ssel [1]))))

	.dataa(\slave1_inst|sp|srdata~1_combout ),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~1 .lut_mask = 16'hFF82;
defparam \bus_inst|rdata_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \master2_port|rdata[5]_NEW_REG92 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bus_inst|rdata_mux|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[5]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[5]_NEW_REG92 .is_wysiwyg = "true";
defparam \master2_port|rdata[5]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \master1_port|rdata~0 (
// Equation(s):
// \master1_port|rdata~0_combout  = (\master1_port|rdata[5]_OTERM109  & (((\master1_port|rdata[0]_OTERM133 )))) # (!\master1_port|rdata[5]_OTERM109  & ((\master1_port|rdata[4]_OTERM115  & ((\master2_port|rdata[5]_OTERM93 ))) # 
// (!\master1_port|rdata[4]_OTERM115  & (\master1_port|rdata[0]_OTERM133 ))))

	.dataa(\master1_port|rdata[5]_OTERM109 ),
	.datab(\master1_port|rdata[4]_OTERM115 ),
	.datac(\master1_port|rdata[0]_OTERM133 ),
	.datad(\master2_port|rdata[5]_OTERM93 ),
	.cin(gnd),
	.combout(\master1_port|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~0 .lut_mask = 16'hF4B0;
defparam \master1_port|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \master2_port|rdata[5]_OTERM91~feeder (
// Equation(s):
// \master2_port|rdata[5]_OTERM91~feeder_combout  = \master2_port|counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|rdata[5]_OTERM91~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata[5]_OTERM91~feeder .lut_mask = 16'hF0F0;
defparam \master2_port|rdata[5]_OTERM91~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \master2_port|rdata[5]_NEW_REG90 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata[5]_OTERM91~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[5]_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[5]_NEW_REG90 .is_wysiwyg = "true";
defparam \master2_port|rdata[5]_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \master2_port|rdata[0]_NEW_REG126 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[0]_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[0]_NEW_REG126 .is_wysiwyg = "true";
defparam \master2_port|rdata[0]_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \master2_port|Decoder0~0 (
// Equation(s):
// \master2_port|Decoder0~0_combout  = (!\master2_port|counter [3] & (\master2_port|state.RDATA~q  & (\master2_port|Equal1~0_combout  & \bus_inst|rctrl_mux|Mux0~1_combout )))

	.dataa(\master2_port|counter [3]),
	.datab(\master2_port|state.RDATA~q ),
	.datac(\master2_port|Equal1~0_combout ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Decoder0~0 .lut_mask = 16'h4000;
defparam \master2_port|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \master2_port|Decoder0~1 (
// Equation(s):
// \master2_port|Decoder0~1_combout  = (!\master2_port|counter [0] & (!\master2_port|counter [1] & \master2_port|Decoder0~0_combout ))

	.dataa(\master2_port|counter [0]),
	.datab(gnd),
	.datac(\master2_port|counter [1]),
	.datad(\master2_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Decoder0~1 .lut_mask = 16'h0500;
defparam \master2_port|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \master2_port|rdata[4]_NEW_REG98 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[4]_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[4]_NEW_REG98 .is_wysiwyg = "true";
defparam \master2_port|rdata[4]_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \master2_port|rdata~0 (
// Equation(s):
// \master2_port|rdata~0_combout  = (\master2_port|rdata[5]_OTERM91  & (((\master2_port|rdata[0]_OTERM127 )))) # (!\master2_port|rdata[5]_OTERM91  & ((\master2_port|rdata[4]_OTERM99  & (\master2_port|rdata[5]_OTERM93 )) # (!\master2_port|rdata[4]_OTERM99  & 
// ((\master2_port|rdata[0]_OTERM127 )))))

	.dataa(\master2_port|rdata[5]_OTERM91 ),
	.datab(\master2_port|rdata[5]_OTERM93 ),
	.datac(\master2_port|rdata[0]_OTERM127 ),
	.datad(\master2_port|rdata[4]_OTERM99 ),
	.cin(gnd),
	.combout(\master2_port|rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~0 .lut_mask = 16'hE4F0;
defparam \master2_port|rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \display_data[0]~0 (
// Equation(s):
// \display_data[0]~0_combout  = (\captured_master~q  & ((\master2_port|rdata~0_combout ))) # (!\captured_master~q  & (\master1_port|rdata~0_combout ))

	.dataa(\master1_port|rdata~0_combout ),
	.datab(\master2_port|rdata~0_combout ),
	.datac(gnd),
	.datad(\captured_master~q ),
	.cin(gnd),
	.combout(\display_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[0]~0 .lut_mask = 16'hCCAA;
defparam \display_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \data_pattern[0]~_wirecell (
// Equation(s):
// \data_pattern[0]~_wirecell_combout  = !data_pattern[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_pattern[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \data_pattern[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \display_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[0]~0_combout ),
	.asdata(\data_pattern[0]~_wirecell_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[0] .is_wysiwyg = "true";
defparam \display_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \master1_port|Decoder0~2 (
// Equation(s):
// \master1_port|Decoder0~2_combout  = (\master1_port|counter [0] & (!\master1_port|counter [1] & \master1_port|Decoder0~0_combout ))

	.dataa(\master1_port|counter [0]),
	.datab(gnd),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Decoder0~2 .lut_mask = 16'h0A00;
defparam \master1_port|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \master1_port|rdata[5]_NEW_REG110 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[5]_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[5]_NEW_REG110 .is_wysiwyg = "true";
defparam \master1_port|rdata[5]_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \master1_port|rdata[1]_NEW_REG130 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[1]_OTERM131 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[1]_NEW_REG130 .is_wysiwyg = "true";
defparam \master1_port|rdata[1]_NEW_REG130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \master1_port|rdata~1 (
// Equation(s):
// \master1_port|rdata~1_combout  = (\master1_port|rdata[5]_OTERM111  & ((\master1_port|rdata[5]_OTERM109  & ((\master1_port|rdata[1]_OTERM131 ))) # (!\master1_port|rdata[5]_OTERM109  & (\master2_port|rdata[5]_OTERM93 )))) # (!\master1_port|rdata[5]_OTERM111 
//  & (((\master1_port|rdata[1]_OTERM131 ))))

	.dataa(\master2_port|rdata[5]_OTERM93 ),
	.datab(\master1_port|rdata[5]_OTERM111 ),
	.datac(\master1_port|rdata[1]_OTERM131 ),
	.datad(\master1_port|rdata[5]_OTERM109 ),
	.cin(gnd),
	.combout(\master1_port|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~1 .lut_mask = 16'hF0B8;
defparam \master1_port|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \master2_port|rdata[1]_NEW_REG124 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[1]_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[1]_NEW_REG124 .is_wysiwyg = "true";
defparam \master2_port|rdata[1]_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \master2_port|Decoder0~2 (
// Equation(s):
// \master2_port|Decoder0~2_combout  = (\master2_port|counter [0] & (!\master2_port|counter [1] & \master2_port|Decoder0~0_combout ))

	.dataa(\master2_port|counter [0]),
	.datab(gnd),
	.datac(\master2_port|counter [1]),
	.datad(\master2_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Decoder0~2 .lut_mask = 16'h0A00;
defparam \master2_port|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \master2_port|rdata[5]_NEW_REG94 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[5]_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[5]_NEW_REG94 .is_wysiwyg = "true";
defparam \master2_port|rdata[5]_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \master2_port|rdata~1 (
// Equation(s):
// \master2_port|rdata~1_combout  = (\master2_port|rdata[5]_OTERM91  & (((\master2_port|rdata[1]_OTERM125 )))) # (!\master2_port|rdata[5]_OTERM91  & ((\master2_port|rdata[5]_OTERM95  & (\master2_port|rdata[5]_OTERM93 )) # (!\master2_port|rdata[5]_OTERM95  & 
// ((\master2_port|rdata[1]_OTERM125 )))))

	.dataa(\master2_port|rdata[5]_OTERM91 ),
	.datab(\master2_port|rdata[5]_OTERM93 ),
	.datac(\master2_port|rdata[1]_OTERM125 ),
	.datad(\master2_port|rdata[5]_OTERM95 ),
	.cin(gnd),
	.combout(\master2_port|rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~1 .lut_mask = 16'hE4F0;
defparam \master2_port|rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \display_data[1]~1 (
// Equation(s):
// \display_data[1]~1_combout  = (\captured_master~q  & ((\master2_port|rdata~1_combout ))) # (!\captured_master~q  & (\master1_port|rdata~1_combout ))

	.dataa(\master1_port|rdata~1_combout ),
	.datab(\master2_port|rdata~1_combout ),
	.datac(gnd),
	.datad(\captured_master~q ),
	.cin(gnd),
	.combout(\display_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[1]~1 .lut_mask = 16'hCCAA;
defparam \display_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \display_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[1]~1_combout ),
	.asdata(data_pattern[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[1] .is_wysiwyg = "true";
defparam \display_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \master1_port|Decoder0~3 (
// Equation(s):
// \master1_port|Decoder0~3_combout  = (!\master1_port|counter [2] & (\master1_port|counter [1] & \master1_port|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\master1_port|counter [2]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Decoder0~3 .lut_mask = 16'h3000;
defparam \master1_port|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \master1_port|rdata[3]_NEW_REG120 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[3]_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[3]_NEW_REG120 .is_wysiwyg = "true";
defparam \master1_port|rdata[3]_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \master1_port|rdata[2]_NEW_REG128 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[2]_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[2]_NEW_REG128 .is_wysiwyg = "true";
defparam \master1_port|rdata[2]_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \master1_port|rdata[3]_OTERM119~feeder (
// Equation(s):
// \master1_port|rdata[3]_OTERM119~feeder_combout  = \master1_port|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master1_port|counter [0]),
	.cin(gnd),
	.combout(\master1_port|rdata[3]_OTERM119~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata[3]_OTERM119~feeder .lut_mask = 16'hFF00;
defparam \master1_port|rdata[3]_OTERM119~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \master1_port|rdata[3]_NEW_REG118 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata[3]_OTERM119~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[3]_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[3]_NEW_REG118 .is_wysiwyg = "true";
defparam \master1_port|rdata[3]_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \master1_port|rdata~2 (
// Equation(s):
// \master1_port|rdata~2_combout  = (\master1_port|rdata[3]_OTERM121  & ((\master1_port|rdata[3]_OTERM119  & ((\master1_port|rdata[2]_OTERM129 ))) # (!\master1_port|rdata[3]_OTERM119  & (\master2_port|rdata[5]_OTERM93 )))) # (!\master1_port|rdata[3]_OTERM121 
//  & (((\master1_port|rdata[2]_OTERM129 ))))

	.dataa(\master2_port|rdata[5]_OTERM93 ),
	.datab(\master1_port|rdata[3]_OTERM121 ),
	.datac(\master1_port|rdata[2]_OTERM129 ),
	.datad(\master1_port|rdata[3]_OTERM119 ),
	.cin(gnd),
	.combout(\master1_port|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~2 .lut_mask = 16'hF0B8;
defparam \master1_port|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \master2_port|rdata[3]_OTERM103~feeder (
// Equation(s):
// \master2_port|rdata[3]_OTERM103~feeder_combout  = \master2_port|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|rdata[3]_OTERM103~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata[3]_OTERM103~feeder .lut_mask = 16'hF0F0;
defparam \master2_port|rdata[3]_OTERM103~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \master2_port|rdata[3]_NEW_REG102 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata[3]_OTERM103~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[3]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[3]_NEW_REG102 .is_wysiwyg = "true";
defparam \master2_port|rdata[3]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \master2_port|Decoder0~3 (
// Equation(s):
// \master2_port|Decoder0~3_combout  = (\master2_port|counter [1] & (!\master2_port|counter [2] & \master2_port|Decoder0~0_combout ))

	.dataa(\master2_port|counter [1]),
	.datab(gnd),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Decoder0~3 .lut_mask = 16'h0A00;
defparam \master2_port|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \master2_port|rdata[3]_NEW_REG104 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[3]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[3]_NEW_REG104 .is_wysiwyg = "true";
defparam \master2_port|rdata[3]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \master2_port|rdata[2]_NEW_REG122 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[2]_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[2]_NEW_REG122 .is_wysiwyg = "true";
defparam \master2_port|rdata[2]_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \master2_port|rdata~2 (
// Equation(s):
// \master2_port|rdata~2_combout  = (\master2_port|rdata[3]_OTERM103  & (((\master2_port|rdata[2]_OTERM123 )))) # (!\master2_port|rdata[3]_OTERM103  & ((\master2_port|rdata[3]_OTERM105  & ((\master2_port|rdata[5]_OTERM93 ))) # 
// (!\master2_port|rdata[3]_OTERM105  & (\master2_port|rdata[2]_OTERM123 ))))

	.dataa(\master2_port|rdata[3]_OTERM103 ),
	.datab(\master2_port|rdata[3]_OTERM105 ),
	.datac(\master2_port|rdata[2]_OTERM123 ),
	.datad(\master2_port|rdata[5]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_port|rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~2 .lut_mask = 16'hF4B0;
defparam \master2_port|rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \display_data[2]~2 (
// Equation(s):
// \display_data[2]~2_combout  = (\captured_master~q  & ((\master2_port|rdata~2_combout ))) # (!\captured_master~q  & (\master1_port|rdata~2_combout ))

	.dataa(\master1_port|rdata~2_combout ),
	.datab(\captured_master~q ),
	.datac(gnd),
	.datad(\master2_port|rdata~2_combout ),
	.cin(gnd),
	.combout(\display_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[2]~2 .lut_mask = 16'hEE22;
defparam \display_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \data_pattern[2]~_wirecell (
// Equation(s):
// \data_pattern[2]~_wirecell_combout  = !data_pattern[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_pattern[2]),
	.cin(gnd),
	.combout(\data_pattern[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[2]~_wirecell .lut_mask = 16'h00FF;
defparam \data_pattern[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \display_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[2]~2_combout ),
	.asdata(\data_pattern[2]~_wirecell_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[2] .is_wysiwyg = "true";
defparam \display_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \master1_port|rdata[3]_NEW_REG116 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[3]_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[3]_NEW_REG116 .is_wysiwyg = "true";
defparam \master1_port|rdata[3]_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \master1_port|rdata~3 (
// Equation(s):
// \master1_port|rdata~3_combout  = (\master1_port|rdata[3]_OTERM121  & ((\master1_port|rdata[3]_OTERM119  & (\master2_port|rdata[5]_OTERM93 )) # (!\master1_port|rdata[3]_OTERM119  & ((\master1_port|rdata[3]_OTERM117 ))))) # (!\master1_port|rdata[3]_OTERM121 
//  & (((\master1_port|rdata[3]_OTERM117 ))))

	.dataa(\master2_port|rdata[5]_OTERM93 ),
	.datab(\master1_port|rdata[3]_OTERM121 ),
	.datac(\master1_port|rdata[3]_OTERM117 ),
	.datad(\master1_port|rdata[3]_OTERM119 ),
	.cin(gnd),
	.combout(\master1_port|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~3 .lut_mask = 16'hB8F0;
defparam \master1_port|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \master2_port|rdata[3]_NEW_REG100 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[3]_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[3]_NEW_REG100 .is_wysiwyg = "true";
defparam \master2_port|rdata[3]_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \master2_port|rdata~3 (
// Equation(s):
// \master2_port|rdata~3_combout  = (\master2_port|rdata[3]_OTERM103  & ((\master2_port|rdata[3]_OTERM105  & ((\master2_port|rdata[5]_OTERM93 ))) # (!\master2_port|rdata[3]_OTERM105  & (\master2_port|rdata[3]_OTERM101 )))) # (!\master2_port|rdata[3]_OTERM103 
//  & (((\master2_port|rdata[3]_OTERM101 ))))

	.dataa(\master2_port|rdata[3]_OTERM103 ),
	.datab(\master2_port|rdata[3]_OTERM105 ),
	.datac(\master2_port|rdata[3]_OTERM101 ),
	.datad(\master2_port|rdata[5]_OTERM93 ),
	.cin(gnd),
	.combout(\master2_port|rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~3 .lut_mask = 16'hF870;
defparam \master2_port|rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \display_data[3]~3 (
// Equation(s):
// \display_data[3]~3_combout  = (\captured_master~q  & ((\master2_port|rdata~3_combout ))) # (!\captured_master~q  & (\master1_port|rdata~3_combout ))

	.dataa(\captured_master~q ),
	.datab(\master1_port|rdata~3_combout ),
	.datac(gnd),
	.datad(\master2_port|rdata~3_combout ),
	.cin(gnd),
	.combout(\display_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[3]~3 .lut_mask = 16'hEE44;
defparam \display_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \display_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[3]~3_combout ),
	.asdata(data_pattern[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[3] .is_wysiwyg = "true";
defparam \display_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \master2_port|rdata[4]_NEW_REG96 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[4]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[4]_NEW_REG96 .is_wysiwyg = "true";
defparam \master2_port|rdata[4]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \master2_port|rdata~4 (
// Equation(s):
// \master2_port|rdata~4_combout  = (\master2_port|rdata[5]_OTERM91  & ((\master2_port|rdata[4]_OTERM99  & (\master2_port|rdata[5]_OTERM93 )) # (!\master2_port|rdata[4]_OTERM99  & ((\master2_port|rdata[4]_OTERM97 ))))) # (!\master2_port|rdata[5]_OTERM91  & 
// (((\master2_port|rdata[4]_OTERM97 ))))

	.dataa(\master2_port|rdata[5]_OTERM91 ),
	.datab(\master2_port|rdata[5]_OTERM93 ),
	.datac(\master2_port|rdata[4]_OTERM97 ),
	.datad(\master2_port|rdata[4]_OTERM99 ),
	.cin(gnd),
	.combout(\master2_port|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~4 .lut_mask = 16'hD8F0;
defparam \master2_port|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \master1_port|rdata[4]_NEW_REG112 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[4]_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[4]_NEW_REG112 .is_wysiwyg = "true";
defparam \master1_port|rdata[4]_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \master1_port|rdata~4 (
// Equation(s):
// \master1_port|rdata~4_combout  = (\master1_port|rdata[5]_OTERM109  & ((\master1_port|rdata[4]_OTERM115  & ((\master2_port|rdata[5]_OTERM93 ))) # (!\master1_port|rdata[4]_OTERM115  & (\master1_port|rdata[4]_OTERM113 )))) # (!\master1_port|rdata[5]_OTERM109 
//  & (((\master1_port|rdata[4]_OTERM113 ))))

	.dataa(\master1_port|rdata[5]_OTERM109 ),
	.datab(\master1_port|rdata[4]_OTERM115 ),
	.datac(\master1_port|rdata[4]_OTERM113 ),
	.datad(\master2_port|rdata[5]_OTERM93 ),
	.cin(gnd),
	.combout(\master1_port|rdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~4 .lut_mask = 16'hF870;
defparam \master1_port|rdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \display_data[4]~4 (
// Equation(s):
// \display_data[4]~4_combout  = (\captured_master~q  & (\master2_port|rdata~4_combout )) # (!\captured_master~q  & ((\master1_port|rdata~4_combout )))

	.dataa(\master2_port|rdata~4_combout ),
	.datab(\captured_master~q ),
	.datac(gnd),
	.datad(\master1_port|rdata~4_combout ),
	.cin(gnd),
	.combout(\display_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[4]~4 .lut_mask = 16'hBB88;
defparam \display_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \display_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[4]~4_combout ),
	.asdata(data_pattern[4]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[4] .is_wysiwyg = "true";
defparam \display_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \master1_port|rdata[5]_NEW_REG106 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master1_port|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|rdata[5]_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|rdata[5]_NEW_REG106 .is_wysiwyg = "true";
defparam \master1_port|rdata[5]_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \master1_port|rdata~5 (
// Equation(s):
// \master1_port|rdata~5_combout  = (\master1_port|rdata[5]_OTERM111  & ((\master1_port|rdata[5]_OTERM109  & (\master2_port|rdata[5]_OTERM93 )) # (!\master1_port|rdata[5]_OTERM109  & ((\master1_port|rdata[5]_OTERM107 ))))) # (!\master1_port|rdata[5]_OTERM111 
//  & (((\master1_port|rdata[5]_OTERM107 ))))

	.dataa(\master2_port|rdata[5]_OTERM93 ),
	.datab(\master1_port|rdata[5]_OTERM111 ),
	.datac(\master1_port|rdata[5]_OTERM107 ),
	.datad(\master1_port|rdata[5]_OTERM109 ),
	.cin(gnd),
	.combout(\master1_port|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|rdata~5 .lut_mask = 16'hB8F0;
defparam \master1_port|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \master2_port|rdata[5]_NEW_REG88 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\master2_port|rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|rdata[5]_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|rdata[5]_NEW_REG88 .is_wysiwyg = "true";
defparam \master2_port|rdata[5]_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \master2_port|rdata~5 (
// Equation(s):
// \master2_port|rdata~5_combout  = (\master2_port|rdata[5]_OTERM91  & ((\master2_port|rdata[5]_OTERM95  & (\master2_port|rdata[5]_OTERM93 )) # (!\master2_port|rdata[5]_OTERM95  & ((\master2_port|rdata[5]_OTERM89 ))))) # (!\master2_port|rdata[5]_OTERM91  & 
// (((\master2_port|rdata[5]_OTERM89 ))))

	.dataa(\master2_port|rdata[5]_OTERM91 ),
	.datab(\master2_port|rdata[5]_OTERM93 ),
	.datac(\master2_port|rdata[5]_OTERM89 ),
	.datad(\master2_port|rdata[5]_OTERM95 ),
	.cin(gnd),
	.combout(\master2_port|rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|rdata~5 .lut_mask = 16'hD8F0;
defparam \master2_port|rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \display_data[5]~5 (
// Equation(s):
// \display_data[5]~5_combout  = (\captured_master~q  & ((\master2_port|rdata~5_combout ))) # (!\captured_master~q  & (\master1_port|rdata~5_combout ))

	.dataa(\master1_port|rdata~5_combout ),
	.datab(\master2_port|rdata~5_combout ),
	.datac(gnd),
	.datad(\captured_master~q ),
	.cin(gnd),
	.combout(\display_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_data[5]~5 .lut_mask = 16'hCCAA;
defparam \display_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_lcell_comb \data_pattern[5]~_wirecell (
// Equation(s):
// \data_pattern[5]~_wirecell_combout  = !data_pattern[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_pattern[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_pattern[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_pattern[5]~_wirecell .lut_mask = 16'h0F0F;
defparam \data_pattern[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \display_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\display_data[5]~5_combout ),
	.asdata(\data_pattern[5]~_wirecell_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\captured_mode~q ),
	.ena(\demo_state.DEMO_COMPLETE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(display_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_data[5] .is_wysiwyg = "true";
defparam \display_data[5] .power_up = "low";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
