INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'AB_Counter' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'AB_Counter'...
WARNING:sim - A core named 'AB_Counter' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'AB_Counter'...
Delivering associated files for 'AB_Counter'...
Generating implementation netlist for 'AB_Counter'...
INFO:sim - Pre-processing HDL files for 'AB_Counter'...
Running synthesis for 'AB_Counter'
Running ngcbuild...
Writing VHO instantiation template for 'AB_Counter'...
Writing VHDL behavioral simulation model for 'AB_Counter'...
Delivered 3 files into directory
C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter
Delivered 1 file into directory
C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'AB_Counter'...
Generating metadata file...
Regenerating ISE project file for 'AB_Counter'...
Generating ISE project...
XCO file found: AB_Counter.xco
XMDF file found: AB_Counter_xmdf.tcl
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.asy -view all
-origin_type imported
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.ngc -view all
-origin_type created
Checking file "C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.ngc"
for project device match ...
File "C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.ngc" device
information matches project device.
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.sym -view all
-origin_type imported
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/AB_Counter.vho -view all
-origin_type imported
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/core_resources.txt -view
all -origin_type imported
Adding C:/Users/Dima/Desktop/AB_lab4/ipcore_dir/tmp/_cg/gui_latency.txt -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/AB_Counter"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'AB_Counter'.
