-- VHDL for IBM SMS ALD page 13.64.04.1
-- Title: F CH WORD SEPARATOR CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/4/2020 2:04:59 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_64_04_1_F_CH_WORD_SEPARATOR_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_NOT_WORD_SEPARATOR:	 in STD_LOGIC;
		MS_F1_INPUT_WM_BIT:	 in STD_LOGIC;
		PS_SET_F1_REG:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		PS_F_CH_WORD_SEPARATOR_MODE:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_RESET_F2_FULL_LATCH:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_SET_F2_REG_DELAYED:	 in STD_LOGIC;
		PS_F1_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		MS_F1_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		MS_F2_REG_WORD_SEPARATOR:	 out STD_LOGIC;
		PS_F2_REG_WORD_SEPARATOR:	 out STD_LOGIC);
end ALD_13_64_04_1_F_CH_WORD_SEPARATOR_CONTROL;

architecture behavioral of ALD_13_64_04_1_F_CH_WORD_SEPARATOR_CONTROL is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_3A_F: STD_LOGIC;
	signal OUT_3A_F_Latch: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_2A_B_Latch: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_4D_B: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_5F_K: STD_LOGIC;
	signal OUT_4F_F: STD_LOGIC;
	signal OUT_4F_F_Latch: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin_Latch: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_2A: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MS_F1_INPUT_WM_BIT AND PS_F_CH_NOT_WORD_SEPARATOR );
	OUT_3A_F_Latch <= NOT OUT_DOT_2A;
	OUT_2A_B_Latch <= NOT OUT_DOT_3A;
	OUT_4B_F <= NOT PS_SET_F1_REG;
	OUT_3B_R <= NOT OUT_DOT_4B;
	OUT_2B_D <= NOT OUT_DOT_4C;
	OUT_4C_R <= NOT PS_SET_F1_REG;
	OUT_3C_C <= NOT MS_F_CH_RESET;
	OUT_4D_B <= NOT PS_F_CH_WORD_SEPARATOR_MODE;
	OUT_5E_C <= NOT(PS_F_CH_NOT_WORD_SEPARATOR AND MS_F1_INPUT_WM_BIT );
	OUT_4E_D <= NOT OUT_5E_C;
	OUT_5F_K <= NOT(PS_SET_F1_REG AND PS_F_CH_OUTPUT_MODE );
	OUT_4F_F_Latch <= NOT(OUT_5F_K AND OUT_5G_P AND OUT_3F_NoPin );
	OUT_3F_NoPin_Latch <= NOT(OUT_DOT_4F AND OUT_5H_C );
	OUT_2F_E <= NOT OUT_3F_NoPin;
	OUT_5G_P <= NOT(PS_RESET_F2_FULL_LATCH AND PS_F_CH_INPUT_MODE );
	OUT_4G_C <= NOT(MS_F_CH_RESET );
	OUT_2G_D <= NOT OUT_DOT_4F;
	OUT_5H_C <= NOT(OUT_DOT_2A AND PS_SET_F2_REG_DELAYED AND PS_F_CH_WORD_SEPARATOR_MODE );
	OUT_DOT_3A <= OUT_3A_F OR OUT_3B_R OR OUT_3C_C;
	OUT_DOT_2A <= OUT_2A_B OR OUT_2B_D;
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_F;
	OUT_DOT_4C <= OUT_4C_R OR OUT_4D_B OR OUT_4E_D;
	OUT_DOT_4F <= OUT_4F_F OR OUT_4G_C;

	MS_F2_REG_WORD_SEPARATOR <= OUT_2F_E;
	PS_F2_REG_WORD_SEPARATOR <= OUT_2G_D;
	MS_F1_REG_WORD_SEPARATOR <= OUT_DOT_3A;
	PS_F1_REG_WORD_SEPARATOR <= OUT_DOT_2A;

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_F_Latch,
		Q => OUT_3A_F,
		QBar => OPEN );

	Latch_2A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2A_B_Latch,
		Q => OUT_2A_B,
		QBar => OPEN );

	Latch_4F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4F_F_Latch,
		Q => OUT_4F_F,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_NoPin_Latch,
		Q => OUT_3F_NoPin,
		QBar => OPEN );


end;
