

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    8 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Vk6OLl
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oPIePv"
Running: cat _ptx_oPIePv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BKfFSF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BKfFSF --output-file  /dev/null 2> _ptx_oPIePvinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oPIePv _ptx2_BKfFSF _ptx_oPIePvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 28729 (inst/sec)
gpgpu_simulation_rate = 2366 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=50629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 6 sec (186 sec)
gpgpu_simulation_rate = 50629 (inst/sec)
gpgpu_simulation_rate = 3418 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 122096
gpu_sim_insn = 4971019
gpu_ipc =      40.7140
gpu_tot_sim_cycle = 985149
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      14.6050
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 2686112
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9470
partiton_reqs_in_parallel_util = 2686112
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 122096
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.5598 GB/Sec
L2_BW_total  =       2.4093 GB/Sec
gpu_total_sim_rate=49958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
335, 335, 334, 335, 334, 335, 334, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74620	W0_Idle:14102283	W0_Scoreboard:2602134	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 2504 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 985148 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9093 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7846 	245 	109 	3 	11973 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14022 	6701 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	16 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21352     24059      1836      2606      1451      6275      1350      1318     11051     12792     16216     16726     24785     25659     19917     20466
dram[1]:      24147     24070      7242      1845      1462      3141      2293      1404     11526     10613     16794     17063     25644     25649     20468     20426
dram[2]:      24130     22684      1831      1861      6794      1480      1412      1378      9918     11812     15335     14839     25631     25089     20393     20365
dram[3]:      24130     21422      2524      1796      1361      1538      1240      1280     11111     10627     15732     15152     25626     25650     22322     22319
dram[4]:      21457     21721      1848      1796      1561      1530      1460      1467     11062     10635     15738     15741     25638     25631     22035     22007
dram[5]:      24083     22631      1872      1845      6249      1516      2986      1408     10602     11015     15124     15734     24097     26788     21998     21976
dram[6]:      24100     22667      6334      1852      6404      1545      1209      1127      9873     11007     15575     16064     22948     24017     21976     21968
dram[7]:      24117     22684      1877      6369      1416      1502      1273      1253     11210     12072     15586     15133     24013     24009     22360     22642
dram[8]:      19668     18509      1880      1824      1208      1464      2282      1343     11621     12072     16052     16058     20801     22625     22666     23332
dram[9]:      18565     19658      1813      1705      6186      1426      1298      1334     12281     12231     16058     16056     22591     24013     23362     25223
dram[10]:      18548     19619      1811      1763      1929      1354      1349      1283     11929     11814     17786     16047     22636     24073     23389     23373
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576041 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005356
n_activity=4753 dram_eff=0.651
bk0: 76a 577366i bk1: 64a 577399i bk2: 64a 577516i bk3: 72a 577393i bk4: 64a 577493i bk5: 68a 577337i bk6: 64a 577318i bk7: 68a 577204i bk8: 104a 577392i bk9: 116a 577144i bk10: 132a 577276i bk11: 128a 577150i bk12: 132a 577321i bk13: 128a 577223i bk14: 132a 577332i bk15: 128a 577221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0127119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576076 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4528 dram_eff=0.6714
bk0: 64a 577463i bk1: 64a 577419i bk2: 68a 577469i bk3: 64a 577480i bk4: 64a 577492i bk5: 72a 577346i bk6: 64a 577331i bk7: 64a 577266i bk8: 108a 577335i bk9: 108a 577219i bk10: 136a 577232i bk11: 128a 577147i bk12: 128a 577362i bk13: 128a 577229i bk14: 128a 577363i bk15: 128a 577189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7fc23c35ca30 :  mf: uid=463971, sid12:w46, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (985148), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576060 n_act=34 n_pre=18 n_req=387 n_rd=1530 n_write=4 bw_util=0.005311
n_activity=4552 dram_eff=0.674
bk0: 64a 577466i bk1: 68a 577388i bk2: 68a 577440i bk3: 64a 577474i bk4: 76a 577393i bk5: 64a 577392i bk6: 64a 577351i bk7: 64a 577267i bk8: 110a 577293i bk9: 108a 577186i bk10: 132a 577273i bk11: 132a 577138i bk12: 128a 577360i bk13: 132a 577181i bk14: 128a 577367i bk15: 128a 577231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576058 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005311
n_activity=4646 dram_eff=0.6604
bk0: 64a 577431i bk1: 68a 577358i bk2: 68a 577480i bk3: 64a 577476i bk4: 68a 577458i bk5: 68a 577412i bk6: 68a 577363i bk7: 68a 577252i bk8: 112a 577336i bk9: 108a 577194i bk10: 128a 577336i bk11: 132a 577150i bk12: 128a 577346i bk13: 128a 577210i bk14: 128a 577332i bk15: 128a 577240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.010522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576078 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005263
n_activity=4468 dram_eff=0.6804
bk0: 72a 577387i bk1: 72a 577334i bk2: 64a 577512i bk3: 64a 577468i bk4: 64a 577489i bk5: 64a 577428i bk6: 68a 577304i bk7: 64a 577253i bk8: 104a 577334i bk9: 108a 577183i bk10: 128a 577305i bk11: 128a 577154i bk12: 128a 577359i bk13: 128a 577217i bk14: 132a 577313i bk15: 132a 577166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0116144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576067 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005294
n_activity=4471 dram_eff=0.684
bk0: 64a 577443i bk1: 68a 577365i bk2: 64a 577511i bk3: 64a 577477i bk4: 68a 577445i bk5: 64a 577394i bk6: 68a 577264i bk7: 64a 577242i bk8: 108a 577362i bk9: 104a 577258i bk10: 132a 577288i bk11: 128a 577181i bk12: 132a 577333i bk13: 132a 577170i bk14: 132a 577320i bk15: 132a 577196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0125838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576029 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005384
n_activity=4850 dram_eff=0.6412
bk0: 64a 577425i bk1: 68a 577351i bk2: 76a 577382i bk3: 64a 577439i bk4: 68a 577443i bk5: 64a 577400i bk6: 64a 577350i bk7: 72a 577221i bk8: 112a 577332i bk9: 104a 577236i bk10: 132a 577283i bk11: 128a 577149i bk12: 136a 577292i bk13: 128a 577219i bk14: 136a 577285i bk15: 132a 577089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576079 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005259
n_activity=4405 dram_eff=0.6897
bk0: 64a 577437i bk1: 68a 577358i bk2: 68a 577480i bk3: 72a 577378i bk4: 64a 577501i bk5: 60a 577401i bk6: 64a 577319i bk7: 64a 577354i bk8: 108a 577358i bk9: 104a 577241i bk10: 132a 577282i bk11: 132a 577112i bk12: 128a 577361i bk13: 128a 577208i bk14: 132a 577326i bk15: 128a 577220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110171
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576088 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005235
n_activity=4443 dram_eff=0.6806
bk0: 64a 577430i bk1: 68a 577350i bk2: 64a 577505i bk3: 64a 577467i bk4: 72a 577385i bk5: 60a 577379i bk6: 64a 577291i bk7: 64a 577253i bk8: 108a 577346i bk9: 104a 577252i bk10: 128a 577347i bk11: 128a 577198i bk12: 132a 577311i bk13: 132a 577191i bk14: 128a 577350i bk15: 124a 577218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576089 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005232
n_activity=4405 dram_eff=0.686
bk0: 68a 577414i bk1: 64a 577394i bk2: 68a 577488i bk3: 68a 577443i bk4: 68a 577449i bk5: 60a 577417i bk6: 64a 577326i bk7: 64a 577231i bk8: 108a 577341i bk9: 108a 577237i bk10: 128a 577341i bk11: 128a 577182i bk12: 132a 577333i bk13: 128a 577230i bk14: 124a 577376i bk15: 128a 577227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00962873
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576080 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4490 dram_eff=0.6771
bk0: 68a 577415i bk1: 64a 577421i bk2: 64a 577517i bk3: 64a 577477i bk4: 64a 577501i bk5: 68a 577358i bk6: 68a 577281i bk7: 64a 577253i bk8: 112a 577349i bk9: 112a 577234i bk10: 132a 577305i bk11: 128a 577159i bk12: 132a 577325i bk13: 128a 577221i bk14: 124a 577347i bk15: 124a 577210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5655
	minimum = 6
	maximum = 28
Network latency average = 7.5468
	minimum = 6
	maximum = 28
Slowest packet = 49120
Flit latency average = 7.20758
	minimum = 6
	maximum = 27
Slowest flit = 73865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Accepted packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Injected flit rate average = 0.00207773
	minimum = 0.00117941 (at node 1)
	maximum = 0.00330071 (at node 40)
Accepted flit rate average= 0.00207773
	minimum = 0.0015275 (at node 45)
	maximum = 0.00286253 (at node 12)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.27 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79 (3 samples)
Network latency average = 12.1276 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56 (3 samples)
Flit latency average = 11.9731 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Accepted packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Injected flit rate average = 0.0209557 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0370518 (3 samples)
Accepted flit rate average = 0.0209557 (3 samples)
	minimum = 0.0154582 (3 samples)
	maximum = 0.0274218 (3 samples)
Injected packet size average = 1.51002 (3 samples)
Accepted packet size average = 1.51002 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 48 sec (288 sec)
gpgpu_simulation_rate = 49958 (inst/sec)
gpgpu_simulation_rate = 3420 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3359
gpu_sim_insn = 4447144
gpu_ipc =    1323.9489
gpu_tot_sim_cycle = 1210658
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.5579
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 73898
partiton_reqs_in_parallel_total    = 6843803
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7140
partiton_reqs_in_parallel_util = 73898
partiton_reqs_in_parallel_util_total    = 6843803
gpu_sim_cycle_parition_util = 3359
gpu_tot_sim_cycle_parition_util    = 311091
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     234.4063 GB/Sec
L2_BW_total  =       2.6109 GB/Sec
gpu_total_sim_rate=62575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
440, 440, 439, 440, 439, 440, 439, 440, 440, 440, 440, 440, 440, 440, 440, 440, 419, 434, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91251	W0_Idle:14105204	W0_Scoreboard:2636313	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1953 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1210657 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19248 	9103 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11023 	461 	109 	3 	16887 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20779 	8058 	3749 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	17 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21364     24059      1844      2606      2063      6810      2199      2090     11541     13186     16597     17099     25141     26037     20259     20809
dram[1]:      24147     24070      7242      1853      2061      3688      3056      2164     11974     11069     17159     17442     26044     26029     20837     20767
dram[2]:      24130     22706      1831      1861      7254      2063      2207      2136     10368     12266     15703     15188     26012     25447     20801     20771
dram[3]:      24144     21422      2524      1796      1881      2126      2000      1947     11571     11097     16086     15488     26001     26017     22757     22752
dram[4]:      21477     21747      1856      1796      2165      2119      2230      2256     11547     11100     16127     16096     26010     25995     22474     22432
dram[5]:      24083     22644      1887      1845      6811      2140      3717      2190     11058     11457     15483     16111     24467     27155     22423     22380
dram[6]:      24100     22667      6352      1852      6955      2156      2022      1827     10318     11494     15951     16437     23301     24398     22343     22338
dram[7]:      24117     22697      1891      6381      2049      2177      2102      2048     11664     12534     15975     15485     24393     24378     22710     22995
dram[8]:      19668     18522      1880      1832      1722      2105      3055      2156     12089     12526     16472     16468     21264     22984     23051     23708
dram[9]:      18579     19687      1813      1719      6777      2089      2104      2111     12720     12660     16477     16461     22981     24417     23728     25569
dram[10]:      18556     19627      1811      1763      2570      1982      2133      2074     12373     12263     18175     16430     23044     24473     23772     23746
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582277 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005299
n_activity=4753 dram_eff=0.651
bk0: 76a 583602i bk1: 64a 583635i bk2: 64a 583752i bk3: 72a 583629i bk4: 64a 583729i bk5: 68a 583573i bk6: 64a 583554i bk7: 68a 583440i bk8: 104a 583628i bk9: 116a 583380i bk10: 132a 583512i bk11: 128a 583386i bk12: 132a 583557i bk13: 128a 583459i bk14: 132a 583568i bk15: 128a 583457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0125762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582312 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4528 dram_eff=0.6714
bk0: 64a 583699i bk1: 64a 583655i bk2: 68a 583705i bk3: 64a 583716i bk4: 64a 583728i bk5: 72a 583582i bk6: 64a 583567i bk7: 64a 583502i bk8: 108a 583571i bk9: 108a 583455i bk10: 136a 583468i bk11: 128a 583383i bk12: 128a 583598i bk13: 128a 583465i bk14: 128a 583599i bk15: 128a 583425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005261
n_activity=4570 dram_eff=0.6722
bk0: 64a 583702i bk1: 68a 583624i bk2: 68a 583676i bk3: 64a 583710i bk4: 76a 583629i bk5: 64a 583628i bk6: 64a 583587i bk7: 64a 583503i bk8: 112a 583526i bk9: 108a 583422i bk10: 132a 583509i bk11: 132a 583374i bk12: 128a 583596i bk13: 132a 583417i bk14: 128a 583603i bk15: 128a 583467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0113311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005254
n_activity=4646 dram_eff=0.6604
bk0: 64a 583667i bk1: 68a 583594i bk2: 68a 583716i bk3: 64a 583712i bk4: 68a 583694i bk5: 68a 583648i bk6: 68a 583599i bk7: 68a 583488i bk8: 112a 583572i bk9: 108a 583430i bk10: 128a 583572i bk11: 132a 583386i bk12: 128a 583582i bk13: 128a 583446i bk14: 128a 583568i bk15: 128a 583476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582314 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005207
n_activity=4468 dram_eff=0.6804
bk0: 72a 583623i bk1: 72a 583570i bk2: 64a 583748i bk3: 64a 583704i bk4: 64a 583725i bk5: 64a 583664i bk6: 68a 583540i bk7: 64a 583489i bk8: 104a 583570i bk9: 108a 583419i bk10: 128a 583541i bk11: 128a 583390i bk12: 128a 583595i bk13: 128a 583453i bk14: 132a 583549i bk15: 132a 583402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582303 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005237
n_activity=4471 dram_eff=0.684
bk0: 64a 583679i bk1: 68a 583601i bk2: 64a 583747i bk3: 64a 583713i bk4: 68a 583681i bk5: 64a 583630i bk6: 68a 583500i bk7: 64a 583478i bk8: 108a 583598i bk9: 104a 583494i bk10: 132a 583524i bk11: 128a 583417i bk12: 132a 583569i bk13: 132a 583406i bk14: 132a 583556i bk15: 132a 583432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0124494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582265 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005326
n_activity=4850 dram_eff=0.6412
bk0: 64a 583661i bk1: 68a 583587i bk2: 76a 583618i bk3: 64a 583675i bk4: 68a 583679i bk5: 64a 583636i bk6: 64a 583586i bk7: 72a 583457i bk8: 112a 583568i bk9: 104a 583472i bk10: 132a 583519i bk11: 128a 583385i bk12: 136a 583528i bk13: 128a 583455i bk14: 136a 583521i bk15: 132a 583325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582315 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005203
n_activity=4405 dram_eff=0.6897
bk0: 64a 583673i bk1: 68a 583594i bk2: 68a 583716i bk3: 72a 583614i bk4: 64a 583737i bk5: 60a 583637i bk6: 64a 583555i bk7: 64a 583590i bk8: 108a 583594i bk9: 104a 583477i bk10: 132a 583518i bk11: 132a 583348i bk12: 128a 583597i bk13: 128a 583444i bk14: 132a 583562i bk15: 128a 583456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582324 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005179
n_activity=4443 dram_eff=0.6806
bk0: 64a 583666i bk1: 68a 583586i bk2: 64a 583741i bk3: 64a 583703i bk4: 72a 583621i bk5: 60a 583615i bk6: 64a 583527i bk7: 64a 583489i bk8: 108a 583582i bk9: 104a 583488i bk10: 128a 583583i bk11: 128a 583434i bk12: 132a 583547i bk13: 132a 583427i bk14: 128a 583586i bk15: 124a 583454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582325 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005176
n_activity=4405 dram_eff=0.686
bk0: 68a 583650i bk1: 64a 583630i bk2: 68a 583724i bk3: 68a 583679i bk4: 68a 583685i bk5: 60a 583653i bk6: 64a 583562i bk7: 64a 583467i bk8: 108a 583577i bk9: 108a 583473i bk10: 128a 583577i bk11: 128a 583418i bk12: 132a 583569i bk13: 128a 583466i bk14: 124a 583612i bk15: 128a 583463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0095259
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582316 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4490 dram_eff=0.6771
bk0: 68a 583651i bk1: 64a 583657i bk2: 64a 583753i bk3: 64a 583713i bk4: 64a 583737i bk5: 68a 583594i bk6: 68a 583517i bk7: 64a 583489i bk8: 112a 583585i bk9: 112a 583470i bk10: 132a 583541i bk11: 128a 583395i bk12: 132a 583561i bk13: 128a 583457i bk14: 124a 583583i bk15: 124a 583446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00994379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75599
	minimum = 6
	maximum = 45
Network latency average = 8.63242
	minimum = 6
	maximum = 41
Slowest packet = 66352
Flit latency average = 8.44388
	minimum = 6
	maximum = 40
Slowest flit = 99912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Accepted packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Injected flit rate average = 0.0742138
	minimum = 0.0428827 (at node 2)
	maximum = 0.116289 (at node 44)
Accepted flit rate average= 0.0742138
	minimum = 0.0559857 (at node 30)
	maximum = 0.0917213 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6415 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70.5 (4 samples)
Network latency average = 11.2538 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.25 (4 samples)
Flit latency average = 11.0908 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Accepted packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Injected flit rate average = 0.0342703 (4 samples)
	minimum = 0.0193647 (4 samples)
	maximum = 0.0568612 (4 samples)
Accepted flit rate average = 0.0342703 (4 samples)
	minimum = 0.02559 (4 samples)
	maximum = 0.0434966 (4 samples)
Injected packet size average = 1.50458 (4 samples)
Accepted packet size average = 1.50458 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 1 sec (301 sec)
gpgpu_simulation_rate = 62575 (inst/sec)
gpgpu_simulation_rate = 4022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 108544
gpu_sim_insn = 4974794
gpu_ipc =      45.8321
gpu_tot_sim_cycle = 1546424
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      15.3969
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 2387968
partiton_reqs_in_parallel_total    = 6917701
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0175
partiton_reqs_in_parallel_util = 2387968
partiton_reqs_in_parallel_util_total    = 6917701
gpu_sim_cycle_parition_util = 108544
gpu_tot_sim_cycle_parition_util    = 314450
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33348
L2_BW  =       8.3350 GB/Sec
L2_BW_total  =       2.6290 GB/Sec
gpu_total_sim_rate=60431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 600, 601, 601, 601, 601, 601, 601, 601, 601, 601, 534, 549, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 677, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 610, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:114847	W0_Idle:19463826	W0_Scoreboard:3070932	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1540 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1546423 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28393 	9425 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17218 	478 	109 	3 	20156 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29571 	8421 	3751 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	36 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16888     23253      2173      3074      1966      6296      1931      2132      9992     11685     15980     15220     25462     23469     18921     19906
dram[1]:      19898     19840      7457      2054      2077      3213      2669      1964     12293      9118     14671     15853     26398     25608     19968     18839
dram[2]:      18242     22027      2101      2206      7128      1911      1831      1849      9995     10307     14723     14278     26374     23025     19925     20160
dram[3]:      18184     14766      2956      2276      1925      1984      1690      2023     11460      9698     15469     14555     22863     24179     21741     20533
dram[4]:      15933     17478      1907      2076      2291      2135      1539      1967     10299     10990     15679     15964     23460     26355     18376     20305
dram[5]:      20785     18097      2221      2008      6014      2026      3786      1894      9611      8787     13174     14259     23488     25354     20916     22710
dram[6]:      19842     20799      6595      2841      5665      2076      2689      1593      8157     10257     16293     15364     23059     22705     21461     20328
dram[7]:      19830     19820      2087      6924      2644      1849      1761      2224     11559     11913     14710     13617     20116     22658     20093     22235
dram[8]:      19257     17119      1653      1821      1682      2082      3441      1644     12372     11916     16310     15826     21583     20432     21435     24034
dram[9]:      18132     17155      2352      2096      6588      1694      2602      2119     13454     12360     15841     16306     23344     23327     22614     22551
dram[10]:      14960     17348      1762      2256      2385      1715      1707      1796     11466     10447     18086     14148     23386     20925     22013     22641
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783641 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004288
n_activity=6109 dram_eff=0.5513
bk0: 92a 785003i bk1: 68a 785148i bk2: 76a 785227i bk3: 76a 785144i bk4: 68a 785240i bk5: 76a 785084i bk6: 76a 785057i bk7: 68a 784989i bk8: 120a 785095i bk9: 128a 784823i bk10: 136a 785023i bk11: 140a 784829i bk12: 132a 785104i bk13: 136a 784935i bk14: 140a 785074i bk15: 132a 784968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00964821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783642 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004265
n_activity=6227 dram_eff=0.538
bk0: 80a 785116i bk1: 76a 785099i bk2: 72a 785217i bk3: 76a 785164i bk4: 68a 785244i bk5: 84a 785056i bk6: 72a 785047i bk7: 68a 785015i bk8: 108a 785122i bk9: 132a 784806i bk10: 152a 784867i bk11: 140a 784848i bk12: 128a 785145i bk13: 132a 784985i bk14: 132a 785113i bk15: 136a 784921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00905617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783585 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.00439
n_activity=6556 dram_eff=0.5259
bk0: 84a 785086i bk1: 72a 785168i bk2: 92a 785030i bk3: 88a 785085i bk4: 80a 785137i bk5: 72a 785105i bk6: 84a 784987i bk7: 76a 785000i bk8: 120a 785032i bk9: 120a 784877i bk10: 140a 784987i bk11: 140a 784851i bk12: 128a 785145i bk13: 140a 784915i bk14: 132a 785118i bk15: 136a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00874679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783620 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004326
n_activity=6331 dram_eff=0.5367
bk0: 80a 785080i bk1: 92a 785003i bk2: 72a 785229i bk3: 68a 785226i bk4: 76a 785179i bk5: 84a 785056i bk6: 80a 785092i bk7: 68a 785035i bk8: 116a 785091i bk9: 124a 784873i bk10: 132a 785083i bk11: 140a 784865i bk12: 140a 785044i bk13: 136a 784926i bk14: 132a 785080i bk15: 136a 784975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00806054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783629 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004303
n_activity=6218 dram_eff=0.5436
bk0: 88a 785024i bk1: 84a 785009i bk2: 84a 785144i bk3: 72a 785176i bk4: 64a 785268i bk5: 68a 785182i bk6: 88a 784928i bk7: 76a 784989i bk8: 112a 785041i bk9: 112a 784961i bk10: 136a 785030i bk11: 132a 784910i bk12: 136a 785072i bk13: 128a 785006i bk14: 148a 784952i bk15: 140a 784876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00900015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc0920600, atomic=0 1 entries : 0x7fc245320900 :  mf: uid=754509, sid27:w15, part=5, addr=0xc0920660, load , size=32, unknown  status = IN_PARTITION_DRAM (1546423), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783605 n_act=64 n_pre=48 n_req=447 n_rd=1690 n_write=24 bw_util=0.004364
n_activity=6285 dram_eff=0.5454
bk0: 72a 785162i bk1: 84a 785046i bk2: 84a 785151i bk3: 76a 785183i bk4: 74a 785161i bk5: 68a 785138i bk6: 68a 785049i bk7: 76a 784984i bk8: 120a 785070i bk9: 128a 784883i bk10: 148a 784924i bk11: 144a 784875i bk12: 136a 785096i bk13: 140a 784885i bk14: 140a 785034i bk15: 132a 784982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00964566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783601 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6478 dram_eff=0.5286
bk0: 80a 785155i bk1: 72a 785097i bk2: 80a 785135i bk3: 68a 785191i bk4: 80a 785142i bk5: 72a 785121i bk6: 80a 785056i bk7: 80a 784953i bk8: 136a 784911i bk9: 116a 784916i bk10: 132a 785063i bk11: 136a 784864i bk12: 140a 785045i bk13: 136a 784936i bk14: 140a 785055i bk15: 144a 784775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00896323
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783597 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6402 dram_eff=0.5348
bk0: 76a 785141i bk1: 80a 785122i bk2: 76a 785192i bk3: 72a 785165i bk4: 68a 785256i bk5: 72a 785089i bk6: 76a 785001i bk7: 88a 784958i bk8: 112a 785110i bk9: 108a 784988i bk10: 148a 784969i bk11: 152a 784758i bk12: 148a 784967i bk13: 136a 784916i bk14: 144a 784987i bk15: 136a 784935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0084947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783686 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004219
n_activity=5769 dram_eff=0.5744
bk0: 68a 785185i bk1: 76a 785123i bk2: 92a 785127i bk3: 92a 785174i bk4: 76a 785128i bk5: 64a 785131i bk6: 68a 785044i bk7: 80a 784899i bk8: 108a 785128i bk9: 112a 784998i bk10: 132a 785099i bk11: 136a 784944i bk12: 132a 785097i bk13: 144a 784873i bk14: 136a 785066i bk15: 124a 785000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00856218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783734 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004102
n_activity=5499 dram_eff=0.5859
bk0: 72a 785188i bk1: 72a 785107i bk2: 72a 785240i bk3: 76a 785214i bk4: 72a 785205i bk5: 72a 785095i bk6: 76a 785012i bk7: 64a 785012i bk8: 112a 785096i bk9: 116a 784960i bk10: 132a 785087i bk11: 132a 784935i bk12: 132a 785119i bk13: 132a 784981i bk14: 128a 785125i bk15: 140a 784904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783610 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.004347
n_activity=6409 dram_eff=0.5327
bk0: 88a 785117i bk1: 76a 785138i bk2: 80a 785158i bk3: 72a 785196i bk4: 72a 785215i bk5: 80a 785066i bk6: 80a 784979i bk7: 72a 784967i bk8: 128a 785025i bk9: 128a 784876i bk10: 136a 785052i bk11: 140a 784850i bk12: 132a 785111i bk13: 140a 784898i bk14: 132a 785065i bk15: 128a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00778426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36815
	minimum = 6
	maximum = 32
Network latency average = 7.34762
	minimum = 6
	maximum = 26
Slowest packet = 67562
Flit latency average = 6.95906
	minimum = 6
	maximum = 25
Slowest flit = 106868
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Accepted packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Injected flit rate average = 0.00264198
	minimum = 0.00125295 (at node 11)
	maximum = 0.00434849 (at node 42)
Accepted flit rate average= 0.00264198
	minimum = 0.0019255 (at node 37)
	maximum = 0.00397997 (at node 15)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3868 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62.8 (5 samples)
Network latency average = 10.4726 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47 (5 samples)
Flit latency average = 10.2644 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Accepted packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Injected flit rate average = 0.0279446 (5 samples)
	minimum = 0.0157424 (5 samples)
	maximum = 0.0463587 (5 samples)
Accepted flit rate average = 0.0279446 (5 samples)
	minimum = 0.0208571 (5 samples)
	maximum = 0.0355933 (5 samples)
Injected packet size average = 1.50453 (5 samples)
Accepted packet size average = 1.50453 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 34 sec (394 sec)
gpgpu_simulation_rate = 60431 (inst/sec)
gpgpu_simulation_rate = 3924 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3629
gpu_sim_insn = 4448504
gpu_ipc =    1225.8209
gpu_tot_sim_cycle = 1772203
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      15.9454
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 79838
partiton_reqs_in_parallel_total    = 9305669
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2960
partiton_reqs_in_parallel_util = 79838
partiton_reqs_in_parallel_util_total    = 9305669
gpu_sim_cycle_parition_util = 3629
gpu_tot_sim_cycle_parition_util    = 422994
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     230.9658 GB/Sec
L2_BW_total  =       2.7670 GB/Sec
gpu_total_sim_rate=69431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 721, 705, 706, 705, 706, 705, 706, 706, 706, 706, 706, 706, 706, 721, 706, 618, 633, 618, 633, 618, 618, 618, 618, 633, 633, 618, 618, 618, 618, 618, 618, 761, 646, 631, 616, 616, 616, 616, 631, 616, 616, 616, 616, 616, 616, 616, 616, 694, 482, 482, 482, 482, 497, 482, 482, 497, 482, 482, 482, 482, 482, 482, 497, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131571	W0_Idle:19471294	W0_Scoreboard:3105169	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1305 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1772202 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37232 	9429 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22597 	679 	109 	3 	23419 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36606 	9494 	3814 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	150 	37 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16917     23274      2216      3085      2496      6796      2579      2821     10346     11973     16279     15500     25747     23738     19226     20239
dram[1]:      19931     19886      7464      2089      2630      3649      3289      2587     12683      9447     14924     16146     26740     25931     20312     19138
dram[2]:      18252     22042      2129      2257      7554      2413      2360      2478     10396     10660     15019     14558     26730     23318     20261     20506
dram[3]:      18200     14824      2982      2319      2405      2408      2272      2659     11852     10078     15811     14875     23161     24499     22085     20859
dram[4]:      15953     17494      1944      2107      2907      2704      2008      2599     10706     11414     16029     16311     23786     26731     18680     20643
dram[5]:      20804     18118      2252      2043      6512      2548      4433      2511      9975      9130     13451     14557     23802     25657     21228     23047
dram[6]:      19890     20806      6612      2871      6071      2600      3298      2094      8466     10648     16614     15683     23375     23017     21748     20622
dram[7]:      19854     19856      2087      6936      3187      2360      2298      2683     12005     12351     15001     13894     20386     22966     20372     22547
dram[8]:      19265     17144      1694      1893      2101      2654      4063      2163     12798     12317     16633     16142     22472     20707     21743     24372
dram[9]:      18179     17167      2359      2122      7090      2146      3272      2868     13848     12743     16176     16654     23668     23652     22929     22799
dram[10]:      14998     17374      1768      2283      2884      2211      2300      2413     11791     10754     18439     14464     23706     21200     22278     22910
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790378 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004252
n_activity=6109 dram_eff=0.5513
bk0: 92a 791740i bk1: 68a 791885i bk2: 76a 791964i bk3: 76a 791881i bk4: 68a 791977i bk5: 76a 791821i bk6: 76a 791794i bk7: 68a 791726i bk8: 120a 791832i bk9: 128a 791560i bk10: 136a 791760i bk11: 140a 791566i bk12: 132a 791841i bk13: 136a 791672i bk14: 140a 791811i bk15: 132a 791705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00956615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790379 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004229
n_activity=6227 dram_eff=0.538
bk0: 80a 791853i bk1: 76a 791836i bk2: 72a 791954i bk3: 76a 791901i bk4: 68a 791981i bk5: 84a 791793i bk6: 72a 791784i bk7: 68a 791752i bk8: 108a 791859i bk9: 132a 791543i bk10: 152a 791604i bk11: 140a 791585i bk12: 128a 791882i bk13: 132a 791722i bk14: 132a 791850i bk15: 136a 791658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00897916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790322 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.004353
n_activity=6556 dram_eff=0.5259
bk0: 84a 791823i bk1: 72a 791905i bk2: 92a 791767i bk3: 88a 791822i bk4: 80a 791874i bk5: 72a 791842i bk6: 84a 791724i bk7: 76a 791737i bk8: 120a 791769i bk9: 120a 791614i bk10: 140a 791724i bk11: 140a 791588i bk12: 128a 791882i bk13: 140a 791652i bk14: 132a 791855i bk15: 136a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790357 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004289
n_activity=6331 dram_eff=0.5367
bk0: 80a 791817i bk1: 92a 791740i bk2: 72a 791966i bk3: 68a 791963i bk4: 76a 791916i bk5: 84a 791793i bk6: 80a 791829i bk7: 68a 791772i bk8: 116a 791828i bk9: 124a 791610i bk10: 132a 791820i bk11: 140a 791602i bk12: 140a 791781i bk13: 136a 791663i bk14: 132a 791817i bk15: 136a 791712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00799199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790366 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004267
n_activity=6218 dram_eff=0.5436
bk0: 88a 791761i bk1: 84a 791746i bk2: 84a 791881i bk3: 72a 791913i bk4: 64a 792005i bk5: 68a 791919i bk6: 88a 791665i bk7: 76a 791726i bk8: 112a 791778i bk9: 112a 791698i bk10: 136a 791767i bk11: 132a 791647i bk12: 136a 791809i bk13: 128a 791743i bk14: 148a 791689i bk15: 140a 791613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00892361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790340 n_act=64 n_pre=48 n_req=447 n_rd=1692 n_write=24 bw_util=0.004332
n_activity=6303 dram_eff=0.5445
bk0: 72a 791899i bk1: 84a 791783i bk2: 84a 791888i bk3: 76a 791920i bk4: 76a 791895i bk5: 68a 791875i bk6: 68a 791786i bk7: 76a 791721i bk8: 120a 791807i bk9: 128a 791620i bk10: 148a 791661i bk11: 144a 791612i bk12: 136a 791833i bk13: 140a 791622i bk14: 140a 791771i bk15: 132a 791719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00956363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790338 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6478 dram_eff=0.5286
bk0: 80a 791892i bk1: 72a 791834i bk2: 80a 791872i bk3: 68a 791928i bk4: 80a 791879i bk5: 72a 791858i bk6: 80a 791793i bk7: 80a 791690i bk8: 136a 791648i bk9: 116a 791653i bk10: 132a 791800i bk11: 136a 791601i bk12: 140a 791782i bk13: 136a 791673i bk14: 140a 791792i bk15: 144a 791512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.008887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790334 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6402 dram_eff=0.5348
bk0: 76a 791878i bk1: 80a 791859i bk2: 76a 791929i bk3: 72a 791902i bk4: 68a 791993i bk5: 72a 791826i bk6: 76a 791738i bk7: 88a 791695i bk8: 112a 791847i bk9: 108a 791725i bk10: 148a 791706i bk11: 152a 791495i bk12: 148a 791704i bk13: 136a 791653i bk14: 144a 791724i bk15: 136a 791672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00842246
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790423 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004183
n_activity=5769 dram_eff=0.5744
bk0: 68a 791922i bk1: 76a 791860i bk2: 92a 791864i bk3: 92a 791911i bk4: 76a 791865i bk5: 64a 791868i bk6: 68a 791781i bk7: 80a 791636i bk8: 108a 791865i bk9: 112a 791735i bk10: 132a 791836i bk11: 136a 791681i bk12: 132a 791834i bk13: 144a 791610i bk14: 136a 791803i bk15: 124a 791737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00848936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790471 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004067
n_activity=5499 dram_eff=0.5859
bk0: 72a 791925i bk1: 72a 791844i bk2: 72a 791977i bk3: 76a 791951i bk4: 72a 791942i bk5: 72a 791832i bk6: 76a 791749i bk7: 64a 791749i bk8: 112a 791833i bk9: 116a 791697i bk10: 132a 791824i bk11: 132a 791672i bk12: 132a 791856i bk13: 132a 791718i bk14: 128a 791862i bk15: 140a 791641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00720302
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790347 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.00431
n_activity=6409 dram_eff=0.5327
bk0: 88a 791854i bk1: 76a 791875i bk2: 80a 791895i bk3: 72a 791933i bk4: 72a 791952i bk5: 80a 791803i bk6: 80a 791716i bk7: 72a 791704i bk8: 128a 791762i bk9: 128a 791613i bk10: 136a 791789i bk11: 140a 791587i bk12: 132a 791848i bk13: 140a 791635i bk14: 132a 791802i bk15: 128a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00771806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34621
	minimum = 6
	maximum = 44
Network latency average = 8.2476
	minimum = 6
	maximum = 44
Slowest packet = 102531
Flit latency average = 7.98228
	minimum = 6
	maximum = 43
Slowest flit = 154150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Accepted packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Injected flit rate average = 0.0731229
	minimum = 0.0429989 (at node 1)
	maximum = 0.127894 (at node 44)
Accepted flit rate average= 0.0731229
	minimum = 0.0554024 (at node 42)
	maximum = 0.102398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7134 (6 samples)
	minimum = 6 (6 samples)
	maximum = 59.6667 (6 samples)
Network latency average = 10.1017 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Flit latency average = 9.88407 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Accepted packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Injected flit rate average = 0.0354743 (6 samples)
	minimum = 0.0202851 (6 samples)
	maximum = 0.0599479 (6 samples)
Accepted flit rate average = 0.0354743 (6 samples)
	minimum = 0.0266147 (6 samples)
	maximum = 0.0467274 (6 samples)
Injected packet size average = 1.50297 (6 samples)
Accepted packet size average = 1.50297 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 47 sec (407 sec)
gpgpu_simulation_rate = 69431 (inst/sec)
gpgpu_simulation_rate = 4354 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 615504
gpu_sim_insn = 4995458
gpu_ipc =       8.1160
gpu_tot_sim_cycle = 2614929
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      12.7170
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 13541088
partiton_reqs_in_parallel_total    = 9385507
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7676
partiton_reqs_in_parallel_util = 13541088
partiton_reqs_in_parallel_util_total    = 9385507
gpu_sim_cycle_parition_util = 615504
gpu_tot_sim_cycle_parition_util    = 426623
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       2.3884 GB/Sec
L2_BW_total  =       2.4375 GB/Sec
gpu_total_sim_rate=36990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
798, 813, 968, 1021, 797, 798, 797, 798, 798, 798, 798, 798, 798, 798, 813, 798, 733, 748, 733, 748, 733, 733, 733, 733, 997, 748, 1034, 733, 733, 733, 733, 733, 853, 738, 723, 708, 708, 708, 708, 723, 708, 708, 853, 708, 708, 708, 708, 708, 809, 597, 597, 597, 597, 612, 597, 597, 612, 597, 597, 597, 597, 716, 597, 612, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154801	W0_Idle:41670728	W0_Scoreboard:14880977	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1258 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2614928 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51020 	10965 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34042 	691 	109 	3 	27293 	51 	13 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49876 	9698 	3815 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	1746 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	524 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10251     14496      7409      8715      6479      4036      2915     11253      6548      8952      9675     11466     25798     20853     22487     15968
dram[1]:      17772     11954      4228      1859      2618      2495      1819     17251      7242      8622     15180     14375     19758     24166     13382     13955
dram[2]:       9283     12262      1849      1617      4542      1873      1877      1612      6136      6589      9646     16873     22679     19200     19001     21554
dram[3]:       8374     11028      2125      1538      2264      8180      1692      2108      7870      6502     12219     11127     18971     18574     19261     25060
dram[4]:       9900     21728     13078      3304     13336      2031      1517      1251      6738      7429     10513     11204     16857     20687     16623     22472
dram[5]:      17903     16682     15606      1401     11973      1690      4839     10979     13285      6544     13661     16691     21996     15896     17586     16136
dram[6]:      21906     13673      5571      2521      4911      1953      3980      8811      5858      6238     12013     16340     26430     16751     18311     17998
dram[7]:      11271     10373      2162      4563      8379      2934      1470      8720      8528      8153     14718     15340     16482     20942     19633     18749
dram[8]:      12664     18512      6747      2586      1749      1841      2294      2675      8625     11387     12159     10351     16668     17144     15079     19367
dram[9]:      21224     13725      1702      1629      8614      2530      1959      1634      8740     11348     11056     16554     17468     16770     15318     17629
dram[10]:      10438      8251      1710      2012      2514      1349      1268      1175     12626      6860     14374     11076     16416     18351     15208     18752
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932158 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002589
n_activity=14339 dram_eff=0.3494
bk0: 136a 1934310i bk1: 112a 1934429i bk2: 116a 1934517i bk3: 116a 1934545i bk4: 132a 1934452i bk5: 144a 1934117i bk6: 156a 1934044i bk7: 108a 1934292i bk8: 172a 1934373i bk9: 172a 1934115i bk10: 200a 1934191i bk11: 188a 1934128i bk12: 168a 1934423i bk13: 156a 1934400i bk14: 168a 1934483i bk15: 152a 1934467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00464067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932291 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13318 dram_eff=0.3631
bk0: 136a 1934359i bk1: 124a 1934396i bk2: 116a 1934482i bk3: 112a 1934595i bk4: 116a 1934483i bk5: 132a 1934408i bk6: 124a 1934315i bk7: 128a 1934236i bk8: 168a 1934361i bk9: 180a 1934120i bk10: 176a 1934401i bk11: 172a 1934282i bk12: 152a 1934603i bk13: 148a 1934488i bk14: 172a 1934425i bk15: 168a 1934290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932154 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002604
n_activity=14333 dram_eff=0.3515
bk0: 156a 1934213i bk1: 124a 1934541i bk2: 132a 1934349i bk3: 144a 1934308i bk4: 124a 1934490i bk5: 128a 1934347i bk6: 128a 1934318i bk7: 124a 1934288i bk8: 188a 1934183i bk9: 192a 1934030i bk10: 200a 1934139i bk11: 176a 1934192i bk12: 148a 1934610i bk13: 164a 1934380i bk14: 140a 1934690i bk15: 160a 1934425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00414404
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932150 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.00261
n_activity=14225 dram_eff=0.355
bk0: 152a 1934161i bk1: 128a 1934353i bk2: 128a 1934582i bk3: 120a 1934505i bk4: 148a 1934323i bk5: 132a 1934289i bk6: 128a 1934417i bk7: 140a 1934103i bk8: 172a 1934330i bk9: 176a 1934086i bk10: 164a 1934476i bk11: 180a 1934242i bk12: 164a 1934488i bk13: 160a 1934378i bk14: 148a 1934589i bk15: 176a 1934267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00396834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932285 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.002509
n_activity=13061 dram_eff=0.3718
bk0: 128a 1934349i bk1: 136a 1934311i bk2: 132a 1934498i bk3: 104a 1934588i bk4: 104a 1934592i bk5: 120a 1934516i bk6: 132a 1934219i bk7: 140a 1934094i bk8: 168a 1934260i bk9: 164a 1934290i bk10: 184a 1934270i bk11: 180a 1934217i bk12: 172a 1934410i bk13: 148a 1934472i bk14: 160a 1934480i bk15: 156a 1934374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc08cbd00, atomic=0 1 entries : 0x7fc23c5bc010 :  mf: uid=1064115, sid27:w46, part=5, addr=0xc08cbd60, load , size=32, unknown  status = IN_PARTITION_DRAM (2614928), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932132 n_act=202 n_pre=186 n_req=719 n_rd=2438 n_write=109 bw_util=0.002632
n_activity=14047 dram_eff=0.3626
bk0: 140a 1934337i bk1: 136a 1934257i bk2: 140a 1934347i bk3: 128a 1934528i bk4: 122a 1934470i bk5: 104a 1934592i bk6: 96a 1934490i bk7: 108a 1934388i bk8: 164a 1934436i bk9: 188a 1934064i bk10: 212a 1934122i bk11: 180a 1934203i bk12: 156a 1934555i bk13: 216a 1933874i bk14: 172a 1934399i bk15: 176a 1934266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00459726
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932205 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002561
n_activity=13750 dram_eff=0.3604
bk0: 144a 1934266i bk1: 112a 1934515i bk2: 128a 1934462i bk3: 108a 1934573i bk4: 128a 1934395i bk5: 112a 1934455i bk6: 112a 1934464i bk7: 128a 1934257i bk8: 192a 1934060i bk9: 180a 1934084i bk10: 172a 1934418i bk11: 188a 1934094i bk12: 188a 1934282i bk13: 164a 1934378i bk14: 168a 1934505i bk15: 164a 1934241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932289 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13267 dram_eff=0.3645
bk0: 136a 1934500i bk1: 136a 1934383i bk2: 92a 1934723i bk3: 104a 1934528i bk4: 144a 1934290i bk5: 108a 1934434i bk6: 132a 1934226i bk7: 136a 1934289i bk8: 148a 1934480i bk9: 148a 1934330i bk10: 204a 1934197i bk11: 192a 1934066i bk12: 172a 1934391i bk13: 144a 1934493i bk14: 172a 1934393i bk15: 156a 1934402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00405361
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932356 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002465
n_activity=12535 dram_eff=0.3805
bk0: 100a 1934590i bk1: 124a 1934488i bk2: 128a 1934520i bk3: 140a 1934516i bk4: 116a 1934477i bk5: 96a 1934516i bk6: 124a 1934305i bk7: 124a 1934203i bk8: 164a 1934462i bk9: 152a 1934358i bk10: 188a 1934320i bk11: 188a 1934143i bk12: 172a 1934422i bk13: 164a 1934321i bk14: 172a 1934430i bk15: 148a 1934418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00403242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932373 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002433
n_activity=12696 dram_eff=0.3708
bk0: 104a 1934581i bk1: 96a 1934588i bk2: 132a 1934479i bk3: 128a 1934503i bk4: 136a 1934294i bk5: 120a 1934472i bk6: 112a 1934342i bk7: 108a 1934342i bk8: 164a 1934358i bk9: 148a 1934341i bk10: 184a 1934351i bk11: 176a 1934280i bk12: 160a 1934531i bk13: 164a 1934345i bk14: 168a 1934439i bk15: 168a 1934325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00353269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932134 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002622
n_activity=14604 dram_eff=0.3474
bk0: 116a 1934590i bk1: 132a 1934335i bk2: 148a 1934352i bk3: 104a 1934628i bk4: 128a 1934422i bk5: 132a 1934302i bk6: 140a 1934188i bk7: 160a 1933991i bk8: 188a 1934192i bk9: 192a 1933998i bk10: 164a 1934414i bk11: 176a 1934175i bk12: 164a 1934476i bk13: 156a 1934408i bk14: 172a 1934407i bk15: 144a 1934466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00389082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.97282
	minimum = 6
	maximum = 30
Network latency average = 6.96905
	minimum = 6
	maximum = 26
Slowest packet = 114237
Flit latency average = 6.52336
	minimum = 6
	maximum = 25
Slowest flit = 171738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Accepted packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Injected flit rate average = 0.000756779
	minimum = 0.00036393 (at node 4)
	maximum = 0.00124451 (at node 38)
Accepted flit rate average= 0.000756779
	minimum = 0.000606821 (at node 43)
	maximum = 0.00116896 (at node 1)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0362 (7 samples)
	minimum = 6 (7 samples)
	maximum = 55.4286 (7 samples)
Network latency average = 9.65422 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.5714 (7 samples)
Flit latency average = 9.40397 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Accepted packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Injected flit rate average = 0.0305147 (7 samples)
	minimum = 0.0174393 (7 samples)
	maximum = 0.0515617 (7 samples)
Accepted flit rate average = 0.0305147 (7 samples)
	minimum = 0.0228993 (7 samples)
	maximum = 0.0402191 (7 samples)
Injected packet size average = 1.50297 (7 samples)
Accepted packet size average = 1.50297 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 59 sec (899 sec)
gpgpu_simulation_rate = 36990 (inst/sec)
gpgpu_simulation_rate = 2908 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3883
gpu_sim_insn = 4456084
gpu_ipc =    1147.5879
gpu_tot_sim_cycle = 2840962
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      13.2737
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 85426
partiton_reqs_in_parallel_total    = 22926595
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1001
partiton_reqs_in_parallel_util = 85426
partiton_reqs_in_parallel_util_total    = 22926595
gpu_sim_cycle_parition_util = 3883
gpu_tot_sim_cycle_parition_util    = 1042127
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     286.3536 GB/Sec
L2_BW_total  =       2.6349 GB/Sec
gpu_total_sim_rate=41348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
918, 918, 1088, 1126, 917, 933, 917, 903, 903, 903, 918, 903, 918, 918, 918, 918, 832, 832, 817, 832, 832, 832, 817, 817, 1096, 847, 1118, 817, 832, 817, 817, 817, 937, 837, 822, 792, 807, 792, 807, 822, 807, 792, 937, 792, 807, 792, 837, 792, 929, 717, 702, 702, 702, 747, 702, 702, 747, 702, 702, 702, 702, 836, 702, 732, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172411	W0_Idle:41685630	W0_Scoreboard:14924124	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1097 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2840961 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62705 	11011 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42734 	1327 	330 	332 	29098 	93 	19 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57275 	10456 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	5306 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	532 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10298     14562      7460      8784      6725      4208      3177     11631      6778      9193      9871     11703     26039     21159     22732     16257
dram[1]:      17856     11993      4270      1933      2861      2807      2108     17542      7459      8868     15443     14653     20035     24458     13602     14176
dram[2]:       9337     12385      1908      1685      4768      2115      2198      1951      6353      6801      9871     17113     22993     19447     19296     21833
dram[3]:       8417     11078      2209      1563      2495      8386      2046      2385      8122      6725     12470     11378     19194     18812     19551     25289
dram[4]:       9937     21809     13155      3355     13650      2340      1782      1498      6973      7701     10735     11487     17061     20931     16881     22729
dram[5]:      17972     16726     15648      1460     12205      1976      5256     11387     13546      6742     13860     16927     22251     16064     17826     16351
dram[6]:      21985     13751      5646      2593      5179      2267      4354      9105      6044      6461     12285     16592     26628     16978     18569     18254
dram[7]:      11364     10442      2216      4611      8573      3242      1788      9017      8825      8420     14957     15575     16735     21245     19851     19013
dram[8]:      12793     18641      6787      2652      1998      2144      2647      3007      8977     11719     12424     10585     19336     17386     15294     19635
dram[9]:      21325     13789      1773      1710      8853      2803      2310      2007      9027     11643     11294     16817     17729     17017     15536     17830
dram[10]:      10523      8304      1786      2102      2744      1565      1504      1423     12874      7086     14623     11270     16638     18612     15424     19026
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939367 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002579
n_activity=14339 dram_eff=0.3494
bk0: 136a 1941519i bk1: 112a 1941638i bk2: 116a 1941726i bk3: 116a 1941754i bk4: 132a 1941661i bk5: 144a 1941326i bk6: 156a 1941253i bk7: 108a 1941501i bk8: 172a 1941582i bk9: 172a 1941324i bk10: 200a 1941400i bk11: 188a 1941337i bk12: 168a 1941632i bk13: 156a 1941609i bk14: 168a 1941692i bk15: 152a 1941676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00462344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939500 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13318 dram_eff=0.3631
bk0: 136a 1941568i bk1: 124a 1941605i bk2: 116a 1941691i bk3: 112a 1941804i bk4: 116a 1941692i bk5: 132a 1941617i bk6: 124a 1941524i bk7: 128a 1941445i bk8: 168a 1941570i bk9: 180a 1941329i bk10: 176a 1941610i bk11: 172a 1941491i bk12: 152a 1941812i bk13: 148a 1941697i bk14: 172a 1941634i bk15: 168a 1941499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00427746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939363 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002594
n_activity=14333 dram_eff=0.3515
bk0: 156a 1941422i bk1: 124a 1941750i bk2: 132a 1941558i bk3: 144a 1941517i bk4: 124a 1941699i bk5: 128a 1941556i bk6: 128a 1941527i bk7: 124a 1941497i bk8: 188a 1941392i bk9: 192a 1941239i bk10: 200a 1941348i bk11: 176a 1941401i bk12: 148a 1941819i bk13: 164a 1941589i bk14: 140a 1941899i bk15: 160a 1941634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00412866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939359 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.0026
n_activity=14225 dram_eff=0.355
bk0: 152a 1941370i bk1: 128a 1941562i bk2: 128a 1941791i bk3: 120a 1941714i bk4: 148a 1941532i bk5: 132a 1941498i bk6: 128a 1941626i bk7: 140a 1941312i bk8: 172a 1941539i bk9: 176a 1941295i bk10: 164a 1941685i bk11: 180a 1941451i bk12: 164a 1941697i bk13: 160a 1941587i bk14: 148a 1941798i bk15: 176a 1941476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00395361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939494 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.0025
n_activity=13061 dram_eff=0.3718
bk0: 128a 1941558i bk1: 136a 1941520i bk2: 132a 1941707i bk3: 104a 1941797i bk4: 104a 1941801i bk5: 120a 1941725i bk6: 132a 1941428i bk7: 140a 1941303i bk8: 168a 1941469i bk9: 164a 1941499i bk10: 184a 1941479i bk11: 180a 1941426i bk12: 172a 1941619i bk13: 148a 1941681i bk14: 160a 1941689i bk15: 156a 1941583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00428055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939339 n_act=202 n_pre=186 n_req=719 n_rd=2440 n_write=109 bw_util=0.002625
n_activity=14061 dram_eff=0.3626
bk0: 140a 1941546i bk1: 136a 1941466i bk2: 140a 1941556i bk3: 128a 1941737i bk4: 124a 1941676i bk5: 104a 1941801i bk6: 96a 1941699i bk7: 108a 1941597i bk8: 164a 1941645i bk9: 188a 1941273i bk10: 212a 1941331i bk11: 180a 1941412i bk12: 156a 1941764i bk13: 216a 1941083i bk14: 172a 1941608i bk15: 176a 1941475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00458019
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939414 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002552
n_activity=13750 dram_eff=0.3604
bk0: 144a 1941475i bk1: 112a 1941724i bk2: 128a 1941671i bk3: 108a 1941782i bk4: 128a 1941604i bk5: 112a 1941664i bk6: 112a 1941673i bk7: 128a 1941466i bk8: 192a 1941269i bk9: 180a 1941293i bk10: 172a 1941627i bk11: 188a 1941303i bk12: 188a 1941491i bk13: 164a 1941587i bk14: 168a 1941714i bk15: 164a 1941450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0041889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939498 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13267 dram_eff=0.3645
bk0: 136a 1941709i bk1: 136a 1941592i bk2: 92a 1941932i bk3: 104a 1941737i bk4: 144a 1941499i bk5: 108a 1941643i bk6: 132a 1941435i bk7: 136a 1941498i bk8: 148a 1941689i bk9: 148a 1941539i bk10: 204a 1941406i bk11: 192a 1941275i bk12: 172a 1941600i bk13: 144a 1941702i bk14: 172a 1941602i bk15: 156a 1941611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00403856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939565 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002456
n_activity=12535 dram_eff=0.3805
bk0: 100a 1941799i bk1: 124a 1941697i bk2: 128a 1941729i bk3: 140a 1941725i bk4: 116a 1941686i bk5: 96a 1941725i bk6: 124a 1941514i bk7: 124a 1941412i bk8: 164a 1941671i bk9: 152a 1941567i bk10: 188a 1941529i bk11: 188a 1941352i bk12: 172a 1941631i bk13: 164a 1941530i bk14: 172a 1941639i bk15: 148a 1941627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00401745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939582 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002424
n_activity=12696 dram_eff=0.3708
bk0: 104a 1941790i bk1: 96a 1941797i bk2: 132a 1941688i bk3: 128a 1941712i bk4: 136a 1941503i bk5: 120a 1941681i bk6: 112a 1941551i bk7: 108a 1941551i bk8: 164a 1941567i bk9: 148a 1941550i bk10: 184a 1941560i bk11: 176a 1941489i bk12: 160a 1941740i bk13: 164a 1941554i bk14: 168a 1941648i bk15: 168a 1941534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00351958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939343 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002612
n_activity=14604 dram_eff=0.3474
bk0: 116a 1941799i bk1: 132a 1941544i bk2: 148a 1941561i bk3: 104a 1941837i bk4: 128a 1941631i bk5: 132a 1941511i bk6: 140a 1941397i bk7: 160a 1941200i bk8: 188a 1941401i bk9: 192a 1941207i bk10: 164a 1941623i bk11: 176a 1941384i bk12: 164a 1941685i bk13: 156a 1941617i bk14: 172a 1941616i bk15: 144a 1941675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00387638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.5115
	minimum = 6
	maximum = 271
Network latency average = 10.0895
	minimum = 6
	maximum = 214
Slowest packet = 137311
Flit latency average = 9.91433
	minimum = 6
	maximum = 213
Slowest flit = 206292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Accepted packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Injected flit rate average = 0.0906569
	minimum = 0.0607934 (at node 24)
	maximum = 0.226816 (at node 44)
Accepted flit rate average= 0.0906569
	minimum = 0.075219 (at node 47)
	maximum = 0.310278 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0956 (8 samples)
	minimum = 6 (8 samples)
	maximum = 82.375 (8 samples)
Network latency average = 9.70863 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.875 (8 samples)
Flit latency average = 9.46776 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Accepted packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Injected flit rate average = 0.0380324 (8 samples)
	minimum = 0.0228585 (8 samples)
	maximum = 0.0734685 (8 samples)
Accepted flit rate average = 0.0380324 (8 samples)
	minimum = 0.0294392 (8 samples)
	maximum = 0.0739765 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 12 sec (912 sec)
gpgpu_simulation_rate = 41348 (inst/sec)
gpgpu_simulation_rate = 3115 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 341403
gpu_sim_insn = 5111858
gpu_ipc =      14.9731
gpu_tot_sim_cycle = 3409587
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.5593
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 7510866
partiton_reqs_in_parallel_total    = 23012021
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9521
partiton_reqs_in_parallel_util = 7510866
partiton_reqs_in_parallel_util_total    = 23012021
gpu_sim_cycle_parition_util = 341403
gpu_tot_sim_cycle_parition_util    = 1046010
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =      13.5728 GB/Sec
L2_BW_total  =       3.5546 GB/Sec
gpu_total_sim_rate=35924

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1230, 1033, 1203, 1241, 1399, 1296, 1177, 1345, 1018, 1018, 1204, 1267, 1033, 1033, 1204, 1033, 970, 1140, 1126, 1141, 970, 1140, 955, 1321, 1234, 985, 1256, 1047, 970, 1100, 955, 955, 1225, 1453, 1216, 884, 899, 884, 899, 1137, 1345, 884, 1029, 884, 1173, 884, 1126, 884, 1664, 1006, 1240, 991, 794, 839, 965, 794, 839, 794, 794, 794, 794, 1073, 991, 1021, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198236	W0_Idle:50120812	W0_Scoreboard:25045900	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 892 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3409586 
mrq_lat_table:11821 	301 	332 	3809 	611 	405 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106758 	15448 	61 	50 	940 	218 	2683 	1278 	107 	42 	89 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	84973 	1402 	330 	332 	35270 	93 	23 	17 	45 	945 	216 	2678 	1276 	107 	42 	89 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94642 	10653 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	16630 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	694 	117 	33 	8 	13 	6 	16 	20 	12 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.250000  2.104167  2.000000  2.162791  2.304348  2.446809  2.638298  2.458333  2.538461  2.717949  2.875000  2.969697 
dram[1]:  2.256410  2.045455  2.315789  2.378378  2.250000  2.097561  2.911765  2.181818  2.477273  2.355556  2.404255  2.628572  3.129032  2.742857  3.181818  3.000000 
dram[2]:  2.081633  2.484848  2.256410  2.113636  2.275000  2.152174  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.020000  2.000000  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.857143  2.800000  2.571429  2.621622 
dram[4]:  2.232558  2.270270  2.130435  2.236842  2.323529  2.473684  1.958333  2.418605  2.621622  2.255814  2.380000  2.581395  3.259259  3.129032  2.783784  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.170213  2.395349  2.122449  2.441176  2.416667  2.325000  2.510638  2.463415  2.714286  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.348837  2.228571  2.214286  2.142857  2.000000  2.111111  2.129630  2.520833  2.560976  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.483871  2.309524  2.222222  2.116279  1.983607  2.075000  2.457143  2.333333  2.405406  2.500000  2.555556  2.466667  2.600000  3.571429  2.743590  2.540540 
dram[8]:  1.846154  2.292683  2.069767  2.562500  1.977273  2.173913  2.395349  2.021277  2.777778  2.416667  2.422222  2.700000  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.378378  1.979167  2.088889  2.086957  1.907407  2.341463  2.125000  2.606061  2.234043  2.348837  2.525000  3.387097  3.066667  3.121212  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.318182  2.304348  2.479167  2.288889  2.666667  3.200000  3.032258  3.214286  2.852941 
average row locality = 17375/7176 = 2.421265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4464
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5639      5583      4427      4328      4954      3311      4933      4143      5469      4866      8616      7153     13263     10577     12940      9512
dram[1]:       9071      6728      2289      2638      4652      3317      1361     11103      4344      6024      6960      9423     10734     12228      7311     10741
dram[2]:       5272      5628      1548      1596      2460      2263      1581      2555      7086      3931      7150      8978     10720     10759      9965     10485
dram[3]:       8242      6226      5072      3792      2083      4411      1166      3583      4307      6063      9497      7302     10831      9117      7637     14862
dram[4]:       7071     10889      7576      2311      5643      4928      1202      1109      5779      4824      6967     10452     10947     10806     12806     11872
dram[5]:      10820      8433      8401      1497      5814       926      3604      4429      7494      6430      8345      9417     10706     10784      8042      8446
dram[6]:      13695      5514      3180      4364      3232      1192      4224      4114      5402      4730      9274      8474     13357     10317      9056      8789
dram[7]:       9202      5449      2142      3462      4801      4127      1433      5020      4923      3926      9557      8015      8732      9580     10078     10034
dram[8]:       7161      7027      5938      2738      1843      1468      1349      3514      4650      6014      7352      7525     12890      8982      9023      9361
dram[9]:       8447      6055      3113      1757      5639      2075      1308      5836      4422      4988      7201      8054      9754      8536      8118      9893
dram[10]:       4389      6623      2819      3963      2240      3043      4220      1788      7242      5421      9203      5940      9768     12185     10158     11602
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982     86137     18301    169964
dram[2]:      18322     18175     13969     16913     61465     43634     43530     62580    169925     32067    169398    257762     86120     23957     20071    211500
dram[3]:     169912     26334    169834    169733     35802    274022       491    169671     34872    170170    169888     86194     62654     62563     18309    347177
dram[4]:     169883    421602    421606     39654    309010    169730      4693      5678    169601     43343    169969    169831     19166     62653    169992    211376
dram[5]:     355874    272599    421602     13967    274031       441    169673    256190    253547    170124    257771    227378     35609     90655     72246     20538
dram[6]:     272580     20266     88532    169939     92079     10804    169572    276634    169612    169406    169883    211511    347171     86148     86152     32641
dram[7]:     169921     62600     62552     90350    308988    169726     10784    280891     26337     10646    257770    253552     13300     62399    211516     86252
dram[8]:     169907    266788    202869     62455     26370     26374     17325    170176     36494    169573     86213    169887    169912     13301     86125     86235
dram[9]:     272591    169955    169913     26186    169497     62654     13099    169652     24498     35575     86094    227289     18817     13316     19902    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379     17952     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569697 n_act=678 n_pre=662 n_req=1621 n_rd=4736 n_write=437 bw_util=0.004016
n_activity=36051 dram_eff=0.287
bk0: 296a 2574225i bk1: 252a 2574444i bk2: 288a 2574383i bk3: 244a 2574783i bk4: 280a 2574396i bk5: 288a 2574061i bk6: 288a 2573889i bk7: 268a 2574104i bk8: 320a 2574165i bk9: 332a 2573951i bk10: 360a 2573953i bk11: 352a 2573856i bk12: 292a 2574378i bk13: 312a 2574258i bk14: 276a 2574660i bk15: 288a 2574433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00580116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2570038 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003843
n_activity=33864 dram_eff=0.2923
bk0: 256a 2574551i bk1: 272a 2574346i bk2: 256a 2574541i bk3: 256a 2574475i bk4: 272a 2574405i bk5: 260a 2574419i bk6: 288a 2574405i bk7: 280a 2574159i bk8: 324a 2574184i bk9: 324a 2574072i bk10: 340a 2574110i bk11: 288a 2574398i bk12: 280a 2574669i bk13: 288a 2574470i bk14: 292a 2574550i bk15: 272a 2574485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00522628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569867 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003927
n_activity=35639 dram_eff=0.2839
bk0: 304a 2574186i bk1: 248a 2574654i bk2: 268a 2574562i bk3: 292a 2574423i bk4: 268a 2574458i bk5: 300a 2574179i bk6: 300a 2573958i bk7: 272a 2574236i bk8: 324a 2574308i bk9: 336a 2573907i bk10: 344a 2574155i bk11: 308a 2574270i bk12: 292a 2574531i bk13: 284a 2574537i bk14: 256a 2574886i bk15: 292a 2574575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00502055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569727 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.004005
n_activity=36013 dram_eff=0.2865
bk0: 304a 2574045i bk1: 244a 2574571i bk2: 256a 2574683i bk3: 264a 2574637i bk4: 300a 2574192i bk5: 308a 2574026i bk6: 276a 2574287i bk7: 252a 2574332i bk8: 316a 2574430i bk9: 372a 2573725i bk10: 328a 2574280i bk11: 316a 2574247i bk12: 300a 2574568i bk13: 320a 2574194i bk14: 308a 2574329i bk15: 296a 2574418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00511643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569967 n_act=628 n_pre=612 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003884
n_activity=34115 dram_eff=0.2933
bk0: 288a 2574343i bk1: 256a 2574541i bk2: 300a 2574266i bk3: 272a 2574551i bk4: 236a 2574713i bk5: 292a 2574400i bk6: 272a 2574163i bk7: 288a 2574013i bk8: 292a 2574405i bk9: 300a 2574219i bk10: 368a 2573992i bk11: 340a 2574048i bk12: 260a 2574837i bk13: 280a 2574512i bk14: 304a 2574481i bk15: 272a 2574476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00505588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569644 n_act=672 n_pre=656 n_req=1626 n_rd=4816 n_write=422 bw_util=0.004066
n_activity=36309 dram_eff=0.2885
bk0: 268a 2574393i bk1: 296a 2574132i bk2: 292a 2574244i bk3: 264a 2574720i bk4: 304a 2574168i bk5: 276a 2574207i bk6: 300a 2573915i bk7: 256a 2574396i bk8: 352a 2574141i bk9: 292a 2574380i bk10: 360a 2574059i bk11: 316a 2574186i bk12: 280a 2574526i bk13: 316a 2574174i bk14: 336a 2574198i bk15: 308a 2574405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00567811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569571 n_act=681 n_pre=665 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004109
n_activity=35948 dram_eff=0.2945
bk0: 276a 2574406i bk1: 272a 2574307i bk2: 288a 2574248i bk3: 244a 2574496i bk4: 276a 2574430i bk5: 304a 2574011i bk6: 276a 2574153i bk7: 332a 2573690i bk8: 340a 2573808i bk9: 356a 2573867i bk10: 332a 2574210i bk11: 344a 2573851i bk12: 328a 2574250i bk13: 276a 2574562i bk14: 340a 2574247i bk15: 288a 2574279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00560552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569884 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003925
n_activity=34845 dram_eff=0.2902
bk0: 232a 2574771i bk1: 284a 2574351i bk2: 244a 2574656i bk3: 268a 2574348i bk4: 352a 2573687i bk5: 252a 2574416i bk6: 264a 2574450i bk7: 284a 2574196i bk8: 276a 2574513i bk9: 316a 2574179i bk10: 356a 2574099i bk11: 340a 2574052i bk12: 300a 2574346i bk13: 288a 2574515i bk14: 312a 2574410i bk15: 296a 2574409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00509663
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569835 n_act=650 n_pre=634 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003952
n_activity=34949 dram_eff=0.2913
bk0: 292a 2574098i bk1: 284a 2574320i bk2: 268a 2574441i bk3: 248a 2574740i bk4: 268a 2574410i bk5: 284a 2574095i bk6: 296a 2573991i bk7: 288a 2574049i bk8: 304a 2574464i bk9: 348a 2573912i bk10: 324a 2574273i bk11: 316a 2574181i bk12: 284a 2574711i bk13: 292a 2574320i bk14: 292a 2574606i bk15: 292a 2574398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00526471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569927 n_act=644 n_pre=628 n_req=1561 n_rd=4600 n_write=411 bw_util=0.00389
n_activity=34966 dram_eff=0.2866
bk0: 264a 2574603i bk1: 284a 2574191i bk2: 280a 2574381i bk3: 288a 2574297i bk4: 292a 2574098i bk5: 276a 2574312i bk6: 244a 2574380i bk7: 252a 2574429i bk8: 328a 2574177i bk9: 304a 2574158i bk10: 312a 2574400i bk11: 312a 2574382i bk12: 272a 2574747i bk13: 296a 2574508i bk14: 300a 2574498i bk15: 296a 2574405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00480357
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2576210 n_nop=2569867 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.00394
n_activity=34807 dram_eff=0.2916
bk0: 248a 2574678i bk1: 276a 2574301i bk2: 252a 2574644i bk3: 268a 2574418i bk4: 280a 2574225i bk5: 288a 2574103i bk6: 328a 2573854i bk7: 288a 2574061i bk8: 328a 2574180i bk9: 356a 2573955i bk10: 312a 2574248i bk11: 336a 2574081i bk12: 280a 2574702i bk13: 272a 2574579i bk14: 268a 2574786i bk15: 280a 2574507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0049763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12312
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.91256
	minimum = 6
	maximum = 27
Network latency average = 6.90961
	minimum = 6
	maximum = 26
Slowest packet = 161292
Flit latency average = 6.40277
	minimum = 6
	maximum = 25
Slowest flit = 295882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00286396
	minimum = 0.00191563 (at node 21)
	maximum = 0.0034827 (at node 40)
Accepted packet rate average = 0.00286396
	minimum = 0.00191563 (at node 21)
	maximum = 0.0034827 (at node 40)
Injected flit rate average = 0.00431556
	minimum = 0.00231252 (at node 21)
	maximum = 0.00628438 (at node 35)
Accepted flit rate average= 0.00431556
	minimum = 0.00348416 (at node 21)
	maximum = 0.00571321 (at node 22)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6308 (9 samples)
	minimum = 6 (9 samples)
	maximum = 76.2222 (9 samples)
Network latency average = 9.39762 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.5556 (9 samples)
Flit latency average = 9.12721 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0228247 (9 samples)
	minimum = 0.018667 (9 samples)
	maximum = 0.0415248 (9 samples)
Accepted packet rate average = 0.0228247 (9 samples)
	minimum = 0.018667 (9 samples)
	maximum = 0.0415248 (9 samples)
Injected flit rate average = 0.0342861 (9 samples)
	minimum = 0.0205756 (9 samples)
	maximum = 0.0660036 (9 samples)
Accepted flit rate average = 0.0342861 (9 samples)
	minimum = 0.0265553 (9 samples)
	maximum = 0.0663917 (9 samples)
Injected packet size average = 1.50215 (9 samples)
Accepted packet size average = 1.50215 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 52 sec (1192 sec)
gpgpu_simulation_rate = 35924 (inst/sec)
gpgpu_simulation_rate = 2860 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7754
gpu_sim_insn = 4498644
gpu_ipc =     580.1708
gpu_tot_sim_cycle = 3639491
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      13.0020
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14509
partiton_reqs_in_parallel = 170588
partiton_reqs_in_parallel_total    = 30522887
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4335
partiton_reqs_in_parallel_util = 170588
partiton_reqs_in_parallel_util_total    = 30522887
gpu_sim_cycle_parition_util = 7754
gpu_tot_sim_cycle_parition_util    = 1387413
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     289.7427 GB/Sec
L2_BW_total  =       3.9473 GB/Sec
gpu_total_sim_rate=38979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1380, 1153, 1383, 1421, 1549, 1431, 1312, 1480, 1123, 1183, 1339, 1417, 1198, 1183, 1339, 1168, 1069, 1284, 1225, 1240, 1069, 1224, 1054, 1465, 1348, 1114, 1370, 1176, 1084, 1199, 1069, 1069, 1354, 1552, 1315, 998, 998, 983, 1028, 1251, 1459, 983, 1113, 1013, 1272, 1013, 1240, 1013, 1778, 1135, 1339, 1105, 908, 938, 1079, 893, 968, 938, 908, 878, 908, 1217, 1105, 1120, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125498
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1765
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386010	W0_Idle:50156838	W0_Scoreboard:25090042	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 783 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3639490 
mrq_lat_table:11821 	301 	332 	3809 	611 	405 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128710 	17115 	142 	53 	940 	218 	2683 	1278 	107 	42 	89 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	89074 	2532 	1975 	5597 	44963 	1806 	134 	61 	46 	945 	216 	2678 	1276 	107 	42 	89 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101829 	11618 	3848 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	32162 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	710 	117 	33 	8 	13 	6 	16 	20 	12 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.250000  2.104167  2.000000  2.162791  2.304348  2.446809  2.638298  2.458333  2.538461  2.717949  2.875000  2.969697 
dram[1]:  2.256410  2.045455  2.315789  2.378378  2.250000  2.097561  2.911765  2.181818  2.477273  2.355556  2.404255  2.628572  3.129032  2.742857  3.181818  3.000000 
dram[2]:  2.081633  2.484848  2.256410  2.113636  2.275000  2.152174  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.020000  2.000000  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.857143  2.800000  2.571429  2.621622 
dram[4]:  2.232558  2.270270  2.130435  2.236842  2.323529  2.473684  1.958333  2.418605  2.621622  2.255814  2.380000  2.581395  3.259259  3.129032  2.783784  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.170213  2.395349  2.122449  2.441176  2.416667  2.325000  2.510638  2.463415  2.714286  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.348837  2.228571  2.214286  2.142857  2.000000  2.111111  2.129630  2.520833  2.560976  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.483871  2.309524  2.222222  2.116279  1.983607  2.075000  2.457143  2.333333  2.405406  2.500000  2.555556  2.466667  2.600000  3.571429  2.743590  2.540540 
dram[8]:  1.846154  2.292683  2.069767  2.562500  1.977273  2.173913  2.395349  2.021277  2.777778  2.416667  2.422222  2.700000  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.378378  1.979167  2.088889  2.086957  1.907407  2.341463  2.125000  2.606061  2.234043  2.348837  2.525000  3.387097  3.066667  3.121212  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.318182  2.304348  2.479167  2.288889  2.666667  3.200000  3.032258  3.214286  2.852941 
average row locality = 17375/7176 = 2.421265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4464
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5754      5719      4534      4465      5146      3515      5152      4374      5708      5088      8845      7383     13504     10789     13181      9752
dram[1]:       9195      6879      2429      2786      4855      3513      1588     11320      4580      6293      7196      9732     10981     12487      7542     10983
dram[2]:       5392      5753      1669      1712      2667      2477      1787      2803      7336      4160      7386      9232     10960     11012     10245     10727
dram[3]:       8364      6375      5198      3964      2260      4582      1412      3823      4532      6275      9733      7602     11082      9333      7834     15100
dram[4]:       7207     11017      7686      2437      5881      5135      1409      1334      6048      5103      7217     10705     11217     11034     13022     12123
dram[5]:      10947      8553      8510      1638      6013      1105      3807      4685      7714      6696      8577      9713     10964     10975      8208      8664
dram[6]:      13829      5651      3286      4500      3418      1366      4465      4329      5641      4937      9521      8711     13566     10578      9235      9019
dram[7]:       9358      5584      2329      3587      4954      4347      1687      5245      5236      4184      9789      8271      8996      9815     10311     10282
dram[8]:       7310      7149      6097      2894      2065      1663      1585      3771      4971      6286      7669      7836     21765      9274      9296      9580
dram[9]:       8557      6195      3262      1870      5828      2280      1594      6120      4691      5262      7504      8313     10034      8779      8340     10125
dram[10]:       4545      6762      2977      4121      2448      3239      4414      2003      7497      5664      9483      6188      9986     12431     10413     11828
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982     86137     18301    169964
dram[2]:      18322     18175     13969     16913     61465     43634     43530     62580    169925     32067    169398    257762     86120     23957     20071    211500
dram[3]:     169912     26334    169834    169733     35802    274022       491    169671     34872    170170    169888     86194     62654     62563     18309    347177
dram[4]:     169883    421602    421606     39654    309010    169730      4693      5678    169601     43343    169969    169831     19166     62653    169992    211376
dram[5]:     355874    272599    421602     13967    274031       441    169673    256190    253547    170124    257771    227378     35609     90655     72246     20538
dram[6]:     272580     20266     88532    169939     92079     10804    169572    276634    169612    169406    169883    211511    347171     86148     86152     32641
dram[7]:     169921     62600     62552     90350    308988    169726     10784    280891     26337     10646    257770    253552     13300     62399    211516     86252
dram[8]:     169907    266788    202869     62455     26370     26374     17325    170176     36494    169573     86213    169887    169912     13301     86125     86235
dram[9]:     272591    169955    169913     26186    169497     62654     13099    169652     24498     35575     86094    227289     18817     13316     19902    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379     17952     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584094 n_act=678 n_pre=662 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003994
n_activity=36051 dram_eff=0.287
bk0: 296a 2588622i bk1: 252a 2588841i bk2: 288a 2588780i bk3: 244a 2589180i bk4: 280a 2588793i bk5: 288a 2588458i bk6: 288a 2588286i bk7: 268a 2588501i bk8: 320a 2588562i bk9: 332a 2588348i bk10: 360a 2588350i bk11: 352a 2588253i bk12: 292a 2588775i bk13: 312a 2588655i bk14: 276a 2589057i bk15: 288a 2588830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00576892
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584435 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003821
n_activity=33864 dram_eff=0.2923
bk0: 256a 2588948i bk1: 272a 2588743i bk2: 256a 2588938i bk3: 256a 2588872i bk4: 272a 2588802i bk5: 260a 2588816i bk6: 288a 2588802i bk7: 280a 2588556i bk8: 324a 2588581i bk9: 324a 2588469i bk10: 340a 2588507i bk11: 288a 2588795i bk12: 280a 2589066i bk13: 288a 2588867i bk14: 292a 2588947i bk15: 272a 2588882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00519724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584264 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003906
n_activity=35639 dram_eff=0.2839
bk0: 304a 2588583i bk1: 248a 2589051i bk2: 268a 2588959i bk3: 292a 2588820i bk4: 268a 2588855i bk5: 300a 2588576i bk6: 300a 2588355i bk7: 272a 2588633i bk8: 324a 2588705i bk9: 336a 2588304i bk10: 344a 2588552i bk11: 308a 2588667i bk12: 292a 2588928i bk13: 284a 2588934i bk14: 256a 2589283i bk15: 292a 2588972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00499265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584124 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003983
n_activity=36013 dram_eff=0.2865
bk0: 304a 2588442i bk1: 244a 2588968i bk2: 256a 2589080i bk3: 264a 2589034i bk4: 300a 2588589i bk5: 308a 2588423i bk6: 276a 2588684i bk7: 252a 2588729i bk8: 316a 2588827i bk9: 372a 2588122i bk10: 328a 2588677i bk11: 316a 2588644i bk12: 300a 2588965i bk13: 320a 2588591i bk14: 308a 2588726i bk15: 296a 2588815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.005088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584364 n_act=628 n_pre=612 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003862
n_activity=34115 dram_eff=0.2933
bk0: 288a 2588740i bk1: 256a 2588938i bk2: 300a 2588663i bk3: 272a 2588948i bk4: 236a 2589110i bk5: 292a 2588797i bk6: 272a 2588560i bk7: 288a 2588410i bk8: 292a 2588802i bk9: 300a 2588616i bk10: 368a 2588389i bk11: 340a 2588445i bk12: 260a 2589234i bk13: 280a 2588909i bk14: 304a 2588878i bk15: 272a 2588873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00502778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584041 n_act=672 n_pre=656 n_req=1626 n_rd=4816 n_write=422 bw_util=0.004044
n_activity=36309 dram_eff=0.2885
bk0: 268a 2588790i bk1: 296a 2588529i bk2: 292a 2588641i bk3: 264a 2589117i bk4: 304a 2588565i bk5: 276a 2588604i bk6: 300a 2588312i bk7: 256a 2588793i bk8: 352a 2588538i bk9: 292a 2588777i bk10: 360a 2588456i bk11: 316a 2588583i bk12: 280a 2588923i bk13: 316a 2588571i bk14: 336a 2588595i bk15: 308a 2588802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00564655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2583968 n_act=681 n_pre=665 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004086
n_activity=35948 dram_eff=0.2945
bk0: 276a 2588803i bk1: 272a 2588704i bk2: 288a 2588645i bk3: 244a 2588893i bk4: 276a 2588827i bk5: 304a 2588408i bk6: 276a 2588550i bk7: 332a 2588087i bk8: 340a 2588205i bk9: 356a 2588264i bk10: 332a 2588607i bk11: 344a 2588248i bk12: 328a 2588647i bk13: 276a 2588959i bk14: 340a 2588644i bk15: 288a 2588676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00557437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584281 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003903
n_activity=34845 dram_eff=0.2902
bk0: 232a 2589168i bk1: 284a 2588748i bk2: 244a 2589053i bk3: 268a 2588745i bk4: 352a 2588084i bk5: 252a 2588813i bk6: 264a 2588847i bk7: 284a 2588593i bk8: 276a 2588910i bk9: 316a 2588576i bk10: 356a 2588496i bk11: 340a 2588449i bk12: 300a 2588743i bk13: 288a 2588912i bk14: 312a 2588807i bk15: 296a 2588806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00506831
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584232 n_act=650 n_pre=634 n_req=1581 n_rd=4680 n_write=411 bw_util=0.00393
n_activity=34949 dram_eff=0.2913
bk0: 292a 2588495i bk1: 284a 2588717i bk2: 268a 2588838i bk3: 248a 2589137i bk4: 268a 2588807i bk5: 284a 2588492i bk6: 296a 2588388i bk7: 288a 2588446i bk8: 304a 2588861i bk9: 348a 2588309i bk10: 324a 2588670i bk11: 316a 2588578i bk12: 284a 2589108i bk13: 292a 2588717i bk14: 292a 2589003i bk15: 292a 2588795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00523545
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584324 n_act=644 n_pre=628 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003869
n_activity=34966 dram_eff=0.2866
bk0: 264a 2589000i bk1: 284a 2588588i bk2: 280a 2588778i bk3: 288a 2588694i bk4: 292a 2588495i bk5: 276a 2588709i bk6: 244a 2588777i bk7: 252a 2588826i bk8: 328a 2588574i bk9: 304a 2588555i bk10: 312a 2588797i bk11: 312a 2588779i bk12: 272a 2589144i bk13: 296a 2588905i bk14: 300a 2588895i bk15: 296a 2588802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00477687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2590607 n_nop=2584264 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003918
n_activity=34807 dram_eff=0.2916
bk0: 248a 2589075i bk1: 276a 2588698i bk2: 252a 2589041i bk3: 268a 2588815i bk4: 280a 2588622i bk5: 288a 2588500i bk6: 328a 2588251i bk7: 288a 2588458i bk8: 328a 2588577i bk9: 356a 2588352i bk10: 312a 2588645i bk11: 336a 2588478i bk12: 280a 2589099i bk13: 272a 2588976i bk14: 268a 2589183i bk15: 280a 2588904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00494865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12312
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.0691
	minimum = 6
	maximum = 526
Network latency average = 35.8557
	minimum = 6
	maximum = 338
Slowest packet = 258553
Flit latency average = 40.6259
	minimum = 6
	maximum = 337
Slowest flit = 388964
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0611414
	minimum = 0.0487522 (at node 27)
	maximum = 0.308828 (at node 44)
Accepted packet rate average = 0.0611414
	minimum = 0.0487522 (at node 27)
	maximum = 0.308828 (at node 44)
Injected flit rate average = 0.0917121
	minimum = 0.0808667 (at node 34)
	maximum = 0.332753 (at node 44)
Accepted flit rate average= 0.0917121
	minimum = 0.0652608 (at node 27)
	maximum = 0.593732 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9746 (10 samples)
	minimum = 6 (10 samples)
	maximum = 121.2 (10 samples)
Network latency average = 12.0434 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.3 (10 samples)
Flit latency average = 12.2771 (10 samples)
	minimum = 6 (10 samples)
	maximum = 87.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0266564 (10 samples)
	minimum = 0.0216755 (10 samples)
	maximum = 0.0682552 (10 samples)
Accepted packet rate average = 0.0266564 (10 samples)
	minimum = 0.0216755 (10 samples)
	maximum = 0.0682552 (10 samples)
Injected flit rate average = 0.0400287 (10 samples)
	minimum = 0.0266047 (10 samples)
	maximum = 0.0926786 (10 samples)
Accepted flit rate average = 0.0400287 (10 samples)
	minimum = 0.0304259 (10 samples)
	maximum = 0.119126 (10 samples)
Injected packet size average = 1.50166 (10 samples)
Accepted packet size average = 1.50166 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 14 sec (1214 sec)
gpgpu_simulation_rate = 38979 (inst/sec)
gpgpu_simulation_rate = 2997 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 867266
gpu_sim_insn = 5750033
gpu_ipc =       6.6301
gpu_tot_sim_cycle = 4733979
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      11.2106
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 235
gpu_stall_icnt2sh    = 18769
partiton_reqs_in_parallel = 19079816
partiton_reqs_in_parallel_total    = 30693475
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5141
partiton_reqs_in_parallel_util = 19079816
partiton_reqs_in_parallel_util_total    = 30693475
gpu_sim_cycle_parition_util = 867266
gpu_tot_sim_cycle_parition_util    = 1395167
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      23.9023 GB/Sec
L2_BW_total  =       7.4136 GB/Sec
gpu_total_sim_rate=25888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1955, 2103, 1680, 2018, 2307, 2137, 1635, 2185, 1513, 1863, 1915, 1899, 2412, 2008, 1952, 1751, 1615, 2014, 1537, 1842, 1381, 1628, 1511, 2132, 1831, 1455, 1708, 1567, 1447, 1941, 1697, 1679, 1982, 2292, 2058, 1984, 1758, 1555, 1838, 1366, 1889, 1336, 1741, 1691, 1766, 1499, 1615, 1531, 1847, 1517, 1932, 1344, 977, 1348, 1738, 1263, 1234, 1375, 1371, 1289, 1345, 1483, 1423, 1593, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 156035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149373
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1776
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:417666	W0_Idle:64350945	W0_Scoreboard:58668341	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 337 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1256 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 4733941 
mrq_lat_table:23830 	494 	637 	7485 	1911 	1291 	770 	296 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337013 	24636 	222 	68 	973 	280 	2777 	1659 	645 	653 	973 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	284535 	13736 	3678 	5604 	52463 	1825 	140 	67 	63 	976 	279 	2771 	1656 	643 	653 	973 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242737 	26685 	6050 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	38910 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1107 	163 	127 	77 	18 	10 	20 	29 	18 	15 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    191836    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.220930  2.250000  2.275862  2.426829  2.114583  2.060000  2.009709  2.048544  2.178947  2.198020  2.359550  2.201923  2.383721  2.255319  2.352941  2.536585 
dram[1]:  2.212766  2.076923  2.253012  2.380952  2.272727  2.252632  2.387500  2.187500  2.103774  2.160377  2.234043  2.311828  2.447368  2.390805  2.760000  2.363636 
dram[2]:  2.123711  2.263736  2.195122  2.163265  2.344828  2.278351  2.160000  2.337079  2.185567  2.068965  2.271739  2.161905  2.305882  2.917808  2.307692  2.487500 
dram[3]:  2.152381  2.206897  2.287234  2.063158  2.084906  2.010101  2.231579  2.063158  2.228571  2.227723  2.330000  2.365591  2.531646  2.426829  2.493506  2.465116 
dram[4]:  2.152174  2.137500  2.229885  2.232558  2.353658  2.266667  2.131313  2.182796  2.419753  2.191489  2.125000  2.271739  2.802632  2.481482  2.552941  2.534884 
dram[5]:  2.131868  2.191011  2.139785  2.723684  2.158416  2.193548  2.120879  2.219780  2.271845  2.333333  2.434783  2.087379  2.413793  2.421053  2.475610  2.616279 
dram[6]:  2.255102  2.141510  2.288889  2.250000  2.122222  2.032609  2.213592  2.180000  2.035398  2.287129  2.300000  2.173077  2.360465  2.844156  2.548780  2.494253 
dram[7]:  2.268293  2.163043  2.206897  2.333333  2.087379  2.322581  2.421687  2.333333  2.287234  2.302083  2.315217  2.252427  2.241758  2.756098  2.465116  2.437500 
dram[8]:  1.970874  2.287356  2.226804  2.390244  2.145631  2.049505  2.425287  2.099010  2.372340  2.245098  2.205882  2.383721  2.417583  2.447059  2.542169  2.533333 
dram[9]:  2.297619  1.951456  2.064516  2.182927  2.087379  2.047619  2.393258  2.379310  2.154639  2.128713  2.315217  2.524390  2.387097  2.391304  2.444444  2.588235 
dram[10]:  2.481013  2.044445  2.337500  2.208791  2.195652  2.112360  2.223404  2.312500  2.103774  2.214286  2.101010  2.276596  2.718310  2.529412  2.705128  2.544304 
average row locality = 36720/16112 = 2.279047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       148       145       148       150       152       150       155       153       157       155       166       154       157       145       154 
dram[1]:       155       165       141       149       150       162       139       155       160       165       156       158       137       153       156       149 
dram[2]:       159       156       139       157       152       166       160       158       152       173       156       167       144       159       158       152 
dram[3]:       172       142       165       148       168       145       161       141       167       166       171       160       148       146       141       158 
dram[4]:       150       129       148       150       142       157       156       148       143       150       151       153       159       149       161       165 
dram[5]:       148       151       149       158       163       151       143       153       170       158       164       153       155       169       152       169 
dram[6]:       171       170       157       157       139       138       171       164       166       167       170       165       152       160       151       160 
dram[7]:       141       149       142       154       161       159       152       155       161       164       159       168       152       167       158       146 
dram[8]:       153       154       165       147       168       156       156       158       167       165       162       150       159       154       155       141 
dram[9]:       148       151       146       133       162       163       159       153       147       155       159       153       162       162       163       160 
dram[10]:       148       141       141       152       149       139       158       164       163       160       152       157       144       156       156       148 
total reads: 27265
bank skew: 173/129 = 1.34
chip skew: 2558/2411 = 1.06
number of total write accesses:
dram[0]:        49        50        53        51        53        54        57        56        54        65        55        63        51        55        55        54 
dram[1]:        53        51        46        51        50        52        52        55        63        64        54        57        49        55        51        59 
dram[2]:        47        50        41        55        52        55        56        50        60        67        53        60        52        54        52        47 
dram[3]:        54        50        50        48        53        54        51        55        67        59        62        60        52        53        51        54 
dram[4]:        48        42        46        42        51        47        55        55        53        56        53        56        54        52        56        53 
dram[5]:        46        44        50        49        55        53        50        49        64        59        60        62        55        61        51        56 
dram[6]:        50        57        49        50        52        49        57        54        64        64        60        61        51        59        58        57 
dram[7]:        45        50        50        49        54        57        49        48        54        57        54        64        52        59        54        49 
dram[8]:        50        45        51        49        53        51        55        54        56        64        63        55        61        54        56        49 
dram[9]:        45        50        46        46        53        52        54        54        62        60        54        54        60        58        57        60 
dram[10]:        48        43        46        49        53        49        51        58        60        57        56        57        49        59        55        53 
total reads: 9455
bank skew: 67/41 = 1.63
chip skew: 892/819 = 1.09
average mf latency per bank:
dram[0]:      16959     17845      8125     10459      8740     15541     13124     14943     16189      7425     14222     15793     15653     14247     13951     10528
dram[1]:      13370     13012     12161     15064     10811     11060      5605     13832     10287      8801     12083     12364     10984     13858      9632     11959
dram[2]:      11738     14642      9758     12368     13913     17889     10754     13898      9398      8561     10406     12369     10160     10270     10326     13121
dram[3]:      19406     13090     19591     12705     14821     15740     13985      9164     11788     10493      9696     10483     10544     11819     10889     16763
dram[4]:      10346     15955     12631     16180     13221     14668     12842     12775      9678      7232      9473     11449     13681     12299     16530     18139
dram[5]:      16043     11015     15893      9188     12947     11296     14150     11324     10640      8829     10599     13146     10502     11458     11112     12251
dram[6]:      16991      8418     12095     14134      5710      9141     15120     15444     13149     10884     10137     12794     18597      9898     13151     16242
dram[7]:      13576      9521      9873      8629      9309     10142      9662     15203      9204     13063     13441     13170     12462     12146     15639     14957
dram[8]:      10648     10844     15044     12296     13651     11085     13972     15675     12374      8432     11067     12843     19769     15042     16171     13177
dram[9]:      21965     12458     10939     16312     14248     14094     15623     18031      9640     13548     12013     12821     11968     15869     12205     11360
dram[10]:      11195     14452     11545     14608     11333     14691     16686     12050      8608     11688     11497      9313     14560     12019     14396     18596
maximum mf latency per bank:
dram[0]:     318508    318553    202832    217311    209668    318457    318387    318449    318485    195842    206771    206775    340765    206706    347174    318528
dram[1]:     318432    318444    318401    318488    318474    195914    195817    336944    318453    195922    206799    206776    206787    206848    195534    318442
dram[2]:     195534    318411    318469    318405    318464    318408    195932    318396    195859    195938    206728    257762    195656    206796    195500    211500
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    195823    195794    206812    195478    195445    206786    195548    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    195911    195335    195827    195603    206750    206817    206741    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    253547    195824    257771    227378    206782    206748    195586    195671
dram[6]:     318503    195826    318433    318504    318462    318502    318407    318529    195916    195933    206774    211511    347171    195623    318496    318480
dram[7]:     318464    318487    195793    318534    318474    318420    318409    280891    318405    318499    257770    253552    206773    206795    318473    318449
dram[8]:     318546    266788    318545    195834    318473    318474    318456    318442    318409    195873    206833    206845    206796    206847    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    195817    318444    195539    227289    206809    206830    195624    195563
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    195501    206834    206757    206793    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187154 n_act=1482 n_pre=1466 n_req=3306 n_rd=9724 n_write=1166 bw_util=0.005184
n_activity=67161 dram_eff=0.3243
bk0: 568a 4195972i bk1: 592a 4195604i bk2: 580a 4195903i bk3: 592a 4196081i bk4: 600a 4195850i bk5: 608a 4195090i bk6: 600a 4195247i bk7: 620a 4194957i bk8: 612a 4195674i bk9: 628a 4195524i bk10: 620a 4196035i bk11: 664a 4194732i bk12: 616a 4196142i bk13: 628a 4195448i bk14: 580a 4196334i bk15: 616a 4196240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0112659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187142 n_act=1449 n_pre=1433 n_req=3312 n_rd=9800 n_write=1168 bw_util=0.005222
n_activity=65739 dram_eff=0.3337
bk0: 620a 4195307i bk1: 660a 4195251i bk2: 564a 4195740i bk3: 596a 4195377i bk4: 600a 4196007i bk5: 648a 4195112i bk6: 556a 4196067i bk7: 620a 4195183i bk8: 640a 4194424i bk9: 660a 4194590i bk10: 624a 4195510i bk11: 632a 4195358i bk12: 548a 4196481i bk13: 612a 4195390i bk14: 624a 4196012i bk15: 596a 4195183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.011557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4186898 n_act=1480 n_pre=1464 n_req=3359 n_rd=10032 n_write=1118 bw_util=0.005308
n_activity=68664 dram_eff=0.3248
bk0: 636a 4195921i bk1: 624a 4195538i bk2: 556a 4196035i bk3: 628a 4195208i bk4: 608a 4195923i bk5: 664a 4195020i bk6: 640a 4195239i bk7: 632a 4195717i bk8: 608a 4195449i bk9: 692a 4193801i bk10: 624a 4195794i bk11: 668a 4194311i bk12: 576a 4196389i bk13: 636a 4195673i bk14: 632a 4196474i bk15: 608a 4196217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0128203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4186850 n_act=1499 n_pre=1483 n_req=3372 n_rd=9996 n_write=1164 bw_util=0.005313
n_activity=68487 dram_eff=0.3259
bk0: 688a 4194805i bk1: 568a 4195923i bk2: 660a 4195293i bk3: 592a 4195634i bk4: 672a 4195296i bk5: 580a 4195509i bk6: 644a 4195377i bk7: 564a 4195339i bk8: 668a 4194711i bk9: 664a 4194566i bk10: 684a 4194716i bk11: 640a 4195204i bk12: 592a 4196299i bk13: 584a 4195793i bk14: 564a 4196374i bk15: 632a 4195651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0127846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187535 n_act=1400 n_pre=1384 n_req=3230 n_rd=9644 n_write=1029 bw_util=0.005081
n_activity=65448 dram_eff=0.3262
bk0: 600a 4196037i bk1: 516a 4196719i bk2: 592a 4196243i bk3: 600a 4196574i bk4: 568a 4196573i bk5: 628a 4195718i bk6: 624a 4195672i bk7: 592a 4195489i bk8: 572a 4196566i bk9: 600a 4195838i bk10: 604a 4196032i bk11: 612a 4195772i bk12: 636a 4196374i bk13: 596a 4196414i bk14: 644a 4195921i bk15: 660a 4195338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0101543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4186915 n_act=1466 n_pre=1450 n_req=3370 n_rd=10024 n_write=1137 bw_util=0.005314
n_activity=66730 dram_eff=0.3345
bk0: 592a 4196190i bk1: 604a 4196077i bk2: 596a 4195591i bk3: 632a 4195697i bk4: 652a 4194434i bk5: 604a 4195582i bk6: 572a 4195383i bk7: 612a 4195225i bk8: 680a 4194778i bk9: 632a 4195014i bk10: 656a 4196086i bk11: 612a 4194117i bk12: 620a 4195613i bk13: 676a 4194834i bk14: 608a 4196263i bk15: 676a 4195447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0130679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4186518 n_act=1521 n_pre=1505 n_req=3450 n_rd=10232 n_write=1216 bw_util=0.00545
n_activity=68827 dram_eff=0.3327
bk0: 684a 4194924i bk1: 680a 4194647i bk2: 628a 4195269i bk3: 628a 4194684i bk4: 556a 4196258i bk5: 552a 4195702i bk6: 684a 4194672i bk7: 656a 4194696i bk8: 664a 4193680i bk9: 668a 4194235i bk10: 680a 4194581i bk11: 660a 4194890i bk12: 608a 4196074i bk13: 640a 4195481i bk14: 604a 4195142i bk15: 640a 4195074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0146932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187071 n_act=1438 n_pre=1422 n_req=3333 n_rd=9952 n_write=1109 bw_util=0.005266
n_activity=66165 dram_eff=0.3343
bk0: 564a 4196488i bk1: 596a 4195922i bk2: 568a 4195921i bk3: 616a 4195697i bk4: 644a 4195648i bk5: 636a 4195200i bk6: 608a 4195818i bk7: 620a 4195121i bk8: 644a 4195593i bk9: 656a 4194734i bk10: 636a 4195337i bk11: 672a 4194214i bk12: 608a 4195671i bk13: 668a 4195123i bk14: 632a 4195262i bk15: 584a 4196039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0122923
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4186862 n_act=1479 n_pre=1463 n_req=3376 n_rd=10040 n_write=1148 bw_util=0.005326
n_activity=67449 dram_eff=0.3317
bk0: 612a 4195313i bk1: 616a 4196163i bk2: 660a 4195539i bk3: 588a 4195592i bk4: 672a 4195427i bk5: 624a 4195207i bk6: 624a 4195786i bk7: 632a 4195243i bk8: 668a 4195569i bk9: 660a 4195117i bk10: 648a 4194795i bk11: 600a 4195771i bk12: 636a 4195446i bk13: 616a 4195752i bk14: 620a 4196230i bk15: 564a 4196250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0107272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187007 n_act=1478 n_pre=1462 n_req=3341 n_rd=9904 n_write=1141 bw_util=0.005258
n_activity=67009 dram_eff=0.3297
bk0: 592a 4196192i bk1: 604a 4195380i bk2: 584a 4195275i bk3: 532a 4195512i bk4: 648a 4195287i bk5: 652a 4195222i bk6: 636a 4195409i bk7: 612a 4195183i bk8: 588a 4195030i bk9: 620a 4195402i bk10: 636a 4195735i bk11: 612a 4195321i bk12: 648a 4195642i bk13: 648a 4195345i bk14: 652a 4195510i bk15: 640a 4195339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0124821
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4200992 n_nop=4187362 n_act=1421 n_pre=1405 n_req=3271 n_rd=9712 n_write=1092 bw_util=0.005144
n_activity=65645 dram_eff=0.3292
bk0: 592a 4196685i bk1: 564a 4196012i bk2: 564a 4196581i bk3: 608a 4195568i bk4: 596a 4195568i bk5: 556a 4195672i bk6: 632a 4195555i bk7: 656a 4195227i bk8: 652a 4194971i bk9: 640a 4195287i bk10: 608a 4195567i bk11: 628a 4195203i bk12: 576a 4196964i bk13: 624a 4195874i bk14: 624a 4196343i bk15: 592a 4196406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0103366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1194, Miss_rate = 0.073, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1237, Miss_rate = 0.075, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1194, Miss_rate = 0.073, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1256, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1220, Miss_rate = 0.074, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1288, Miss_rate = 0.076, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1293, Miss_rate = 0.076, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1206, Miss_rate = 0.073, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1210, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1201, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1244, Miss_rate = 0.075, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1262, Miss_rate = 0.074, Pending_hits = 599, Reservation_fails = 1
L2_cache_bank[12]: Access = 16863, Miss = 1277, Miss_rate = 0.076, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1281, Miss_rate = 0.076, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1262, Miss_rate = 0.076, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1285, Miss_rate = 0.058, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1225, Miss_rate = 0.075, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1246, Miss_rate = 0.075, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1230, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1211, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 576, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27265
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12789
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61957
	minimum = 6
	maximum = 79
Network latency average = 8.38719
	minimum = 6
	maximum = 64
Slowest packet = 372784
Flit latency average = 7.86104
	minimum = 6
	maximum = 64
Slowest flit = 625363
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00504353
	minimum = 0.00393075 (at node 21)
	maximum = 0.00601662 (at node 34)
Accepted packet rate average = 0.00504353
	minimum = 0.00393075 (at node 21)
	maximum = 0.00601662 (at node 34)
Injected flit rate average = 0.00783327
	minimum = 0.00501461 (at node 21)
	maximum = 0.0111973 (at node 34)
Accepted flit rate average= 0.00783327
	minimum = 0.00710048 (at node 28)
	maximum = 0.00960779 (at node 19)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.306 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.364 (11 samples)
Network latency average = 11.711 (11 samples)
	minimum = 6 (11 samples)
	maximum = 86.0909 (11 samples)
Flit latency average = 11.8756 (11 samples)
	minimum = 6 (11 samples)
	maximum = 85.2727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0246916 (11 samples)
	minimum = 0.0200624 (11 samples)
	maximum = 0.0625971 (11 samples)
Accepted packet rate average = 0.0246916 (11 samples)
	minimum = 0.0200624 (11 samples)
	maximum = 0.0625971 (11 samples)
Injected flit rate average = 0.0371019 (11 samples)
	minimum = 0.024642 (11 samples)
	maximum = 0.0852712 (11 samples)
Accepted flit rate average = 0.0371019 (11 samples)
	minimum = 0.0283054 (11 samples)
	maximum = 0.10917 (11 samples)
Injected packet size average = 1.50261 (11 samples)
Accepted packet size average = 1.50261 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 10 sec (2050 sec)
gpgpu_simulation_rate = 25888 (inst/sec)
gpgpu_simulation_rate = 2309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14718
gpu_sim_insn = 4715414
gpu_ipc =     320.3842
gpu_tot_sim_cycle = 4970847
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      11.6250
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 341
gpu_stall_icnt2sh    = 19032
partiton_reqs_in_parallel = 323690
partiton_reqs_in_parallel_total    = 49773291
partiton_level_parallism =      21.9928
partiton_level_parallism_total  =      10.0782
partiton_reqs_in_parallel_util = 323690
partiton_reqs_in_parallel_util_total    = 49773291
gpu_sim_cycle_parition_util = 14718
gpu_tot_sim_cycle_parition_util    = 2262433
partiton_level_parallism_util =      21.9928
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.9194 GB/Sec
L2_BW_total  =       7.8181 GB/Sec
gpu_total_sim_rate=27556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2135, 2283, 1860, 2183, 2487, 2317, 1815, 2365, 1693, 2043, 2095, 2079, 2592, 2173, 2132, 1931, 1795, 2179, 1717, 2022, 1561, 1808, 1691, 2297, 2011, 1635, 1888, 1747, 1627, 2121, 1877, 1859, 2126, 2436, 2202, 2128, 1902, 1699, 1982, 1510, 2033, 1480, 1885, 1835, 1910, 1643, 1759, 1675, 1991, 1661, 2076, 1488, 1121, 1492, 1882, 1392, 1378, 1519, 1515, 1433, 1489, 1627, 1567, 1737, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 449149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2157
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:909891	W0_Idle:64423408	W0_Scoreboard:58726280	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 337 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1155 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 4970846 
mrq_lat_table:24493 	497 	680 	7707 	2025 	1427 	928 	323 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372066 	29220 	304 	88 	973 	280 	2777 	1659 	645 	653 	973 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	288259 	15094 	5209 	13424 	73519 	5923 	228 	120 	74 	976 	279 	2771 	1656 	643 	653 	973 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250047 	27512 	6084 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	70478 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1137 	163 	127 	77 	18 	10 	20 	29 	18 	15 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        20        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        20        22        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        28        16        44        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    191836    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.220930  2.284091  2.261364  2.426829  2.114583  2.060000  2.009709  2.048544  2.305263  2.310680  2.477778  2.451923  2.402299  2.336842  2.360465  2.578313 
dram[1]:  2.244681  2.066667  2.253012  2.380952  2.272727  2.252632  2.370370  2.197917  2.293578  2.377358  2.381443  2.521277  2.443038  2.455555  2.763158  2.393258 
dram[2]:  2.123711  2.250000  2.195122  2.163265  2.344828  2.265306  2.148515  2.337079  2.367347  2.275862  2.421053  2.396226  2.400000  3.094594  2.315217  2.487500 
dram[3]:  2.152381  2.206897  2.287234  2.073684  2.084906  2.010101  2.231579  2.052083  2.476635  2.323529  2.514286  2.606383  2.670886  2.518072  2.487180  2.488636 
dram[4]:  2.139785  2.137500  2.229885  2.232558  2.337349  2.266667  2.131313  2.170213  2.590361  2.326316  2.202020  2.483871  2.870130  2.548780  2.623529  2.568182 
dram[5]:  2.131868  2.191011  2.139785  2.692308  2.158416  2.180851  2.108696  2.219780  2.480769  2.446809  2.619565  2.326923  2.500000  2.562500  2.481928  2.620690 
dram[6]:  2.262626  2.141510  2.288889  2.250000  2.122222  2.021505  2.213592  2.180000  2.201754  2.446602  2.514563  2.355140  2.367816  3.000000  2.578313  2.534091 
dram[7]:  2.268293  2.150538  2.206897  2.333333  2.087379  2.322581  2.421687  2.333333  2.410526  2.453608  2.467391  2.480769  2.304348  2.963415  2.494253  2.444444 
dram[8]:  1.970874  2.298851  2.214286  2.373494  2.123810  2.049505  2.436782  2.099010  2.526316  2.398058  2.442308  2.574713  3.336842  2.522727  2.578313  2.533333 
dram[9]:  2.297619  1.961165  2.053191  2.182927  2.076923  2.037736  2.404494  2.363636  2.346939  2.284314  2.402062  2.662651  2.494845  2.473684  2.472528  2.593023 
dram[10]:  2.506329  2.044445  2.358025  2.208791  2.182796  2.112360  2.223404  2.312500  2.271028  2.373737  2.270000  2.431579  2.777778  2.670588  2.708861  2.575000 
average row locality = 38086/16255 = 2.343033
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       149       145       148       150       152       150       155       157       162       160       175       156       161       146       156 
dram[1]:       156       165       141       149       150       162       139       155       169       173       163       166       139       157       157       151 
dram[2]:       159       156       139       157       152       166       160       158       159       182       163       176       147       164       159       152 
dram[3]:       172       142       165       148       168       145       161       141       177       170       182       169       152       150       142       160 
dram[4]:       150       129       148       150       142       157       156       148       149       155       156       161       162       152       163       168 
dram[5]:       148       151       149       158       163       151       143       153       178       163       171       164       159       175       153       170 
dram[6]:       172       170       157       157       139       138       171       164       173       174       180       175       153       167       153       162 
dram[7]:       141       149       142       154       161       159       152       155       166       170       164       178       155       173       160       147 
dram[8]:       153       154       165       147       168       156       156       158       173       171       173       156       167       159       156       141 
dram[9]:       148       151       146       133       162       163       159       153       154       161       165       158       169       167       165       161 
dram[10]:       148       141       142       152       149       139       158       164       170       166       159       164       147       160       157       150 
total reads: 27709
bank skew: 182/129 = 1.41
chip skew: 2605/2446 = 1.07
number of total write accesses:
dram[0]:        49        52        54        51        53        54        57        56        62        76        63        80        53        61        57        58 
dram[1]:        55        52        46        51        50        52        53        56        81        79        68        71        54        64        53        62 
dram[2]:        47        51        41        55        52        56        57        50        73        82        67        78        57        65        54        47 
dram[3]:        54        50        50        49        53        54        51        56        88        67        82        76        59        59        52        59 
dram[4]:        49        42        46        42        52        47        55        56        66        66        62        70        59        57        60        58 
dram[5]:        46        44        50        52        55        54        51        49        80        67        70        78        61        71        53        58 
dram[6]:        52        57        49        50        52        50        57        54        78        78        79        77        53        70        61        61 
dram[7]:        45        51        50        49        54        57        49        48        63        68        63        80        57        70        57        51 
dram[8]:        50        46        52        50        55        51        56        54        67        76        81        68       150        63        58        49 
dram[9]:        45        51        47        46        54        53        55        55        76        72        68        63        73        68        60        62 
dram[10]:        50        43        49        49        54        49        51        58        73        69        68        67        53        67        57        56 
total reads: 10377
bank skew: 150/41 = 3.66
chip skew: 1026/887 = 1.16
average mf latency per bank:
dram[0]:      17091     17708      8202     10573      8894     15697     13296     15113     15509      7114     13610     14373     15530     13776     13925     10406
dram[1]:      13306     13068     12287     15187     10972     11213      5758     13934      9357      8180     11183     11417     10779     13216      9663     11847
dram[2]:      11857     14690      9893     12491     14066     17952     10868     14074      8784      7955      9657     11241      9960      9729     10354     13302
dram[3]:      19511     13222     19702     12762     14968     15900     14150      9298     10590     10156      8743      9614     10176     11435     10975     16407
dram[4]:      10415     16100     12756     16313     13321     14826     13011     12885      9033      6943      9083     10565     13362     12023     16252     17665
dram[5]:      16170     11144     16019      9172     13091     11395     14256     11504      9829      8527     10047     11879     10211     10876     11136     12255
dram[6]:      16873      8539     12208     14256      5889      9269     15275     15609     12230     10161      9194     11668     18513      9313     13017     15972
dram[7]:      13719      9606     10002      8753      9464     10288      9856     15385      8853     12326     12840     12041     12190     11470     15455     14918
dram[8]:      10807     10932     15117     12379     13694     11259     14109     15875     11730      8031     10039     12008     19589     14293     16146     13389
dram[9]:      22101     12528     11013     16463     14333     14183     15734     18135      8974     12716     11195     12226     11145     15025     12096     11367
dram[10]:      11213     14591     11434     14733     11451     14875     16867     12215      8098     10996     10749      8834     14238     11540     14357     18319
maximum mf latency per bank:
dram[0]:     318508    318553    202832    217311    209668    318457    318387    318449    318485    195842    206771    206775    340765    206706    347174    318528
dram[1]:     318432    318444    318401    318488    318474    195914    195817    336944    318453    195922    206799    206776    206787    206848    195534    318442
dram[2]:     195534    318411    318469    318405    318464    318408    195932    318396    195859    195938    206728    257762    195656    206796    195500    211500
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    195823    195794    206812    195478    195445    206786    195548    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    195911    195335    195827    195603    206750    206817    206741    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    253547    195824    257771    227378    206782    206748    195586    195671
dram[6]:     318503    195826    318433    318504    318462    318502    318407    318529    195916    195933    206774    211511    347171    195623    318496    318480
dram[7]:     318464    318487    195793    318534    318474    318420    318409    280891    318405    318499    257770    253552    206773    206795    318473    318449
dram[8]:     318546    266788    318545    195834    318473    318474    318456    318442    318409    195873    206833    206845    206796    206847    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    195817    318444    195539    227289    206809    206830    195624    195563
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    195501    206834    206757    206793    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214267 n_act=1490 n_pre=1474 n_req=3400 n_rd=9856 n_write=1233 bw_util=0.005245
n_activity=68370 dram_eff=0.3244
bk0: 568a 4223298i bk1: 596a 4222913i bk2: 580a 4223175i bk3: 592a 4223407i bk4: 600a 4223176i bk5: 608a 4222418i bk6: 600a 4222575i bk7: 620a 4222287i bk8: 628a 4222839i bk9: 648a 4222612i bk10: 640a 4223184i bk11: 700a 4221793i bk12: 624a 4223417i bk13: 644a 4222654i bk14: 584a 4223610i bk15: 624a 4223498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0116259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214159 n_act=1466 n_pre=1450 n_req=3439 n_rd=9968 n_write=1277 bw_util=0.005319
n_activity=67425 dram_eff=0.3336
bk0: 624a 4222614i bk1: 660a 4222548i bk2: 564a 4223065i bk3: 596a 4222704i bk4: 600a 4223334i bk5: 648a 4222440i bk6: 556a 4223369i bk7: 620a 4222505i bk8: 676a 4221296i bk9: 692a 4221574i bk10: 652a 4222565i bk11: 664a 4222427i bk12: 556a 4223652i bk13: 628a 4222535i bk14: 628a 4223274i bk15: 604a 4222439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.013118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4213949 n_act=1490 n_pre=1474 n_req=3481 n_rd=10196 n_write=1211 bw_util=0.005396
n_activity=70111 dram_eff=0.3254
bk0: 636a 4223249i bk1: 624a 4222822i bk2: 556a 4223362i bk3: 628a 4222536i bk4: 608a 4223252i bk5: 664a 4222316i bk6: 640a 4222540i bk7: 632a 4223046i bk8: 636a 4222460i bk9: 728a 4220777i bk10: 652a 4222864i bk11: 704a 4221336i bk12: 588a 4223619i bk13: 656a 4222825i bk14: 636a 4223736i bk15: 608a 4223541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0139389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4213866 n_act=1513 n_pre=1497 n_req=3503 n_rd=10176 n_write=1268 bw_util=0.005413
n_activity=70326 dram_eff=0.3255
bk0: 688a 4222130i bk1: 568a 4223250i bk2: 660a 4222623i bk3: 592a 4222958i bk4: 672a 4222627i bk5: 580a 4222840i bk6: 644a 4222708i bk7: 564a 4222642i bk8: 708a 4221621i bk9: 680a 4221696i bk10: 728a 4221668i bk11: 676a 4222266i bk12: 608a 4223538i bk13: 600a 4223014i bk14: 568a 4223660i bk15: 640a 4222854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0141822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214609 n_act=1414 n_pre=1398 n_req=3333 n_rd=9784 n_write=1115 bw_util=0.005155
n_activity=66875 dram_eff=0.326
bk0: 600a 4223316i bk1: 516a 4224043i bk2: 592a 4223567i bk3: 600a 4223899i bk4: 568a 4223868i bk5: 628a 4223046i bk6: 624a 4223003i bk7: 592a 4222792i bk8: 596a 4223589i bk9: 620a 4222921i bk10: 624a 4223140i bk11: 644a 4222870i bk12: 648a 4223605i bk13: 608a 4223645i bk14: 652a 4223200i bk15: 672a 4222541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0109126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4213959 n_act=1477 n_pre=1461 n_req=3488 n_rd=10196 n_write=1227 bw_util=0.005403
n_activity=68227 dram_eff=0.3349
bk0: 592a 4223517i bk1: 604a 4223406i bk2: 596a 4222920i bk3: 632a 4222950i bk4: 652a 4221760i bk5: 604a 4222880i bk6: 572a 4222680i bk7: 612a 4222551i bk8: 712a 4221774i bk9: 652a 4222125i bk10: 684a 4223254i bk11: 656a 4221142i bk12: 636a 4222823i bk13: 700a 4221997i bk14: 612a 4223530i bk15: 680a 4222725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0139294
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4213525 n_act=1537 n_pre=1521 n_req=3583 n_rd=10420 n_write=1317 bw_util=0.005552
n_activity=70611 dram_eff=0.3324
bk0: 688a 4222198i bk1: 680a 4221972i bk2: 628a 4222596i bk3: 628a 4222012i bk4: 556a 4223587i bk5: 552a 4222997i bk6: 684a 4222003i bk7: 656a 4222027i bk8: 692a 4220718i bk9: 696a 4221197i bk10: 720a 4221525i bk11: 700a 4221862i bk12: 612a 4223346i bk13: 668a 4222587i bk14: 612a 4222397i bk15: 648a 4222329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0160766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214163 n_act=1445 n_pre=1429 n_req=3438 n_rd=10104 n_write=1179 bw_util=0.005337
n_activity=67457 dram_eff=0.3345
bk0: 564a 4223816i bk1: 596a 4223206i bk2: 568a 4223246i bk3: 616a 4223024i bk4: 644a 4222975i bk5: 636a 4222527i bk6: 608a 4223145i bk7: 620a 4222449i bk8: 664a 4222679i bk9: 680a 4221809i bk10: 656a 4222539i bk11: 712a 4221284i bk12: 620a 4222888i bk13: 692a 4222271i bk14: 640a 4222536i bk15: 588a 4223329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0129151
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4213799 n_act=1495 n_pre=1479 n_req=3579 n_rd=10212 n_write=1335 bw_util=0.005462
n_activity=69358 dram_eff=0.333
bk0: 612a 4222637i bk1: 616a 4223482i bk2: 660a 4222828i bk3: 588a 4222884i bk4: 672a 4222693i bk5: 624a 4222533i bk6: 624a 4223107i bk7: 632a 4222576i bk8: 692a 4222486i bk9: 684a 4222098i bk10: 692a 4221859i bk11: 624a 4222929i bk12: 668a 4222306i bk13: 636a 4222878i bk14: 624a 4223526i bk15: 564a 4223574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0123974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214021 n_act=1499 n_pre=1483 n_req=3463 n_rd=10060 n_write=1257 bw_util=0.005353
n_activity=68771 dram_eff=0.3291
bk0: 592a 4223515i bk1: 604a 4222697i bk2: 584a 4222569i bk3: 532a 4222839i bk4: 648a 4222582i bk5: 652a 4222520i bk6: 636a 4222734i bk7: 612a 4222492i bk8: 616a 4222055i bk9: 644a 4222463i bk10: 660a 4222762i bk11: 632a 4222483i bk12: 676a 4222725i bk13: 668a 4222452i bk14: 660a 4222762i bk15: 644a 4222609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0137776
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4228320 n_nop=4214438 n_act=1430 n_pre=1414 n_req=3379 n_rd=9864 n_write=1174 bw_util=0.005221
n_activity=66982 dram_eff=0.3296
bk0: 592a 4223980i bk1: 564a 4223339i bk2: 568a 4223860i bk3: 608a 4222895i bk4: 596a 4222866i bk5: 556a 4222998i bk6: 632a 4222882i bk7: 656a 4222554i bk8: 680a 4221986i bk9: 664a 4222313i bk10: 636a 4222693i bk11: 656a 4222339i bk12: 588a 4224196i bk13: 640a 4223106i bk14: 628a 4223623i bk15: 600a 4223666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0113312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1206, Miss_rate = 0.068, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1258, Miss_rate = 0.070, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1214, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1278, Miss_rate = 0.071, Pending_hits = 597, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1311, Miss_rate = 0.072, Pending_hits = 594, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1319, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1225, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1226, Miss_rate = 0.069, Pending_hits = 614, Reservation_fails = 5
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 600, Reservation_fails = 2
L2_cache_bank[10]: Access = 18144, Miss = 1264, Miss_rate = 0.070, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1285, Miss_rate = 0.070, Pending_hits = 612, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1298, Miss_rate = 0.071, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1307, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1241, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1285, Miss_rate = 0.071, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 678, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1242, Miss_rate = 0.070, Pending_hits = 587, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 598, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1247, Miss_rate = 0.071, Pending_hits = 580, Reservation_fails = 4
L2_cache_bank[20]: Access = 17795, Miss = 1230, Miss_rate = 0.069, Pending_hits = 581, Reservation_fails = 2
L2_cache_bank[21]: Access = 18074, Miss = 1236, Miss_rate = 0.068, Pending_hits = 590, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27709
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13206
L2_total_cache_reservation_fails = 23
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.4413
	minimum = 6
	maximum = 804
Network latency average = 43.4355
	minimum = 6
	maximum = 470
Slowest packet = 743579
Flit latency average = 51.9298
	minimum = 6
	maximum = 469
Slowest flit = 1141465
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540042
	minimum = 0.0423999 (at node 25)
	maximum = 0.316946 (at node 44)
Accepted packet rate average = 0.0540042
	minimum = 0.0423999 (at node 25)
	maximum = 0.316946 (at node 44)
Injected flit rate average = 0.0810063
	minimum = 0.0612557 (at node 46)
	maximum = 0.329551 (at node 44)
Accepted flit rate average= 0.0810063
	minimum = 0.0510974 (at node 25)
	maximum = 0.621288 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7339 (12 samples)
	minimum = 6 (12 samples)
	maximum = 174.583 (12 samples)
Network latency average = 14.3547 (12 samples)
	minimum = 6 (12 samples)
	maximum = 118.083 (12 samples)
Flit latency average = 15.2135 (12 samples)
	minimum = 6 (12 samples)
	maximum = 117.25 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0271343 (12 samples)
	minimum = 0.0219238 (12 samples)
	maximum = 0.0837929 (12 samples)
Accepted packet rate average = 0.0271343 (12 samples)
	minimum = 0.0219238 (12 samples)
	maximum = 0.0837929 (12 samples)
Injected flit rate average = 0.0407606 (12 samples)
	minimum = 0.0276931 (12 samples)
	maximum = 0.105628 (12 samples)
Accepted flit rate average = 0.0407606 (12 samples)
	minimum = 0.0302047 (12 samples)
	maximum = 0.151846 (12 samples)
Injected packet size average = 1.50218 (12 samples)
Accepted packet size average = 1.50218 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 57 sec (2097 sec)
gpgpu_simulation_rate = 27556 (inst/sec)
gpgpu_simulation_rate = 2370 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 808863
gpu_sim_insn = 8878634
gpu_ipc =      10.9767
gpu_tot_sim_cycle = 6006932
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      11.0980
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 395562
gpu_stall_icnt2sh    = 1459945
partiton_reqs_in_parallel = 17399765
partiton_reqs_in_parallel_total    = 50096981
partiton_level_parallism =      21.5114
partiton_level_parallism_total  =      11.2365
partiton_reqs_in_parallel_util = 17399765
partiton_reqs_in_parallel_util_total    = 50096981
gpu_sim_cycle_parition_util = 808298
gpu_tot_sim_cycle_parition_util    = 2277151
partiton_level_parallism_util =      21.5264
partiton_level_parallism_util_total  =      21.8758
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     101.1324 GB/Sec
L2_BW_total  =      20.0876 GB/Sec
gpu_total_sim_rate=20970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3367, 3430, 3221, 3629, 3768, 3455, 3027, 3784, 2776, 3262, 3183, 3219, 3992, 2992, 3007, 2952, 2945, 3273, 2994, 3284, 2854, 2882, 2804, 3476, 3248, 2777, 2822, 3082, 2737, 3273, 2972, 3271, 3150, 3512, 3240, 3129, 2929, 2642, 2889, 2618, 3267, 2673, 3067, 3018, 2954, 2700, 2779, 2705, 3098, 2786, 2903, 2192, 2140, 2624, 2835, 2330, 2389, 2525, 2550, 2419, 2441, 2463, 2658, 2777, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2320714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2306196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9632
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3202087	W0_Idle:80917395	W0_Scoreboard:83582085	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1389 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 6006894 
mrq_lat_table:54449 	1383 	1649 	13969 	6153 	4275 	4799 	6687 	6938 	1965 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094537 	142497 	11601 	4488 	1601 	922 	3857 	2608 	2114 	3483 	4969 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	519891 	76858 	295206 	147760 	126185 	77973 	6257 	2189 	1183 	1426 	915 	3846 	2586 	2112 	3483 	4969 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	422550 	180446 	254094 	16183 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	344184 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1550 	203 	138 	79 	23 	15 	27 	35 	19 	19 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        27        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        24        18        22        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        25        17        27        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        20        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        18        27        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        22        21        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        26        16        18        16        16 
dram[8]:        16        16        16        16        16        15        17        16        17        18        28        19        44        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        19        17        16        16        16        16 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    220820    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    226495    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    220832    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.343220  2.312757  2.514019  2.607656  2.384279  2.372093  2.131868  2.390351  2.281633  2.307692  2.299180  2.351020  2.367589  2.498099  2.164948  2.336806 
dram[1]:  2.249084  2.254753  2.310345  2.423581  2.314655  2.245763  2.393518  2.358079  2.373016  2.469565  2.378261  2.472340  2.447368  2.313725  2.363636  2.185185 
dram[2]:  2.264591  2.306452  2.377358  2.442396  2.469298  2.235507  2.259414  2.422594  2.424893  2.337255  2.352423  2.251799  2.425620  2.500000  2.300000  2.324627 
dram[3]:  2.334630  2.340807  2.433628  2.283262  2.179931  2.290698  2.341564  2.299180  2.470588  2.283186  2.386179  2.524018  2.532000  2.307116  2.207613  2.262590 
dram[4]:  2.323636  2.206226  2.401786  2.429787  2.330579  2.583333  2.184739  2.253061  2.433333  2.431624  2.395062  2.327935  2.600000  2.371901  2.250000  2.424124 
dram[5]:  2.251880  2.316239  2.316667  2.596244  2.266667  2.299180  2.248963  2.265625  2.486166  2.354701  2.491071  2.280000  2.400000  2.412639  2.387097  2.259136 
dram[6]:  2.353846  2.223404  2.340164  2.484716  2.169421  2.108871  2.267658  2.239286  2.383673  2.482906  2.426829  2.462555  2.292969  2.455939  2.257143  2.315412 
dram[7]:  2.330317  2.238095  2.497778  2.523585  2.304878  2.407258  2.383399  2.351931  2.412766  2.365854  2.390756  2.477178  2.437500  2.687225  2.236246  2.395918 
dram[8]:  2.256917  2.485232  2.252830  2.610837  2.323276  2.140684  2.558686  2.374502  2.419087  2.358871  2.455696  2.392857  2.660377  2.384921  2.302920  2.258427 
dram[9]:  2.190476  2.206767  2.271930  2.421320  2.231061  2.297297  2.388889  2.431718  2.523148  2.352697  2.389121  2.481818  2.265455  2.332046  2.308772  2.249098 
dram[10]:  2.332000  2.443515  2.420815  2.522727  2.319328  2.172000  2.370690  2.260700  2.381356  2.328244  2.484716  2.271930  2.364017  2.367424  2.377863  2.240418 
average row locality = 102292/43487 = 2.352243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       412       411       403       414       402       448       425       414       402       431       407       409       440       465       441       469 
dram[1]:       444       441       406       414       406       400       390       406       422       402       396       419       405       424       438       454 
dram[2]:       435       417       389       417       420       446       414       429       401       425       395       443       422       472       432       451 
dram[3]:       444       399       426       402       454       425       421       414       417       383       425       416       450       440       449       450 
dram[4]:       459       417       406       428       412       423       398       403       408       404       420       419       434       417       460       450 
dram[5]:       437       411       419       416       443       409       409       423       440       397       404       406       441       452       432       478 
dram[6]:       461       467       428       419       391       393       447       458       415       417       435       421       430       455       443       459 
dram[7]:       388       417       425       402       426       444       428       415       412       424       410       427       451       437       482       425 
dram[8]:       427       439       441       414       410       410       402       435       420       411       418       389       447       434       455       436 
dram[9]:       420       433       393       368       429       437       424       419       382       405       415       399       444       432       468       438 
dram[10]:       430       429       402       427       414       401       416       432       396       435       411       377       405       438       436       455 
total reads: 74608
bank skew: 482/368 = 1.31
chip skew: 6939/6667 = 1.04
number of total write accesses:
dram[0]:       141       151       135       131       144       164       157       131       157       169       154       167       159       192       189       204 
dram[1]:       170       152       130       141       131       130       127       134       176       166       151       162       153       166       160       195 
dram[2]:       147       155       115       113       143       171       126       150       164       171       139       183       165       198       166       172 
dram[3]:       156       123       124       130       176       166       148       147       171       133       162       162       183       176       189       179 
dram[4]:       180       150       132       143       152       135       146       149       176       165       162       156       177       157       179       173 
dram[5]:       162       131       137       137       169       152       133       157       189       154       154       164       183       197       160       202 
dram[6]:       151       160       143       150       134       130       163       169       169       164       162       138       157       186       189       187 
dram[7]:       127       147       137       133       141       153       175       133       155       158       159       170       173       173       209       162 
dram[8]:       144       150       156       116       129       153       143       161       163       174       164       147       258       167       176       167 
dram[9]:       132       154       125       109       160       158       135       133       163       162       156       147       179       172       190       185 
dram[10]:       153       155       133       128       138       142       134       149       166       175       158       141       160       187       187       188 
total reads: 27684
bank skew: 258/109 = 2.37
chip skew: 2581/2444 = 1.06
average mf latency per bank:
dram[0]:      17633     17906     17943     19111     18854     20038     19367     22221     17341     15583     19231     15553     17084     15329     14602     14460
dram[1]:      17097     19094     18234     20075     18522     18817     19690     18592     17609     15022     16026     15536     16786     16351     14985     15641
dram[2]:      16332     17169     16853     20207     18939     17456     19140     19904     16967     15048     15594     15465     14840     15974     15734     15864
dram[3]:      19378     17549     23089     19409     17137     19485     16374     19868     14860     15881     15331     16433     14854     16001     15576     18021
dram[4]:      14175     18198     17589     19804     19246     21786     18427     18660     17637     16235     15436     16218     13499     16020     16590     17228
dram[5]:      17008     16588     18503     16703     18164     17641     21878     18128     15726     14816     15678     16331     13725     15020     17312     15147
dram[6]:      18386     15008     16698     17112     18201     18789     18532     20549     18341     16200     15228     17219     17237     16158     14976     15883
dram[7]:      16837     16161     19288     16188     20398     17078     15624     22908     15395     17254     15691     17027     14900     15896     14807     16014
dram[8]:      16765     15551     17757     19255     22165     16853     18712     21425     16086     16153     17824     17096     18531     18050     16402     15813
dram[9]:      21695     18191     16750     19556     18701     19228     19976     24026     15988     17995     17286     18035     14853     17012     14952     15309
dram[10]:      15894     17584     18577     19933     20063     20862     21845     18196     13753     17112     16828     13790     15232     15236     14848     16757
maximum mf latency per bank:
dram[0]:     318508    318553    235122    235454    258083    318457    318387    318449    318485    257813    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    257781    257929    336944    318453    257732    235325    235190    235272    235389    235388    318442
dram[2]:     235321    318411    318469    318405    318464    318408    257930    318396    257813    257816    235343    257762    235261    235381    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    257585    257847    235182    235218    235184    235187    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    258146    257866    257672    235380    235413    235279    235303    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    257703    257847    257771    235418    235373    235313    235384    235524
dram[6]:     318503    235234    318433    318504    318462    318502    318407    318529    257725    257733    235285    235204    347171    235214    318496    318480
dram[7]:     318464    318487    235256    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    235173    318473    318474    318456    318442    318409    257927    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    235220    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689493 n_act=3980 n_pre=3964 n_req=9338 n_rd=27172 n_write=5650 bw_util=0.01146
n_activity=159078 dram_eff=0.4127
bk0: 1648a 5702640i bk1: 1644a 5703443i bk2: 1612a 5704782i bk3: 1656a 5704782i bk4: 1608a 5704501i bk5: 1792a 5702449i bk6: 1700a 5703771i bk7: 1656a 5706675i bk8: 1608a 5706683i bk9: 1724a 5704350i bk10: 1628a 5704561i bk11: 1636a 5705402i bk12: 1760a 5704139i bk13: 1860a 5701390i bk14: 1764a 5700748i bk15: 1876a 5699940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5690431 n_act=3890 n_pre=3874 n_req=9111 n_rd=26668 n_write=5396 bw_util=0.01119
n_activity=155184 dram_eff=0.4132
bk0: 1776a 5703943i bk1: 1764a 5703490i bk2: 1624a 5704293i bk3: 1656a 5705238i bk4: 1624a 5706082i bk5: 1600a 5706116i bk6: 1560a 5707796i bk7: 1624a 5706828i bk8: 1688a 5704175i bk9: 1608a 5704500i bk10: 1584a 5707239i bk11: 1676a 5706138i bk12: 1620a 5705637i bk13: 1696a 5703723i bk14: 1752a 5702790i bk15: 1816a 5700296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689728 n_act=3947 n_pre=3931 n_req=9286 n_rd=27232 n_write=5421 bw_util=0.0114
n_activity=160170 dram_eff=0.4077
bk0: 1740a 5702634i bk1: 1668a 5704351i bk2: 1556a 5707278i bk3: 1668a 5707666i bk4: 1680a 5704842i bk5: 1784a 5703276i bk6: 1656a 5707847i bk7: 1716a 5706221i bk8: 1604a 5705136i bk9: 1700a 5703247i bk10: 1580a 5707844i bk11: 1772a 5703243i bk12: 1688a 5704183i bk13: 1888a 5701984i bk14: 1728a 5704334i bk15: 1804a 5702792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689459 n_act=3996 n_pre=3980 n_req=9340 n_rd=27260 n_write=5564 bw_util=0.01146
n_activity=162223 dram_eff=0.4047
bk0: 1776a 5703957i bk1: 1596a 5706816i bk2: 1704a 5706279i bk3: 1608a 5705206i bk4: 1816a 5703794i bk5: 1700a 5702968i bk6: 1684a 5705688i bk7: 1656a 5705539i bk8: 1668a 5705476i bk9: 1532a 5706975i bk10: 1700a 5706384i bk11: 1664a 5704575i bk12: 1800a 5704641i bk13: 1760a 5704193i bk14: 1796a 5701272i bk15: 1800a 5701219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689774 n_act=3925 n_pre=3909 n_req=9290 n_rd=27032 n_write=5619 bw_util=0.0114
n_activity=158398 dram_eff=0.4123
bk0: 1836a 5703458i bk1: 1668a 5703562i bk2: 1624a 5705938i bk3: 1712a 5704926i bk4: 1648a 5702978i bk5: 1692a 5704313i bk6: 1592a 5706072i bk7: 1612a 5703483i bk8: 1632a 5704868i bk9: 1616a 5705140i bk10: 1680a 5703521i bk11: 1676a 5706257i bk12: 1736a 5704652i bk13: 1668a 5706072i bk14: 1840a 5701816i bk15: 1800a 5700030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689303 n_act=4003 n_pre=3987 n_req=9398 n_rd=27268 n_write=5698 bw_util=0.01151
n_activity=160221 dram_eff=0.4115
bk0: 1748a 5704137i bk1: 1644a 5705685i bk2: 1676a 5705092i bk3: 1664a 5705188i bk4: 1772a 5701851i bk5: 1636a 5705933i bk6: 1636a 5706928i bk7: 1692a 5704384i bk8: 1760a 5702928i bk9: 1588a 5703224i bk10: 1616a 5707368i bk11: 1624a 5704728i bk12: 1764a 5703264i bk13: 1808a 5701006i bk14: 1728a 5703947i bk15: 1912a 5699534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5688707 n_act=4082 n_pre=4066 n_req=9491 n_rd=27756 n_write=5648 bw_util=0.01166
n_activity=161050 dram_eff=0.4148
bk0: 1844a 5703843i bk1: 1868a 5701528i bk2: 1712a 5703699i bk3: 1676a 5702152i bk4: 1564a 5706564i bk5: 1572a 5705680i bk6: 1788a 5704931i bk7: 1832a 5703174i bk8: 1660a 5703040i bk9: 1668a 5706410i bk10: 1740a 5704990i bk11: 1684a 5707674i bk12: 1720a 5703396i bk13: 1820a 5704621i bk14: 1772a 5700704i bk15: 1836a 5699544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177809
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689714 n_act=3887 n_pre=3871 n_req=9318 n_rd=27252 n_write=5535 bw_util=0.01144
n_activity=158369 dram_eff=0.4141
bk0: 1552a 5706613i bk1: 1668a 5705731i bk2: 1700a 5706143i bk3: 1608a 5706067i bk4: 1704a 5703737i bk5: 1776a 5703645i bk6: 1712a 5705049i bk7: 1660a 5707057i bk8: 1648a 5704618i bk9: 1696a 5704731i bk10: 1640a 5704109i bk11: 1708a 5703872i bk12: 1804a 5702490i bk13: 1748a 5703332i bk14: 1928a 5699352i bk15: 1700a 5702992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5689699 n_act=3925 n_pre=3909 n_req=9356 n_rd=27152 n_write=5574 bw_util=0.01142
n_activity=159273 dram_eff=0.4109
bk0: 1708a 5704718i bk1: 1756a 5705123i bk2: 1764a 5703659i bk3: 1656a 5706336i bk4: 1640a 5708728i bk5: 1640a 5702435i bk6: 1608a 5707361i bk7: 1740a 5705042i bk8: 1680a 5704367i bk9: 1644a 5703989i bk10: 1672a 5705155i bk11: 1556a 5705643i bk12: 1788a 5704257i bk13: 1736a 5703600i bk14: 1820a 5703034i bk15: 1744a 5700306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5690179 n_act=3939 n_pre=3923 n_req=9166 n_rd=26824 n_write=5394 bw_util=0.01124
n_activity=156994 dram_eff=0.4104
bk0: 1680a 5706473i bk1: 1732a 5703608i bk2: 1572a 5706050i bk3: 1472a 5707414i bk4: 1716a 5704615i bk5: 1748a 5704564i bk6: 1696a 5708550i bk7: 1676a 5706708i bk8: 1528a 5705732i bk9: 1620a 5704720i bk10: 1660a 5705888i bk11: 1596a 5706172i bk12: 1776a 5703465i bk13: 1728a 5703767i bk14: 1872a 5700026i bk15: 1752a 5701130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172343
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5730259 n_nop=5690131 n_act=3914 n_pre=3898 n_req=9198 n_rd=26816 n_write=5500 bw_util=0.01128
n_activity=156433 dram_eff=0.4132
bk0: 1720a 5704821i bk1: 1716a 5703016i bk2: 1608a 5706054i bk3: 1708a 5705541i bk4: 1656a 5704688i bk5: 1604a 5705045i bk6: 1664a 5708157i bk7: 1728a 5707683i bk8: 1584a 5705110i bk9: 1740a 5703665i bk10: 1644a 5705545i bk11: 1508a 5705959i bk12: 1620a 5706013i bk13: 1752a 5703994i bk14: 1744a 5702192i bk15: 1820a 5701946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3332, Miss_rate = 0.058, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3461, Miss_rate = 0.060, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3307, Miss_rate = 0.058, Pending_hits = 727, Reservation_fails = 3
L2_cache_bank[3]: Access = 57114, Miss = 3360, Miss_rate = 0.059, Pending_hits = 734, Reservation_fails = 4
L2_cache_bank[4]: Access = 56785, Miss = 3308, Miss_rate = 0.058, Pending_hits = 702, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3500, Miss_rate = 0.061, Pending_hits = 743, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3486, Miss_rate = 0.060, Pending_hits = 738, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3329, Miss_rate = 0.058, Pending_hits = 729, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3397, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 6
L2_cache_bank[9]: Access = 57604, Miss = 3361, Miss_rate = 0.058, Pending_hits = 730, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3425, Miss_rate = 0.059, Pending_hits = 719, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3392, Miss_rate = 0.059, Pending_hits = 755, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3450, Miss_rate = 0.060, Pending_hits = 757, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3489, Miss_rate = 0.060, Pending_hits = 737, Reservation_fails = 4
L2_cache_bank[14]: Access = 57323, Miss = 3422, Miss_rate = 0.060, Pending_hits = 742, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3391, Miss_rate = 0.059, Pending_hits = 743, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3420, Miss_rate = 0.049, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3368, Miss_rate = 0.059, Pending_hits = 716, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3375, Miss_rate = 0.059, Pending_hits = 732, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3331, Miss_rate = 0.059, Pending_hits = 709, Reservation_fails = 4
L2_cache_bank[20]: Access = 56661, Miss = 3310, Miss_rate = 0.058, Pending_hits = 703, Reservation_fails = 2
L2_cache_bank[21]: Access = 57158, Miss = 3394, Miss_rate = 0.059, Pending_hits = 707, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74608
L2_total_cache_miss_rate = 0.0586
L2_total_cache_pending_hits = 16145
L2_total_cache_reservation_fails = 40
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.5021
	minimum = 6
	maximum = 1788
Network latency average = 27.7465
	minimum = 6
	maximum = 1194
Slowest packet = 1196062
Flit latency average = 23.9791
	minimum = 6
	maximum = 1194
Slowest flit = 1888945
Fragmentation average = 0.0402531
	minimum = 0
	maximum = 727
Injected packet rate average = 0.0213396
	minimum = 0.0178411 (at node 14)
	maximum = 0.024519 (at node 41)
Accepted packet rate average = 0.0213396
	minimum = 0.0178411 (at node 14)
	maximum = 0.024519 (at node 41)
Injected flit rate average = 0.0359673
	minimum = 0.0234614 (at node 14)
	maximum = 0.050882 (at node 37)
Accepted flit rate average= 0.0359673
	minimum = 0.0315802 (at node 46)
	maximum = 0.0418007 (at node 25)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.793 (13 samples)
	minimum = 6 (13 samples)
	maximum = 298.692 (13 samples)
Network latency average = 15.3849 (13 samples)
	minimum = 6 (13 samples)
	maximum = 200.846 (13 samples)
Flit latency average = 15.8877 (13 samples)
	minimum = 6 (13 samples)
	maximum = 200.077 (13 samples)
Fragmentation average = 0.00309639 (13 samples)
	minimum = 0 (13 samples)
	maximum = 55.9231 (13 samples)
Injected packet rate average = 0.0266886 (13 samples)
	minimum = 0.0216098 (13 samples)
	maximum = 0.0792334 (13 samples)
Accepted packet rate average = 0.0266886 (13 samples)
	minimum = 0.0216098 (13 samples)
	maximum = 0.0792334 (13 samples)
Injected flit rate average = 0.0403919 (13 samples)
	minimum = 0.0273676 (13 samples)
	maximum = 0.101417 (13 samples)
Accepted flit rate average = 0.0403919 (13 samples)
	minimum = 0.0303105 (13 samples)
	maximum = 0.143381 (13 samples)
Injected packet size average = 1.51345 (13 samples)
Accepted packet size average = 1.51345 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 59 sec (3179 sec)
gpgpu_simulation_rate = 20970 (inst/sec)
gpgpu_simulation_rate = 1889 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15120
gpu_sim_insn = 5472444
gpu_ipc =     361.9341
gpu_tot_sim_cycle = 6244202
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      11.5527
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 395711
gpu_stall_icnt2sh    = 1460149
partiton_reqs_in_parallel = 332491
partiton_reqs_in_parallel_total    = 67496746
partiton_level_parallism =      21.9901
partiton_level_parallism_total  =      10.8628
partiton_reqs_in_parallel_util = 332491
partiton_reqs_in_parallel_util_total    = 67496746
gpu_sim_cycle_parition_util = 15120
gpu_tot_sim_cycle_parition_util    = 3085449
partiton_level_parallism_util =      21.9901
partiton_level_parallism_util_total  =      21.8764
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     256.1111 GB/Sec
L2_BW_total  =      19.9444 GB/Sec
gpu_total_sim_rate=22292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3547, 3610, 3401, 3809, 3948, 3635, 3207, 3964, 2956, 3442, 3363, 3399, 4172, 3172, 3187, 3132, 3125, 3453, 3174, 3464, 3034, 3062, 2984, 3656, 3428, 2957, 3002, 3262, 2917, 3453, 3152, 3451, 3294, 3656, 3384, 3273, 3073, 2786, 3033, 2762, 3411, 2817, 3211, 3162, 3098, 2844, 2923, 2849, 3242, 2930, 3047, 2336, 2284, 2768, 2979, 2474, 2533, 2669, 2694, 2563, 2585, 2607, 2802, 2921, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2627829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2613154
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9789
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3715620	W0_Idle:80996444	W0_Scoreboard:83640063	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1352 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 6244201 
mrq_lat_table:57743 	1434 	1889 	14745 	6445 	4413 	5003 	6905 	6950 	1965 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1128723 	149097 	11647 	4511 	1601 	922 	3857 	2608 	2114 	3483 	4969 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	523443 	78271 	296615 	155962 	148135 	82023 	6501 	2214 	1193 	1426 	915 	3846 	2586 	2112 	3483 	4969 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	429839 	181305 	254117 	16183 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	376868 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1580 	204 	138 	79 	23 	15 	27 	35 	19 	19 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        18        16        16        16        16        30        21        33        27        16        16        20        16 
dram[1]:        16        16        16        27        16        16        17        16        30        30        18        22        16        35        16        30 
dram[2]:        16        16        16        16        16        16        16        16        30        25        17        27        16        45        16        24 
dram[3]:        16        16        16        16        17        16        16        16        30        30        20        25        16        16        16        16 
dram[4]:        16        16        16        22        16        16        16        16        18        30        16        42        16        17        16        16 
dram[5]:        16        16        16        21        16        16        16        16        30        30        41        40        16        16        28        43 
dram[6]:        16        16        16        16        16        16        17        16        30        24        29        21        16        16        16        27 
dram[7]:        23        16        16        16        16        15        16        16        30        17        40        39        16        20        16        16 
dram[8]:        16        32        16        16        16        15        17        16        29        18        42        19        97        24        37        16 
dram[9]:        16        16        16        16        15        15        16        16        21        33        16        16        17        16        29        16 
dram[10]:        16        18        16        23        17        16        16        16        33        32        42        44        16        16        16        16 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    220820    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    226495    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    220832    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.472803  2.489796  2.587156  2.640553  2.384279  2.372093  2.131387  2.390351  2.388664  2.388679  2.441296  2.508130  2.523622  2.666667  2.295918  2.477509 
dram[1]:  2.394161  2.403042  2.385593  2.545064  2.314655  2.250000  2.393518  2.352174  2.476378  2.581897  2.562771  2.638655  2.633188  2.472868  2.519531  2.313333 
dram[2]:  2.414729  2.457831  2.441860  2.548387  2.469298  2.239130  2.259414  2.410788  2.523207  2.430233  2.517391  2.405018  2.600823  2.645756  2.459770  2.476015 
dram[3]:  2.486381  2.535714  2.528634  2.389831  2.171821  2.290698  2.345679  2.293878  2.579167  2.399123  2.530120  2.704348  2.654902  2.458955  2.362069  2.412186 
dram[4]:  2.446043  2.346154  2.495575  2.493724  2.330579  2.576037  2.180000  2.253061  2.543568  2.542373  2.553279  2.476000  2.775424  2.534694  2.392982  2.593023 
dram[5]:  2.408240  2.504273  2.410788  2.717592  2.266667  2.299180  2.248963  2.265625  2.588235  2.466102  2.654867  2.426877  2.547893  2.547794  2.541833  2.389439 
dram[6]:  2.528736  2.343860  2.411290  2.578261  2.164609  2.108871  2.262963  2.239286  2.489879  2.575630  2.586345  2.603448  2.459144  2.629771  2.412811  2.450355 
dram[7]:  2.479821  2.381890  2.561404  2.622642  2.289157  2.401606  2.383399  2.346154  2.516807  2.473684  2.539419  2.621399  2.575876  2.847826  2.358064  2.585366 
dram[8]:  2.422925  2.631799  2.330827  2.690821  2.323276  2.140684  2.558686  2.374502  2.516393  2.461847  2.615063  2.582222  3.141264  2.513619  2.436823  2.396296 
dram[9]:  2.349020  2.344569  2.323144  2.543147  2.231061  2.297297  2.387234  2.431718  2.658986  2.473251  2.533058  2.650224  2.368794  2.473282  2.440972  2.410072 
dram[10]:  2.458167  2.599174  2.513514  2.608108  2.313807  2.176000  2.370690  2.260700  2.504202  2.439394  2.649351  2.447826  2.545833  2.524528  2.547529  2.388889 
average row locality = 107517/43786 = 2.455511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       426       427       411       422       402       448       425       414       412       441       423       425       456       481       457       485 
dram[1]:       458       455       415       425       406       400       390       406       432       412       412       435       421       440       454       470 
dram[2]:       449       431       395       424       420       446       414       429       411       435       411       459       438       488       448       467 
dram[3]:       458       414       434       412       454       425       421       414       427       393       441       432       466       456       465       466 
dram[4]:       474       431       414       437       412       423       398       403       418       414       436       435       450       433       476       466 
dram[5]:       452       426       427       426       443       409       409       423       450       407       420       422       457       468       448       494 
dram[6]:       477       481       436       427       391       393       447       458       425       427       451       437       446       471       459       475 
dram[7]:       402       432       432       409       426       444       428       415       422       434       426       443       467       453       498       441 
dram[8]:       441       453       449       423       410       410       402       435       430       421       434       405       464       450       471       452 
dram[9]:       436       447       398       376       429       437       424       419       393       416       431       415       460       448       484       454 
dram[10]:       443       445       409       435       414       401       416       432       407       446       427       393       421       454       452       471 
total reads: 76386
bank skew: 498/376 = 1.32
chip skew: 7101/6831 = 1.04
number of total write accesses:
dram[0]:       165       183       153       151       144       164       159       131       178       192       180       192       185       223       218       231 
dram[1]:       198       177       148       168       131       131       127       135       197       187       180       193       182       198       191       224 
dram[2]:       174       181       130       129       143       172       126       152       187       192       168       212       194       229       194       204 
dram[3]:       181       154       140       152       178       166       149       148       192       154       189       190       211       203       220       207 
dram[4]:       206       179       150       159       152       136       147       149       195       186       187       184       205       188       206       203 
dram[5]:       191       160       154       161       169       152       133       157       210       175       180       192       208       225       190       230 
dram[6]:       183       187       162       166       135       130       164       169       190       186       193       167       186       218       219       216 
dram[7]:       151       173       152       147       144       154       175       134       177       177       186       194       195       202       233       195 
dram[8]:       172       176       171       134       129       153       143       161       184       192       191       176       381       196       204       195 
dram[9]:       163       179       134       125       160       158       137       133       184       185       182       176       208       200       219       216 
dram[10]:       174       184       149       144       139       143       134       149       189       198       185       170       190       215       218       217 
total reads: 31131
bank skew: 381/125 = 3.05
chip skew: 2958/2759 = 1.07
average mf latency per bank:
dram[0]:      16548     16545     17162     18222     18912     20091     19363     22287     16512     14848     17975     14602     16030     14364     13687     13647
dram[1]:      16048     17961     17408     18833     18584     18843     19764     18628     16819     14325     14894     14454     15601     15187     13955     14686
dram[2]:      15302     16093     16227     19414     18997     17480     19209     19899     16114     14380     14467     14501     13849     14985     14721     14791
dram[3]:      18241     16179     22170     18355     17134     19540     16410     19898     14194     15071     14363     15351     13947     15018     14567     16903
dram[4]:      13362     16962     16824     19018     19306     21805     18460     18726     16882     15477     14502     15147     12655     14874     15601     16103
dram[5]:      15889     15393     17751     15781     18218     17699     21946     18193     15061     14110     14666     15244     12940     14125     16131     14283
dram[6]:      17094     14133     15988     16467     18229     18852     18562     20609     17496     15435     14201     16029     16076     15095     14022     14909
dram[7]:      15732     15116     18607     15625     20353     17106     15691     22937     14660     16515     14685     16046     14111     14871     14055     14848
dram[8]:      15676     14613     17149     18376     22236     16917     18798     21499     15372     15510     16698     15874     17754     16867     15404     14807
dram[9]:      20044     17109     16361     18678     18761     19288     19977     24099     15194     17066     16190     16750     13918     15922     14053     14293
dram[10]:      15068     16374     17863     19153     20092     20888     21918     18261     13055     16288     15730     12777     14154     14297     13864     15716
maximum mf latency per bank:
dram[0]:     318508    318553    235122    235454    258083    318457    318387    318449    318485    257813    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    257781    257929    336944    318453    257732    235325    235190    235272    235389    235388    318442
dram[2]:     235321    318411    318469    318405    318464    318408    257930    318396    257813    257816    235343    257762    235261    235381    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    257585    257847    235182    235218    235184    235187    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    258146    257866    257672    235380    235413    235279    235303    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    257703    257847    257771    235418    235373    235313    235384    235524
dram[6]:     318503    235234    318433    318504    318462    318502    318407    318529    257725    257733    235285    235204    347171    235214    318496    318480
dram[7]:     318464    318487    235256    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    235173    318473    318474    318456    318442    318409    257927    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    235220    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716485 n_act=4015 n_pre=3999 n_req=9804 n_rd=27820 n_write=6014 bw_util=0.01175
n_activity=164755 dram_eff=0.4107
bk0: 1704a 5730245i bk1: 1708a 5731051i bk2: 1644a 5732518i bk3: 1688a 5732444i bk4: 1608a 5732558i bk5: 1792a 5730513i bk6: 1700a 5731782i bk7: 1656a 5734748i bk8: 1648a 5734266i bk9: 1764a 5731790i bk10: 1692a 5731920i bk11: 1700a 5732963i bk12: 1824a 5731762i bk13: 1924a 5728956i bk14: 1828a 5728273i bk15: 1940a 5727576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189055
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5717413 n_act=3918 n_pre=3902 n_req=9598 n_rd=27324 n_write=5776 bw_util=0.0115
n_activity=160921 dram_eff=0.4114
bk0: 1832a 5731555i bk1: 1820a 5731158i bk2: 1660a 5732012i bk3: 1700a 5732840i bk4: 1624a 5734149i bk5: 1600a 5734179i bk6: 1560a 5735867i bk7: 1624a 5734868i bk8: 1728a 5731764i bk9: 1648a 5732012i bk10: 1648a 5734778i bk11: 1740a 5733588i bk12: 1684a 5733274i bk13: 1760a 5731230i bk14: 1816a 5730285i bk15: 1880a 5727864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716750 n_act=3973 n_pre=3957 n_req=9752 n_rd=27860 n_write=5793 bw_util=0.01169
n_activity=165823 dram_eff=0.4059
bk0: 1796a 5730300i bk1: 1724a 5731983i bk2: 1580a 5735093i bk3: 1696a 5735564i bk4: 1680a 5732917i bk5: 1784a 5731347i bk6: 1656a 5735925i bk7: 1716a 5734233i bk8: 1644a 5732620i bk9: 1740a 5730775i bk10: 1644a 5735356i bk11: 1836a 5730823i bk12: 1752a 5731813i bk13: 1952a 5729529i bk14: 1792a 5731936i bk15: 1868a 5730309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178218
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716467 n_act=4020 n_pre=4004 n_req=9812 n_rd=27912 n_write=5930 bw_util=0.01175
n_activity=167742 dram_eff=0.4035
bk0: 1832a 5731597i bk1: 1656a 5734388i bk2: 1736a 5734117i bk3: 1648a 5732898i bk4: 1816a 5731790i bk5: 1700a 5731038i bk6: 1684a 5733754i bk7: 1656a 5733567i bk8: 1708a 5733028i bk9: 1572a 5734524i bk10: 1764a 5733939i bk11: 1728a 5732163i bk12: 1864a 5732078i bk13: 1824a 5731721i bk14: 1860a 5728821i bk15: 1864a 5728800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716801 n_act=3952 n_pre=3936 n_req=9752 n_rd=27680 n_write=5964 bw_util=0.01169
n_activity=163995 dram_eff=0.4103
bk0: 1896a 5730959i bk1: 1724a 5731116i bk2: 1656a 5733708i bk3: 1748a 5732662i bk4: 1648a 5731043i bk5: 1692a 5732347i bk6: 1592a 5734107i bk7: 1612a 5731558i bk8: 1672a 5732516i bk9: 1656a 5732714i bk10: 1744a 5731140i bk11: 1740a 5733759i bk12: 1800a 5732248i bk13: 1732a 5733616i bk14: 1904a 5729453i bk15: 1864a 5727656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186962
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716324 n_act=4026 n_pre=4010 n_req=9868 n_rd=27924 n_write=6049 bw_util=0.0118
n_activity=166011 dram_eff=0.4093
bk0: 1808a 5731783i bk1: 1704a 5733343i bk2: 1708a 5732955i bk3: 1704a 5732845i bk4: 1772a 5729924i bk5: 1636a 5734006i bk6: 1636a 5735002i bk7: 1692a 5732460i bk8: 1800a 5730540i bk9: 1628a 5730805i bk10: 1680a 5734850i bk11: 1688a 5732227i bk12: 1828a 5730934i bk13: 1872a 5728561i bk14: 1792a 5731453i bk15: 1976a 5727117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5715701 n_act=4113 n_pre=4097 n_req=9972 n_rd=28404 n_write=6018 bw_util=0.01196
n_activity=166787 dram_eff=0.4128
bk0: 1908a 5731328i bk1: 1924a 5728977i bk2: 1744a 5731453i bk3: 1708a 5729908i bk4: 1564a 5734604i bk5: 1572a 5733747i bk6: 1788a 5732969i bk7: 1832a 5731253i bk8: 1700a 5730606i bk9: 1708a 5733879i bk10: 1804a 5732502i bk11: 1748a 5735152i bk12: 1784a 5730978i bk13: 1884a 5732190i bk14: 1836a 5728277i bk15: 1900a 5727144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716760 n_act=3914 n_pre=3898 n_req=9761 n_rd=27888 n_write=5873 bw_util=0.01173
n_activity=163698 dram_eff=0.4125
bk0: 1608a 5734325i bk1: 1728a 5733301i bk2: 1728a 5733993i bk3: 1636a 5733914i bk4: 1704a 5731691i bk5: 1776a 5731670i bk6: 1712a 5733120i bk7: 1660a 5735102i bk8: 1688a 5732155i bk9: 1736a 5732343i bk10: 1704a 5731548i bk11: 1772a 5731386i bk12: 1868a 5730181i bk13: 1812a 5730890i bk14: 1992a 5727049i bk15: 1764a 5730590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5716623 n_act=3954 n_pre=3938 n_req=9908 n_rd=27800 n_write=6018 bw_util=0.01175
n_activity=165438 dram_eff=0.4088
bk0: 1764a 5732466i bk1: 1812a 5732784i bk2: 1796a 5731535i bk3: 1692a 5734024i bk4: 1640a 5736793i bk5: 1640a 5730505i bk6: 1608a 5735435i bk7: 1740a 5733119i bk8: 1720a 5731697i bk9: 1684a 5731395i bk10: 1736a 5732880i bk11: 1620a 5733308i bk12: 1856a 5731660i bk13: 1800a 5731160i bk14: 1884a 5730715i bk15: 1808a 5727868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5717204 n_act=3968 n_pre=3952 n_req=9626 n_rd=27468 n_write=5741 bw_util=0.01153
n_activity=162620 dram_eff=0.4084
bk0: 1744a 5733976i bk1: 1788a 5731220i bk2: 1592a 5733988i bk3: 1504a 5735244i bk4: 1716a 5732684i bk5: 1748a 5732635i bk6: 1696a 5736589i bk7: 1676a 5734784i bk8: 1572a 5733303i bk9: 1664a 5732265i bk10: 1724a 5733413i bk11: 1660a 5733715i bk12: 1840a 5730942i bk13: 1792a 5731342i bk14: 1936a 5727576i bk15: 1816a 5728701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174106
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5758333 n_nop=5717168 n_act=3934 n_pre=3918 n_req=9664 n_rd=27464 n_write=5849 bw_util=0.01157
n_activity=161792 dram_eff=0.4118
bk0: 1772a 5732511i bk1: 1780a 5730580i bk2: 1636a 5733879i bk3: 1740a 5733310i bk4: 1656a 5732716i bk5: 1604a 5733110i bk6: 1664a 5736231i bk7: 1728a 5735760i bk8: 1628a 5732686i bk9: 1784a 5731164i bk10: 1708a 5733059i bk11: 1572a 5733425i bk12: 1684a 5733604i bk13: 1816a 5731564i bk14: 1808a 5729750i bk15: 1884a 5729530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3412, Miss_rate = 0.058, Pending_hits = 798, Reservation_fails = 1
L2_cache_bank[1]: Access = 59051, Miss = 3543, Miss_rate = 0.060, Pending_hits = 806, Reservation_fails = 3
L2_cache_bank[2]: Access = 58449, Miss = 3388, Miss_rate = 0.058, Pending_hits = 795, Reservation_fails = 9
L2_cache_bank[3]: Access = 58602, Miss = 3443, Miss_rate = 0.059, Pending_hits = 806, Reservation_fails = 7
L2_cache_bank[4]: Access = 58273, Miss = 3386, Miss_rate = 0.058, Pending_hits = 764, Reservation_fails = 9
L2_cache_bank[5]: Access = 59175, Miss = 3579, Miss_rate = 0.060, Pending_hits = 812, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3566, Miss_rate = 0.060, Pending_hits = 799, Reservation_fails = 3
L2_cache_bank[7]: Access = 58618, Miss = 3412, Miss_rate = 0.058, Pending_hits = 795, Reservation_fails = 7
L2_cache_bank[8]: Access = 58906, Miss = 3478, Miss_rate = 0.059, Pending_hits = 795, Reservation_fails = 9
L2_cache_bank[9]: Access = 59092, Miss = 3442, Miss_rate = 0.058, Pending_hits = 796, Reservation_fails = 5
L2_cache_bank[10]: Access = 59066, Miss = 3506, Miss_rate = 0.059, Pending_hits = 780, Reservation_fails = 0
L2_cache_bank[11]: Access = 59215, Miss = 3475, Miss_rate = 0.059, Pending_hits = 821, Reservation_fails = 6
L2_cache_bank[12]: Access = 59078, Miss = 3532, Miss_rate = 0.060, Pending_hits = 829, Reservation_fails = 1
L2_cache_bank[13]: Access = 59542, Miss = 3569, Miss_rate = 0.060, Pending_hits = 805, Reservation_fails = 8
L2_cache_bank[14]: Access = 58810, Miss = 3501, Miss_rate = 0.060, Pending_hits = 789, Reservation_fails = 1
L2_cache_bank[15]: Access = 58698, Miss = 3471, Miss_rate = 0.059, Pending_hits = 803, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3501, Miss_rate = 0.044, Pending_hits = 954, Reservation_fails = 2
L2_cache_bank[17]: Access = 58355, Miss = 3449, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 8
L2_cache_bank[18]: Access = 58348, Miss = 3455, Miss_rate = 0.059, Pending_hits = 788, Reservation_fails = 10
L2_cache_bank[19]: Access = 58074, Miss = 3412, Miss_rate = 0.059, Pending_hits = 775, Reservation_fails = 7
L2_cache_bank[20]: Access = 58145, Miss = 3389, Miss_rate = 0.058, Pending_hits = 766, Reservation_fails = 2
L2_cache_bank[21]: Access = 58642, Miss = 3477, Miss_rate = 0.059, Pending_hits = 771, Reservation_fails = 1
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76386
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 17621
L2_total_cache_reservation_fails = 109
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7807
	minimum = 6
	maximum = 858
Network latency average = 44.1613
	minimum = 6
	maximum = 604
Slowest packet = 2549886
Flit latency average = 52.6933
	minimum = 6
	maximum = 603
Slowest flit = 4170147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540446
	minimum = 0.0423308 (at node 6)
	maximum = 0.319234 (at node 44)
Accepted packet rate average = 0.0540446
	minimum = 0.0423308 (at node 6)
	maximum = 0.319234 (at node 44)
Injected flit rate average = 0.0810669
	minimum = 0.0609829 (at node 45)
	maximum = 0.331503 (at node 44)
Accepted flit rate average= 0.0810669
	minimum = 0.050797 (at node 6)
	maximum = 0.626199 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0064 (14 samples)
	minimum = 6 (14 samples)
	maximum = 338.643 (14 samples)
Network latency average = 17.4403 (14 samples)
	minimum = 6 (14 samples)
	maximum = 229.643 (14 samples)
Flit latency average = 18.5167 (14 samples)
	minimum = 6 (14 samples)
	maximum = 228.857 (14 samples)
Fragmentation average = 0.00287522 (14 samples)
	minimum = 0 (14 samples)
	maximum = 51.9286 (14 samples)
Injected packet rate average = 0.0286426 (14 samples)
	minimum = 0.0230899 (14 samples)
	maximum = 0.0963763 (14 samples)
Accepted packet rate average = 0.0286426 (14 samples)
	minimum = 0.0230899 (14 samples)
	maximum = 0.0963763 (14 samples)
Injected flit rate average = 0.0432972 (14 samples)
	minimum = 0.0297687 (14 samples)
	maximum = 0.117851 (14 samples)
Accepted flit rate average = 0.0432972 (14 samples)
	minimum = 0.0317739 (14 samples)
	maximum = 0.177868 (14 samples)
Injected packet size average = 1.51164 (14 samples)
Accepted packet size average = 1.51164 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 56 sec (3236 sec)
gpgpu_simulation_rate = 22292 (inst/sec)
gpgpu_simulation_rate = 1929 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 897979
gpu_sim_insn = 17757560
gpu_ipc =      19.7750
gpu_tot_sim_cycle = 7369403
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      12.1984
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2022768
gpu_stall_icnt2sh    = 7361448
partiton_reqs_in_parallel = 18128481
partiton_reqs_in_parallel_total    = 67829237
partiton_level_parallism =      20.1881
partiton_level_parallism_total  =      11.6641
partiton_reqs_in_parallel_util = 18128481
partiton_reqs_in_parallel_util_total    = 67829237
gpu_sim_cycle_parition_util = 896661
gpu_tot_sim_cycle_parition_util    = 3100569
partiton_level_parallism_util =      20.2178
partiton_level_parallism_util_total  =      21.5043
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     207.9850 GB/Sec
L2_BW_total  =      42.2427 GB/Sec
gpu_total_sim_rate=17257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4953, 5047, 4872, 5280, 5364, 5060, 4558, 5430, 4304, 4773, 4704, 4796, 5514, 4626, 4607, 4796, 4511, 4899, 4492, 4846, 4500, 4473, 4525, 5067, 4761, 4396, 4498, 4669, 4345, 4908, 4614, 4890, 4480, 4753, 4585, 4404, 4243, 3870, 4335, 3903, 4490, 3892, 4308, 4248, 4338, 3985, 4196, 4026, 4406, 3979, 4179, 3507, 3398, 3881, 4140, 3658, 3661, 3821, 3849, 3681, 3802, 3774, 3895, 4153, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8783860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8738067
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40907
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11175352	W0_Idle:96019891	W0_Scoreboard:109448786	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1514 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7369363 
mrq_lat_table:113595 	2852 	3282 	24000 	12353 	7839 	10015 	15369 	16503 	5019 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2590659 	600149 	21759 	10841 	3361 	3273 	10406 	11603 	8103 	10110 	13708 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	726778 	207796 	1089457 	541296 	299340 	328160 	25077 	3639 	2545 	3053 	3318 	10289 	11472 	8096 	10110 	13708 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	611857 	533105 	957330 	131917 	12120 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	982285 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1986 	417 	247 	127 	33 	21 	33 	40 	25 	25 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        43        23        18        16        16        16        16        30        21        33        41        42        47        24        43 
dram[1]:        42        40        24        27        16        16        17        16        30        30        45        24        45        35        33        30 
dram[2]:        41        40        16        25        16        16        16        16        30        25        34        45        45        45        44        24 
dram[3]:        40        46        24        30        17        16        16        16        30        30        30        44        23        43        47        44 
dram[4]:        39        32        24        22        16        16        16        16        29        30        41        42        44        29        43        46 
dram[5]:        44        45        25        21        16        16        16        16        30        30        41        40        41        30        28        43 
dram[6]:        48        28        16        24        16        16        17        16        30        24        29        25        45        48        46        27 
dram[7]:        23        40        19        23        16        16        16        16        30        29        40        39        38        24        40        49 
dram[8]:        43        32        23        24        16        15        17        16        29        28        42        45        97        24        37        27 
dram[9]:        44        39        16        25        16        16        16        16        32        33        32        39        17        41        29        47 
dram[10]:        34        26        23        23        17        16        16        16        33        32        42        44        46        44        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    220820    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    227247    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    220832    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.422449  2.495902  2.777494  2.843501  2.342574  2.356031  2.151013  2.276000  2.259259  2.244231  2.333333  2.464363  2.508806  2.594646  2.285714  2.331675 
dram[1]:  2.467456  2.479675  2.583133  2.674528  2.369427  2.334737  2.190099  2.232422  2.341177  2.515487  2.501134  2.492473  2.458333  2.439394  2.362676  2.321008 
dram[2]:  2.464359  2.408046  2.588808  2.632353  2.452026  2.379447  2.262846  2.219780  2.365957  2.342268  2.495434  2.339251  2.452242  2.508257  2.258120  2.323729 
dram[3]:  2.555556  2.583519  2.644860  2.476821  2.290766  2.329980  2.222222  2.196154  2.339251  2.232990  2.427419  2.588889  2.496350  2.410018  2.247117  2.325664 
dram[4]:  2.505952  2.454737  2.575117  2.593182  2.394958  2.409091  2.153119  2.160748  2.283495  2.302000  2.419223  2.423554  2.654321  2.498982  2.302083  2.402174 
dram[5]:  2.483402  2.509595  2.628505  2.720657  2.364000  2.368973  2.105546  2.220077  2.424361  2.363830  2.510917  2.404124  2.400749  2.504570  2.367958  2.324830 
dram[6]:  2.568507  2.489837  2.621315  2.721154  2.278586  2.195609  2.177007  2.166375  2.334025  2.321650  2.452675  2.448276  2.518962  2.527725  2.313029  2.290540 
dram[7]:  2.544419  2.502075  2.638009  2.699758  2.313253  2.360489  2.216846  2.175238  2.332657  2.398734  2.471579  2.554825  2.532946  2.596806  2.301613  2.324607 
dram[8]:  2.504184  2.501018  2.502155  2.693627  2.325103  2.138318  2.283203  2.129032  2.287425  2.251004  2.522581  2.550691  2.805293  2.506770  2.339655  2.305263 
dram[9]:  2.414784  2.434870  2.583924  2.764075  2.268102  2.284047  2.230326  2.267056  2.309917  2.339216  2.437895  2.607317  2.435514  2.443414  2.293015  2.248322 
dram[10]:  2.493671  2.532787  2.540230  2.700246  2.346808  2.333333  2.276471  2.209213  2.299795  2.316832  2.442553  2.375276  2.442748  2.396825  2.320205  2.265442 
average row locality = 210953/87873 = 2.400658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       885       889       826       832       872       902       875       864       838       848       836       844       953       977       946       999 
dram[1]:       910       914       827       849       852       851       839       863       860       832       824       858       907       934       966       981 
dram[2]:       905       907       823       839       872       893       869       901       817       840       831       875       920       982       955       982 
dram[3]:       915       875       864       842       884       868       864       861       850       810       881       859       980       955       970       954 
dram[4]:       929       872       838       868       861       878       851       859       840       832       868       863       941       912       965       963 
dram[5]:       893       878       849       860       879       856       877       868       876       811       847       855       943       975       965       986 
dram[6]:       931       924       866       852       830       838       899       915       830       830       884       862       930       957       964       973 
dram[7]:       848       893       876       839       879       885       897       863       841       837       861       858       956       947      1012       954 
dram[8]:       893       912       867       850       864       856       861       885       846       826       863       818       953       944       980       954 
dram[9]:       883       897       824       791       870       889       879       879       810       850       858       811       953       956       973       959 
dram[10]:       887       907       840       850       848       856       878       875       816       853       848       809       922       964       955       970 
total reads: 155917
bank skew: 1012/791 = 1.28
chip skew: 14285/14067 = 1.02
number of total write accesses:
dram[0]:       302       329       260       240       311       309       293       274       321       319       284       297       329       380       366       407 
dram[1]:       341       306       245       285       264       258       267       280       334       305       279       301       332       354       376       400 
dram[2]:       305       350       241       235       278       311       276       311       295       296       262       311       338       385       366       389 
dram[3]:       304       285       268       280       282       290       276       281       336       273       323       306       388       344       394       360 
dram[4]:       334       294       259       273       279       288       288       297       336       319       315       310       349       315       361       363 
dram[5]:       304       299       276       299       303       274       300       282       358       300       303       311       339       395       380       381 
dram[6]:       325       301       290       280       266       262       294       322       295       296       308       274       332       365       403       383 
dram[7]:       269       313       290       276       273       274       340       279       309       300       313       307       351       354       415       378 
dram[8]:       304       316       294       249       266       288       308       303       300       295       310       289       531       352       377       360 
dram[9]:       293       318       269       240       289       285       283       284       308       343       300       258       350       361       373       381 
dram[10]:       295       329       265       249       255       271       283       276       304       317       300       267       358       395       400       387 
total reads: 55036
bank skew: 531/235 = 2.26
chip skew: 5142/4927 = 1.04
average mf latency per bank:
dram[0]:      23345     22952     25632     25914     25424     27766     26701     28965     23406     23081     23969     22310     21020     19757     20050     19563
dram[1]:      22268     23905     25526     26432     27318     28106     27296     26191     24553     23974     23935     22316     21473     20675     19413     19910
dram[2]:      22701     22401     24432     26771     27784     25865     26220     26649     24296     23652     23462     22124     20279     20454     20810     20017
dram[3]:      24573     23659     27765     25537     26313     27344     25634     27896     22515     24620     22047     22402     19070     20827     19805     21252
dram[4]:      21697     25054     25399     26016     28142     28237     26831     26499     24417     23094     21863     22413     20051     21531     21303     21273
dram[5]:      23282     23080     25640     23739     25907     26821     27434     26758     22437     22868     22485     22989     19123     19892     20381     20096
dram[6]:      22499     22618     23880     24266     27784     27066     26024     27607     25836     23847     21997     23291     20641     19986     19079     19972
dram[7]:      23377     22609     24923     23764     26912     26377     23550     28250     23656     24179     22413     22676     19558     20001     19703     20386
dram[8]:      23128     22263     24114     26610     28320     26555     25992     27364     24021     25104     22703     23277     21819     21253     21109     20840
dram[9]:      25858     23307     24678     25671     26303     26324     26871     28065     23286     22885     23220     24745     19731     20593     20157     19951
dram[10]:      22799     22703     25120     26182     28550     28948     28314     26557     23543     24331     23498     22767     20402     18881     19112     20229
maximum mf latency per bank:
dram[0]:     318508    318553    235122    235454    258083    318457    318387    318449    318485    257813    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    257781    257929    336944    318453    257732    235502    235190    235272    235389    235388    318442
dram[2]:     235321    318411    318469    318405    318464    318408    257930    318396    257813    257816    235343    257762    235261    235381    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    257585    257847    235182    235218    235184    235282    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    258146    257866    257672    235380    235413    235414    235470    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    257703    257847    257771    235418    235373    235322    235384    235524
dram[6]:     318503    235291    318433    318504    318462    318502    318407    318529    257725    257733    235285    235204    347171    235408    318496    318480
dram[7]:     318464    318487    235256    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    235406    318473    318474    318456    318442    318409    257927    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    256348    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341155 n_act=7996 n_pre=7980 n_req=19207 n_rd=56744 n_write=11872 bw_util=0.01848
n_activity=326800 dram_eff=0.4199
bk0: 3540a 7369761i bk1: 3556a 7367722i bk2: 3304a 7373451i bk3: 3328a 7373769i bk4: 3488a 7369932i bk5: 3608a 7368181i bk6: 3500a 7372402i bk7: 3456a 7374624i bk8: 3352a 7373507i bk9: 3392a 7371530i bk10: 3344a 7374056i bk11: 3376a 7372250i bk12: 3812a 7368676i bk13: 3908a 7365898i bk14: 3784a 7364865i bk15: 3996a 7362380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7342171 n_act=7864 n_pre=7848 n_req=18994 n_rd=56268 n_write=11596 bw_util=0.01828
n_activity=324798 dram_eff=0.4179
bk0: 3640a 7367791i bk1: 3656a 7371261i bk2: 3308a 7373111i bk3: 3396a 7372236i bk4: 3408a 7373822i bk5: 3404a 7375024i bk6: 3356a 7375534i bk7: 3452a 7376121i bk8: 3440a 7373608i bk9: 3328a 7373648i bk10: 3296a 7376563i bk11: 3432a 7373416i bk12: 3628a 7371301i bk13: 3736a 7367769i bk14: 3864a 7366278i bk15: 3924a 7361880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341293 n_act=7992 n_pre=7976 n_req=19160 n_rd=56844 n_write=11642 bw_util=0.01845
n_activity=329084 dram_eff=0.4162
bk0: 3620a 7369798i bk1: 3628a 7368717i bk2: 3292a 7376142i bk3: 3356a 7375678i bk4: 3488a 7371291i bk5: 3572a 7370306i bk6: 3476a 7373034i bk7: 3604a 7373311i bk8: 3268a 7375472i bk9: 3360a 7373854i bk10: 3324a 7376854i bk11: 3500a 7369099i bk12: 3680a 7370285i bk13: 3928a 7368566i bk14: 3820a 7367527i bk15: 3928a 7363624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7340991 n_act=8043 n_pre=8027 n_req=19222 n_rd=56928 n_write=11758 bw_util=0.0185
n_activity=331115 dram_eff=0.4149
bk0: 3660a 7370757i bk1: 3500a 7371451i bk2: 3456a 7371059i bk3: 3368a 7370853i bk4: 3536a 7373512i bk5: 3472a 7374131i bk6: 3456a 7375209i bk7: 3444a 7374178i bk8: 3400a 7372539i bk9: 3240a 7374208i bk10: 3524a 7374728i bk11: 3436a 7372837i bk12: 3920a 7369008i bk13: 3820a 7368689i bk14: 3880a 7365555i bk15: 3816a 7364170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341485 n_act=7962 n_pre=7946 n_req=19120 n_rd=56560 n_write=11794 bw_util=0.01841
n_activity=328498 dram_eff=0.4162
bk0: 3716a 7370442i bk1: 3488a 7369769i bk2: 3352a 7374568i bk3: 3472a 7371957i bk4: 3444a 7369877i bk5: 3512a 7368310i bk6: 3404a 7371109i bk7: 3436a 7372185i bk8: 3360a 7366514i bk9: 3328a 7371436i bk10: 3472a 7370769i bk11: 3452a 7372250i bk12: 3764a 7372197i bk13: 3648a 7371348i bk14: 3860a 7365296i bk15: 3852a 7365395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7340827 n_act=8018 n_pre=8002 n_req=19322 n_rd=56872 n_write=12028 bw_util=0.01856
n_activity=330796 dram_eff=0.4166
bk0: 3572a 7371981i bk1: 3512a 7372720i bk2: 3396a 7372641i bk3: 3440a 7371211i bk4: 3516a 7371285i bk5: 3424a 7373257i bk6: 3508a 7372062i bk7: 3472a 7373428i bk8: 3504a 7368211i bk9: 3244a 7370429i bk10: 3388a 7372386i bk11: 3420a 7372433i bk12: 3772a 7370119i bk13: 3900a 7365981i bk14: 3860a 7366491i bk15: 3944a 7364967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315677
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7340748 n_act=8063 n_pre=8047 n_req=19281 n_rd=57140 n_write=11749 bw_util=0.01855
n_activity=328714 dram_eff=0.4191
bk0: 3724a 7371767i bk1: 3696a 7368460i bk2: 3464a 7372215i bk3: 3408a 7371029i bk4: 3320a 7375195i bk5: 3352a 7373692i bk6: 3596a 7373295i bk7: 3660a 7369872i bk8: 3320a 7373812i bk9: 3320a 7376538i bk10: 3536a 7371750i bk11: 3448a 7374949i bk12: 3720a 7369159i bk13: 3828a 7368767i bk14: 3856a 7364749i bk15: 3892a 7363595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317201
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7340959 n_act=7956 n_pre=7940 n_req=19287 n_rd=56984 n_write=11908 bw_util=0.01855
n_activity=328323 dram_eff=0.4197
bk0: 3392a 7377033i bk1: 3572a 7371708i bk2: 3504a 7372617i bk3: 3356a 7374253i bk4: 3516a 7374922i bk5: 3540a 7371375i bk6: 3588a 7371070i bk7: 3452a 7375440i bk8: 3364a 7370746i bk9: 3348a 7374973i bk10: 3444a 7370668i bk11: 3432a 7371524i bk12: 3824a 7369583i bk13: 3788a 7368309i bk14: 4048a 7362832i bk15: 3816a 7364716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31351
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341119 n_act=8026 n_pre=8010 n_req=19314 n_rd=56688 n_write=11904 bw_util=0.01847
n_activity=328972 dram_eff=0.417
bk0: 3572a 7371176i bk1: 3648a 7370412i bk2: 3468a 7370955i bk3: 3400a 7374290i bk4: 3456a 7377465i bk5: 3424a 7369745i bk6: 3444a 7373790i bk7: 3540a 7372640i bk8: 3384a 7370768i bk9: 3304a 7374498i bk10: 3452a 7371493i bk11: 3272a 7373735i bk12: 3812a 7369014i bk13: 3776a 7369276i bk14: 3920a 7367540i bk15: 3816a 7364364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312676
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341865 n_act=7977 n_pre=7961 n_req=19017 n_rd=56328 n_write=11616 bw_util=0.0183
n_activity=325244 dram_eff=0.4178
bk0: 3532a 7373821i bk1: 3588a 7368826i bk2: 3296a 7373748i bk3: 3164a 7376032i bk4: 3480a 7374197i bk5: 3556a 7369510i bk6: 3516a 7376090i bk7: 3516a 7374150i bk8: 3240a 7373491i bk9: 3400a 7369864i bk10: 3432a 7373444i bk11: 3244a 7376721i bk12: 3812a 7369556i bk13: 3824a 7366594i bk14: 3892a 7365597i bk15: 3836a 7364180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7425747 n_nop=7341835 n_act=7977 n_pre=7961 n_req=19029 n_rd=56312 n_write=11662 bw_util=0.01831
n_activity=323989 dram_eff=0.4196
bk0: 3548a 7372276i bk1: 3628a 7370082i bk2: 3360a 7373141i bk3: 3400a 7373053i bk4: 3392a 7375010i bk5: 3424a 7371137i bk6: 3512a 7375317i bk7: 3500a 7374302i bk8: 3264a 7372267i bk9: 3412a 7371075i bk10: 3392a 7374354i bk11: 3236a 7375369i bk12: 3688a 7369164i bk13: 3856a 7365191i bk14: 3820a 7364970i bk15: 3880a 7363988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7031, Miss_rate = 0.048, Pending_hits = 1136, Reservation_fails = 1
L2_cache_bank[1]: Access = 148856, Miss = 7155, Miss_rate = 0.048, Pending_hits = 1145, Reservation_fails = 3
L2_cache_bank[2]: Access = 147823, Miss = 6985, Miss_rate = 0.047, Pending_hits = 1140, Reservation_fails = 11
L2_cache_bank[3]: Access = 148284, Miss = 7082, Miss_rate = 0.048, Pending_hits = 1140, Reservation_fails = 8
L2_cache_bank[4]: Access = 147672, Miss = 6992, Miss_rate = 0.047, Pending_hits = 1112, Reservation_fails = 10
L2_cache_bank[5]: Access = 148430, Miss = 7219, Miss_rate = 0.049, Pending_hits = 1155, Reservation_fails = 7
L2_cache_bank[6]: Access = 149351, Miss = 7208, Miss_rate = 0.048, Pending_hits = 1141, Reservation_fails = 3
L2_cache_bank[7]: Access = 148038, Miss = 7024, Miss_rate = 0.047, Pending_hits = 1135, Reservation_fails = 9
L2_cache_bank[8]: Access = 148602, Miss = 7093, Miss_rate = 0.048, Pending_hits = 1136, Reservation_fails = 10
L2_cache_bank[9]: Access = 148850, Miss = 7047, Miss_rate = 0.047, Pending_hits = 1106, Reservation_fails = 5
L2_cache_bank[10]: Access = 148576, Miss = 7129, Miss_rate = 0.048, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[11]: Access = 148852, Miss = 7089, Miss_rate = 0.048, Pending_hits = 1154, Reservation_fails = 7
L2_cache_bank[12]: Access = 148563, Miss = 7134, Miss_rate = 0.048, Pending_hits = 1174, Reservation_fails = 3
L2_cache_bank[13]: Access = 149723, Miss = 7151, Miss_rate = 0.048, Pending_hits = 1133, Reservation_fails = 9
L2_cache_bank[14]: Access = 148753, Miss = 7170, Miss_rate = 0.048, Pending_hits = 1154, Reservation_fails = 1
L2_cache_bank[15]: Access = 148540, Miss = 7076, Miss_rate = 0.048, Pending_hits = 1138, Reservation_fails = 4
L2_cache_bank[16]: Access = 169949, Miss = 7127, Miss_rate = 0.042, Pending_hits = 1297, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7045, Miss_rate = 0.047, Pending_hits = 1100, Reservation_fails = 8
L2_cache_bank[18]: Access = 147151, Miss = 7050, Miss_rate = 0.048, Pending_hits = 1124, Reservation_fails = 10
L2_cache_bank[19]: Access = 147135, Miss = 7032, Miss_rate = 0.048, Pending_hits = 1113, Reservation_fails = 8
L2_cache_bank[20]: Access = 147085, Miss = 6994, Miss_rate = 0.048, Pending_hits = 1109, Reservation_fails = 2
L2_cache_bank[21]: Access = 148069, Miss = 7084, Miss_rate = 0.048, Pending_hits = 1104, Reservation_fails = 1
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 155917
L2_total_cache_miss_rate = 0.0475
L2_total_cache_pending_hits = 25064
L2_total_cache_reservation_fails = 123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2095902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.658
	minimum = 6
	maximum = 1598
Network latency average = 35.8838
	minimum = 6
	maximum = 1209
Slowest packet = 2637220
Flit latency average = 29.877
	minimum = 6
	maximum = 1209
Slowest flit = 4986551
Fragmentation average = 0.0667861
	minimum = 0
	maximum = 883
Injected packet rate average = 0.0438862
	minimum = 0.0364881 (at node 21)
	maximum = 0.0502184 (at node 45)
Accepted packet rate average = 0.0438862
	minimum = 0.0364881 (at node 21)
	maximum = 0.0502184 (at node 45)
Injected flit rate average = 0.0782976
	minimum = 0.0476933 (at node 21)
	maximum = 0.113977 (at node 45)
Accepted flit rate average= 0.0782976
	minimum = 0.0645149 (at node 46)
	maximum = 0.0943097 (at node 2)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4499 (15 samples)
	minimum = 6 (15 samples)
	maximum = 422.6 (15 samples)
Network latency average = 18.6699 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.933 (15 samples)
Flit latency average = 19.2741 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.2 (15 samples)
Fragmentation average = 0.00713595 (15 samples)
	minimum = 0 (15 samples)
	maximum = 107.333 (15 samples)
Injected packet rate average = 0.0296588 (15 samples)
	minimum = 0.0239831 (15 samples)
	maximum = 0.0932991 (15 samples)
Accepted packet rate average = 0.0296588 (15 samples)
	minimum = 0.0239831 (15 samples)
	maximum = 0.0932991 (15 samples)
Injected flit rate average = 0.0456306 (15 samples)
	minimum = 0.0309637 (15 samples)
	maximum = 0.117593 (15 samples)
Accepted flit rate average = 0.0456306 (15 samples)
	minimum = 0.0339566 (15 samples)
	maximum = 0.172297 (15 samples)
Injected packet size average = 1.53852 (15 samples)
Accepted packet size average = 1.53852 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 49 sec (5209 sec)
gpgpu_simulation_rate = 17257 (inst/sec)
gpgpu_simulation_rate = 1414 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15144
gpu_sim_insn = 5617924
gpu_ipc =     370.9670
gpu_tot_sim_cycle = 7606697
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.5564
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2022916
gpu_stall_icnt2sh    = 7361641
partiton_reqs_in_parallel = 333020
partiton_reqs_in_parallel_total    = 85957718
partiton_level_parallism =      21.9902
partiton_level_parallism_total  =      11.3440
partiton_reqs_in_parallel_util = 333020
partiton_reqs_in_parallel_util_total    = 85957718
gpu_sim_cycle_parition_util = 15144
gpu_tot_sim_cycle_parition_util    = 3997230
partiton_level_parallism_util =      21.9902
partiton_level_parallism_util_total  =      21.5062
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.7053 GB/Sec
L2_BW_total  =      41.4340 GB/Sec
gpu_total_sim_rate=18096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5097, 5191, 5016, 5424, 5508, 5204, 4702, 5574, 4448, 4917, 4848, 4940, 5658, 4770, 4751, 4940, 4655, 5043, 4636, 4990, 4644, 4617, 4669, 5211, 4905, 4540, 4642, 4813, 4489, 5052, 4758, 5034, 4624, 4897, 4729, 4548, 4387, 4014, 4479, 4047, 4634, 4036, 4452, 4392, 4482, 4129, 4340, 4170, 4550, 4123, 4323, 3651, 3542, 4025, 4284, 3802, 3805, 3965, 3993, 3825, 3946, 3918, 4039, 4297, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9089399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9043543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40970
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11691380	W0_Idle:96095097	W0_Scoreboard:109507578	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1498 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7606696 
mrq_lat_table:117460 	2909 	3532 	24852 	12646 	8002 	10226 	15550 	16511 	5019 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2624538 	607098 	21778 	10849 	3361 	3273 	10406 	11603 	8103 	10110 	13708 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	730384 	209220 	1090834 	549347 	321575 	332071 	25320 	3640 	2552 	3053 	3318 	10289 	11472 	8096 	10110 	13708 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	619043 	534076 	957344 	131917 	12120 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1014969 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2016 	418 	247 	127 	33 	21 	33 	40 	25 	25 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        43        23        18        16        16        16        16        31        21        41        41        42        47        24        43 
dram[1]:        42        43        28        37        16        16        17        16        30        30        45        38        45        35        33        30 
dram[2]:        41        40        23        25        16        16        16        16        30        30        46        45        45        45        44        24 
dram[3]:        40        46        24        30        17        16        16        16        30        30        30        44        23        43        47        44 
dram[4]:        39        32        24        22        16        16        16        16        30        30        41        42        44        29        43        46 
dram[5]:        44        45        25        21        16        16        16        16        31        30        41        40        41        30        28        43 
dram[6]:        48        28        45        24        16        16        17        16        30        29        29        29        45        48        46        32 
dram[7]:        23        40        19        44        16        16        16        16        30        29        40        39        38        24        40        49 
dram[8]:        43        32        44        36        16        15        17        16        30        30        42        46        97        24        37        27 
dram[9]:        44        39        16        25        16        16        16        16        34        33        32        39        28        41        48        47 
dram[10]:        34        26        28        23        17        16        16        16        33        33        43        44        46        44        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    220820    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    227247    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    220832    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.507128  2.582822  2.900510  2.962865  2.361660  2.365049  2.151013  2.276000  2.312621  2.295585  2.407867  2.553879  2.595703  2.661597  2.356522  2.400662 
dram[1]:  2.555118  2.555556  2.678657  2.765808  2.370763  2.338235  2.190099  2.230020  2.395303  2.569231  2.590498  2.570513  2.540594  2.514124  2.422338  2.395973 
dram[2]:  2.554878  2.478095  2.681928  2.752451  2.466102  2.382643  2.262846  2.217550  2.415612  2.393443  2.590909  2.418468  2.536965  2.589744  2.324830  2.386172 
dram[3]:  2.642259  2.663717  2.754673  2.580574  2.301961  2.343374  2.222222  2.193858  2.393701  2.282787  2.511066  2.675497  2.575592  2.481550  2.317434  2.396127 
dram[4]:  2.585799  2.544118  2.692488  2.689342  2.412998  2.418891  2.152830  2.158582  2.336557  2.357285  2.500000  2.495902  2.737166  2.570565  2.377816  2.481013 
dram[5]:  2.571429  2.597872  2.735981  2.818182  2.365269  2.378661  2.105546  2.220077  2.480392  2.422505  2.596950  2.480573  2.474766  2.567273  2.442882  2.393888 
dram[6]:  2.648980  2.572008  2.711061  2.817308  2.275720  2.196040  2.174863  2.166375  2.383505  2.375770  2.531827  2.526767  2.601594  2.595057  2.386824  2.347899 
dram[7]:  2.634091  2.585921  2.731982  2.795673  2.314629  2.358299  2.218638  2.174905  2.388664  2.454737  2.554622  2.641138  2.609284  2.681275  2.356340  2.385813 
dram[8]:  2.584551  2.589431  2.584582  2.778589  2.328542  2.149254  2.283203  2.125000  2.337301  2.303393  2.603004  2.646789  3.052731  2.586873  2.409639  2.378284 
dram[9]:  2.497951  2.518000  2.683215  2.861333  2.271484  2.287379  2.227969  2.267056  2.372428  2.399217  2.510460  2.710462  2.509294  2.520370  2.368421  2.304492 
dram[10]:  2.570231  2.604888  2.625000  2.800983  2.348195  2.329218  2.271484  2.206897  2.367557  2.372047  2.525424  2.466960  2.521905  2.473592  2.393162  2.335548 
average row locality = 216833/88161 = 2.459512
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       901       905       842       847       875       904       875       864       848       858       852       860       969       993       962      1015 
dram[1]:       926       930       842       864       853       852       839       863       870       842       840       874       923       950       982       997 
dram[2]:       921       923       838       855       875       894       869       901       827       850       847       891       936       998       971       998 
dram[3]:       931       891       880       858       886       870       864       861       860       820       897       875       996       971       986       970 
dram[4]:       945       888       854       883       864       881       851       859       850       842       884       879       957       928       981       979 
dram[5]:       909       894       865       876       880       858       877       868       886       821       863       871       959       991       981      1002 
dram[6]:       947       940       881       866       832       840       899       915       840       840       900       878       946       973       980       989 
dram[7]:       864       909       892       855       880       886       897       863       851       847       877       874       972       963      1028       970 
dram[8]:       909       928       882       864       865       858       861       885       856       836       879       834       970       960       996       970 
dram[9]:       899       913       839       805       871       890       879       879       821       861       874       827       969       972       989       975 
dram[10]:       903       923       855       864       849       857       878       875       827       864       864       825       938       980       971       986 
total reads: 157922
bank skew: 1028/805 = 1.28
chip skew: 14466/14247 = 1.02
number of total write accesses:
dram[0]:       330       358       295       270       320       314       293       274       343       338       311       325       360       407       393       435 
dram[1]:       372       335       275       317       266       261       267       281       354       327       305       329       360       385       406       431 
dram[2]:       336       378       275       268       289       314       276       312       318       318       293       340       368       416       396       417 
dram[3]:       332       313       299       311       288       297       276       282       356       294       351       337       418       374       423       391 
dram[4]:       366       323       293       303       287       297       290       298       358       339       341       339       376       347       391       393 
dram[5]:       333       327       306       333       305       279       300       282       379       320       329       342       365       421       409       408 
dram[6]:       351       328       320       306       274       269       295       322       316       317       333       302       360       392       433       408 
dram[7]:       295       340       321       308       275       279       341       281       329       319       339       333       377       383       440       409 
dram[8]:       329       346       325       278       269       294       308       305       322       318       334       320       651       380       404       388 
dram[9]:       320       346       296       268       292       288       284       284       332       365       326       287       381       389       406       410 
dram[10]:       323       356       300       276       257       275       285       277       326       341       328       295       386       425       429       420 
total reads: 58911
bank skew: 651/257 = 2.53
chip skew: 5571/5271 = 1.06
average mf latency per bank:
dram[0]:      22533     22157     24506     24894     25196     27634     26732     28998     22818     22563     23125     21524     20308     19180     19443     18998
dram[1]:      21484     23078     24524     25407     27275     28034     27328     26200     23991     23359     23101     21541     20768     19978     18799     19283
dram[2]:      21875     21665     23383     25631     27479     25807     26253     26657     23638     23046     22538     21356     19595     19803     20139     19422
dram[3]:      23740     22818     26682     24535     26163     27162     25667     27903     22000     23979     21311     21574     18478     20145     19202     20548
dram[4]:      20925     24147     24316     25052     27902     27978     26816     26507     23810     22549     21154     21626     19434     20752     20619     20589
dram[5]:      22462     22272     24656     22781     25869     26685     27465     26790     21925     22310     21735     22140     18547     19329     19750     19511
dram[6]:      21794     21875     23008     23462     27563     26876     26033     27637     25186     23251     21306     22467     19977     19387     18487     19416
dram[7]:      22555     21856     23980     22808     26873     26270     23563     28234     23099     23621     21684     21932     18981     19365     19182     19723
dram[8]:      22391     21485     23223     25634     28254     26403     26031     27356     23421     24434     22006     22381     21168     20590     20495     20198
dram[9]:      24971     22517     23790     24693     26243     26265     26882     28100     22625     22311     22452     23793     19077     19959     19479     19331
dram[10]:      22005     21963     24058     25265     28506     28851     28299     26567     22914     23666     22673     21918     19755     18292     18525     19552
maximum mf latency per bank:
dram[0]:     318508    318553    235122    235454    258083    318457    318387    318449    318485    257813    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    257781    257929    336944    318453    257732    235502    235190    235272    235389    235388    318442
dram[2]:     235321    318411    318469    318405    318464    318408    257930    318396    257813    257816    235343    257762    235261    235381    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    257585    257847    235182    235218    235184    235282    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    258146    257866    257672    235380    235413    235414    235470    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    257703    257847    257771    235418    235373    235322    235384    235524
dram[6]:     318503    235291    318433    318504    318462    318502    318407    318529    257725    257733    235285    235204    347171    235408    318496    318480
dram[7]:     318464    318487    235256    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    235406    318473    318474    318456    318442    318409    257927    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    256348    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7368103 n_act=8014 n_pre=7998 n_req=19736 n_rd=57480 n_write=12271 bw_util=0.01872
n_activity=332894 dram_eff=0.4191
bk0: 3604a 7397440i bk1: 3620a 7395309i bk2: 3368a 7401026i bk3: 3388a 7401443i bk4: 3500a 7397915i bk5: 3616a 7396199i bk6: 3500a 7400522i bk7: 3456a 7402747i bk8: 3392a 7401124i bk9: 3432a 7399207i bk10: 3408a 7401598i bk11: 3440a 7399842i bk12: 3876a 7396246i bk13: 3972a 7393409i bk14: 3848a 7392500i bk15: 4060a 7390053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7369118 n_act=7894 n_pre=7878 n_req=19518 n_rd=56988 n_write=11988 bw_util=0.01851
n_activity=331343 dram_eff=0.4163
bk0: 3704a 7395380i bk1: 3720a 7398837i bk2: 3368a 7400737i bk3: 3456a 7399848i bk4: 3412a 7401871i bk5: 3408a 7403079i bk6: 3356a 7403650i bk7: 3452a 7404209i bk8: 3480a 7401280i bk9: 3368a 7401228i bk10: 3360a 7404192i bk11: 3496a 7400933i bk12: 3692a 7399009i bk13: 3800a 7395357i bk14: 3928a 7393851i bk15: 3988a 7389526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7368179 n_act=8024 n_pre=8008 n_req=19708 n_rd=57576 n_write=12079 bw_util=0.01869
n_activity=335484 dram_eff=0.4153
bk0: 3684a 7397368i bk1: 3692a 7396238i bk2: 3352a 7403695i bk3: 3420a 7403254i bk4: 3500a 7399215i bk5: 3576a 7398356i bk6: 3476a 7401153i bk7: 3604a 7401401i bk8: 3308a 7403037i bk9: 3400a 7401448i bk10: 3388a 7404338i bk11: 3564a 7396627i bk12: 3744a 7397919i bk13: 3992a 7396212i bk14: 3884a 7395181i bk15: 3992a 7391187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7367928 n_act=8066 n_pre=8050 n_req=19758 n_rd=57664 n_write=12158 bw_util=0.01873
n_activity=337521 dram_eff=0.4137
bk0: 3724a 7398418i bk1: 3564a 7399102i bk2: 3520a 7398656i bk3: 3432a 7398501i bk4: 3544a 7401549i bk5: 3480a 7402150i bk6: 3456a 7403330i bk7: 3444a 7402264i bk8: 3440a 7400217i bk9: 3280a 7401816i bk10: 3588a 7402335i bk11: 3500a 7400355i bk12: 3984a 7396663i bk13: 3884a 7396237i bk14: 3944a 7393256i bk15: 3880a 7391810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7368383 n_act=7989 n_pre=7973 n_req=19666 n_rd=57300 n_write=12221 bw_util=0.01865
n_activity=335098 dram_eff=0.4149
bk0: 3780a 7397978i bk1: 3552a 7397404i bk2: 3416a 7402216i bk3: 3532a 7399635i bk4: 3456a 7397835i bk5: 3524a 7396236i bk6: 3404a 7399180i bk7: 3436a 7400271i bk8: 3400a 7394173i bk9: 3368a 7399086i bk10: 3536a 7398364i bk11: 3516a 7399792i bk12: 3828a 7399779i bk13: 3712a 7398857i bk14: 3924a 7392923i bk15: 3916a 7393027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7367789 n_act=8038 n_pre=8022 n_req=19839 n_rd=57604 n_write=12413 bw_util=0.01879
n_activity=336970 dram_eff=0.4156
bk0: 3636a 7399601i bk1: 3576a 7400391i bk2: 3460a 7400336i bk3: 3504a 7398804i bk4: 3520a 7399338i bk5: 3432a 7401264i bk6: 3508a 7400177i bk7: 3472a 7401547i bk8: 3544a 7395883i bk9: 3284a 7398095i bk10: 3452a 7399977i bk11: 3484a 7399916i bk12: 3836a 7397727i bk13: 3964a 7393573i bk14: 3924a 7394151i bk15: 4008a 7392656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316097
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7367682 n_act=8094 n_pre=8078 n_req=19792 n_rd=57864 n_write=12148 bw_util=0.01879
n_activity=335111 dram_eff=0.4178
bk0: 3788a 7399461i bk1: 3760a 7396108i bk2: 3524a 7399817i bk3: 3464a 7398750i bk4: 3328a 7403120i bk5: 3360a 7401601i bk6: 3596a 7401375i bk7: 3660a 7397990i bk8: 3360a 7401429i bk9: 3360a 7404180i bk10: 3600a 7399401i bk11: 3512a 7402504i bk12: 3784a 7396804i bk13: 3892a 7396329i bk14: 3920a 7392273i bk15: 3956a 7391168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317324
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7367904 n_act=7982 n_pre=7966 n_req=19797 n_rd=57712 n_write=12302 bw_util=0.01879
n_activity=334699 dram_eff=0.4184
bk0: 3456a 7404776i bk1: 3636a 7399426i bk2: 3568a 7400247i bk3: 3420a 7401828i bk4: 3520a 7402986i bk5: 3544a 7399352i bk6: 3588a 7399178i bk7: 3452a 7403518i bk8: 3404a 7398421i bk9: 3388a 7402662i bk10: 3508a 7398253i bk11: 3496a 7399168i bk12: 3888a 7397366i bk13: 3852a 7395960i bk14: 4112a 7390498i bk15: 3880a 7392239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7367976 n_act=8052 n_pre=8036 n_req=19924 n_rd=57412 n_write=12390 bw_util=0.01873
n_activity=335798 dram_eff=0.4157
bk0: 3636a 7398928i bk1: 3712a 7398082i bk2: 3528a 7398702i bk3: 3456a 7401907i bk4: 3460a 7405531i bk5: 3432a 7397776i bk6: 3444a 7401908i bk7: 3540a 7400690i bk8: 3424a 7398187i bk9: 3344a 7401907i bk10: 3516a 7399265i bk11: 3336a 7401401i bk12: 3880a 7396537i bk13: 3840a 7396964i bk14: 3984a 7395308i bk15: 3880a 7392031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314378
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7368820 n_act=8002 n_pre=7986 n_req=19537 n_rd=57052 n_write=12006 bw_util=0.01853
n_activity=331741 dram_eff=0.4163
bk0: 3596a 7401492i bk1: 3652a 7396474i bk2: 3356a 7401452i bk3: 3220a 7403671i bk4: 3484a 7402261i bk5: 3560a 7397570i bk6: 3516a 7404181i bk7: 3516a 7402269i bk8: 3284a 7401073i bk9: 3444a 7397499i bk10: 3496a 7401041i bk11: 3308a 7404298i bk12: 3876a 7397132i bk13: 3888a 7394275i bk14: 3956a 7393208i bk15: 3900a 7391753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316132
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7453866 n_nop=7368756 n_act=8007 n_pre=7991 n_req=19558 n_rd=57036 n_write=12076 bw_util=0.01854
n_activity=330246 dram_eff=0.4185
bk0: 3612a 7399838i bk1: 3692a 7397707i bk2: 3420a 7400604i bk3: 3456a 7400786i bk4: 3396a 7403081i bk5: 3428a 7399145i bk6: 3512a 7403353i bk7: 3500a 7402381i bk8: 3308a 7399923i bk9: 3456a 7398580i bk10: 3456a 7401853i bk11: 3300a 7402892i bk12: 3752a 7396862i bk13: 3920a 7392870i bk14: 3884a 7392579i bk15: 3944a 7391558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7124, Miss_rate = 0.048, Pending_hits = 1210, Reservation_fails = 3
L2_cache_bank[1]: Access = 150344, Miss = 7246, Miss_rate = 0.048, Pending_hits = 1214, Reservation_fails = 4
L2_cache_bank[2]: Access = 149311, Miss = 7075, Miss_rate = 0.047, Pending_hits = 1211, Reservation_fails = 13
L2_cache_bank[3]: Access = 149772, Miss = 7172, Miss_rate = 0.048, Pending_hits = 1217, Reservation_fails = 9
L2_cache_bank[4]: Access = 149160, Miss = 7084, Miss_rate = 0.047, Pending_hits = 1196, Reservation_fails = 11
L2_cache_bank[5]: Access = 149918, Miss = 7310, Miss_rate = 0.049, Pending_hits = 1229, Reservation_fails = 8
L2_cache_bank[6]: Access = 150839, Miss = 7300, Miss_rate = 0.048, Pending_hits = 1216, Reservation_fails = 4
L2_cache_bank[7]: Access = 149526, Miss = 7116, Miss_rate = 0.048, Pending_hits = 1212, Reservation_fails = 12
L2_cache_bank[8]: Access = 150090, Miss = 7186, Miss_rate = 0.048, Pending_hits = 1213, Reservation_fails = 14
L2_cache_bank[9]: Access = 150338, Miss = 7139, Miss_rate = 0.047, Pending_hits = 1183, Reservation_fails = 7
L2_cache_bank[10]: Access = 150064, Miss = 7220, Miss_rate = 0.048, Pending_hits = 1185, Reservation_fails = 2
L2_cache_bank[11]: Access = 150340, Miss = 7181, Miss_rate = 0.048, Pending_hits = 1221, Reservation_fails = 8
L2_cache_bank[12]: Access = 150051, Miss = 7225, Miss_rate = 0.048, Pending_hits = 1242, Reservation_fails = 4
L2_cache_bank[13]: Access = 151211, Miss = 7241, Miss_rate = 0.048, Pending_hits = 1191, Reservation_fails = 11
L2_cache_bank[14]: Access = 150240, Miss = 7261, Miss_rate = 0.048, Pending_hits = 1211, Reservation_fails = 1
L2_cache_bank[15]: Access = 150024, Miss = 7167, Miss_rate = 0.048, Pending_hits = 1205, Reservation_fails = 7
L2_cache_bank[16]: Access = 179602, Miss = 7218, Miss_rate = 0.040, Pending_hits = 1451, Reservation_fails = 3
L2_cache_bank[17]: Access = 150021, Miss = 7135, Miss_rate = 0.048, Pending_hits = 1175, Reservation_fails = 12
L2_cache_bank[18]: Access = 148630, Miss = 7141, Miss_rate = 0.048, Pending_hits = 1194, Reservation_fails = 13
L2_cache_bank[19]: Access = 148611, Miss = 7122, Miss_rate = 0.048, Pending_hits = 1184, Reservation_fails = 12
L2_cache_bank[20]: Access = 148569, Miss = 7085, Miss_rate = 0.048, Pending_hits = 1180, Reservation_fails = 4
L2_cache_bank[21]: Access = 149553, Miss = 7174, Miss_rate = 0.048, Pending_hits = 1178, Reservation_fails = 2
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 157922
L2_total_cache_miss_rate = 0.0475
L2_total_cache_pending_hits = 26718
L2_total_cache_reservation_fails = 164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2104073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.6925
	minimum = 6
	maximum = 854
Network latency average = 44.0812
	minimum = 6
	maximum = 600
Slowest packet = 6571572
Flit latency average = 52.676
	minimum = 6
	maximum = 599
Slowest flit = 11323653
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539589
	minimum = 0.0422638 (at node 0)
	maximum = 0.318728 (at node 44)
Accepted packet rate average = 0.0539589
	minimum = 0.0422638 (at node 0)
	maximum = 0.318728 (at node 44)
Injected flit rate average = 0.0809384
	minimum = 0.0608862 (at node 45)
	maximum = 0.330978 (at node 44)
Accepted flit rate average= 0.0809384
	minimum = 0.0507165 (at node 0)
	maximum = 0.625206 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.715 (16 samples)
	minimum = 6 (16 samples)
	maximum = 449.562 (16 samples)
Network latency average = 20.2581 (16 samples)
	minimum = 6 (16 samples)
	maximum = 314 (16 samples)
Flit latency average = 21.3617 (16 samples)
	minimum = 6 (16 samples)
	maximum = 313.25 (16 samples)
Fragmentation average = 0.00668995 (16 samples)
	minimum = 0 (16 samples)
	maximum = 100.625 (16 samples)
Injected packet rate average = 0.0311776 (16 samples)
	minimum = 0.0251256 (16 samples)
	maximum = 0.107388 (16 samples)
Accepted packet rate average = 0.0311776 (16 samples)
	minimum = 0.0251256 (16 samples)
	maximum = 0.107388 (16 samples)
Injected flit rate average = 0.0478373 (16 samples)
	minimum = 0.0328338 (16 samples)
	maximum = 0.13093 (16 samples)
Accepted flit rate average = 0.0478373 (16 samples)
	minimum = 0.0350041 (16 samples)
	maximum = 0.200604 (16 samples)
Injected packet size average = 1.53435 (16 samples)
Accepted packet size average = 1.53435 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 58 sec (5278 sec)
gpgpu_simulation_rate = 18096 (inst/sec)
gpgpu_simulation_rate = 1441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 841072
gpu_sim_insn = 15785486
gpu_ipc =      18.7683
gpu_tot_sim_cycle = 8674991
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.8298
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3399276
gpu_stall_icnt2sh    = 11454541
partiton_reqs_in_parallel = 17127224
partiton_reqs_in_parallel_total    = 86290738
partiton_level_parallism =      20.3636
partiton_level_parallism_total  =      11.9214
partiton_reqs_in_parallel_util = 17127224
partiton_reqs_in_parallel_util_total    = 86290738
gpu_sim_cycle_parition_util = 834206
gpu_tot_sim_cycle_parition_util    = 4012374
partiton_level_parallism_util =      20.5312
partiton_level_parallism_util_total  =      21.3383
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     135.0890 GB/Sec
L2_BW_total  =      49.4289 GB/Sec
gpu_total_sim_rate=16302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6398, 6517, 6323, 6621, 6865, 6497, 6096, 6826, 5634, 6189, 6156, 6047, 6837, 6037, 5889, 6179, 5498, 5930, 5433, 5860, 5485, 5467, 5469, 6053, 5757, 5433, 5566, 5680, 5318, 5981, 5617, 5918, 5373, 5781, 5572, 5406, 5318, 4834, 5243, 4931, 5529, 4957, 5356, 5245, 5351, 5072, 5169, 5069, 5381, 5104, 5232, 4512, 4400, 4975, 5104, 4676, 4612, 4883, 4931, 4675, 4841, 4843, 4885, 5133, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12782621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12703032
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 74703
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15573606	W0_Idle:111787353	W0_Scoreboard:135631103	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1782 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 8674455 
mrq_lat_table:174507 	4367 	5271 	35508 	20584 	12573 	16306 	24820 	25856 	7776 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3317602 	1050784 	36743 	17235 	7149 	7463 	17896 	17647 	12227 	15334 	23468 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	926486 	240119 	1436661 	822230 	426037 	482793 	78881 	5380 	5144 	6463 	7494 	17689 	17338 	12190 	15334 	23468 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	760091 	826616 	1541910 	226098 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	23097 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2275 	582 	315 	163 	41 	30 	37 	47 	36 	29 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        33        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        40 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        30        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        32 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        28        44        48        47 
dram[10]:        34        28        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    227501    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    221383    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.374352  2.404421  2.580451  2.718033  2.242611  2.298584  2.143541  2.217721  2.150121  2.130841  2.263835  2.327742  2.415981  2.496386  2.171792  2.226337 
dram[1]:  2.400744  2.416347  2.450437  2.568685  2.284168  2.222646  2.128079  2.202233  2.246541  2.290323  2.394773  2.304511  2.351449  2.331402  2.212025  2.220711 
dram[2]:  2.381137  2.370186  2.494721  2.553191  2.361001  2.318987  2.211970  2.167644  2.195787  2.250000  2.323338  2.301768  2.354142  2.410550  2.172234  2.209928 
dram[3]:  2.459603  2.465021  2.598793  2.469504  2.243380  2.265823  2.169765  2.181595  2.251250  2.164987  2.298160  2.369509  2.371461  2.348946  2.188738  2.254625 
dram[4]:  2.397972  2.440541  2.517699  2.519258  2.273072  2.295039  2.137136  2.115023  2.216381  2.200249  2.280050  2.274293  2.463560  2.351609  2.226254  2.312431 
dram[5]:  2.425756  2.448043  2.486486  2.595273  2.243346  2.230088  2.121528  2.211372  2.343750  2.256443  2.377778  2.279357  2.336793  2.337004  2.268770  2.233122 
dram[6]:  2.463602  2.388462  2.568149  2.523055  2.223238  2.146985  2.133256  2.158076  2.215517  2.202484  2.304079  2.343188  2.419547  2.441667  2.220513  2.230201 
dram[7]:  2.378808  2.458716  2.527046  2.567847  2.228356  2.228824  2.184615  2.168098  2.207711  2.234932  2.294919  2.389678  2.411058  2.448020  2.215306  2.244186 
dram[8]:  2.379001  2.425756  2.442149  2.516594  2.188957  2.157697  2.190184  2.112268  2.188725  2.116945  2.352130  2.361619  2.711425  2.414664  2.222458  2.206933 
dram[9]:  2.365410  2.457104  2.529590  2.620968  2.204628  2.187886  2.224030  2.191411  2.194614  2.242979  2.290524  2.398915  2.363423  2.347977  2.186476  2.187104 
dram[10]:  2.364103  2.456579  2.507331  2.609160  2.229275  2.217899  2.210526  2.179803  2.204715  2.220172  2.315990  2.232997  2.339513  2.390909  2.255567  2.181062 
average row locality = 327769/141987 = 2.308444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1367      1363      1292      1278      1335      1341      1340      1322      1278      1312      1294      1310      1494      1493      1467      1535 
dram[1]:      1405      1407      1282      1299      1295      1317      1302      1322      1294      1284      1282      1337      1413      1450      1498      1512 
dram[2]:      1378      1385      1265      1287      1338      1353      1330      1364      1274      1281      1310      1332      1430      1499      1484      1523 
dram[3]:      1393      1350      1306      1297      1340      1326      1322      1326      1289      1266      1354      1326      1495      1458      1496      1484 
dram[4]:      1403      1349      1284      1327      1334      1327      1311      1328      1295      1282      1335      1337      1479      1430      1500      1502 
dram[5]:      1374      1351      1305      1308      1324      1318      1352      1342      1330      1264      1317      1323      1465      1501      1488      1519 
dram[6]:      1423      1396      1332      1312      1279      1291      1359      1385      1297      1293      1356      1340      1459      1477      1512      1509 
dram[7]:      1345      1382      1351      1298      1342      1336      1350      1330      1289      1306      1336      1336      1463      1441      1539      1499 
dram[8]:      1381      1377      1324      1316      1335      1300      1317      1347      1304      1287      1347      1301      1473      1456      1509      1497 
dram[9]:      1365      1361      1266      1240      1339      1336      1340      1338      1279      1305      1329      1296      1459      1467      1518      1481 
dram[10]:      1377      1379      1291      1302      1306      1298      1349      1336      1282      1301      1326      1290      1443      1487      1495      1496 
total reads: 240196
bank skew: 1539/1240 = 1.24
chip skew: 22020/21699 = 1.01
number of total write accesses:
dram[0]:       466       486       424       380       486       445       452       430       498       512       465       494       562       579       581       629 
dram[1]:       530       485       399       440       393       430       426       453       492       491       459       502       534       562       599       611 
dram[2]:       465       523       389       393       454       479       444       485       498       447       472       491       531       603       597       614 
dram[3]:       464       447       417       444       439       464       429       452       512       453       519       508       599       548       603       588 
dram[4]:       489       457       423       439       464       431       450       474       518       487       505       512       583       543       586       600 
dram[5]:       472       463       443       449       446       446       481       447       545       487       502       521       561       621       597       598 
dram[6]:       506       467       458       439       424       418       482       499       502       480       508       483       571       574       653       603 
dram[7]:       451       494       471       443       434       427       496       437       486       511       516       516       543       537       632       624 
dram[8]:       477       469       449       428       449       424       468       478       482       487       530       508       829       553       589       604 
dram[9]:       454       472       401       385       471       434       437       448       514       532       508       472       557       564       616       588 
dram[10]:       467       488       419       407       415       412       457       434       495       504       499       483       576       617       632       600 
total reads: 87573
bank skew: 829/380 = 2.18
chip skew: 8224/7806 = 1.05
average mf latency per bank:
dram[0]:      24281     23877     27375     27580     27502     30483     29320     30849     24617     23791     24380     22671     20527     20735     19937     19850
dram[1]:      23288     24056     28069     27600     29890     30037     29331     29162     26125     24370     23554     22883     21703     21202     20134     20277
dram[2]:      23867     23897     26470     28167     29734     28631     28605     28725     24852     25110     23134     23365     20527     20521     20268     20574
dram[3]:      24740     24727     28677     27020     28807     29544     28652     29519     24014     25297     22816     22435     20071     21138     20100     20615
dram[4]:      23103     25620     27271     27627     29355     29962     28706     28860     25374     24407     22795     22178     20330     21292     21385     20870
dram[5]:      24209     24235     27198     26179     28948     29109     29086     28562     23498     23696     22921     23134     19742     20232     20706     20632
dram[6]:      23655     23293     26422     26590     29516     29668     27905     29423     25324     24537     22387     22903     20796     20123     19292     20194
dram[7]:      24336     23704     26451     26887     28589     29091     26801     29501     24916     24635     22541     22476     20906     20902     20184     20074
dram[8]:      23994     23825     26066     27314     29567     29701     28416     29218     24857     24907     22574     23362     21816     21448     20714     20530
dram[9]:      25771     24841     27290     28560     28147     29328     29293     29526     23906     23527     22851     23763     20159     21368     20252     20221
dram[10]:      23580     23811     27412     27899     29699     31146     29887     28629     23960     24965     23416     22589     20878     19552     19966     20366
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    235272    235389    235388    318442
dram[2]:     235495    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    257762    235261    235563    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    235182    235218    235571    235559    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    235413    235414    235718    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    235833    235327    235384    235524
dram[6]:     318503    235291    318433    318504    318462    318502    318407    318529    259175    259036    235285    235204    347171    235408    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8883257 n_act=12862 n_pre=12846 n_req=29710 n_rd=87284 n_write=19363 bw_util=0.02366
n_activity=494847 dram_eff=0.431
bk0: 5468a 8925217i bk1: 5452a 8924750i bk2: 5168a 8932168i bk3: 5112a 8934711i bk4: 5340a 8929049i bk5: 5364a 8927286i bk6: 5360a 8931905i bk7: 5288a 8935358i bk8: 5112a 8933260i bk9: 5248a 8928746i bk10: 5176a 8931602i bk11: 5240a 8928088i bk12: 5976a 8922495i bk13: 5972a 8920559i bk14: 5868a 8918242i bk15: 6140a 8914988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8884080 n_act=12785 n_pre=12769 n_req=29505 n_rd=86796 n_write=19182 bw_util=0.02351
n_activity=492352 dram_eff=0.4305
bk0: 5620a 8924197i bk1: 5628a 8929368i bk2: 5128a 8934690i bk3: 5196a 8932550i bk4: 5180a 8935733i bk5: 5268a 8934621i bk6: 5208a 8936398i bk7: 5288a 8937016i bk8: 5176a 8934761i bk9: 5136a 8930497i bk10: 5128a 8934938i bk11: 5348a 8928550i bk12: 5652a 8929194i bk13: 5800a 8923979i bk14: 5992a 8918211i bk15: 6048a 8915519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8883224 n_act=12868 n_pre=12852 n_req=29718 n_rd=87332 n_write=19336 bw_util=0.02366
n_activity=496598 dram_eff=0.4296
bk0: 5512a 8926287i bk1: 5540a 8925107i bk2: 5060a 8935855i bk3: 5148a 8933934i bk4: 5352a 8931228i bk5: 5412a 8928686i bk6: 5320a 8931166i bk7: 5456a 8931136i bk8: 5096a 8931457i bk9: 5124a 8931895i bk10: 5240a 8933969i bk11: 5328a 8928400i bk12: 5720a 8925393i bk13: 5996a 8922955i bk14: 5936a 8920236i bk15: 6092a 8915407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.412019
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8883278 n_act=12855 n_pre=12839 n_req=29714 n_rd=87312 n_write=19328 bw_util=0.02366
n_activity=496776 dram_eff=0.4293
bk0: 5572a 8928063i bk1: 5400a 8927904i bk2: 5224a 8931131i bk3: 5188a 8931649i bk4: 5360a 8932230i bk5: 5304a 8932322i bk6: 5288a 8936051i bk7: 5304a 8933476i bk8: 5156a 8930894i bk9: 5064a 8932679i bk10: 5416a 8931416i bk11: 5304a 8930092i bk12: 5980a 8925434i bk13: 5832a 8924273i bk14: 5984a 8920171i bk15: 5936a 8918107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8882942 n_act=12905 n_pre=12889 n_req=29784 n_rd=87292 n_write=19584 bw_util=0.02371
n_activity=499129 dram_eff=0.4283
bk0: 5612a 8927931i bk1: 5396a 8927363i bk2: 5136a 8935488i bk3: 5308a 8934229i bk4: 5336a 8927025i bk5: 5308a 8927896i bk6: 5244a 8930801i bk7: 5312a 8928605i bk8: 5180a 8923299i bk9: 5128a 8927552i bk10: 5340a 8927560i bk11: 5348a 8927241i bk12: 5916a 8925090i bk13: 5720a 8927959i bk14: 6000a 8918637i bk15: 6008a 8917491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421506
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8882414 n_act=12927 n_pre=12911 n_req=29960 n_rd=87524 n_write=19836 bw_util=0.02382
n_activity=501044 dram_eff=0.4285
bk0: 5496a 8929471i bk1: 5404a 8931855i bk2: 5220a 8930934i bk3: 5232a 8931302i bk4: 5296a 8929617i bk5: 5272a 8929003i bk6: 5408a 8929586i bk7: 5368a 8933182i bk8: 5320a 8925511i bk9: 5056a 8925815i bk10: 5268a 8930335i bk11: 5292a 8929739i bk12: 5860a 8923025i bk13: 6004a 8919639i bk14: 5952a 8921989i bk15: 6076a 8918155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8881697 n_act=13057 n_pre=13041 n_req=30087 n_rd=88080 n_write=19737 bw_util=0.02392
n_activity=501185 dram_eff=0.4302
bk0: 5692a 8929258i bk1: 5584a 8926067i bk2: 5328a 8934297i bk3: 5248a 8930006i bk4: 5116a 8932847i bk5: 5164a 8932826i bk6: 5436a 8932289i bk7: 5540a 8927594i bk8: 5188a 8930622i bk9: 5172a 8934693i bk10: 5424a 8926602i bk11: 5360a 8931990i bk12: 5836a 8924561i bk13: 5908a 8925748i bk14: 6048a 8916684i bk15: 6036a 8917222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8882314 n_act=12930 n_pre=12914 n_req=29961 n_rd=87772 n_write=19682 bw_util=0.02384
n_activity=496806 dram_eff=0.4326
bk0: 5380a 8934847i bk1: 5528a 8930509i bk2: 5404a 8931444i bk3: 5192a 8932086i bk4: 5368a 8931160i bk5: 5344a 8929770i bk6: 5400a 8933497i bk7: 5320a 8933583i bk8: 5156a 8927190i bk9: 5224a 8930493i bk10: 5344a 8926901i bk11: 5344a 8928993i bk12: 5852a 8925414i bk13: 5764a 8925640i bk14: 6156a 8916043i bk15: 5996a 8919133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406994
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8882230 n_act=13049 n_pre=13033 n_req=30095 n_rd=87484 n_write=19816 bw_util=0.0238
n_activity=499220 dram_eff=0.4299
bk0: 5524a 8929747i bk1: 5508a 8927604i bk2: 5296a 8931385i bk3: 5264a 8933481i bk4: 5340a 8933436i bk5: 5200a 8929749i bk6: 5268a 8933502i bk7: 5388a 8931131i bk8: 5216a 8925448i bk9: 5148a 8929589i bk10: 5388a 8925441i bk11: 5204a 8928948i bk12: 5892a 8923280i bk13: 5824a 8925154i bk14: 6036a 8920846i bk15: 5988a 8916901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8883781 n_act=12853 n_pre=12837 n_req=29572 n_rd=86876 n_write=19265 bw_util=0.02355
n_activity=492612 dram_eff=0.4309
bk0: 5460a 8932870i bk1: 5444a 8928388i bk2: 5064a 8935221i bk3: 4960a 8935813i bk4: 5356a 8931857i bk5: 5344a 8926079i bk6: 5360a 8937487i bk7: 5352a 8933384i bk8: 5116a 8928614i bk9: 5220a 8926201i bk10: 5316a 8930098i bk11: 5184a 8932095i bk12: 5836a 8926939i bk13: 5868a 8922149i bk14: 6072a 8918563i bk15: 5924a 8918903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9015612 n_nop=8883380 n_act=12897 n_pre=12881 n_req=29663 n_rd=87032 n_write=19422 bw_util=0.02362
n_activity=492955 dram_eff=0.4319
bk0: 5508a 8930061i bk1: 5516a 8930948i bk2: 5164a 8933122i bk3: 5208a 8930859i bk4: 5224a 8932747i bk5: 5192a 8927920i bk6: 5396a 8933881i bk7: 5344a 8934023i bk8: 5128a 8928373i bk9: 5204a 8928895i bk10: 5304a 8928385i bk11: 5160a 8930299i bk12: 5772a 8924420i bk13: 5948a 8921140i bk14: 5980a 8918665i bk15: 5984a 8918335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10867, Miss_rate = 0.053, Pending_hits = 1462, Reservation_fails = 3
L2_cache_bank[1]: Access = 204825, Miss = 10954, Miss_rate = 0.053, Pending_hits = 1455, Reservation_fails = 4
L2_cache_bank[2]: Access = 203921, Miss = 10771, Miss_rate = 0.053, Pending_hits = 1438, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 10928, Miss_rate = 0.053, Pending_hits = 1466, Reservation_fails = 10
L2_cache_bank[4]: Access = 203926, Miss = 10809, Miss_rate = 0.053, Pending_hits = 1430, Reservation_fails = 11
L2_cache_bank[5]: Access = 205028, Miss = 11024, Miss_rate = 0.054, Pending_hits = 1489, Reservation_fails = 8
L2_cache_bank[6]: Access = 205141, Miss = 10995, Miss_rate = 0.054, Pending_hits = 1453, Reservation_fails = 6
L2_cache_bank[7]: Access = 204015, Miss = 10833, Miss_rate = 0.053, Pending_hits = 1463, Reservation_fails = 13
L2_cache_bank[8]: Access = 204756, Miss = 10941, Miss_rate = 0.053, Pending_hits = 1458, Reservation_fails = 15
L2_cache_bank[9]: Access = 204618, Miss = 10882, Miss_rate = 0.053, Pending_hits = 1429, Reservation_fails = 7
L2_cache_bank[10]: Access = 204736, Miss = 10955, Miss_rate = 0.054, Pending_hits = 1433, Reservation_fails = 4
L2_cache_bank[11]: Access = 204819, Miss = 10926, Miss_rate = 0.053, Pending_hits = 1460, Reservation_fails = 11
L2_cache_bank[12]: Access = 204923, Miss = 11017, Miss_rate = 0.054, Pending_hits = 1497, Reservation_fails = 5
L2_cache_bank[13]: Access = 205297, Miss = 11003, Miss_rate = 0.054, Pending_hits = 1414, Reservation_fails = 12
L2_cache_bank[14]: Access = 204654, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1448, Reservation_fails = 1
L2_cache_bank[15]: Access = 205078, Miss = 10928, Miss_rate = 0.053, Pending_hits = 1445, Reservation_fails = 8
L2_cache_bank[16]: Access = 233916, Miss = 10990, Miss_rate = 0.047, Pending_hits = 1680, Reservation_fails = 3
L2_cache_bank[17]: Access = 204248, Miss = 10881, Miss_rate = 0.053, Pending_hits = 1416, Reservation_fails = 15
L2_cache_bank[18]: Access = 203028, Miss = 10895, Miss_rate = 0.054, Pending_hits = 1434, Reservation_fails = 15
L2_cache_bank[19]: Access = 202820, Miss = 10824, Miss_rate = 0.053, Pending_hits = 1417, Reservation_fails = 13
L2_cache_bank[20]: Access = 202456, Miss = 10869, Miss_rate = 0.054, Pending_hits = 1423, Reservation_fails = 8
L2_cache_bank[21]: Access = 203679, Miss = 10889, Miss_rate = 0.053, Pending_hits = 1408, Reservation_fails = 3
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 240196
L2_total_cache_miss_rate = 0.0531
L2_total_cache_pending_hits = 32018
L2_total_cache_reservation_fails = 188
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3153121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 198933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 186
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6856
	minimum = 6
	maximum = 1756
Network latency average = 40.0592
	minimum = 6
	maximum = 1673
Slowest packet = 6871113
Flit latency average = 31.3436
	minimum = 6
	maximum = 1673
Slowest flit = 11832490
Fragmentation average = 0.0212998
	minimum = 0
	maximum = 1027
Injected packet rate average = 0.0285046
	minimum = 0.0221581 (at node 24)
	maximum = 0.0327618 (at node 33)
Accepted packet rate average = 0.0285046
	minimum = 0.0221581 (at node 24)
	maximum = 0.0327618 (at node 33)
Injected flit rate average = 0.0497699
	minimum = 0.0235159 (at node 24)
	maximum = 0.0797121 (at node 33)
Accepted flit rate average= 0.0497699
	minimum = 0.0338913 (at node 48)
	maximum = 0.0658553 (at node 2)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0662 (17 samples)
	minimum = 6 (17 samples)
	maximum = 526.412 (17 samples)
Network latency average = 21.4229 (17 samples)
	minimum = 6 (17 samples)
	maximum = 393.941 (17 samples)
Flit latency average = 21.9489 (17 samples)
	minimum = 6 (17 samples)
	maximum = 393.235 (17 samples)
Fragmentation average = 0.00754935 (17 samples)
	minimum = 0 (17 samples)
	maximum = 155.118 (17 samples)
Injected packet rate average = 0.0310203 (17 samples)
	minimum = 0.0249511 (17 samples)
	maximum = 0.102999 (17 samples)
Accepted packet rate average = 0.0310203 (17 samples)
	minimum = 0.0249511 (17 samples)
	maximum = 0.102999 (17 samples)
Injected flit rate average = 0.047951 (17 samples)
	minimum = 0.0322857 (17 samples)
	maximum = 0.127917 (17 samples)
Accepted flit rate average = 0.047951 (17 samples)
	minimum = 0.0349386 (17 samples)
	maximum = 0.192678 (17 samples)
Injected packet size average = 1.54579 (17 samples)
Accepted packet size average = 1.54579 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 47 sec (6827 sec)
gpgpu_simulation_rate = 16302 (inst/sec)
gpgpu_simulation_rate = 1270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10286
gpu_sim_insn = 4532584
gpu_ipc =     440.6556
gpu_tot_sim_cycle = 8907427
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      13.0038
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3399411
gpu_stall_icnt2sh    = 11454733
partiton_reqs_in_parallel = 226157
partiton_reqs_in_parallel_total    = 103417962
partiton_level_parallism =      21.9869
partiton_level_parallism_total  =      11.6357
partiton_reqs_in_parallel_util = 226157
partiton_reqs_in_parallel_util_total    = 103417962
gpu_sim_cycle_parition_util = 10286
gpu_tot_sim_cycle_parition_util    = 4846580
partiton_level_parallism_util =      21.9869
partiton_level_parallism_util_total  =      21.3397
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.6816 GB/Sec
L2_BW_total  =      48.4528 GB/Sec
gpu_total_sim_rate=16857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6512, 6631, 6467, 6720, 6979, 6641, 6225, 6955, 5763, 6303, 6300, 6161, 6981, 6166, 6018, 6308, 5627, 6074, 5562, 6004, 5584, 5596, 5583, 6182, 5886, 5562, 5695, 5809, 5447, 6110, 5746, 6047, 5517, 5910, 5671, 5505, 5432, 4948, 5387, 5045, 5673, 5101, 5470, 5359, 5450, 5201, 5298, 5198, 5510, 5218, 5376, 4641, 4529, 5104, 5233, 4790, 4741, 5012, 5045, 4819, 4940, 4987, 5014, 5277, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 12965886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12886257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 74743
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15879715	W0_Idle:111832574	W0_Scoreboard:135680286	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1772 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 8907426 
mrq_lat_table:177688 	4452 	5465 	36197 	20923 	12705 	16480 	24881 	25856 	7776 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3342059 	1055798 	36755 	17235 	7149 	7463 	17896 	17647 	12227 	15334 	23468 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	930632 	241135 	1438015 	828488 	440060 	485358 	78999 	5383 	5144 	6463 	7494 	17689 	17338 	12190 	15334 	23468 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	767420 	827434 	1541934 	226098 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	44409 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2295 	583 	315 	163 	41 	30 	37 	47 	36 	29 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        37        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        41 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        40        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        41 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        35        44        48        47 
dram[10]:        34        28        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    227501    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    236498    221383    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    221398    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    228342    427017 
average row accesses per activate:
dram[0]:  2.417313  2.449351  2.607196  2.753268  2.243542  2.295250  2.142174  2.216182  2.175121  2.152149  2.303846  2.371943  2.458920  2.531737  2.207627  2.250255 
dram[1]:  2.433497  2.461147  2.480349  2.599411  2.282432  2.219265  2.127921  2.203222  2.274781  2.316195  2.444444  2.345818  2.394451  2.369089  2.247108  2.254167 
dram[2]:  2.415918  2.415633  2.515015  2.583333  2.360526  2.312343  2.208437  2.167644  2.220988  2.276265  2.360104  2.344221  2.396883  2.439498  2.203742  2.250774 
dram[3]:  2.506614  2.502046  2.635542  2.500000  2.241814  2.267089  2.169554  2.181150  2.278055  2.189461  2.341880  2.409794  2.411500  2.384615  2.226847  2.293160 
dram[4]:  2.436318  2.481830  2.549337  2.549858  2.274336  2.291667  2.138182  2.114889  2.242683  2.218789  2.317343  2.315337  2.507160  2.387900  2.260361  2.347588 
dram[5]:  2.476378  2.487283  2.512784  2.622975  2.243038  2.228535  2.120092  2.210851  2.363975  2.287548  2.421875  2.305624  2.379747  2.375000  2.305103  2.275789 
dram[6]:  2.503817  2.427296  2.589158  2.542203  2.224543  2.146985  2.133102  2.156393  2.241126  2.230483  2.341944  2.383929  2.457788  2.486936  2.258197  2.270811 
dram[7]:  2.420844  2.498694  2.555249  2.594993  2.230866  2.228824  2.184397  2.168098  2.233911  2.258262  2.332512  2.431145  2.445107  2.483395  2.248726  2.281646 
dram[8]:  2.412214  2.472441  2.450820  2.545324  2.188957  2.156055  2.188494  2.112268  2.213936  2.141498  2.397500  2.392996  2.845070  2.457383  2.259768  2.244235 
dram[9]:  2.413748  2.503347  2.556061  2.647436  2.205596  2.186190  2.220974  2.188494  2.224664  2.269418  2.332919  2.442049  2.400233  2.384615  2.216326  2.228421 
dram[10]:  2.402299  2.505913  2.528467  2.621212  2.229275  2.216321  2.210012  2.176904  2.238861  2.250000  2.362484  2.281407  2.375289  2.430839  2.295238  2.214953 
average row locality = 332624/142437 = 2.335236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1382      1379      1302      1288      1335      1342      1341      1323      1290      1325      1309      1326      1510      1509      1481      1552 
dram[1]:      1421      1423      1292      1309      1296      1319      1303      1325      1304      1296      1301      1353      1429      1469      1516      1528 
dram[2]:      1393      1401      1274      1297      1340      1355      1334      1364      1286      1292      1328      1350      1446      1514      1502      1542 
dram[3]:      1409      1366      1316      1307      1341      1327      1324      1329      1299      1279      1372      1343      1516      1475      1515      1502 
dram[4]:      1419      1365      1294      1337      1335      1328      1312      1330      1306      1293      1353      1353      1495      1449      1517      1518 
dram[5]:      1390      1367      1315      1318      1326      1319      1353      1344      1341      1275      1332      1342      1484      1518      1505      1538 
dram[6]:      1438      1412      1341      1322      1280      1291      1361      1388      1310      1305      1374      1358      1475      1496      1528      1527 
dram[7]:      1361      1398      1361      1307      1344      1336      1351      1330      1301      1318      1353      1352      1483      1457      1555      1516 
dram[8]:      1397      1393      1333      1325      1335      1302      1319      1347      1314      1299      1364      1318      1491      1472      1525      1514 
dram[9]:      1381      1377      1275      1250      1342      1338      1341      1339      1291      1318      1345      1316      1477      1485      1535      1498 
dram[10]:      1393      1395      1300      1311      1306      1298      1352      1337      1295      1313      1342      1307      1459      1505      1512      1513 
total reads: 242210
bank skew: 1555/1250 = 1.24
chip skew: 22206/21884 = 1.01
number of total write accesses:
dram[0]:       489       507       437       397       489       446       452       430       511       528       488       517       585       605       603       651 
dram[1]:       555       509       412       456       393       432       427       453       509       506       481       526       556       585       621       636 
dram[2]:       489       546       401       408       454       481       446       485       513       463       494       516       553       623       618       639 
dram[3]:       486       468       434       463       439       464       429       453       528       466       546       527       623       571       625       610 
dram[4]:       513       479       437       453       464       432       452       474       533       502       531       534       606       564       610       623 
dram[5]:       497       491       454       463       446       446       483       449       562       507       528       544       584       648       618       624 
dram[6]:       530       491       474       455       424       418       482       501       521       495       530       511       592       598       676       628 
dram[7]:       474       516       489       455       434       427       497       437       504       527       541       537       566       562       651       647 
dram[8]:       499       491       461       444       449       425       469       478       497       502       554       527       933       575       615       627 
dram[9]:       480       493       412       402       471       435       438       449       531       552       533       496       580       592       637       619 
dram[10]:       488       512       432       419       415       413       458       435       514       523       522       509       598       639       657       620 
total reads: 90414
bank skew: 933/393 = 2.37
chip skew: 8546/8057 = 1.06
average mf latency per bank:
dram[0]:      23798     23418     27021     27149     27470     30462     29318     30848     24297     23437     23885     22212     20160     20338     19607     19512
dram[1]:      22815     23568     27701     27204     29887     29981     29312     29129     25756     24025     23032     22416     21302     20783     19771     19907
dram[2]:      23383     23428     26148     27765     29714     28581     28524     28739     24498     24744     22646     22846     20153     20199     19909     20173
dram[3]:      24254     24238     28245     26588     28804     29540     28635     29468     23693     24940     22299     22021     19664     20739     19729     20238
dram[4]:      22635     25101     26902     27267     29352     29942     28674     28843     25034     24072     22282     21750     19968     20884     20989     20504
dram[5]:      23693     23671     26886     25836     28929     29106     29053     28513     23171     23305     22437     22638     19355     19835     20349     20217
dram[6]:      23196     22813     26068     26211     29513     29683     27889     29359     24901     24188     21937     22359     20439     19725     18964     19805
dram[7]:      23830     23245     26060     26577     28571     29104     26787     29516     24523     24281     22063     22057     20483     20493     19877     19717
dram[8]:      23526     23356     25771     26939     29583     29666     28387     29235     24537     24556     22115     22930     21229     21067     20325     20163
dram[9]:      25200     24360     26977     28105     28113     29293     29277     29509     23546     23134     22373     23208     19772     20910     19912     19778
dram[10]:      23127     23322     27074     27570     29712     31143     29837     28614     23557     24564     22946     22075     20508     19200     19593     20026
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    235749    235367    340765    235252    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    235272    235389    235388    318442
dram[2]:     235495    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    257762    235261    235563    235351    235531
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    235182    235218    235571    235559    235288    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    235413    235414    235718    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    235833    235327    235384    235524
dram[6]:     318503    235291    318433    318504    318462    318502    318407    318529    259175    259036    235285    235204    347171    235408    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257770    253552    235188    235513    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    235299    235366    235407    235418    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    235350    235506    235261    235516    235291    235397
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    235465    235450    235453    235807    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8901284 n_act=12900 n_pre=12884 n_req=30129 n_rd=87976 n_write=19666 bw_util=0.02383
n_activity=500271 dram_eff=0.4303
bk0: 5528a 8943869i bk1: 5516a 8943430i bk2: 5208a 8950942i bk3: 5152a 8953450i bk4: 5340a 8948092i bk5: 5368a 8946315i bk6: 5364a 8950969i bk7: 5292a 8954428i bk8: 5160a 8951924i bk9: 5300a 8947313i bk10: 5236a 8950196i bk11: 5304a 8946723i bk12: 6040a 8941119i bk13: 6036a 8939116i bk14: 5924a 8936974i bk15: 6208a 8933541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.4274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8902067 n_act=12824 n_pre=12808 n_req=29941 n_rd=87536 n_write=19475 bw_util=0.02369
n_activity=498135 dram_eff=0.4296
bk0: 5684a 8942734i bk1: 5692a 8947991i bk2: 5168a 8953507i bk3: 5236a 8951327i bk4: 5184a 8954792i bk5: 5276a 8953595i bk6: 5212a 8955458i bk7: 5300a 8956063i bk8: 5216a 8953430i bk9: 5184a 8949175i bk10: 5204a 8953526i bk11: 5412a 8947074i bk12: 5716a 8947893i bk13: 5876a 8942599i bk14: 6064a 8936833i bk15: 6112a 8934064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407441
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8901195 n_act=12914 n_pre=12898 n_req=30147 n_rd=88072 n_write=19631 bw_util=0.02384
n_activity=502522 dram_eff=0.4286
bk0: 5572a 8944829i bk1: 5604a 8943646i bk2: 5096a 8954694i bk3: 5188a 8952750i bk4: 5360a 8950285i bk5: 5420a 8947637i bk6: 5336a 8950107i bk7: 5456a 8950236i bk8: 5144a 8950114i bk9: 5168a 8950579i bk10: 5312a 8952486i bk11: 5400a 8946896i bk12: 5784a 8944023i bk13: 6056a 8941545i bk14: 6008a 8938820i bk15: 6168a 8933958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8901257 n_act=12891 n_pre=12875 n_req=30152 n_rd=88080 n_write=19607 bw_util=0.02384
n_activity=502394 dram_eff=0.4287
bk0: 5636a 8946705i bk1: 5464a 8946474i bk2: 5264a 8949885i bk3: 5228a 8950333i bk4: 5364a 8951292i bk5: 5308a 8951414i bk6: 5296a 8955113i bk7: 5316a 8952503i bk8: 5196a 8949559i bk9: 5116a 8951308i bk10: 5488a 8949902i bk11: 5372a 8948678i bk12: 6064a 8944008i bk13: 5900a 8942770i bk14: 6060a 8938820i bk15: 6008a 8936704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8900951 n_act=12945 n_pre=12929 n_req=30211 n_rd=88016 n_write=19869 bw_util=0.02388
n_activity=504844 dram_eff=0.4274
bk0: 5676a 8946523i bk1: 5460a 8945969i bk2: 5176a 8954257i bk3: 5348a 8953037i bk4: 5340a 8946116i bk5: 5312a 8946921i bk6: 5248a 8949836i bk7: 5320a 8947668i bk8: 5224a 8942022i bk9: 5172a 8946179i bk10: 5412a 8946122i bk11: 5412a 8945826i bk12: 5980a 8943762i bk13: 5796a 8946512i bk14: 6068a 8937093i bk15: 6072a 8936056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8900357 n_act=12973 n_pre=12957 n_req=30411 n_rd=88268 n_write=20155 bw_util=0.024
n_activity=507010 dram_eff=0.4277
bk0: 5560a 8948111i bk1: 5468a 8950343i bk2: 5260a 8949776i bk3: 5272a 8950060i bk4: 5304a 8948674i bk5: 5276a 8948069i bk6: 5412a 8948601i bk7: 5376a 8952204i bk8: 5364a 8944109i bk9: 5100a 8944406i bk10: 5328a 8948889i bk11: 5368a 8948093i bk12: 5936a 8941600i bk13: 6072a 8938219i bk14: 6020a 8940622i bk15: 6152a 8936687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8899656 n_act=13101 n_pre=13085 n_req=30532 n_rd=88824 n_write=20044 bw_util=0.0241
n_activity=506972 dram_eff=0.4295
bk0: 5752a 8947837i bk1: 5648a 8944620i bk2: 5364a 8953042i bk3: 5288a 8948693i bk4: 5120a 8951928i bk5: 5164a 8951922i bk6: 5444a 8951351i bk7: 5552a 8946536i bk8: 5240a 8949196i bk9: 5220a 8953345i bk10: 5496a 8945163i bk11: 5432a 8950398i bk12: 5900a 8943220i bk13: 5984a 8944316i bk14: 6112a 8935296i bk15: 6108a 8935792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8900318 n_act=12970 n_pre=12954 n_req=30387 n_rd=88492 n_write=19976 bw_util=0.02401
n_activity=502655 dram_eff=0.4316
bk0: 5444a 8953517i bk1: 5592a 8949112i bk2: 5444a 8950163i bk3: 5228a 8950951i bk4: 5376a 8950238i bk5: 5344a 8948865i bk6: 5404a 8952550i bk7: 5320a 8952689i bk8: 5204a 8945802i bk9: 5272a 8949139i bk10: 5412a 8945465i bk11: 5408a 8947597i bk12: 5932a 8943977i bk13: 5828a 8944189i bk14: 6220a 8934756i bk15: 6064a 8937752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8900181 n_act=13088 n_pre=13072 n_req=30594 n_rd=88192 n_write=20177 bw_util=0.02399
n_activity=505162 dram_eff=0.429
bk0: 5588a 8948391i bk1: 5572a 8946267i bk2: 5332a 8950107i bk3: 5300a 8952248i bk4: 5340a 8952530i bk5: 5208a 8948767i bk6: 5276a 8952520i bk7: 5388a 8950229i bk8: 5256a 8944005i bk9: 5196a 8948084i bk10: 5456a 8944115i bk11: 5272a 8947559i bk12: 5964a 8941791i bk13: 5888a 8943842i bk14: 6100a 8939467i bk15: 6056a 8935532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413115
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8901706 n_act=12901 n_pre=12885 n_req=30028 n_rd=87632 n_write=19586 bw_util=0.02373
n_activity=498712 dram_eff=0.43
bk0: 5524a 8951440i bk1: 5508a 8947026i bk2: 5100a 8954104i bk3: 5000a 8954534i bk4: 5368a 8950907i bk5: 5352a 8945095i bk6: 5364a 8956531i bk7: 5356a 8952413i bk8: 5164a 8947244i bk9: 5272a 8944748i bk10: 5380a 8948716i bk11: 5264a 8950603i bk12: 5908a 8945520i bk13: 5940a 8940584i bk14: 6140a 8937161i bk15: 5992a 8937326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411331
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9034710 n_nop=8901411 n_act=12931 n_pre=12915 n_req=30092 n_rd=87752 n_write=19701 bw_util=0.02379
n_activity=498507 dram_eff=0.4311
bk0: 5572a 8948662i bk1: 5580a 8949580i bk2: 5200a 8951951i bk3: 5244a 8949605i bk4: 5224a 8951834i bk5: 5192a 8946990i bk6: 5408a 8952901i bk7: 5348a 8953060i bk8: 5180a 8946991i bk9: 5252a 8947548i bk10: 5368a 8947075i bk11: 5228a 8948873i bk12: 5836a 8943025i bk13: 6020a 8939686i bk14: 6048a 8937319i bk15: 6052a 8936963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10950, Miss_rate = 0.054, Pending_hits = 1501, Reservation_fails = 6
L2_cache_bank[1]: Access = 205937, Miss = 11044, Miss_rate = 0.054, Pending_hits = 1498, Reservation_fails = 5
L2_cache_bank[2]: Access = 205029, Miss = 10862, Miss_rate = 0.053, Pending_hits = 1481, Reservation_fails = 13
L2_cache_bank[3]: Access = 205636, Miss = 11022, Miss_rate = 0.054, Pending_hits = 1515, Reservation_fails = 12
L2_cache_bank[4]: Access = 205010, Miss = 10903, Miss_rate = 0.053, Pending_hits = 1474, Reservation_fails = 12
L2_cache_bank[5]: Access = 206107, Miss = 11115, Miss_rate = 0.054, Pending_hits = 1540, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1510, Reservation_fails = 6
L2_cache_bank[7]: Access = 205089, Miss = 10928, Miss_rate = 0.053, Pending_hits = 1501, Reservation_fails = 15
L2_cache_bank[8]: Access = 205876, Miss = 11031, Miss_rate = 0.054, Pending_hits = 1502, Reservation_fails = 15
L2_cache_bank[9]: Access = 205691, Miss = 10973, Miss_rate = 0.053, Pending_hits = 1468, Reservation_fails = 9
L2_cache_bank[10]: Access = 205863, Miss = 11046, Miss_rate = 0.054, Pending_hits = 1479, Reservation_fails = 4
L2_cache_bank[11]: Access = 205901, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1519, Reservation_fails = 12
L2_cache_bank[12]: Access = 206031, Miss = 11107, Miss_rate = 0.054, Pending_hits = 1545, Reservation_fails = 6
L2_cache_bank[13]: Access = 206398, Miss = 11099, Miss_rate = 0.054, Pending_hits = 1466, Reservation_fails = 12
L2_cache_bank[14]: Access = 205748, Miss = 11109, Miss_rate = 0.054, Pending_hits = 1492, Reservation_fails = 1
L2_cache_bank[15]: Access = 206195, Miss = 11014, Miss_rate = 0.053, Pending_hits = 1480, Reservation_fails = 8
L2_cache_bank[16]: Access = 240327, Miss = 11078, Miss_rate = 0.046, Pending_hits = 1797, Reservation_fails = 3
L2_cache_bank[17]: Access = 205364, Miss = 10970, Miss_rate = 0.053, Pending_hits = 1454, Reservation_fails = 16
L2_cache_bank[18]: Access = 204106, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1481, Reservation_fails = 16
L2_cache_bank[19]: Access = 203935, Miss = 10921, Miss_rate = 0.054, Pending_hits = 1480, Reservation_fails = 16
L2_cache_bank[20]: Access = 203542, Miss = 10959, Miss_rate = 0.054, Pending_hits = 1467, Reservation_fails = 9
L2_cache_bank[21]: Access = 204790, Miss = 10979, Miss_rate = 0.054, Pending_hits = 1449, Reservation_fails = 3
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 242210
L2_total_cache_miss_rate = 0.0532
L2_total_cache_pending_hits = 33099
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3160873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.5228
	minimum = 6
	maximum = 798
Network latency average = 40.2081
	minimum = 6
	maximum = 496
Slowest packet = 9050544
Flit latency average = 46.8886
	minimum = 6
	maximum = 495
Slowest flit = 15631762
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0573292
	minimum = 0.0453065 (at node 27)
	maximum = 0.311652 (at node 44)
Accepted packet rate average = 0.0573292
	minimum = 0.0453065 (at node 27)
	maximum = 0.311652 (at node 44)
Injected flit rate average = 0.0859939
	minimum = 0.0702445 (at node 37)
	maximum = 0.329687 (at node 44)
Accepted flit rate average= 0.0859939
	minimum = 0.0577512 (at node 27)
	maximum = 0.60527 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2027 (18 samples)
	minimum = 6 (18 samples)
	maximum = 541.5 (18 samples)
Network latency average = 22.4665 (18 samples)
	minimum = 6 (18 samples)
	maximum = 399.611 (18 samples)
Flit latency average = 23.3344 (18 samples)
	minimum = 6 (18 samples)
	maximum = 398.889 (18 samples)
Fragmentation average = 0.00712994 (18 samples)
	minimum = 0 (18 samples)
	maximum = 146.5 (18 samples)
Injected packet rate average = 0.0324819 (18 samples)
	minimum = 0.0260819 (18 samples)
	maximum = 0.11459 (18 samples)
Accepted packet rate average = 0.0324819 (18 samples)
	minimum = 0.0260819 (18 samples)
	maximum = 0.11459 (18 samples)
Injected flit rate average = 0.0500645 (18 samples)
	minimum = 0.0343945 (18 samples)
	maximum = 0.139126 (18 samples)
Accepted flit rate average = 0.0500645 (18 samples)
	minimum = 0.036206 (18 samples)
	maximum = 0.2156 (18 samples)
Injected packet size average = 1.5413 (18 samples)
Accepted packet size average = 1.5413 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 31 sec (6871 sec)
gpgpu_simulation_rate = 16857 (inst/sec)
gpgpu_simulation_rate = 1296 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 637136
gpu_sim_insn = 5569050
gpu_ipc =       8.7408
gpu_tot_sim_cycle = 9771785
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      12.4235
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3400210
gpu_stall_icnt2sh    = 11459269
partiton_reqs_in_parallel = 14016193
partiton_reqs_in_parallel_total    = 103644119
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      12.0408
partiton_reqs_in_parallel_util = 14016193
partiton_reqs_in_parallel_util_total    = 103644119
gpu_sim_cycle_parition_util = 637136
gpu_tot_sim_cycle_parition_util    = 4856866
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.4161
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.2723 GB/Sec
L2_BW_total  =      45.0975 GB/Sec
gpu_total_sim_rate=16139

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6627, 7131, 6852, 6935, 7379, 6996, 6695, 7300, 6248, 6717, 6685, 6416, 7326, 6651, 6303, 6653, 5819, 6390, 6039, 6311, 5976, 6057, 5835, 6529, 6233, 5909, 6132, 6141, 5769, 6517, 6268, 6308, 5934, 6287, 6048, 5782, 5894, 5455, 5894, 5322, 5935, 5563, 5832, 5881, 5782, 5563, 5660, 5560, 6025, 5559, 5791, 5109, 4729, 5664, 5618, 5060, 5171, 5495, 5390, 5219, 5185, 5272, 5344, 5632, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 12989136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12909449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 74801
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15906504	W0_Idle:122795373	W0_Scoreboard:159837490	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1820 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 9769733 
mrq_lat_table:186092 	4812 	5917 	37121 	22502 	14322 	18331 	26597 	26746 	7789 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3423974 	1065224 	37697 	17235 	7149 	7560 	18016 	18099 	12538 	16984 	24493 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1015696 	242426 	1438047 	828524 	445920 	485358 	78999 	5383 	5144 	6463 	7591 	17809 	17790 	12501 	16984 	24493 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	841495 	841511 	1544352 	226112 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	49763 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2450 	585 	316 	163 	45 	32 	43 	54 	40 	33 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        37        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        41 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        40        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        41 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        35        44        48        47 
dram[10]:        34        40        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    228263    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    238389    221383    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    228244    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    242346    427017 
average row accesses per activate:
dram[0]:  2.411192  2.456683  2.574648  2.750774  2.247963  2.289505  2.151136  2.224344  2.146232  2.131868  2.282609  2.356280  2.469205  2.502825  2.219164  2.266406 
dram[1]:  2.443142  2.443373  2.480110  2.600000  2.272727  2.189125  2.135198  2.186775  2.264463  2.303767  2.413265  2.336095  2.380844  2.365639  2.239719  2.262213 
dram[2]:  2.409201  2.431791  2.508499  2.565093  2.345253  2.292712  2.226792  2.161111  2.208868  2.249389  2.342752  2.343266  2.415245  2.433696  2.213793  2.246792 
dram[3]:  2.496887  2.480720  2.652299  2.503347  2.207547  2.252381  2.168224  2.174567  2.259001  2.181926  2.337587  2.370909  2.411386  2.379464  2.231683  2.290890 
dram[4]:  2.431466  2.468710  2.530471  2.553306  2.263409  2.289409  2.133635  2.107143  2.216895  2.206977  2.313589  2.311991  2.484305  2.369420  2.254032  2.338205 
dram[5]:  2.467081  2.466328  2.483266  2.611814  2.222222  2.231591  2.116558  2.206534  2.366430  2.275946  2.425584  2.295006  2.364719  2.390346  2.283231  2.286002 
dram[6]:  2.495192  2.432530  2.584450  2.539919  2.237978  2.134752  2.134868  2.165227  2.228571  2.210829  2.327210  2.369305  2.431767  2.471910  2.257561  2.273461 
dram[7]:  2.407960  2.485185  2.526316  2.580690  2.225537  2.238038  2.157953  2.160735  2.227907  2.258065  2.318925  2.408706  2.444571  2.454333  2.248047  2.275000 
dram[8]:  2.417983  2.454208  2.440523  2.540984  2.203052  2.158145  2.200696  2.095238  2.202982  2.138670  2.383971  2.395808  2.821549  2.448864  2.249747  2.252747 
dram[9]:  2.427340  2.467844  2.531162  2.651446  2.200229  2.180233  2.214035  2.182238  2.226067  2.258581  2.311991  2.424936  2.407821  2.389978  2.229717  2.240404 
dram[10]:  2.374699  2.501854  2.534722  2.621739  2.219363  2.216216  2.195900  2.147977  2.240978  2.236994  2.345649  2.271752  2.386389  2.426247  2.298793  2.214712 
average row locality = 350430/150517 = 2.328176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1470      1379      1374      1422      1436      1425      1414      1371      1393      1386      1409      1603      1597      1565      1644 
dram[1]:      1519      1505      1384      1382      1385      1399      1387      1411      1382      1370      1387      1432      1517      1550      1596      1624 
dram[2]:      1491      1498      1362      1374      1425      1426      1429      1447      1359      1356      1393      1434      1554      1602      1608      1620 
dram[3]:      1508      1449      1406      1396      1415      1412      1408      1408      1392      1353      1451      1410      1605      1549      1612      1592 
dram[4]:      1518      1445      1378      1429      1419      1411      1412      1398      1383      1375      1436      1427      1589      1542      1608      1603 
dram[5]:      1479      1438      1390      1386      1415      1413      1440      1426      1421      1340      1423      1419      1583      1613      1595      1632 
dram[6]:      1531      1521      1441      1411      1372      1373      1447      1487      1403      1396      1464      1443      1561      1584      1616      1613 
dram[7]:      1445      1484      1423      1405      1417      1426      1421      1424      1389      1403      1432      1428      1562      1526      1635      1608 
dram[8]:      1483      1482      1400      1407      1415      1379      1413      1432      1399      1374      1428      1398      1570      1563      1596      1612 
dram[9]:      1480      1455      1361      1333      1430      1422      1432      1426      1377      1400      1428      1396      1560      1583      1629      1585 
dram[10]:      1470      1498      1388      1386      1384      1379      1449      1405      1387      1388      1425      1375      1558      1585      1609      1595 
total reads: 257148
bank skew: 1644/1333 = 1.23
chip skew: 23663/23230 = 1.02
number of total write accesses:
dram[0]:       502       515       449       403       509       462       468       450       537       547       504       542       602       618       612       670 
dram[1]:       565       523       424       464       415       453       445       474       536       526       505       542       571       598       637       645 
dram[2]:       499       552       409       419       477       493       466       498       534       484       514       532       569       637       639       656 
dram[3]:       497       481       440       474       457       480       448       473       553       482       564       546       640       583       642       621 
dram[4]:       522       488       449       463       480       448       472       490       559       523       556       559       627       581       628       637 
dram[5]:       507       503       465       471       465       466       503       465       581       524       549       557       602       665       638       638 
dram[6]:       545       498       487       466       443       433       500       518       547       523       563       533       613       616       698       640 
dram[7]:       491       529       497       466       448       445       519       458       527       557       553       564       577       570       667       667 
dram[8]:       507       501       467       453       462       436       484       504       522       523       565       545       944       592       629       643 
dram[9]:       491       502       426       409       493       453       461       466       553       574       558       510       595       611       652       633 
dram[10]:       501       526       437       423       427       425       479       453       538       547       543       531       616       652       676       633 
total reads: 93282
bank skew: 944/403 = 2.34
chip skew: 8777/8323 = 1.05
average mf latency per bank:
dram[0]:      23563     23718     26898     27372     27123     30170     29309     30446     23897     23294     23822     22152     19937     20808     20246     19541
dram[1]:      23018     23360     27250     27247     29546     29286     29077     28967     25213     24217     22469     22399     21007     20403     20081     20260
dram[2]:      23568     23664     26082     27284     29031     28193     29005     28190     23832     24491     22655     22433     20333     20591     20053     20269
dram[3]:      24511     24385     28215     26184     28466     29227     28121     29363     23357     24612     22068     21599     19630     20982     19956     20286
dram[4]:      22753     25032     26542     26966     29094     29746     28135     28366     24718     24000     21993     21747     19964     21110     20976     20468
dram[5]:      24278     23548     26631     25767     28384     28670     28659     27851     22969     22921     21943     22421     19155     20339     20773     20588
dram[6]:      22754     22810     26363     25975     29293     29382     28116     28691     24709     24232     21996     22385     19954     19783     19262     19911
dram[7]:      23389     23518     25769     26013     28161     28302     26663     29127     24328     23871     22043     21940     21197     20525     19767     19657
dram[8]:      23656     23437     25963     26607     29206     29255     28526     28850     24266     24946     21962     23069     21230     21373     20277     20275
dram[9]:      24546     24642     26755     27205     27553     28440     29051     29035     23535     23329     21813     22764     19780     21187     19781     19801
dram[10]:      22559     23325     26478     27535     29598     30957     29242     28253     23682     24234     22845     21928     20568     19183     19586     20318
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    258182    235367    340765    258160    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    258194    235389    258152    318442
dram[2]:     258204    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    258118    257939    258157    258210    258066
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    258185    257876    257993    258010    258005    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    258080    258138    258384    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    258112    258206    258234    258268
dram[6]:     318503    258241    318433    318504    318462    318502    318407    318529    259175    259036    258201    257982    347171    258203    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257935    258126    258256    258216    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    258218    258030    258212    258215    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    257925    258104    258161    258158    258049    258045
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    258218    258176    258274    258113    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10076379 n_act=13628 n_pre=13612 n_req=31758 n_rd=93472 n_write=20686 bw_util=0.02234
n_activity=520547 dram_eff=0.4386
bk0: 5920a 10121005i bk1: 5880a 10121591i bk2: 5516a 10127907i bk3: 5496a 10131930i bk4: 5688a 10124318i bk5: 5744a 10122406i bk6: 5700a 10126962i bk7: 5656a 10130546i bk8: 5484a 10127687i bk9: 5572a 10124101i bk10: 5544a 10127348i bk11: 5636a 10123083i bk12: 6412a 10118918i bk13: 6388a 10115584i bk14: 6260a 10114496i bk15: 6576a 10109758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10077206 n_act=13564 n_pre=13548 n_req=31553 n_rd=92920 n_write=20539 bw_util=0.02221
n_activity=518244 dram_eff=0.4379
bk0: 6076a 10121105i bk1: 6020a 10124928i bk2: 5536a 10130948i bk3: 5528a 10130257i bk4: 5540a 10131320i bk5: 5596a 10131082i bk6: 5548a 10131498i bk7: 5644a 10132752i bk8: 5528a 10129396i bk9: 5480a 10124557i bk10: 5548a 10129368i bk11: 5728a 10124007i bk12: 6068a 10124773i bk13: 6200a 10120261i bk14: 6384a 10113556i bk15: 6496a 10111779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10076401 n_act=13628 n_pre=13612 n_req=31756 n_rd=93512 n_write=20624 bw_util=0.02234
n_activity=522590 dram_eff=0.4368
bk0: 5964a 10121911i bk1: 5992a 10121188i bk2: 5448a 10132251i bk3: 5496a 10130534i bk4: 5700a 10127392i bk5: 5704a 10125350i bk6: 5716a 10127733i bk7: 5788a 10127347i bk8: 5436a 10126787i bk9: 5424a 10127730i bk10: 5572a 10130775i bk11: 5736a 10124751i bk12: 6216a 10121249i bk13: 6408a 10118149i bk14: 6432a 10114934i bk15: 6480a 10110550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10076476 n_act=13625 n_pre=13609 n_req=31747 n_rd=93464 n_write=20603 bw_util=0.02233
n_activity=522462 dram_eff=0.4367
bk0: 6032a 10122983i bk1: 5796a 10123230i bk2: 5624a 10127453i bk3: 5584a 10128177i bk4: 5660a 10127546i bk5: 5648a 10128475i bk6: 5632a 10132685i bk7: 5632a 10129134i bk8: 5568a 10125598i bk9: 5412a 10128342i bk10: 5804a 10126215i bk11: 5640a 10125149i bk12: 6420a 10121882i bk13: 6196a 10120435i bk14: 6448a 10115586i bk15: 6368a 10113341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10075914 n_act=13709 n_pre=13693 n_req=31855 n_rd=93492 n_write=20969 bw_util=0.0224
n_activity=525375 dram_eff=0.4357
bk0: 6072a 10124031i bk1: 5780a 10123854i bk2: 5512a 10131876i bk3: 5716a 10130849i bk4: 5676a 10122949i bk5: 5644a 10123244i bk6: 5648a 10126527i bk7: 5592a 10124425i bk8: 5532a 10119134i bk9: 5500a 10122754i bk10: 5744a 10122579i bk11: 5708a 10121889i bk12: 6356a 10119997i bk13: 6168a 10122833i bk14: 6432a 10114259i bk15: 6412a 10113709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10075566 n_act=13700 n_pre=13684 n_req=32012 n_rd=93652 n_write=21175 bw_util=0.02248
n_activity=527021 dram_eff=0.4358
bk0: 5916a 10126050i bk1: 5752a 10127223i bk2: 5560a 10127122i bk3: 5544a 10128381i bk4: 5660a 10125251i bk5: 5652a 10124700i bk6: 5760a 10126002i bk7: 5704a 10129016i bk8: 5684a 10121482i bk9: 5360a 10122096i bk10: 5692a 10125549i bk11: 5676a 10125540i bk12: 6332a 10119108i bk13: 6452a 10115745i bk14: 6380a 10116505i bk15: 6528a 10112902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382656
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10074129 n_act=13890 n_pre=13874 n_req=32286 n_rd=94652 n_write=21232 bw_util=0.02268
n_activity=528534 dram_eff=0.4385
bk0: 6124a 10124897i bk1: 6084a 10121952i bk2: 5764a 10129597i bk3: 5644a 10125375i bk4: 5488a 10127731i bk5: 5492a 10128634i bk6: 5788a 10127711i bk7: 5948a 10122525i bk8: 5612a 10124810i bk9: 5584a 10127808i bk10: 5856a 10119710i bk11: 5772a 10126415i bk12: 6244a 10119858i bk13: 6336a 10120816i bk14: 6464a 10111359i bk15: 6452a 10113197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10075607 n_act=13707 n_pre=13691 n_req=31963 n_rd=93712 n_write=21060 bw_util=0.02247
n_activity=522485 dram_eff=0.4393
bk0: 5780a 10131218i bk1: 5936a 10127632i bk2: 5692a 10129388i bk3: 5620a 10128588i bk4: 5668a 10128177i bk5: 5704a 10125792i bk6: 5684a 10130051i bk7: 5696a 10129349i bk8: 5556a 10122416i bk9: 5612a 10125194i bk10: 5728a 10124060i bk11: 5712a 10124233i bk12: 6248a 10122599i bk13: 6104a 10122995i bk14: 6540a 10112501i bk15: 6432a 10114319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10075740 n_act=13774 n_pre=13758 n_req=32128 n_rd=93404 n_write=21101 bw_util=0.02241
n_activity=523678 dram_eff=0.4373
bk0: 5932a 10126551i bk1: 5928a 10123351i bk2: 5600a 10128406i bk3: 5628a 10130751i bk4: 5660a 10129918i bk5: 5516a 10126440i bk6: 5652a 10130037i bk7: 5728a 10126070i bk8: 5596a 10121040i bk9: 5496a 10125356i bk10: 5712a 10122447i bk11: 5592a 10125429i bk12: 6280a 10119901i bk13: 6252a 10120629i bk14: 6384a 10117387i bk15: 6448a 10112275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378296
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10076682 n_act=13636 n_pre=13620 n_req=31684 n_rd=93188 n_write=20651 bw_util=0.02228
n_activity=519550 dram_eff=0.4382
bk0: 5920a 10129527i bk1: 5820a 10124226i bk2: 5444a 10131404i bk3: 5332a 10133097i bk4: 5720a 10127716i bk5: 5688a 10121360i bk6: 5728a 10132760i bk7: 5704a 10128290i bk8: 5508a 10123868i bk9: 5600a 10121138i bk10: 5712a 10125282i bk11: 5584a 10128577i bk12: 6240a 10123826i bk13: 6332a 10116891i bk14: 6516a 10114640i bk15: 6340a 10114253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379813
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10217777 n_nop=10076648 n_act=13657 n_pre=13641 n_req=31688 n_rd=93124 n_write=20707 bw_util=0.02228
n_activity=518199 dram_eff=0.4393
bk0: 5880a 10125875i bk1: 5992a 10125990i bk2: 5552a 10130748i bk3: 5544a 10128940i bk4: 5536a 10129230i bk5: 5516a 10124868i bk6: 5796a 10128788i bk7: 5620a 10129664i bk8: 5548a 10123589i bk9: 5552a 10123197i bk10: 5700a 10123552i bk11: 5500a 10124964i bk12: 6232a 10119809i bk13: 6340a 10117292i bk14: 6436a 10113807i bk15: 6380a 10114306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11631, Miss_rate = 0.056, Pending_hits = 1513, Reservation_fails = 6
L2_cache_bank[1]: Access = 210322, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1507, Reservation_fails = 5
L2_cache_bank[2]: Access = 209466, Miss = 11557, Miss_rate = 0.055, Pending_hits = 1486, Reservation_fails = 13
L2_cache_bank[3]: Access = 209934, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1523, Reservation_fails = 12
L2_cache_bank[4]: Access = 209540, Miss = 11621, Miss_rate = 0.055, Pending_hits = 1481, Reservation_fails = 12
L2_cache_bank[5]: Access = 210392, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1547, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11797, Miss_rate = 0.056, Pending_hits = 1515, Reservation_fails = 6
L2_cache_bank[7]: Access = 209302, Miss = 11569, Miss_rate = 0.055, Pending_hits = 1506, Reservation_fails = 15
L2_cache_bank[8]: Access = 210327, Miss = 11743, Miss_rate = 0.056, Pending_hits = 1509, Reservation_fails = 15
L2_cache_bank[9]: Access = 209957, Miss = 11630, Miss_rate = 0.055, Pending_hits = 1474, Reservation_fails = 9
L2_cache_bank[10]: Access = 210261, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1490, Reservation_fails = 4
L2_cache_bank[11]: Access = 210055, Miss = 11667, Miss_rate = 0.056, Pending_hits = 1520, Reservation_fails = 12
L2_cache_bank[12]: Access = 210465, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1556, Reservation_fails = 6
L2_cache_bank[13]: Access = 210869, Miss = 11828, Miss_rate = 0.056, Pending_hits = 1473, Reservation_fails = 12
L2_cache_bank[14]: Access = 209940, Miss = 11724, Miss_rate = 0.056, Pending_hits = 1494, Reservation_fails = 1
L2_cache_bank[15]: Access = 210618, Miss = 11704, Miss_rate = 0.056, Pending_hits = 1489, Reservation_fails = 8
L2_cache_bank[16]: Access = 244634, Miss = 11704, Miss_rate = 0.048, Pending_hits = 1798, Reservation_fails = 3
L2_cache_bank[17]: Access = 209736, Miss = 11647, Miss_rate = 0.056, Pending_hits = 1458, Reservation_fails = 16
L2_cache_bank[18]: Access = 208560, Miss = 11697, Miss_rate = 0.056, Pending_hits = 1498, Reservation_fails = 16
L2_cache_bank[19]: Access = 208272, Miss = 11600, Miss_rate = 0.056, Pending_hits = 1483, Reservation_fails = 16
L2_cache_bank[20]: Access = 208064, Miss = 11670, Miss_rate = 0.056, Pending_hits = 1479, Reservation_fails = 9
L2_cache_bank[21]: Access = 209003, Miss = 11611, Miss_rate = 0.056, Pending_hits = 1451, Reservation_fails = 3
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 257148
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 33250
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3236372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96818
	minimum = 6
	maximum = 74
Network latency average = 8.608
	minimum = 6
	maximum = 57
Slowest packet = 9120500
Flit latency average = 8.3553
	minimum = 6
	maximum = 56
Slowest flit = 15920209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00301154
	minimum = 0.00238333 (at node 3)
	maximum = 0.00355498 (at node 32)
Accepted packet rate average = 0.00301154
	minimum = 0.00238333 (at node 3)
	maximum = 0.00355498 (at node 32)
Injected flit rate average = 0.00467433
	minimum = 0.00252066 (at node 3)
	maximum = 0.00728182 (at node 32)
Accepted flit rate average= 0.00467433
	minimum = 0.00344668 (at node 39)
	maximum = 0.0062734 (at node 19)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7167 (19 samples)
	minimum = 6 (19 samples)
	maximum = 516.895 (19 samples)
Network latency average = 21.7371 (19 samples)
	minimum = 6 (19 samples)
	maximum = 381.579 (19 samples)
Flit latency average = 22.546 (19 samples)
	minimum = 6 (19 samples)
	maximum = 380.842 (19 samples)
Fragmentation average = 0.00675468 (19 samples)
	minimum = 0 (19 samples)
	maximum = 138.789 (19 samples)
Injected packet rate average = 0.0309309 (19 samples)
	minimum = 0.0248346 (19 samples)
	maximum = 0.108746 (19 samples)
Accepted packet rate average = 0.0309309 (19 samples)
	minimum = 0.0248346 (19 samples)
	maximum = 0.108746 (19 samples)
Injected flit rate average = 0.0476755 (19 samples)
	minimum = 0.032717 (19 samples)
	maximum = 0.132187 (19 samples)
Accepted flit rate average = 0.0476755 (19 samples)
	minimum = 0.0344818 (19 samples)
	maximum = 0.204582 (19 samples)
Injected packet size average = 1.54136 (19 samples)
Accepted packet size average = 1.54136 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 22 sec (7522 sec)
gpgpu_simulation_rate = 16139 (inst/sec)
gpgpu_simulation_rate = 1299 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3246
gpu_sim_insn = 4446854
gpu_ipc =    1369.9489
gpu_tot_sim_cycle = 9997181
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.5882
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3400210
gpu_stall_icnt2sh    = 11459502
partiton_reqs_in_parallel = 71412
partiton_reqs_in_parallel_total    = 117660312
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7765
partiton_reqs_in_parallel_util = 71412
partiton_reqs_in_parallel_util_total    = 117660312
gpu_sim_cycle_parition_util = 3246
gpu_tot_sim_cycle_parition_util    = 5494002
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4165
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.1792 GB/Sec
L2_BW_total  =      44.1584 GB/Sec
gpu_total_sim_rate=16697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6732, 7236, 6957, 7040, 7484, 7101, 6800, 7405, 6353, 6822, 6790, 6521, 7431, 6756, 6408, 6758, 5924, 6495, 6144, 6416, 6081, 6162, 5940, 6634, 6338, 6014, 6237, 6246, 5874, 6622, 6373, 6413, 6039, 6392, 6153, 5887, 5999, 5560, 5999, 5427, 6040, 5668, 5937, 5986, 5887, 5668, 5765, 5665, 6109, 5643, 5875, 5193, 4813, 5748, 5702, 5144, 5255, 5579, 5474, 5303, 5269, 5356, 5428, 5716, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 12989136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12909449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 74801
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15922750	W0_Idle:122796633	W0_Scoreboard:159870786	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1817 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 9997180 
mrq_lat_table:186741 	4856 	5941 	37160 	22534 	14329 	18331 	26597 	26746 	7789 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3431743 	1065646 	37697 	17235 	7149 	7560 	18016 	18099 	12538 	16984 	24493 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1023713 	242600 	1438047 	828524 	445920 	485358 	78999 	5383 	5144 	6463 	7591 	17809 	17790 	12501 	16984 	24493 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	847980 	842945 	1544604 	226112 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	49783 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2457 	585 	316 	163 	45 	32 	43 	54 	40 	33 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        37        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        41 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        40        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        41 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        35        44        48        47 
dram[10]:        34        40        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    228263    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    238389    221383    246846    402990    462202    276967    420785    241940    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    228244    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    242346    427017 
average row accesses per activate:
dram[0]:  2.411192  2.456683  2.574648  2.750774  2.252326  2.292771  2.152100  2.230310  2.146861  2.129244  2.283133  2.352941  2.469866  2.505631  2.220978  2.272016 
dram[1]:  2.443142  2.443373  2.480110  2.600000  2.279040  2.191489  2.137369  2.192575  2.264706  2.304612  2.410127  2.329412  2.388383  2.366337  2.244734  2.266932 
dram[2]:  2.409201  2.431791  2.508499  2.565093  2.354680  2.293556  2.232394  2.164262  2.205575  2.250608  2.340269  2.344048  2.427923  2.436482  2.218504  2.252465 
dram[3]:  2.496887  2.480720  2.652299  2.503347  2.209906  2.255952  2.172695  2.175520  2.257506  2.181495  2.340672  2.367150  2.414163  2.378198  2.237389  2.293692 
dram[4]:  2.431466  2.468710  2.530471  2.553306  2.269368  2.294335  2.140430  2.108138  2.219818  2.206018  2.309469  2.313589  2.492152  2.374582  2.258812  2.339937 
dram[5]:  2.467081  2.466328  2.483266  2.611814  2.230496  2.241093  2.122004  2.209790  2.366313  2.274390  2.425245  2.293504  2.376216  2.399371  2.289070  2.289738 
dram[6]:  2.495192  2.432530  2.584450  2.539919  2.242611  2.139480  2.141447  2.168285  2.233752  2.210768  2.334862  2.366349  2.434299  2.476992  2.262183  2.276210 
dram[7]:  2.407960  2.485185  2.526316  2.580690  2.229117  2.241338  2.160000  2.167431  2.224277  2.263521  2.317386  2.411339  2.447489  2.459649  2.251707  2.284715 
dram[8]:  2.417983  2.454208  2.440523  2.540984  2.207747  2.159145  2.202781  2.101622  2.204571  2.137079  2.382318  2.393120  2.822148  2.450624  2.253535  2.260479 
dram[9]:  2.427340  2.467844  2.531162  2.651446  2.204805  2.182346  2.217290  2.182028  2.228999  2.261415  2.316279  2.424397  2.411830  2.394137  2.232422  2.240161 
dram[10]:  2.374699  2.501854  2.534722  2.621739  2.226716  2.214461  2.200227  2.148961  2.241299  2.241061  2.341232  2.272295  2.386885  2.425786  2.302513  2.215492 
average row locality = 351225/150724 = 2.330253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1470      1379      1374      1428      1441      1428      1419      1377      1396      1390      1416      1609      1603      1568      1649 
dram[1]:      1519      1505      1384      1382      1390      1401      1391      1416      1388      1373      1396      1436      1523      1552      1600      1629 
dram[2]:      1491      1498      1362      1374      1435      1429      1436      1452      1363      1363      1397      1437      1564      1606      1615      1625 
dram[3]:      1508      1449      1406      1396      1417      1415      1414      1411      1400      1356      1456      1413      1609      1552      1618      1595 
dram[4]:      1518      1445      1378      1429      1424      1415      1418      1401      1389      1381      1442      1432      1596      1547      1614      1606 
dram[5]:      1479      1438      1390      1386      1422      1421      1445      1431      1427      1341      1429      1420      1591      1621      1600      1637 
dram[6]:      1531      1521      1441      1411      1378      1377      1453      1492      1411      1405      1473      1448      1569      1589      1622      1618 
dram[7]:      1445      1484      1423      1405      1420      1431      1425      1432      1395      1409      1433      1434      1565      1531      1639      1616 
dram[8]:      1483      1482      1400      1407      1419      1382      1417      1440      1406      1378      1429      1402      1575      1567      1600      1620 
dram[9]:      1480      1455      1361      1333      1434      1426      1437      1428      1383      1405      1434      1398      1565      1590      1634      1587 
dram[10]:      1470      1498      1388      1386      1390      1381      1455      1408      1393      1395      1431      1379      1564      1587      1614      1598 
total reads: 257807
bank skew: 1649/1333 = 1.24
chip skew: 23739/23285 = 1.02
number of total write accesses:
dram[0]:       502       515       449       403       509       462       468       450       538       548       505       544       604       622       613       673 
dram[1]:       565       523       424       464       415       453       445       474       537       526       508       544       574       599       638       647 
dram[2]:       499       552       409       419       477       493       466       498       536       487       515       532       575       638       639       659 
dram[3]:       497       481       440       474       457       480       448       473       555       483       564       547       641       586       644       623 
dram[4]:       522       488       449       463       480       448       472       490       560       525       558       560       627       583       629       638 
dram[5]:       507       503       465       471       465       466       503       465       582       524       550       557       607       668       641       639 
dram[6]:       545       498       487       466       443       433       500       518       548       525       563       535       617       618       699       640 
dram[7]:       491       529       497       466       448       445       519       458       529       558       553       565       579       572       669       671 
dram[8]:       507       501       467       453       462       436       484       504       523       524       565       546       948       592       631       645 
dram[9]:       491       502       426       409       493       453       461       466       554       576       558       510       596       615       652       633 
dram[10]:       501       526       437       423       427       426       479       453       539       548       545       532       620       652       677       633 
total reads: 93418
bank skew: 948/403 = 2.35
chip skew: 8788/8336 = 1.05
average mf latency per bank:
dram[0]:      23563     23718     26898     27372     27043     30095     29268     30370     23815     23251     23765     22056     19870     20719     20214     19479
dram[1]:      23018     23360     27250     27247     29469     29259     29019     28896     25127     24184     22334     22336     20922     20379     20040     20202
dram[2]:      23568     23664     26082     27284     28884     28153     28904     28123     23762     24364     22601     22404     20187     20549     19996     20202
dram[3]:      24511     24385     28215     26184     28439     29185     28036     29321     23244     24564     22018     21560     19591     20928     19890     20244
dram[4]:      22753     25032     26542     26966     29022     29687     28051     28326     24635     23904     21910     21687     19906     21045     20916     20436
dram[5]:      24278     23548     26631     25767     28283     28554     28590     27783     22894     22914     21871     22415     19047     20246     20703     20539
dram[6]:      22754     22810     26363     25975     29201     29321     28035     28624     24601     24100     21905     22311     19850     19725     19208     19871
dram[7]:      23390     23518     25769     26013     28120     28231     26613     29009     24232     23792     22036     21868     21152     20462     19720     19558
dram[8]:      23656     23437     25963     26607     29148     29211     28471     28737     24172     24885     21955     23015     21159     21338     20227     20191
dram[9]:      24546     24642     26755     27205     27500     28384     28980     29009     23455     23251     21752     22745     19730     21086     19742     19787
dram[10]:      22559     23325     26478     27535     29505     30910     29156     28213     23601     24139     22758     21876     20478     19170     19539     20295
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    258182    235367    340765    258160    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    258194    235389    258152    318442
dram[2]:     258204    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    258118    257939    258157    258210    258066
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    258185    257876    257993    258010    258005    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    258080    258138    258384    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    258112    258206    258234    258268
dram[6]:     318503    258241    318433    318504    318462    318502    318407    318529    259175    259036    258201    257982    347171    258203    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257935    258126    258256    258216    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    258218    258030    258212    258215    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    257925    258104    258161    258158    258049    258045
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    258218    258176    258274    258113    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082061 n_act=13652 n_pre=13636 n_req=31832 n_rd=93708 n_write=20746 bw_util=0.02239
n_activity=521975 dram_eff=0.4385
bk0: 5920a 10127027i bk1: 5880a 10127613i bk2: 5516a 10133931i bk3: 5496a 10137957i bk4: 5712a 10130276i bk5: 5764a 10128347i bk6: 5712a 10132898i bk7: 5676a 10136538i bk8: 5508a 10133597i bk9: 5584a 10130021i bk10: 5560a 10133288i bk11: 5664a 10128914i bk12: 6436a 10124745i bk13: 6412a 10121374i bk14: 6272a 10120444i bk15: 6596a 10115666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393755
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082922 n_act=13583 n_pre=13567 n_req=31621 n_rd=93140 n_write=20591 bw_util=0.02225
n_activity=519624 dram_eff=0.4377
bk0: 6076a 10127130i bk1: 6020a 10130953i bk2: 5536a 10136973i bk3: 5528a 10136282i bk4: 5560a 10137309i bk5: 5604a 10137092i bk6: 5564a 10137473i bk7: 5664a 10138739i bk8: 5552a 10135303i bk9: 5492a 10130531i bk10: 5584a 10135163i bk11: 5744a 10129840i bk12: 6092a 10130683i bk13: 6208a 10126241i bk14: 6400a 10119520i bk15: 6516a 10117714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082045 n_act=13649 n_pre=13633 n_req=31841 n_rd=93788 n_write=20688 bw_util=0.02239
n_activity=524079 dram_eff=0.4369
bk0: 5964a 10127932i bk1: 5992a 10127214i bk2: 5448a 10138277i bk3: 5496a 10136561i bk4: 5740a 10133315i bk5: 5716a 10131279i bk6: 5744a 10133664i bk7: 5808a 10133303i bk8: 5452a 10132674i bk9: 5452a 10133552i bk10: 5588a 10136689i bk11: 5748a 10130723i bk12: 6256a 10127012i bk13: 6424a 10124019i bk14: 6460a 10120882i bk15: 6500a 10116445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082220 n_act=13644 n_pre=13628 n_req=31808 n_rd=93660 n_write=20651 bw_util=0.02236
n_activity=523650 dram_eff=0.4366
bk0: 6032a 10129004i bk1: 5796a 10129254i bk2: 5624a 10133478i bk3: 5584a 10134203i bk4: 5668a 10133557i bk5: 5660a 10134464i bk6: 5656a 10138644i bk7: 5644a 10135094i bk8: 5600a 10131411i bk9: 5424a 10134275i bk10: 5824a 10132182i bk11: 5652a 10131071i bk12: 6436a 10127844i bk13: 6208a 10126297i bk14: 6472a 10121479i bk15: 6380a 10119285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380265
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10081618 n_act=13726 n_pre=13710 n_req=31927 n_rd=93740 n_write=21009 bw_util=0.02245
n_activity=526725 dram_eff=0.4357
bk0: 6072a 10130055i bk1: 5780a 10129878i bk2: 5512a 10137900i bk3: 5716a 10136873i bk4: 5696a 10128938i bk5: 5660a 10129213i bk6: 5672a 10132513i bk7: 5604a 10130408i bk8: 5556a 10125062i bk9: 5524a 10128627i bk10: 5768a 10128427i bk11: 5728a 10127793i bk12: 6384a 10125965i bk13: 6188a 10128750i bk14: 6456a 10120212i bk15: 6424a 10119684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10081250 n_act=13713 n_pre=13697 n_req=32091 n_rd=93912 n_write=21231 bw_util=0.02252
n_activity=528303 dram_eff=0.4359
bk0: 5916a 10132073i bk1: 5752a 10133247i bk2: 5560a 10133146i bk3: 5544a 10134407i bk4: 5688a 10131228i bk5: 5684a 10130613i bk6: 5780a 10131987i bk7: 5724a 10134974i bk8: 5708a 10127390i bk9: 5364a 10128082i bk10: 5716a 10131440i bk11: 5680a 10131532i bk12: 6364a 10124900i bk13: 6484a 10121559i bk14: 6400a 10122404i bk15: 6548a 10118827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382455
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10079761 n_act=13911 n_pre=13895 n_req=32374 n_rd=94956 n_write=21280 bw_util=0.02274
n_activity=530111 dram_eff=0.4385
bk0: 6124a 10130916i bk1: 6084a 10127975i bk2: 5764a 10135623i bk3: 5644a 10131402i bk4: 5512a 10133688i bk5: 5508a 10134614i bk6: 5812a 10133692i bk7: 5968a 10128498i bk8: 5644a 10130717i bk9: 5620a 10133593i bk10: 5892a 10125641i bk11: 5792a 10132245i bk12: 6276a 10125648i bk13: 6356a 10126695i bk14: 6488a 10117310i bk15: 6472a 10119156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10081309 n_act=13723 n_pre=13707 n_req=32036 n_rd=93948 n_write=21116 bw_util=0.02251
n_activity=523827 dram_eff=0.4393
bk0: 5780a 10137242i bk1: 5936a 10133659i bk2: 5692a 10135416i bk3: 5620a 10134617i bk4: 5680a 10134184i bk5: 5724a 10131764i bk6: 5700a 10136005i bk7: 5728a 10135281i bk8: 5580a 10128269i bk9: 5636a 10131135i bk10: 5732a 10130049i bk11: 5736a 10130159i bk12: 6260a 10128520i bk13: 6124a 10128903i bk14: 6556a 10118423i bk15: 6464a 10120157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10081463 n_act=13793 n_pre=13777 n_req=32195 n_rd=93628 n_write=21142 bw_util=0.02245
n_activity=525037 dram_eff=0.4372
bk0: 5932a 10132578i bk1: 5928a 10129378i bk2: 5600a 10134433i bk3: 5628a 10136779i bk4: 5676a 10135916i bk5: 5528a 10132414i bk6: 5668a 10136013i bk7: 5760a 10132011i bk8: 5624a 10126939i bk9: 5512a 10131261i bk10: 5716a 10128439i bk11: 5608a 10131349i bk12: 6300a 10125735i bk13: 6268a 10126590i bk14: 6400a 10123295i bk15: 6480a 10118168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082434 n_act=13651 n_pre=13635 n_req=31745 n_rd=93400 n_write=20683 bw_util=0.02232
n_activity=520653 dram_eff=0.4382
bk0: 5920a 10135546i bk1: 5820a 10130250i bk2: 5444a 10137428i bk3: 5332a 10139121i bk4: 5736a 10133696i bk5: 5704a 10127335i bk6: 5748a 10138730i bk7: 5712a 10134281i bk8: 5532a 10129783i bk9: 5620a 10127050i bk10: 5736a 10131239i bk11: 5592a 10134560i bk12: 6260a 10129763i bk13: 6360a 10122711i bk14: 6536a 10120599i bk15: 6348a 10120228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10223803 n_nop=10082360 n_act=13680 n_pre=13664 n_req=31755 n_rd=93348 n_write=20751 bw_util=0.02232
n_activity=519601 dram_eff=0.4392
bk0: 5880a 10131897i bk1: 5992a 10132015i bk2: 5552a 10136776i bk3: 5544a 10134969i bk4: 5560a 10135218i bk5: 5524a 10130821i bk6: 5820a 10134745i bk7: 5632a 10135631i bk8: 5572a 10129498i bk9: 5580a 10129104i bk10: 5724a 10129371i bk11: 5516a 10130895i bk12: 6256a 10125583i bk13: 6348a 10123256i bk14: 6456a 10119764i bk15: 6392a 10120282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11659, Miss_rate = 0.056, Pending_hits = 1580, Reservation_fails = 6
L2_cache_bank[1]: Access = 210694, Miss = 11768, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 5
L2_cache_bank[2]: Access = 209838, Miss = 11591, Miss_rate = 0.055, Pending_hits = 1575, Reservation_fails = 13
L2_cache_bank[3]: Access = 210306, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1578, Reservation_fails = 12
L2_cache_bank[4]: Access = 209912, Miss = 11663, Miss_rate = 0.056, Pending_hits = 1588, Reservation_fails = 12
L2_cache_bank[5]: Access = 210764, Miss = 11784, Miss_rate = 0.056, Pending_hits = 1615, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 11828, Miss_rate = 0.056, Pending_hits = 1596, Reservation_fails = 6
L2_cache_bank[7]: Access = 209674, Miss = 11587, Miss_rate = 0.055, Pending_hits = 1552, Reservation_fails = 15
L2_cache_bank[8]: Access = 210700, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1602, Reservation_fails = 15
L2_cache_bank[9]: Access = 210329, Miss = 11656, Miss_rate = 0.055, Pending_hits = 1537, Reservation_fails = 9
L2_cache_bank[10]: Access = 210637, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1581, Reservation_fails = 4
L2_cache_bank[11]: Access = 210428, Miss = 11695, Miss_rate = 0.056, Pending_hits = 1584, Reservation_fails = 12
L2_cache_bank[12]: Access = 210840, Miss = 11878, Miss_rate = 0.056, Pending_hits = 1664, Reservation_fails = 6
L2_cache_bank[13]: Access = 211242, Miss = 11861, Miss_rate = 0.056, Pending_hits = 1556, Reservation_fails = 12
L2_cache_bank[14]: Access = 210315, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1551, Reservation_fails = 1
L2_cache_bank[15]: Access = 210991, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 8
L2_cache_bank[16]: Access = 245010, Miss = 11729, Miss_rate = 0.048, Pending_hits = 1860, Reservation_fails = 3
L2_cache_bank[17]: Access = 210104, Miss = 11678, Miss_rate = 0.056, Pending_hits = 1531, Reservation_fails = 16
L2_cache_bank[18]: Access = 208928, Miss = 11728, Miss_rate = 0.056, Pending_hits = 1579, Reservation_fails = 16
L2_cache_bank[19]: Access = 208640, Miss = 11622, Miss_rate = 0.056, Pending_hits = 1537, Reservation_fails = 16
L2_cache_bank[20]: Access = 208436, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1566, Reservation_fails = 9
L2_cache_bank[21]: Access = 209375, Miss = 11632, Miss_rate = 0.056, Pending_hits = 1501, Reservation_fails = 3
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 257807
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 34908
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02246
	minimum = 6
	maximum = 60
Network latency average = 8.64626
	minimum = 6
	maximum = 57
Slowest packet = 9305352
Flit latency average = 8.59919
	minimum = 6
	maximum = 56
Slowest flit = 16036484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504838
	minimum = 0.044376 (at node 2)
	maximum = 0.0579353 (at node 38)
Accepted packet rate average = 0.0504838
	minimum = 0.044376 (at node 2)
	maximum = 0.0579353 (at node 38)
Injected flit rate average = 0.0757257
	minimum = 0.044376 (at node 2)
	maximum = 0.115254 (at node 38)
Accepted flit rate average= 0.0757257
	minimum = 0.0567026 (at node 45)
	maximum = 0.0942989 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.382 (20 samples)
	minimum = 6 (20 samples)
	maximum = 494.05 (20 samples)
Network latency average = 21.0826 (20 samples)
	minimum = 6 (20 samples)
	maximum = 365.35 (20 samples)
Flit latency average = 21.8487 (20 samples)
	minimum = 6 (20 samples)
	maximum = 364.6 (20 samples)
Fragmentation average = 0.00641695 (20 samples)
	minimum = 0 (20 samples)
	maximum = 131.85 (20 samples)
Injected packet rate average = 0.0319085 (20 samples)
	minimum = 0.0258117 (20 samples)
	maximum = 0.106206 (20 samples)
Accepted packet rate average = 0.0319085 (20 samples)
	minimum = 0.0258117 (20 samples)
	maximum = 0.106206 (20 samples)
Injected flit rate average = 0.049078 (20 samples)
	minimum = 0.0332999 (20 samples)
	maximum = 0.13134 (20 samples)
Accepted flit rate average = 0.049078 (20 samples)
	minimum = 0.0355929 (20 samples)
	maximum = 0.199068 (20 samples)
Injected packet size average = 1.53809 (20 samples)
Accepted packet size average = 1.53809 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 37 sec (7537 sec)
gpgpu_simulation_rate = 16697 (inst/sec)
gpgpu_simulation_rate = 1326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 304563
gpu_sim_insn = 4970317
gpu_ipc =      16.3195
gpu_tot_sim_cycle = 10528966
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.4245
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3400210
gpu_stall_icnt2sh    = 11461395
partiton_reqs_in_parallel = 6700386
partiton_reqs_in_parallel_total    = 117731724
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8181
partiton_reqs_in_parallel_util = 6700386
partiton_reqs_in_parallel_util_total    = 117731724
gpu_sim_cycle_parition_util = 304563
gpu_tot_sim_cycle_parition_util    = 5497248
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4471
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5557 GB/Sec
L2_BW_total  =      42.0020 GB/Sec
gpu_total_sim_rate=16790

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6870, 7374, 7095, 7178, 7622, 7239, 6938, 7543, 6491, 6960, 6928, 6659, 7569, 6894, 6546, 6896, 6039, 6610, 6259, 6531, 6196, 6277, 6055, 6749, 6453, 6129, 6352, 6361, 5989, 6737, 6488, 6528, 6131, 6484, 6245, 5979, 6091, 5652, 6091, 5519, 6132, 5760, 6029, 6078, 5979, 5760, 5857, 5757, 6201, 5735, 5967, 5285, 4905, 5840, 5794, 5236, 5347, 5671, 5566, 5395, 5361, 5448, 5520, 5808, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 12989406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12909449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 75071
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15946255	W0_Idle:136529826	W0_Scoreboard:162455969	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1823 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10518283 
mrq_lat_table:186891 	4871 	5944 	37174 	22541 	14329 	18331 	26597 	26746 	7789 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3437036 	1065774 	37697 	17235 	7278 	7817 	18429 	20091 	12538 	16984 	24493 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1027870 	242638 	1438047 	828524 	447146 	485358 	78999 	5383 	5144 	6592 	7848 	18222 	19782 	12501 	16984 	24493 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	853942 	844585 	1545204 	226117 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	49788 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2473 	585 	316 	164 	47 	35 	48 	58 	40 	33 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        37        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        41 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        40        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        41 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        35        44        48        47 
dram[10]:        34        40        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    228263    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    238389    221383    246846    402990    462202    276967    420785    299014    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    228244    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    242346    427017 
average row accesses per activate:
dram[0]:  2.411192  2.456683  2.574648  2.750774  2.252326  2.292771  2.152100  2.230310  2.148936  2.129103  2.287952  2.354916  2.468227  2.503937  2.220978  2.272016 
dram[1]:  2.443142  2.443373  2.480110  2.600000  2.279040  2.191489  2.137369  2.192575  2.267920  2.305454  2.417193  2.330200  2.388383  2.366337  2.244734  2.266932 
dram[2]:  2.409201  2.431791  2.508499  2.565093  2.354680  2.293556  2.230950  2.164262  2.206257  2.256691  2.341076  2.343638  2.426304  2.434924  2.218504  2.252465 
dram[3]:  2.496887  2.480720  2.652299  2.503347  2.209906  2.255952  2.171329  2.175520  2.261822  2.182681  2.342592  2.365501  2.414163  2.376667  2.236166  2.293692 
dram[4]:  2.431466  2.468710  2.530471  2.553306  2.269368  2.294335  2.140430  2.108138  2.220705  2.210648  2.312572  2.316705  2.492152  2.374582  2.258812  2.339937 
dram[5]:  2.467081  2.466328  2.483266  2.611814  2.230496  2.239620  2.122004  2.209790  2.368235  2.274390  2.428396  2.292005  2.376216  2.397906  2.289070  2.289738 
dram[6]:  2.495192  2.432530  2.584450  2.539919  2.242611  2.139480  2.141447  2.168285  2.240593  2.215103  2.339061  2.372315  2.434928  2.476992  2.262183  2.274925 
dram[7]:  2.407960  2.485185  2.526316  2.580690  2.229117  2.241338  2.160000  2.167431  2.226328  2.270426  2.315851  2.418577  2.447489  2.459649  2.251707  2.284715 
dram[8]:  2.417983  2.454208  2.440523  2.540984  2.207747  2.159145  2.202781  2.101622  2.206621  2.138047  2.380668  2.395092  2.822148  2.450624  2.253535  2.260479 
dram[9]:  2.427340  2.467844  2.531162  2.651446  2.204805  2.182346  2.217290  2.182028  2.231035  2.263398  2.319396  2.423858  2.411830  2.392625  2.232422  2.240161 
dram[10]:  2.373044  2.501854  2.534722  2.621739  2.226716  2.214461  2.200227  2.148961  2.244496  2.242808  2.343195  2.271971  2.386463  2.425786  2.302513  2.215492 
average row locality = 351414/150776 = 2.330703
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1470      1379      1374      1428      1441      1428      1419      1381      1398      1394      1420      1610      1604      1568      1649 
dram[1]:      1519      1505      1384      1382      1390      1401      1391      1416      1393      1376      1404      1439      1523      1552      1600      1629 
dram[2]:      1491      1498      1362      1374      1435      1429      1437      1452      1368      1368      1400      1439      1565      1607      1615      1625 
dram[3]:      1508      1449      1406      1396      1417      1415      1415      1411      1406      1357      1460      1414      1609      1553      1619      1595 
dram[4]:      1518      1445      1378      1429      1424      1415      1418      1401      1392      1385      1447      1437      1596      1547      1614      1606 
dram[5]:      1479      1438      1390      1386      1422      1422      1445      1431      1431      1341      1434      1421      1591      1622      1600      1637 
dram[6]:      1531      1521      1441      1411      1378      1377      1453      1492      1417      1411      1479      1453      1572      1589      1622      1619 
dram[7]:      1445      1484      1423      1405      1420      1431      1425      1432      1399      1415      1434      1440      1565      1531      1639      1616 
dram[8]:      1483      1482      1400      1407      1419      1382      1417      1440      1410      1381      1430      1406      1575      1567      1600      1620 
dram[9]:      1480      1455      1361      1333      1434      1426      1437      1428      1387      1409      1439      1400      1565      1591      1634      1587 
dram[10]:      1471      1498      1388      1386      1390      1381      1455      1408      1398      1401      1435      1381      1566      1587      1614      1598 
total reads: 257996
bank skew: 1649/1333 = 1.24
chip skew: 23766/23304 = 1.02
number of total write accesses:
dram[0]:       502       515       449       403       509       462       468       450       538       548       505       544       604       622       613       673 
dram[1]:       565       523       424       464       415       453       445       474       537       526       508       544       574       599       638       647 
dram[2]:       499       552       409       419       477       493       466       498       536       487       515       532       575       638       639       659 
dram[3]:       497       481       440       474       457       480       448       473       555       483       564       547       641       586       644       623 
dram[4]:       522       488       449       463       480       448       472       490       560       525       558       560       627       583       629       638 
dram[5]:       507       503       465       471       465       466       503       465       582       524       550       557       607       668       641       639 
dram[6]:       545       498       487       466       443       433       500       518       548       525       563       535       617       618       699       640 
dram[7]:       491       529       497       466       448       445       519       458       529       558       553       565       579       572       669       671 
dram[8]:       507       501       467       453       462       436       484       504       523       524       565       546       948       592       631       645 
dram[9]:       491       502       426       409       493       453       461       466       554       576       558       510       596       615       652       633 
dram[10]:       501       526       437       423       427       426       479       453       539       548       545       532       620       652       677       633 
total reads: 93418
bank skew: 948/403 = 2.35
chip skew: 8788/8336 = 1.05
average mf latency per bank:
dram[0]:      23953     24107     26905     27378     27044     30096     29268     30370     23769     23230     23720     22016     20014     20892     20606     19846
dram[1]:      23394     23746     27257     27253     29470     29260     29019     28896     25066     24149     22246     22307     21065     20556     20422     20577
dram[2]:      23962     24046     26089     27291     28886     28154     28889     28123     23705     24302     22571     22386     20318     20697     20387     20588
dram[3]:      24901     24790     28221     26191     28440     29186     28021     29321     23176     24554     21979     21553     19744     21120     20278     20646
dram[4]:      23103     25402     26549     26973     29023     29688     28051     28326     24600     23858     21860     21637     20041     21211     21318     20837
dram[5]:      24638     23916     26637     25773     28285     28540     28590     27783     22852     22916     21821     22408     19203     20412     21106     20935
dram[6]:      23113     23179     26369     25981     29203     29323     28035     28624     24529     24029     21845     22260     20006     19913     19597     20272
dram[7]:      23798     23910     25775     26019     28121     28232     26613     29009     24185     23723     22029     21808     21339     20684     20111     19952
dram[8]:      24010     23792     25970     26613     29149     29211     28471     28737     24125     24849     21948     22973     21320     21550     20636     20593
dram[9]:      24904     25001     26762     27212     27501     28385     28980     29009     23411     23208     21703     22726     19917     21291     20146     20202
dram[10]:      22905     23673     26485     27542     29506     30911     29156     28213     23544     24069     22717     21858     20636     19356     19942     20708
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    258182    235367    340765    258160    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    258194    235389    258152    318442
dram[2]:     258204    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    258118    257939    258157    258210    258066
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    258185    257876    257993    258010    258005    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    258080    258138    258384    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    258112    258206    258234    258268
dram[6]:     318503    258241    318433    318504    318462    318502    318407    318529    259175    259036    258201    257982    347171    258203    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257935    258126    258256    258216    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    258218    258030    258212    258215    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    257925    258104    258161    258158    258049    258045
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    258218    258176    258274    258113    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647515 n_act=13657 n_pre=13641 n_req=31848 n_rd=93772 n_write=20746 bw_util=0.02123
n_activity=522333 dram_eff=0.4385
bk0: 5920a 10692554i bk1: 5880a 10693140i bk2: 5516a 10699458i bk3: 5496a 10703484i bk4: 5712a 10695804i bk5: 5764a 10693876i bk6: 5712a 10698428i bk7: 5676a 10702068i bk8: 5524a 10699072i bk9: 5592a 10695502i bk10: 5576a 10698788i bk11: 5680a 10694387i bk12: 6440a 10690240i bk13: 6416a 10686869i bk14: 6272a 10685970i bk15: 6596a 10681193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10648366 n_act=13587 n_pre=13571 n_req=31640 n_rd=93216 n_write=20591 bw_util=0.0211
n_activity=519978 dram_eff=0.4377
bk0: 6076a 10692658i bk1: 6020a 10696481i bk2: 5536a 10702501i bk3: 5528a 10701810i bk4: 5560a 10702838i bk5: 5604a 10702621i bk6: 5564a 10703002i bk7: 5664a 10704269i bk8: 5572a 10700770i bk9: 5504a 10696012i bk10: 5616a 10700608i bk11: 5756a 10695318i bk12: 6092a 10696208i bk13: 6208a 10691767i bk14: 6400a 10685047i bk15: 6516a 10683242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647487 n_act=13656 n_pre=13640 n_req=31859 n_rd=93860 n_write=20688 bw_util=0.02123
n_activity=524497 dram_eff=0.4368
bk0: 5964a 10693459i bk1: 5992a 10692742i bk2: 5448a 10703805i bk3: 5496a 10702089i bk4: 5740a 10698845i bk5: 5716a 10696810i bk6: 5748a 10699163i bk7: 5808a 10698832i bk8: 5472a 10698116i bk9: 5472a 10699025i bk10: 5600a 10702170i bk11: 5756a 10696211i bk12: 6260a 10692505i bk13: 6428a 10689514i bk14: 6460a 10686407i bk15: 6500a 10681972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647676 n_act=13650 n_pre=13634 n_req=31823 n_rd=93720 n_write=20651 bw_util=0.0212
n_activity=524083 dram_eff=0.4365
bk0: 6032a 10694531i bk1: 5796a 10694782i bk2: 5624a 10699006i bk3: 5584a 10699731i bk4: 5668a 10699086i bk5: 5660a 10699993i bk6: 5660a 10704142i bk7: 5644a 10700623i bk8: 5624a 10696871i bk9: 5428a 10699797i bk10: 5840a 10697658i bk11: 5656a 10696567i bk12: 6436a 10693370i bk13: 6212a 10691792i bk14: 6476a 10686973i bk15: 6380a 10684811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360337
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647072 n_act=13729 n_pre=13713 n_req=31944 n_rd=93808 n_write=21009 bw_util=0.02128
n_activity=527072 dram_eff=0.4357
bk0: 6072a 10695582i bk1: 5780a 10695407i bk2: 5512a 10703429i bk3: 5716a 10702402i bk4: 5696a 10694467i bk5: 5660a 10694742i bk6: 5672a 10698043i bk7: 5604a 10695938i bk8: 5568a 10690546i bk9: 5540a 10694127i bk10: 5788a 10693895i bk11: 5748a 10693259i bk12: 6384a 10691490i bk13: 6188a 10694276i bk14: 6456a 10685738i bk15: 6424a 10685210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10646720 n_act=13718 n_pre=13702 n_req=32103 n_rd=93960 n_write=21231 bw_util=0.02135
n_activity=528660 dram_eff=0.4358
bk0: 5916a 10697601i bk1: 5752a 10698775i bk2: 5560a 10698674i bk3: 5544a 10699935i bk4: 5688a 10696756i bk5: 5688a 10696110i bk6: 5780a 10697514i bk7: 5724a 10700503i bk8: 5724a 10692865i bk9: 5364a 10693611i bk10: 5736a 10696909i bk11: 5684a 10697028i bk12: 6364a 10690426i bk13: 6488a 10687054i bk14: 6400a 10687931i bk15: 6548a 10684355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10645173 n_act=13915 n_pre=13899 n_req=32401 n_rd=95064 n_write=21280 bw_util=0.02157
n_activity=530599 dram_eff=0.4385
bk0: 6124a 10696442i bk1: 6084a 10693501i bk2: 5764a 10701149i bk3: 5644a 10696930i bk4: 5512a 10699217i bk5: 5508a 10700143i bk6: 5812a 10699222i bk7: 5968a 10694028i bk8: 5668a 10696203i bk9: 5644a 10699052i bk10: 5916a 10691100i bk11: 5812a 10697732i bk12: 6288a 10691130i bk13: 6356a 10692221i bk14: 6488a 10682836i bk15: 6476a 10684651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362562
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10646765 n_act=13725 n_pre=13709 n_req=32053 n_rd=94016 n_write=21116 bw_util=0.02134
n_activity=524132 dram_eff=0.4393
bk0: 5780a 10702769i bk1: 5936a 10699188i bk2: 5692a 10700945i bk3: 5620a 10700146i bk4: 5680a 10699713i bk5: 5724a 10697293i bk6: 5700a 10701534i bk7: 5728a 10700811i bk8: 5596a 10693745i bk9: 5660a 10696618i bk10: 5736a 10695545i bk11: 5760a 10695643i bk12: 6260a 10694046i bk13: 6124a 10694429i bk14: 6556a 10683949i bk15: 6464a 10685684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352691
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10646935 n_act=13797 n_pre=13781 n_req=32207 n_rd=93676 n_write=21142 bw_util=0.02128
n_activity=525308 dram_eff=0.4371
bk0: 5932a 10698106i bk1: 5928a 10694906i bk2: 5600a 10699961i bk3: 5628a 10702308i bk4: 5676a 10701445i bk5: 5528a 10697943i bk6: 5668a 10701543i bk7: 5760a 10697541i bk8: 5640a 10692415i bk9: 5524a 10696743i bk10: 5720a 10693934i bk11: 5624a 10696822i bk12: 6300a 10691261i bk13: 6268a 10692116i bk14: 6400a 10688821i bk15: 6480a 10683695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647888 n_act=13656 n_pre=13640 n_req=31761 n_rd=93464 n_write=20683 bw_util=0.02116
n_activity=520994 dram_eff=0.4382
bk0: 5920a 10701073i bk1: 5820a 10695778i bk2: 5444a 10702956i bk3: 5332a 10704649i bk4: 5736a 10699224i bk5: 5704a 10692865i bk6: 5748a 10704260i bk7: 5712a 10699811i bk8: 5548a 10695259i bk9: 5636a 10692515i bk10: 5756a 10696706i bk11: 5600a 10700047i bk12: 6260a 10695289i bk13: 6364a 10688206i bk14: 6536a 10686125i bk15: 6348a 10685754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359734
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10789331 n_nop=10647794 n_act=13687 n_pre=13671 n_req=31775 n_rd=93428 n_write=20751 bw_util=0.02117
n_activity=520087 dram_eff=0.4391
bk0: 5884a 10697392i bk1: 5992a 10697541i bk2: 5552a 10702302i bk3: 5544a 10700497i bk4: 5560a 10700746i bk5: 5524a 10696350i bk6: 5820a 10700274i bk7: 5632a 10701162i bk8: 5592a 10694967i bk9: 5604a 10694532i bk10: 5740a 10694845i bk11: 5524a 10696384i bk12: 6264a 10691072i bk13: 6348a 10688782i bk14: 6456a 10685290i bk15: 6392a 10685809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11668, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 6
L2_cache_bank[1]: Access = 211067, Miss = 11775, Miss_rate = 0.056, Pending_hits = 1594, Reservation_fails = 5
L2_cache_bank[2]: Access = 210211, Miss = 11604, Miss_rate = 0.055, Pending_hits = 1593, Reservation_fails = 13
L2_cache_bank[3]: Access = 210680, Miss = 11700, Miss_rate = 0.056, Pending_hits = 1585, Reservation_fails = 12
L2_cache_bank[4]: Access = 210288, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1599, Reservation_fails = 12
L2_cache_bank[5]: Access = 211136, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1628, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 6
L2_cache_bank[7]: Access = 210047, Miss = 11590, Miss_rate = 0.055, Pending_hits = 1555, Reservation_fails = 15
L2_cache_bank[8]: Access = 211072, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1612, Reservation_fails = 15
L2_cache_bank[9]: Access = 210701, Miss = 11665, Miss_rate = 0.055, Pending_hits = 1546, Reservation_fails = 9
L2_cache_bank[10]: Access = 211012, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1593, Reservation_fails = 4
L2_cache_bank[11]: Access = 210803, Miss = 11698, Miss_rate = 0.055, Pending_hits = 1586, Reservation_fails = 12
L2_cache_bank[12]: Access = 211213, Miss = 11893, Miss_rate = 0.056, Pending_hits = 1683, Reservation_fails = 6
L2_cache_bank[13]: Access = 211616, Miss = 11873, Miss_rate = 0.056, Pending_hits = 1572, Reservation_fails = 12
L2_cache_bank[14]: Access = 210687, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1560, Reservation_fails = 1
L2_cache_bank[15]: Access = 211362, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1606, Reservation_fails = 8
L2_cache_bank[16]: Access = 245379, Miss = 11734, Miss_rate = 0.048, Pending_hits = 1867, Reservation_fails = 3
L2_cache_bank[17]: Access = 210474, Miss = 11685, Miss_rate = 0.056, Pending_hits = 1540, Reservation_fails = 16
L2_cache_bank[18]: Access = 209302, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 16
L2_cache_bank[19]: Access = 209012, Miss = 11629, Miss_rate = 0.056, Pending_hits = 1550, Reservation_fails = 16
L2_cache_bank[20]: Access = 208811, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1580, Reservation_fails = 9
L2_cache_bank[21]: Access = 209749, Miss = 11640, Miss_rate = 0.055, Pending_hits = 1512, Reservation_fails = 3
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 257996
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 35155
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3249998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2132
	minimum = 6
	maximum = 76
Network latency average = 10.8583
	minimum = 6
	maximum = 59
Slowest packet = 9322083
Flit latency average = 10.195
	minimum = 6
	maximum = 58
Slowest flit = 16048866
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000539266
	minimum = 0.000446543 (at node 6)
	maximum = 0.000620563 (at node 34)
Accepted packet rate average = 0.000539266
	minimum = 0.000446543 (at node 6)
	maximum = 0.000620563 (at node 34)
Injected flit rate average = 0.000808899
	minimum = 0.000446543 (at node 6)
	maximum = 0.00123948 (at node 34)
Accepted flit rate average= 0.000808899
	minimum = 0.000605788 (at node 44)
	maximum = 0.000998155 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3739 (21 samples)
	minimum = 6 (21 samples)
	maximum = 474.143 (21 samples)
Network latency average = 20.5957 (21 samples)
	minimum = 6 (21 samples)
	maximum = 350.762 (21 samples)
Flit latency average = 21.2937 (21 samples)
	minimum = 6 (21 samples)
	maximum = 350 (21 samples)
Fragmentation average = 0.00611138 (21 samples)
	minimum = 0 (21 samples)
	maximum = 125.571 (21 samples)
Injected packet rate average = 0.0304147 (21 samples)
	minimum = 0.0246038 (21 samples)
	maximum = 0.101178 (21 samples)
Accepted packet rate average = 0.0304147 (21 samples)
	minimum = 0.0246038 (21 samples)
	maximum = 0.101178 (21 samples)
Injected flit rate average = 0.0467795 (21 samples)
	minimum = 0.0317355 (21 samples)
	maximum = 0.125145 (21 samples)
Accepted flit rate average = 0.0467795 (21 samples)
	minimum = 0.0339268 (21 samples)
	maximum = 0.189636 (21 samples)
Injected packet size average = 1.53805 (21 samples)
Accepted packet size average = 1.53805 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 51 sec (7791 sec)
gpgpu_simulation_rate = 16790 (inst/sec)
gpgpu_simulation_rate = 1351 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3183
gpu_sim_insn = 4446804
gpu_ipc =    1397.0481
gpu_tot_sim_cycle = 10754299
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      12.5776
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3400210
gpu_stall_icnt2sh    = 11461445
partiton_reqs_in_parallel = 70026
partiton_reqs_in_parallel_total    = 124432110
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5770
partiton_reqs_in_parallel_util = 70026
partiton_reqs_in_parallel_util_total    = 124432110
gpu_sim_cycle_parition_util = 3183
gpu_tot_sim_cycle_parition_util    = 5801811
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4474
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.3176 GB/Sec
L2_BW_total  =      41.1940 GB/Sec
gpu_total_sim_rate=17330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6975, 7479, 7200, 7283, 7727, 7344, 7043, 7648, 6596, 7065, 7033, 6764, 7674, 6999, 6651, 7001, 6144, 6715, 6364, 6636, 6301, 6382, 6160, 6854, 6558, 6234, 6457, 6466, 6094, 6842, 6593, 6633, 6215, 6568, 6329, 6063, 6175, 5736, 6175, 5603, 6216, 5844, 6113, 6162, 6063, 5844, 5941, 5841, 6285, 5819, 6051, 5369, 4989, 5924, 5878, 5320, 5431, 5755, 5650, 5479, 5445, 5532, 5604, 5892, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 12989406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12909449
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 75071
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15962240	W0_Idle:136532035	W0_Scoreboard:162486428	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1433 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1820 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10518283 
mrq_lat_table:186891 	4871 	5944 	37174 	22541 	14329 	18331 	26597 	26746 	7789 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3445207 	1065774 	37697 	17235 	7278 	7817 	18429 	20091 	12538 	16984 	24493 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1035504 	243173 	1438049 	828524 	447146 	485358 	78999 	5383 	5144 	6592 	7848 	18222 	19782 	12501 	16984 	24493 	205 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	860526 	846060 	1545316 	226117 	24680 	561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	53763 	1065355 	49788 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2479 	585 	316 	164 	47 	35 	48 	58 	40 	33 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        45        51        47        16        16        16        16        31        29        41        44        47        47        43        44 
dram[1]:        47        43        28        37        16        16        17        16        30        30        45        38        45        42        37        47 
dram[2]:        47        40        23        51        16        16        16        16        30        30        46        45        46        47        44        41 
dram[3]:        44        46        48        48        17        16        16        16        30        30        44        44        46        43        47        44 
dram[4]:        39        45        52        45        16        16        16        16        30        30        42        42        44        29        46        46 
dram[5]:        45        45        48        47        16        16        16        16        31        30        42        40        42        40        45        43 
dram[6]:        48        43        45        41        16        16        17        16        30        29        41        29        45        48        46        41 
dram[7]:        41        43        45        44        16        16        16        16        30        29        42        42        42        45        40        49 
dram[8]:        43        46        44        36        16        16        17        16        30        30        42        46        97        44        43        44 
dram[9]:        44        44        44        41        16        16        16        16        34        33        32        45        35        44        48        47 
dram[10]:        34        40        28        42        17        16        16        16        34        33        43        44        46        46        47        45 
maximum service time to same row:
dram[0]:    229871    242662    237160    235758    235632    231346    237273    239092    230515    228263    234712    452657    336447    461632    368704    267826 
dram[1]:    234564    272018    240050    230925    426682    254494    230924    305023    369710    231957    601851    237670    463499    431748    459711    231825 
dram[2]:    453091    282607    454957    240323    274365    229035    419435    312635    279588    231443    235384    251124    427152    277034    481628    231841 
dram[3]:    234325    237135    235208    276391    243975    246665    247164    238389    221383    246846    402990    462202    276967    420785    299014    231844 
dram[4]:    238577    235754    235606    235380    237078    237975    232035    231235    420524    287865    236290    241597    240950    452495    345740    234228 
dram[5]:    288292    239138    272650    242341    244680    430988    263411    240612    240192    228244    245088    238841    305212    240001    457126    461766 
dram[6]:    231935    434476    254292    290794    232192    420401    420899    272640    451500    221488    241408    238444    232482    307213    337458    425354 
dram[7]:    263588    230428    237801    226785    256140    239081    245519    246683    233866    231940    236332    236458    461168    490637    230541    239045 
dram[8]:    464685    261577    260024    240714    237604    342344    239536    229745    457438    261834    229128    262217    383668    234655    429484    233862 
dram[9]:    234429    268644    252558    282051    231288    431004    232087    231868    454639    270640    454163    236753    259015    239325    231853    425089 
dram[10]:    237016    231410    288259    452846    232484    232193    232190    232200    229356    233797    422869    240339    276729    426774    242346    427017 
average row accesses per activate:
dram[0]:  2.411192  2.456683  2.574648  2.750774  2.252326  2.292771  2.152100  2.230310  2.148936  2.129103  2.287952  2.354916  2.468227  2.503937  2.220978  2.272016 
dram[1]:  2.443142  2.443373  2.480110  2.600000  2.279040  2.191489  2.137369  2.192575  2.267920  2.305454  2.417193  2.330200  2.388383  2.366337  2.244734  2.266932 
dram[2]:  2.409201  2.431791  2.508499  2.565093  2.354680  2.293556  2.230950  2.164262  2.206257  2.256691  2.341076  2.343638  2.426304  2.434924  2.218504  2.252465 
dram[3]:  2.496887  2.480720  2.652299  2.503347  2.209906  2.255952  2.171329  2.175520  2.261822  2.182681  2.342592  2.365501  2.414163  2.376667  2.236166  2.293692 
dram[4]:  2.431466  2.468710  2.530471  2.553306  2.269368  2.294335  2.140430  2.108138  2.220705  2.210648  2.312572  2.316705  2.492152  2.374582  2.258812  2.339937 
dram[5]:  2.467081  2.466328  2.483266  2.611814  2.230496  2.239620  2.122004  2.209790  2.368235  2.274390  2.428396  2.292005  2.376216  2.397906  2.289070  2.289738 
dram[6]:  2.495192  2.432530  2.584450  2.539919  2.242611  2.139480  2.141447  2.168285  2.240593  2.215103  2.339061  2.372315  2.434928  2.476992  2.262183  2.274925 
dram[7]:  2.407960  2.485185  2.526316  2.580690  2.229117  2.241338  2.160000  2.167431  2.226328  2.270426  2.315851  2.418577  2.447489  2.459649  2.251707  2.284715 
dram[8]:  2.417983  2.454208  2.440523  2.540984  2.207747  2.159145  2.202781  2.101622  2.206621  2.138047  2.380668  2.395092  2.822148  2.450624  2.253535  2.260479 
dram[9]:  2.427340  2.467844  2.531162  2.651446  2.204805  2.182346  2.217290  2.182028  2.231035  2.263398  2.319396  2.423858  2.411830  2.392625  2.232422  2.240161 
dram[10]:  2.373044  2.501854  2.534722  2.621739  2.226716  2.214461  2.200227  2.148961  2.244496  2.242808  2.343195  2.271971  2.386463  2.425786  2.302513  2.215492 
average row locality = 351414/150776 = 2.330703
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1480      1470      1379      1374      1428      1441      1428      1419      1381      1398      1394      1420      1610      1604      1568      1649 
dram[1]:      1519      1505      1384      1382      1390      1401      1391      1416      1393      1376      1404      1439      1523      1552      1600      1629 
dram[2]:      1491      1498      1362      1374      1435      1429      1437      1452      1368      1368      1400      1439      1565      1607      1615      1625 
dram[3]:      1508      1449      1406      1396      1417      1415      1415      1411      1406      1357      1460      1414      1609      1553      1619      1595 
dram[4]:      1518      1445      1378      1429      1424      1415      1418      1401      1392      1385      1447      1437      1596      1547      1614      1606 
dram[5]:      1479      1438      1390      1386      1422      1422      1445      1431      1431      1341      1434      1421      1591      1622      1600      1637 
dram[6]:      1531      1521      1441      1411      1378      1377      1453      1492      1417      1411      1479      1453      1572      1589      1622      1619 
dram[7]:      1445      1484      1423      1405      1420      1431      1425      1432      1399      1415      1434      1440      1565      1531      1639      1616 
dram[8]:      1483      1482      1400      1407      1419      1382      1417      1440      1410      1381      1430      1406      1575      1567      1600      1620 
dram[9]:      1480      1455      1361      1333      1434      1426      1437      1428      1387      1409      1439      1400      1565      1591      1634      1587 
dram[10]:      1471      1498      1388      1386      1390      1381      1455      1408      1398      1401      1435      1381      1566      1587      1614      1598 
total reads: 257996
bank skew: 1649/1333 = 1.24
chip skew: 23766/23304 = 1.02
number of total write accesses:
dram[0]:       502       515       449       403       509       462       468       450       538       548       505       544       604       622       613       673 
dram[1]:       565       523       424       464       415       453       445       474       537       526       508       544       574       599       638       647 
dram[2]:       499       552       409       419       477       493       466       498       536       487       515       532       575       638       639       659 
dram[3]:       497       481       440       474       457       480       448       473       555       483       564       547       641       586       644       623 
dram[4]:       522       488       449       463       480       448       472       490       560       525       558       560       627       583       629       638 
dram[5]:       507       503       465       471       465       466       503       465       582       524       550       557       607       668       641       639 
dram[6]:       545       498       487       466       443       433       500       518       548       525       563       535       617       618       699       640 
dram[7]:       491       529       497       466       448       445       519       458       529       558       553       565       579       572       669       671 
dram[8]:       507       501       467       453       462       436       484       504       523       524       565       546       948       592       631       645 
dram[9]:       491       502       426       409       493       453       461       466       554       576       558       510       596       615       652       633 
dram[10]:       501       526       437       423       427       426       479       453       539       548       545       532       620       652       677       633 
total reads: 93418
bank skew: 948/403 = 2.35
chip skew: 8788/8336 = 1.05
average mf latency per bank:
dram[0]:      23953     24107     26905     27378     27048     30100     29272     30374     23773     23235     23724     22020     20018     20896     20610     19850
dram[1]:      23394     23746     27257     27253     29474     29264     29023     28900     25070     24153     22250     22311     21069     20559     20426     20581
dram[2]:      23962     24046     26089     27291     28889     28158     28894     28127     23709     24307     22575     22390     20322     20701     20391     20591
dram[3]:      24901     24790     28221     26191     28444     29190     28025     29325     23180     24558     21983     21558     19748     21123     20282     20650
dram[4]:      23103     25402     26549     26973     29027     29691     28055     28330     24605     23862     21864     21642     20045     21215     21322     20841
dram[5]:      24638     23916     26637     25773     28288     28544     28595     27788     22856     22921     21825     22412     19207     20416     21110     20938
dram[6]:      23113     23179     26369     25981     29206     29326     28039     28629     24534     24033     21850     22264     20010     19917     19601     20276
dram[7]:      23798     23910     25775     26019     28124     28236     26617     29014     24190     23727     22033     21812     21343     20688     20115     19956
dram[8]:      24010     23792     25970     26613     29153     29215     28475     28741     24129     24854     21953     22977     21323     21554     20640     20596
dram[9]:      24904     25001     26762     27212     27504     28389     28984     29013     23415     23213     21707     22730     19921     21295     20149     20206
dram[10]:      22905     23673     26485     27542     29510     30915     29161     28217     23548     24073     22721     21862     20640     19359     19945     20712
maximum mf latency per bank:
dram[0]:     318508    318553    258825    258826    259144    318457    318387    318449    318485    259181    258182    235367    340765    258160    347174    318528
dram[1]:     318432    318444    318401    318488    318474    259025    259253    336944    318453    259231    235502    235190    258194    235389    258152    318442
dram[2]:     258204    318411    318469    318405    318464    318408    259127    318396    259092    259157    235343    258118    257939    258157    258210    258066
dram[3]:     318546    318529    318463    318437    318535    318490    318509    318467    259138    259018    258185    257876    257993    258010    258005    347177
dram[4]:     318488    421602    421606    318509    318467    318578    318447    259271    258911    258964    235380    258080    258138    258384    318533    318469
dram[5]:     355874    272599    421602    318390    318444    318465    318484    318461    258868    258930    257771    235418    258112    258206    258234    258268
dram[6]:     318503    258241    318433    318504    318462    318502    318407    318529    259175    259036    258201    257982    347171    258203    318496    318480
dram[7]:     318464    318487    259314    318534    318474    318420    318409    280891    318405    318499    257935    258126    258256    258216    318473    318449
dram[8]:     318546    266788    318545    259231    318473    318474    318456    318442    318409    259240    258218    258030    258212    258215    318547    318484
dram[9]:     318525    318488    318409    318460    318480    318577    318575    318585    259106    318444    257925    258104    258161    258158    258049    258045
dram[10]:     318485    318524    318476    318552    318466    318467    318459    318460    318410    318402    258218    258176    258274    258113    318487    318480
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10653424 n_act=13657 n_pre=13641 n_req=31848 n_rd=93772 n_write=20746 bw_util=0.02122
n_activity=522333 dram_eff=0.4385
bk0: 5920a 10698463i bk1: 5880a 10699049i bk2: 5516a 10705367i bk3: 5496a 10709393i bk4: 5712a 10701713i bk5: 5764a 10699785i bk6: 5712a 10704337i bk7: 5676a 10707977i bk8: 5524a 10704981i bk9: 5592a 10701411i bk10: 5576a 10704697i bk11: 5680a 10700296i bk12: 6440a 10696149i bk13: 6416a 10692778i bk14: 6272a 10691879i bk15: 6596a 10687102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372917
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10654275 n_act=13587 n_pre=13571 n_req=31640 n_rd=93216 n_write=20591 bw_util=0.02108
n_activity=519978 dram_eff=0.4377
bk0: 6076a 10698567i bk1: 6020a 10702390i bk2: 5536a 10708410i bk3: 5528a 10707719i bk4: 5560a 10708747i bk5: 5604a 10708530i bk6: 5564a 10708911i bk7: 5664a 10710178i bk8: 5572a 10706679i bk9: 5504a 10701921i bk10: 5616a 10706517i bk11: 5756a 10701227i bk12: 6092a 10702117i bk13: 6208a 10697676i bk14: 6400a 10690956i bk15: 6516a 10689151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10653396 n_act=13656 n_pre=13640 n_req=31859 n_rd=93860 n_write=20688 bw_util=0.02122
n_activity=524497 dram_eff=0.4368
bk0: 5964a 10699368i bk1: 5992a 10698651i bk2: 5448a 10709714i bk3: 5496a 10707998i bk4: 5740a 10704754i bk5: 5716a 10702719i bk6: 5748a 10705072i bk7: 5808a 10704741i bk8: 5472a 10704025i bk9: 5472a 10704934i bk10: 5600a 10708079i bk11: 5756a 10702120i bk12: 6260a 10698414i bk13: 6428a 10695423i bk14: 6460a 10692316i bk15: 6500a 10687881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10653585 n_act=13650 n_pre=13634 n_req=31823 n_rd=93720 n_write=20651 bw_util=0.02119
n_activity=524083 dram_eff=0.4365
bk0: 6032a 10700440i bk1: 5796a 10700691i bk2: 5624a 10704915i bk3: 5584a 10705640i bk4: 5668a 10704995i bk5: 5660a 10705902i bk6: 5660a 10710051i bk7: 5644a 10706532i bk8: 5624a 10702780i bk9: 5428a 10705706i bk10: 5840a 10703567i bk11: 5656a 10702476i bk12: 6436a 10699279i bk13: 6212a 10697701i bk14: 6476a 10692882i bk15: 6380a 10690720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10652981 n_act=13729 n_pre=13713 n_req=31944 n_rd=93808 n_write=21009 bw_util=0.02127
n_activity=527072 dram_eff=0.4357
bk0: 6072a 10701491i bk1: 5780a 10701316i bk2: 5512a 10709338i bk3: 5716a 10708311i bk4: 5696a 10700376i bk5: 5660a 10700651i bk6: 5672a 10703952i bk7: 5604a 10701847i bk8: 5568a 10696455i bk9: 5540a 10700036i bk10: 5788a 10699804i bk11: 5748a 10699168i bk12: 6384a 10697399i bk13: 6188a 10700185i bk14: 6456a 10691647i bk15: 6424a 10691119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366691
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10652629 n_act=13718 n_pre=13702 n_req=32103 n_rd=93960 n_write=21231 bw_util=0.02134
n_activity=528660 dram_eff=0.4358
bk0: 5916a 10703510i bk1: 5752a 10704684i bk2: 5560a 10704583i bk3: 5544a 10705844i bk4: 5688a 10702665i bk5: 5688a 10702019i bk6: 5780a 10703423i bk7: 5724a 10706412i bk8: 5724a 10698774i bk9: 5364a 10699520i bk10: 5736a 10702818i bk11: 5684a 10702937i bk12: 6364a 10696335i bk13: 6488a 10692963i bk14: 6400a 10693840i bk15: 6548a 10690264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362212
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10651082 n_act=13915 n_pre=13899 n_req=32401 n_rd=95064 n_write=21280 bw_util=0.02155
n_activity=530599 dram_eff=0.4385
bk0: 6124a 10702351i bk1: 6084a 10699410i bk2: 5764a 10707058i bk3: 5644a 10702839i bk4: 5512a 10705126i bk5: 5508a 10706052i bk6: 5812a 10705131i bk7: 5968a 10699937i bk8: 5668a 10702112i bk9: 5644a 10704961i bk10: 5916a 10697009i bk11: 5812a 10703641i bk12: 6288a 10697039i bk13: 6356a 10698130i bk14: 6488a 10688745i bk15: 6476a 10690560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362363
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10652674 n_act=13725 n_pre=13709 n_req=32053 n_rd=94016 n_write=21116 bw_util=0.02133
n_activity=524132 dram_eff=0.4393
bk0: 5780a 10708678i bk1: 5936a 10705097i bk2: 5692a 10706854i bk3: 5620a 10706055i bk4: 5680a 10705622i bk5: 5724a 10703202i bk6: 5700a 10707443i bk7: 5728a 10706720i bk8: 5596a 10699654i bk9: 5660a 10702527i bk10: 5736a 10701454i bk11: 5760a 10701552i bk12: 6260a 10699955i bk13: 6124a 10700338i bk14: 6556a 10689858i bk15: 6464a 10691593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352498
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10652844 n_act=13797 n_pre=13781 n_req=32207 n_rd=93676 n_write=21142 bw_util=0.02127
n_activity=525308 dram_eff=0.4371
bk0: 5932a 10704015i bk1: 5928a 10700815i bk2: 5600a 10705870i bk3: 5628a 10708217i bk4: 5676a 10707354i bk5: 5528a 10703852i bk6: 5668a 10707452i bk7: 5760a 10703450i bk8: 5640a 10698324i bk9: 5524a 10702652i bk10: 5720a 10699843i bk11: 5624a 10702731i bk12: 6300a 10697170i bk13: 6268a 10698025i bk14: 6400a 10694730i bk15: 6480a 10689604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10653797 n_act=13656 n_pre=13640 n_req=31761 n_rd=93464 n_write=20683 bw_util=0.02115
n_activity=520994 dram_eff=0.4382
bk0: 5920a 10706982i bk1: 5820a 10701687i bk2: 5444a 10708865i bk3: 5332a 10710558i bk4: 5736a 10705133i bk5: 5704a 10698774i bk6: 5748a 10710169i bk7: 5712a 10705720i bk8: 5548a 10701168i bk9: 5636a 10698424i bk10: 5756a 10702615i bk11: 5600a 10705956i bk12: 6260a 10701198i bk13: 6364a 10694115i bk14: 6536a 10692034i bk15: 6348a 10691663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10795240 n_nop=10653703 n_act=13687 n_pre=13671 n_req=31775 n_rd=93428 n_write=20751 bw_util=0.02115
n_activity=520087 dram_eff=0.4391
bk0: 5884a 10703301i bk1: 5992a 10703450i bk2: 5552a 10708211i bk3: 5544a 10706406i bk4: 5560a 10706655i bk5: 5524a 10702259i bk6: 5820a 10706183i bk7: 5632a 10707071i bk8: 5592a 10700876i bk9: 5604a 10700441i bk10: 5740a 10700754i bk11: 5524a 10702293i bk12: 6264a 10696981i bk13: 6348a 10694691i bk14: 6456a 10691199i bk15: 6392a 10691718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11668, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 6
L2_cache_bank[1]: Access = 211439, Miss = 11775, Miss_rate = 0.056, Pending_hits = 1594, Reservation_fails = 5
L2_cache_bank[2]: Access = 210583, Miss = 11604, Miss_rate = 0.055, Pending_hits = 1593, Reservation_fails = 13
L2_cache_bank[3]: Access = 211052, Miss = 11700, Miss_rate = 0.055, Pending_hits = 1585, Reservation_fails = 12
L2_cache_bank[4]: Access = 210660, Miss = 11673, Miss_rate = 0.055, Pending_hits = 1599, Reservation_fails = 12
L2_cache_bank[5]: Access = 211508, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1628, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1611, Reservation_fails = 6
L2_cache_bank[7]: Access = 210419, Miss = 11590, Miss_rate = 0.055, Pending_hits = 1555, Reservation_fails = 15
L2_cache_bank[8]: Access = 211444, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1612, Reservation_fails = 15
L2_cache_bank[9]: Access = 211073, Miss = 11665, Miss_rate = 0.055, Pending_hits = 1546, Reservation_fails = 9
L2_cache_bank[10]: Access = 211384, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1593, Reservation_fails = 4
L2_cache_bank[11]: Access = 211175, Miss = 11698, Miss_rate = 0.055, Pending_hits = 1586, Reservation_fails = 12
L2_cache_bank[12]: Access = 211585, Miss = 11893, Miss_rate = 0.056, Pending_hits = 1683, Reservation_fails = 6
L2_cache_bank[13]: Access = 211988, Miss = 11873, Miss_rate = 0.056, Pending_hits = 1572, Reservation_fails = 12
L2_cache_bank[14]: Access = 211059, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1560, Reservation_fails = 1
L2_cache_bank[15]: Access = 211734, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1606, Reservation_fails = 8
L2_cache_bank[16]: Access = 245750, Miss = 11734, Miss_rate = 0.048, Pending_hits = 1867, Reservation_fails = 3
L2_cache_bank[17]: Access = 210842, Miss = 11685, Miss_rate = 0.055, Pending_hits = 1540, Reservation_fails = 16
L2_cache_bank[18]: Access = 209670, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 16
L2_cache_bank[19]: Access = 209380, Miss = 11629, Miss_rate = 0.056, Pending_hits = 1550, Reservation_fails = 16
L2_cache_bank[20]: Access = 209183, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1580, Reservation_fails = 9
L2_cache_bank[21]: Access = 210121, Miss = 11640, Miss_rate = 0.055, Pending_hits = 1512, Reservation_fails = 3
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 257996
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 35155
L2_total_cache_reservation_fails = 207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3258169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 205
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.21644
	minimum = 6
	maximum = 52
Network latency average = 9.02913
	minimum = 6
	maximum = 38
Slowest packet = 9333207
Flit latency average = 8.838
	minimum = 6
	maximum = 37
Slowest flit = 16071673
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513576
	minimum = 0.0452546 (at node 0)
	maximum = 0.0584538 (at node 28)
Accepted packet rate average = 0.0513576
	minimum = 0.0452546 (at node 0)
	maximum = 0.0584538 (at node 28)
Injected flit rate average = 0.0770365
	minimum = 0.0452546 (at node 0)
	maximum = 0.116908 (at node 28)
Accepted flit rate average= 0.0770365
	minimum = 0.0578253 (at node 45)
	maximum = 0.0955374 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2759 (22 samples)
	minimum = 6 (22 samples)
	maximum = 454.955 (22 samples)
Network latency average = 20.0699 (22 samples)
	minimum = 6 (22 samples)
	maximum = 336.545 (22 samples)
Flit latency average = 20.7276 (22 samples)
	minimum = 6 (22 samples)
	maximum = 335.773 (22 samples)
Fragmentation average = 0.00583359 (22 samples)
	minimum = 0 (22 samples)
	maximum = 119.864 (22 samples)
Injected packet rate average = 0.0313667 (22 samples)
	minimum = 0.0255425 (22 samples)
	maximum = 0.0992361 (22 samples)
Accepted packet rate average = 0.0313667 (22 samples)
	minimum = 0.0255425 (22 samples)
	maximum = 0.0992361 (22 samples)
Injected flit rate average = 0.0481548 (22 samples)
	minimum = 0.03235 (22 samples)
	maximum = 0.124771 (22 samples)
Accepted flit rate average = 0.0481548 (22 samples)
	minimum = 0.0350131 (22 samples)
	maximum = 0.185359 (22 samples)
Injected packet size average = 1.53522 (22 samples)
Accepted packet size average = 1.53522 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 5 sec (7805 sec)
gpgpu_simulation_rate = 17330 (inst/sec)
gpgpu_simulation_rate = 1377 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 164432 Tlb_hit: 157977 Tlb_miss: 6455 Tlb_hit_rate: 0.960744
Shader1: Tlb_access: 164668 Tlb_hit: 157857 Tlb_miss: 6811 Tlb_hit_rate: 0.958638
Shader2: Tlb_access: 172011 Tlb_hit: 165316 Tlb_miss: 6695 Tlb_hit_rate: 0.961078
Shader3: Tlb_access: 169613 Tlb_hit: 162861 Tlb_miss: 6752 Tlb_hit_rate: 0.960192
Shader4: Tlb_access: 162597 Tlb_hit: 155808 Tlb_miss: 6789 Tlb_hit_rate: 0.958246
Shader5: Tlb_access: 169344 Tlb_hit: 162396 Tlb_miss: 6948 Tlb_hit_rate: 0.958971
Shader6: Tlb_access: 170832 Tlb_hit: 163919 Tlb_miss: 6913 Tlb_hit_rate: 0.959533
Shader7: Tlb_access: 164511 Tlb_hit: 157587 Tlb_miss: 6924 Tlb_hit_rate: 0.957912
Shader8: Tlb_access: 169457 Tlb_hit: 162618 Tlb_miss: 6839 Tlb_hit_rate: 0.959642
Shader9: Tlb_access: 169461 Tlb_hit: 162513 Tlb_miss: 6948 Tlb_hit_rate: 0.958999
Shader10: Tlb_access: 169740 Tlb_hit: 162891 Tlb_miss: 6849 Tlb_hit_rate: 0.959650
Shader11: Tlb_access: 165911 Tlb_hit: 159108 Tlb_miss: 6803 Tlb_hit_rate: 0.958996
Shader12: Tlb_access: 172103 Tlb_hit: 165059 Tlb_miss: 7044 Tlb_hit_rate: 0.959071
Shader13: Tlb_access: 169369 Tlb_hit: 162666 Tlb_miss: 6703 Tlb_hit_rate: 0.960424
Shader14: Tlb_access: 163618 Tlb_hit: 156716 Tlb_miss: 6902 Tlb_hit_rate: 0.957816
Shader15: Tlb_access: 165938 Tlb_hit: 158812 Tlb_miss: 7126 Tlb_hit_rate: 0.957056
Shader16: Tlb_access: 163751 Tlb_hit: 156845 Tlb_miss: 6906 Tlb_hit_rate: 0.957826
Shader17: Tlb_access: 164068 Tlb_hit: 157517 Tlb_miss: 6551 Tlb_hit_rate: 0.960071
Shader18: Tlb_access: 164875 Tlb_hit: 158190 Tlb_miss: 6685 Tlb_hit_rate: 0.959454
Shader19: Tlb_access: 165014 Tlb_hit: 158070 Tlb_miss: 6944 Tlb_hit_rate: 0.957919
Shader20: Tlb_access: 160050 Tlb_hit: 153233 Tlb_miss: 6817 Tlb_hit_rate: 0.957407
Shader21: Tlb_access: 159682 Tlb_hit: 153054 Tlb_miss: 6628 Tlb_hit_rate: 0.958493
Shader22: Tlb_access: 163679 Tlb_hit: 157175 Tlb_miss: 6504 Tlb_hit_rate: 0.960264
Shader23: Tlb_access: 161446 Tlb_hit: 154778 Tlb_miss: 6668 Tlb_hit_rate: 0.958698
Shader24: Tlb_access: 159288 Tlb_hit: 152799 Tlb_miss: 6489 Tlb_hit_rate: 0.959262
Shader25: Tlb_access: 163389 Tlb_hit: 156840 Tlb_miss: 6549 Tlb_hit_rate: 0.959918
Shader26: Tlb_access: 163171 Tlb_hit: 156605 Tlb_miss: 6566 Tlb_hit_rate: 0.959760
Shader27: Tlb_access: 167153 Tlb_hit: 160235 Tlb_miss: 6918 Tlb_hit_rate: 0.958613
Tlb_tot_access: 4639171 Tlb_tot_hit: 4449445, Tlb_tot_miss: 189726, Tlb_tot_hit_rate: 0.959103
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 935 Tlb_invalidate: 721 Tlb_evict: 0 Tlb_page_evict: 721
Shader1: Tlb_validate: 941 Tlb_invalidate: 709 Tlb_evict: 0 Tlb_page_evict: 709
Shader2: Tlb_validate: 930 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader3: Tlb_validate: 939 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader4: Tlb_validate: 920 Tlb_invalidate: 702 Tlb_evict: 0 Tlb_page_evict: 702
Shader5: Tlb_validate: 922 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader6: Tlb_validate: 935 Tlb_invalidate: 719 Tlb_evict: 0 Tlb_page_evict: 719
Shader7: Tlb_validate: 933 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader8: Tlb_validate: 942 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader9: Tlb_validate: 947 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader10: Tlb_validate: 941 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader11: Tlb_validate: 913 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader12: Tlb_validate: 963 Tlb_invalidate: 723 Tlb_evict: 0 Tlb_page_evict: 723
Shader13: Tlb_validate: 945 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Shader14: Tlb_validate: 942 Tlb_invalidate: 722 Tlb_evict: 0 Tlb_page_evict: 722
Shader15: Tlb_validate: 939 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader16: Tlb_validate: 931 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader17: Tlb_validate: 929 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader18: Tlb_validate: 928 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader19: Tlb_validate: 946 Tlb_invalidate: 725 Tlb_evict: 0 Tlb_page_evict: 725
Shader20: Tlb_validate: 916 Tlb_invalidate: 701 Tlb_evict: 0 Tlb_page_evict: 701
Shader21: Tlb_validate: 936 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader22: Tlb_validate: 936 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader23: Tlb_validate: 924 Tlb_invalidate: 706 Tlb_evict: 0 Tlb_page_evict: 706
Shader24: Tlb_validate: 927 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader25: Tlb_validate: 926 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader26: Tlb_validate: 930 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader27: Tlb_validate: 939 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Tlb_tot_valiate: 26155 Tlb_invalidate: 19946, Tlb_tot_evict: 0, Tlb_tot_evict page: 19946
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788662 Trashed: 1 | Total 43
Shader1: Page: 786964 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Total 40
Shader2: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Total 37
Shader3: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 2 | Page: 788441 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Total 40
Shader4: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788611 Trashed: 1 | Total 34
Shader5: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Total 34
Shader6: Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787581 Trashed: 2 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788615 Trashed: 2 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 38
Shader7: Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 38
Shader8: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 37
Shader9: Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Total 39
Shader10: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Total 36
Shader11: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Total 42
Shader12: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Total 43
Shader13: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 2 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Total 46
Shader14: Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 788198 Trashed: 2 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 2 | Page: 788201 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 42
Shader15: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Total 40
Shader16: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Total 42
Shader17: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 2 | Page: 788483 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Total 43
Shader18: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Total 40
Shader19: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788177 Trashed: 2 | Page: 788213 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788654 Trashed: 2 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Total 46
Shader20: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Total 40
Shader21: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Total 40
Shader22: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 2 | Page: 788582 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788665 Trashed: 1 | Total 37
Shader23: Page: 786968 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788667 Trashed: 1 | Total 35
Shader24: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 2 | Page: 788420 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788647 Trashed: 1 | Total 36
Shader25: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 42
Shader26: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Total 38
Shader27: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 2 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788597 Trashed: 1 | Total 45
Tlb_tot_thrash: 1113
========================================Page fault statistics==============================
Shader0: Page_table_access:6455 Page_hit: 4101 Page_miss: 2354 Page_hit_rate: 0.635321
Shader1: Page_table_access:6811 Page_hit: 4266 Page_miss: 2545 Page_hit_rate: 0.626340
Shader2: Page_table_access:6695 Page_hit: 4276 Page_miss: 2419 Page_hit_rate: 0.638686
Shader3: Page_table_access:6752 Page_hit: 4358 Page_miss: 2394 Page_hit_rate: 0.645438
Shader4: Page_table_access:6789 Page_hit: 4457 Page_miss: 2332 Page_hit_rate: 0.656503
Shader5: Page_table_access:6948 Page_hit: 4489 Page_miss: 2459 Page_hit_rate: 0.646085
Shader6: Page_table_access:6913 Page_hit: 4292 Page_miss: 2621 Page_hit_rate: 0.620859
Shader7: Page_table_access:6924 Page_hit: 4440 Page_miss: 2484 Page_hit_rate: 0.641248
Shader8: Page_table_access:6839 Page_hit: 4459 Page_miss: 2380 Page_hit_rate: 0.651996
Shader9: Page_table_access:6948 Page_hit: 4474 Page_miss: 2474 Page_hit_rate: 0.643926
Shader10: Page_table_access:6849 Page_hit: 4377 Page_miss: 2472 Page_hit_rate: 0.639071
Shader11: Page_table_access:6803 Page_hit: 4423 Page_miss: 2380 Page_hit_rate: 0.650154
Shader12: Page_table_access:7044 Page_hit: 4504 Page_miss: 2540 Page_hit_rate: 0.639409
Shader13: Page_table_access:6703 Page_hit: 4307 Page_miss: 2396 Page_hit_rate: 0.642548
Shader14: Page_table_access:6902 Page_hit: 4448 Page_miss: 2454 Page_hit_rate: 0.644451
Shader15: Page_table_access:7126 Page_hit: 4693 Page_miss: 2433 Page_hit_rate: 0.658574
Shader16: Page_table_access:6906 Page_hit: 4498 Page_miss: 2408 Page_hit_rate: 0.651318
Shader17: Page_table_access:6551 Page_hit: 4089 Page_miss: 2462 Page_hit_rate: 0.624180
Shader18: Page_table_access:6685 Page_hit: 4303 Page_miss: 2382 Page_hit_rate: 0.643680
Shader19: Page_table_access:6944 Page_hit: 4363 Page_miss: 2581 Page_hit_rate: 0.628312
Shader20: Page_table_access:6817 Page_hit: 4391 Page_miss: 2426 Page_hit_rate: 0.644125
Shader21: Page_table_access:6628 Page_hit: 4263 Page_miss: 2365 Page_hit_rate: 0.643180
Shader22: Page_table_access:6504 Page_hit: 4068 Page_miss: 2436 Page_hit_rate: 0.625461
Shader23: Page_table_access:6668 Page_hit: 4312 Page_miss: 2356 Page_hit_rate: 0.646671
Shader24: Page_table_access:6489 Page_hit: 4010 Page_miss: 2479 Page_hit_rate: 0.617969
Shader25: Page_table_access:6549 Page_hit: 4187 Page_miss: 2362 Page_hit_rate: 0.639334
Shader26: Page_table_access:6566 Page_hit: 4208 Page_miss: 2358 Page_hit_rate: 0.640877
Shader27: Page_table_access:6918 Page_hit: 4614 Page_miss: 2304 Page_hit_rate: 0.666956
Page_table_tot_access: 189726 Page_tot_hit: 121670, Page_tot_miss 68056, Page_tot_hit_rate: 0.641293 Page_tot_fault: 129 Page_tot_pending: 66987
Total_memory_access_page_fault: 129, Average_latency: 7224352.500000
========================================Page thrashing statistics==============================
Page_validate: 7728 Page_evict_dirty: 64 Page_evict_not_dirty: 6144
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 5
Page: 787137 Thrashed: 5
Page: 787138 Thrashed: 5
Page: 787139 Thrashed: 5
Page: 787140 Thrashed: 5
Page: 787141 Thrashed: 5
Page: 787142 Thrashed: 5
Page: 787143 Thrashed: 5
Page: 787144 Thrashed: 5
Page: 787145 Thrashed: 5
Page: 787146 Thrashed: 5
Page: 787147 Thrashed: 5
Page: 787148 Thrashed: 5
Page: 787149 Thrashed: 5
Page: 787150 Thrashed: 5
Page: 787151 Thrashed: 5
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 5
Page: 787345 Thrashed: 5
Page: 787346 Thrashed: 5
Page: 787347 Thrashed: 5
Page: 787348 Thrashed: 5
Page: 787349 Thrashed: 5
Page: 787350 Thrashed: 5
Page: 787351 Thrashed: 5
Page: 787352 Thrashed: 5
Page: 787353 Thrashed: 5
Page: 787354 Thrashed: 5
Page: 787355 Thrashed: 5
Page: 787356 Thrashed: 5
Page: 787357 Thrashed: 5
Page: 787358 Thrashed: 5
Page: 787359 Thrashed: 5
Page: 787360 Thrashed: 5
Page: 787361 Thrashed: 5
Page: 787362 Thrashed: 5
Page: 787363 Thrashed: 5
Page: 787364 Thrashed: 5
Page: 787365 Thrashed: 5
Page: 787366 Thrashed: 5
Page: 787367 Thrashed: 5
Page: 787368 Thrashed: 5
Page: 787369 Thrashed: 5
Page: 787370 Thrashed: 5
Page: 787371 Thrashed: 5
Page: 787372 Thrashed: 5
Page: 787373 Thrashed: 5
Page: 787374 Thrashed: 5
Page: 787375 Thrashed: 5
Page: 787376 Thrashed: 5
Page: 787377 Thrashed: 5
Page: 787378 Thrashed: 5
Page: 787379 Thrashed: 5
Page: 787380 Thrashed: 5
Page: 787381 Thrashed: 5
Page: 787382 Thrashed: 5
Page: 787383 Thrashed: 5
Page: 787384 Thrashed: 5
Page: 787385 Thrashed: 5
Page: 787386 Thrashed: 5
Page: 787387 Thrashed: 5
Page: 787388 Thrashed: 5
Page: 787389 Thrashed: 5
Page: 787390 Thrashed: 5
Page: 787391 Thrashed: 5
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 5
Page: 787425 Thrashed: 5
Page: 787426 Thrashed: 5
Page: 787427 Thrashed: 5
Page: 787428 Thrashed: 5
Page: 787429 Thrashed: 5
Page: 787430 Thrashed: 5
Page: 787431 Thrashed: 5
Page: 787432 Thrashed: 5
Page: 787433 Thrashed: 5
Page: 787434 Thrashed: 5
Page: 787435 Thrashed: 5
Page: 787436 Thrashed: 5
Page: 787437 Thrashed: 5
Page: 787438 Thrashed: 5
Page: 787439 Thrashed: 5
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 5
Page: 787457 Thrashed: 5
Page: 787458 Thrashed: 5
Page: 787459 Thrashed: 5
Page: 787460 Thrashed: 5
Page: 787461 Thrashed: 5
Page: 787462 Thrashed: 5
Page: 787463 Thrashed: 5
Page: 787464 Thrashed: 5
Page: 787465 Thrashed: 5
Page: 787466 Thrashed: 5
Page: 787467 Thrashed: 5
Page: 787468 Thrashed: 5
Page: 787469 Thrashed: 5
Page: 787470 Thrashed: 5
Page: 787471 Thrashed: 5
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 5
Page: 787569 Thrashed: 5
Page: 787570 Thrashed: 5
Page: 787571 Thrashed: 5
Page: 787572 Thrashed: 5
Page: 787573 Thrashed: 5
Page: 787574 Thrashed: 5
Page: 787575 Thrashed: 5
Page: 787576 Thrashed: 5
Page: 787577 Thrashed: 5
Page: 787578 Thrashed: 5
Page: 787579 Thrashed: 5
Page: 787580 Thrashed: 5
Page: 787581 Thrashed: 5
Page: 787582 Thrashed: 5
Page: 787583 Thrashed: 5
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 5
Page: 787633 Thrashed: 5
Page: 787634 Thrashed: 5
Page: 787635 Thrashed: 5
Page: 787636 Thrashed: 5
Page: 787637 Thrashed: 5
Page: 787638 Thrashed: 5
Page: 787639 Thrashed: 5
Page: 787640 Thrashed: 5
Page: 787641 Thrashed: 5
Page: 787642 Thrashed: 5
Page: 787643 Thrashed: 5
Page: 787644 Thrashed: 5
Page: 787645 Thrashed: 5
Page: 787646 Thrashed: 5
Page: 787647 Thrashed: 5
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 1
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787678 Thrashed: 1
Page: 787679 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 1
Page: 787682 Thrashed: 1
Page: 787683 Thrashed: 1
Page: 787684 Thrashed: 1
Page: 787685 Thrashed: 1
Page: 787686 Thrashed: 1
Page: 787687 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 1
Page: 787695 Thrashed: 1
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 1
Page: 787700 Thrashed: 1
Page: 787701 Thrashed: 1
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 1
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787712 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787714 Thrashed: 1
Page: 787715 Thrashed: 1
Page: 787716 Thrashed: 1
Page: 787717 Thrashed: 1
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 1
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 1
Page: 787722 Thrashed: 1
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 1
Page: 787727 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 1
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 1
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 1
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 1
Page: 787741 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787743 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 1
Page: 787746 Thrashed: 1
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 1
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 1
Page: 787754 Thrashed: 1
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 1
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787768 Thrashed: 1
Page: 787769 Thrashed: 1
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787772 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787775 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787782 Thrashed: 1
Page: 787783 Thrashed: 1
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 1
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 1
Page: 787805 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787808 Thrashed: 1
Page: 787809 Thrashed: 1
Page: 787810 Thrashed: 1
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787814 Thrashed: 1
Page: 787815 Thrashed: 1
Page: 787816 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 1
Page: 787819 Thrashed: 1
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787822 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787826 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 1
Page: 787843 Thrashed: 1
Page: 787844 Thrashed: 1
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787854 Thrashed: 1
Page: 787855 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 1
Page: 787858 Thrashed: 1
Page: 787859 Thrashed: 1
Page: 787860 Thrashed: 1
Page: 787861 Thrashed: 1
Page: 787862 Thrashed: 1
Page: 787863 Thrashed: 1
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 1
Page: 787867 Thrashed: 1
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 1
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787874 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 1
Page: 787878 Thrashed: 1
Page: 787879 Thrashed: 1
Page: 787880 Thrashed: 1
Page: 787881 Thrashed: 1
Page: 787882 Thrashed: 1
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 1
Page: 787886 Thrashed: 1
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 1
Page: 787889 Thrashed: 1
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 1
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787897 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 1
Page: 787901 Thrashed: 1
Page: 787902 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 1
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787921 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 1
Page: 787929 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 1
Page: 787933 Thrashed: 1
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787937 Thrashed: 1
Page: 787938 Thrashed: 1
Page: 787939 Thrashed: 1
Page: 787940 Thrashed: 1
Page: 787941 Thrashed: 1
Page: 787942 Thrashed: 1
Page: 787943 Thrashed: 1
Page: 787944 Thrashed: 1
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787951 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 1
Page: 787959 Thrashed: 1
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 1
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 787984 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 1
Page: 787991 Thrashed: 1
Page: 787992 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 1
Page: 788017 Thrashed: 1
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 1
Page: 788026 Thrashed: 1
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788030 Thrashed: 1
Page: 788031 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 1
Page: 788035 Thrashed: 1
Page: 788036 Thrashed: 1
Page: 788037 Thrashed: 1
Page: 788038 Thrashed: 1
Page: 788039 Thrashed: 1
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 1
Page: 788042 Thrashed: 1
Page: 788043 Thrashed: 1
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 1
Page: 788049 Thrashed: 1
Page: 788050 Thrashed: 1
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 1
Page: 788054 Thrashed: 1
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 1
Page: 788057 Thrashed: 1
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 1
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 1
Page: 788071 Thrashed: 1
Page: 788072 Thrashed: 1
Page: 788073 Thrashed: 1
Page: 788074 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 1
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788091 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 1
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788137 Thrashed: 1
Page: 788138 Thrashed: 1
Page: 788139 Thrashed: 1
Page: 788140 Thrashed: 1
Page: 788141 Thrashed: 1
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788156 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788158 Thrashed: 1
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 4
Page: 788161 Thrashed: 4
Page: 788162 Thrashed: 4
Page: 788163 Thrashed: 4
Page: 788164 Thrashed: 4
Page: 788165 Thrashed: 4
Page: 788166 Thrashed: 4
Page: 788167 Thrashed: 4
Page: 788168 Thrashed: 4
Page: 788169 Thrashed: 4
Page: 788170 Thrashed: 4
Page: 788171 Thrashed: 4
Page: 788172 Thrashed: 4
Page: 788173 Thrashed: 4
Page: 788174 Thrashed: 4
Page: 788175 Thrashed: 4
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 4
Page: 788178 Thrashed: 4
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 4
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 4
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 4
Page: 788191 Thrashed: 4
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 4
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 4
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 4
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 4
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 4
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 4
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 4
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 4
Page: 788216 Thrashed: 4
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 4
Page: 788220 Thrashed: 4
Page: 788221 Thrashed: 4
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 4
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 4
Page: 788227 Thrashed: 4
Page: 788228 Thrashed: 4
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 4
Page: 788231 Thrashed: 4
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 4
Page: 788234 Thrashed: 4
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 4
Page: 788237 Thrashed: 4
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 4
Page: 788240 Thrashed: 4
Page: 788241 Thrashed: 4
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 4
Page: 788244 Thrashed: 4
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 4
Page: 788247 Thrashed: 4
Page: 788248 Thrashed: 4
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 4
Page: 788253 Thrashed: 4
Page: 788254 Thrashed: 4
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 4
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 4
Page: 788260 Thrashed: 4
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 4
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 4
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 4
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 4
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 4
Page: 788291 Thrashed: 4
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 4
Page: 788295 Thrashed: 4
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 4
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 4
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 4
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 4
Page: 788307 Thrashed: 4
Page: 788308 Thrashed: 4
Page: 788309 Thrashed: 4
Page: 788310 Thrashed: 4
Page: 788311 Thrashed: 4
Page: 788312 Thrashed: 4
Page: 788313 Thrashed: 4
Page: 788314 Thrashed: 4
Page: 788315 Thrashed: 4
Page: 788316 Thrashed: 4
Page: 788317 Thrashed: 4
Page: 788318 Thrashed: 4
Page: 788319 Thrashed: 4
Page: 788320 Thrashed: 4
Page: 788321 Thrashed: 4
Page: 788322 Thrashed: 4
Page: 788323 Thrashed: 4
Page: 788324 Thrashed: 4
Page: 788325 Thrashed: 4
Page: 788326 Thrashed: 4
Page: 788327 Thrashed: 4
Page: 788328 Thrashed: 4
Page: 788329 Thrashed: 4
Page: 788330 Thrashed: 4
Page: 788331 Thrashed: 4
Page: 788332 Thrashed: 4
Page: 788333 Thrashed: 4
Page: 788334 Thrashed: 4
Page: 788335 Thrashed: 4
Page: 788336 Thrashed: 4
Page: 788337 Thrashed: 4
Page: 788338 Thrashed: 4
Page: 788339 Thrashed: 4
Page: 788340 Thrashed: 4
Page: 788341 Thrashed: 4
Page: 788342 Thrashed: 4
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 4
Page: 788345 Thrashed: 4
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 4
Page: 788348 Thrashed: 4
Page: 788349 Thrashed: 4
Page: 788350 Thrashed: 4
Page: 788351 Thrashed: 4
Page: 788352 Thrashed: 4
Page: 788353 Thrashed: 4
Page: 788354 Thrashed: 4
Page: 788355 Thrashed: 4
Page: 788356 Thrashed: 4
Page: 788357 Thrashed: 4
Page: 788358 Thrashed: 4
Page: 788359 Thrashed: 4
Page: 788360 Thrashed: 4
Page: 788361 Thrashed: 4
Page: 788362 Thrashed: 4
Page: 788363 Thrashed: 4
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 4
Page: 788366 Thrashed: 4
Page: 788367 Thrashed: 4
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 4
Page: 788385 Thrashed: 4
Page: 788386 Thrashed: 4
Page: 788387 Thrashed: 4
Page: 788388 Thrashed: 4
Page: 788389 Thrashed: 4
Page: 788390 Thrashed: 4
Page: 788391 Thrashed: 4
Page: 788392 Thrashed: 4
Page: 788393 Thrashed: 4
Page: 788394 Thrashed: 4
Page: 788395 Thrashed: 4
Page: 788396 Thrashed: 4
Page: 788397 Thrashed: 4
Page: 788398 Thrashed: 4
Page: 788399 Thrashed: 4
Page: 788400 Thrashed: 4
Page: 788401 Thrashed: 4
Page: 788402 Thrashed: 4
Page: 788403 Thrashed: 4
Page: 788404 Thrashed: 4
Page: 788405 Thrashed: 4
Page: 788406 Thrashed: 4
Page: 788407 Thrashed: 4
Page: 788408 Thrashed: 4
Page: 788409 Thrashed: 4
Page: 788410 Thrashed: 4
Page: 788411 Thrashed: 4
Page: 788412 Thrashed: 4
Page: 788413 Thrashed: 4
Page: 788414 Thrashed: 4
Page: 788415 Thrashed: 4
Page: 788416 Thrashed: 4
Page: 788417 Thrashed: 4
Page: 788418 Thrashed: 4
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 4
Page: 788421 Thrashed: 4
Page: 788422 Thrashed: 4
Page: 788423 Thrashed: 4
Page: 788424 Thrashed: 4
Page: 788425 Thrashed: 4
Page: 788426 Thrashed: 4
Page: 788427 Thrashed: 4
Page: 788428 Thrashed: 4
Page: 788429 Thrashed: 4
Page: 788430 Thrashed: 4
Page: 788431 Thrashed: 4
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 4
Page: 788450 Thrashed: 4
Page: 788451 Thrashed: 4
Page: 788452 Thrashed: 4
Page: 788453 Thrashed: 4
Page: 788454 Thrashed: 4
Page: 788455 Thrashed: 4
Page: 788456 Thrashed: 4
Page: 788457 Thrashed: 4
Page: 788458 Thrashed: 4
Page: 788459 Thrashed: 4
Page: 788460 Thrashed: 4
Page: 788461 Thrashed: 4
Page: 788462 Thrashed: 4
Page: 788463 Thrashed: 4
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 4
Page: 788482 Thrashed: 4
Page: 788483 Thrashed: 4
Page: 788484 Thrashed: 4
Page: 788485 Thrashed: 4
Page: 788486 Thrashed: 4
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 4
Page: 788490 Thrashed: 4
Page: 788491 Thrashed: 4
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 4
Page: 788496 Thrashed: 4
Page: 788497 Thrashed: 4
Page: 788498 Thrashed: 4
Page: 788499 Thrashed: 4
Page: 788500 Thrashed: 4
Page: 788501 Thrashed: 4
Page: 788502 Thrashed: 4
Page: 788503 Thrashed: 4
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 4
Page: 788507 Thrashed: 4
Page: 788508 Thrashed: 4
Page: 788509 Thrashed: 4
Page: 788510 Thrashed: 4
Page: 788511 Thrashed: 4
Page: 788512 Thrashed: 4
Page: 788513 Thrashed: 4
Page: 788514 Thrashed: 4
Page: 788515 Thrashed: 4
Page: 788516 Thrashed: 4
Page: 788517 Thrashed: 4
Page: 788518 Thrashed: 4
Page: 788519 Thrashed: 4
Page: 788520 Thrashed: 4
Page: 788521 Thrashed: 4
Page: 788522 Thrashed: 4
Page: 788523 Thrashed: 4
Page: 788524 Thrashed: 4
Page: 788525 Thrashed: 4
Page: 788526 Thrashed: 4
Page: 788527 Thrashed: 4
Page: 788528 Thrashed: 4
Page: 788529 Thrashed: 4
Page: 788530 Thrashed: 4
Page: 788531 Thrashed: 4
Page: 788532 Thrashed: 4
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 4
Page: 788535 Thrashed: 4
Page: 788536 Thrashed: 4
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 4
Page: 788539 Thrashed: 4
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 4
Page: 788543 Thrashed: 4
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 4
Page: 788561 Thrashed: 4
Page: 788562 Thrashed: 4
Page: 788563 Thrashed: 4
Page: 788564 Thrashed: 4
Page: 788565 Thrashed: 4
Page: 788566 Thrashed: 4
Page: 788567 Thrashed: 4
Page: 788568 Thrashed: 4
Page: 788569 Thrashed: 4
Page: 788570 Thrashed: 4
Page: 788571 Thrashed: 4
Page: 788572 Thrashed: 4
Page: 788573 Thrashed: 4
Page: 788574 Thrashed: 4
Page: 788575 Thrashed: 4
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 4
Page: 788578 Thrashed: 4
Page: 788579 Thrashed: 4
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 4
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 4
Page: 788587 Thrashed: 4
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 4
Page: 788593 Thrashed: 4
Page: 788594 Thrashed: 4
Page: 788595 Thrashed: 4
Page: 788596 Thrashed: 4
Page: 788597 Thrashed: 4
Page: 788598 Thrashed: 4
Page: 788599 Thrashed: 4
Page: 788600 Thrashed: 4
Page: 788601 Thrashed: 4
Page: 788602 Thrashed: 4
Page: 788603 Thrashed: 4
Page: 788604 Thrashed: 4
Page: 788605 Thrashed: 4
Page: 788606 Thrashed: 4
Page: 788607 Thrashed: 4
Page: 788608 Thrashed: 4
Page: 788609 Thrashed: 4
Page: 788610 Thrashed: 4
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 4
Page: 788613 Thrashed: 4
Page: 788614 Thrashed: 4
Page: 788615 Thrashed: 4
Page: 788616 Thrashed: 4
Page: 788617 Thrashed: 4
Page: 788618 Thrashed: 4
Page: 788619 Thrashed: 4
Page: 788620 Thrashed: 4
Page: 788621 Thrashed: 4
Page: 788622 Thrashed: 4
Page: 788623 Thrashed: 4
Page: 788624 Thrashed: 4
Page: 788625 Thrashed: 4
Page: 788626 Thrashed: 4
Page: 788627 Thrashed: 4
Page: 788628 Thrashed: 4
Page: 788629 Thrashed: 4
Page: 788630 Thrashed: 4
Page: 788631 Thrashed: 4
Page: 788632 Thrashed: 4
Page: 788633 Thrashed: 4
Page: 788634 Thrashed: 4
Page: 788635 Thrashed: 4
Page: 788636 Thrashed: 4
Page: 788637 Thrashed: 4
Page: 788638 Thrashed: 4
Page: 788639 Thrashed: 4
Page: 788640 Thrashed: 5
Page: 788641 Thrashed: 5
Page: 788642 Thrashed: 5
Page: 788643 Thrashed: 5
Page: 788644 Thrashed: 5
Page: 788645 Thrashed: 5
Page: 788646 Thrashed: 5
Page: 788647 Thrashed: 5
Page: 788648 Thrashed: 5
Page: 788649 Thrashed: 5
Page: 788650 Thrashed: 5
Page: 788651 Thrashed: 5
Page: 788652 Thrashed: 5
Page: 788653 Thrashed: 5
Page: 788654 Thrashed: 5
Page: 788655 Thrashed: 5
Page: 788656 Thrashed: 4
Page: 788657 Thrashed: 4
Page: 788658 Thrashed: 4
Page: 788659 Thrashed: 4
Page: 788660 Thrashed: 4
Page: 788661 Thrashed: 4
Page: 788662 Thrashed: 4
Page: 788663 Thrashed: 4
Page: 788664 Thrashed: 4
Page: 788665 Thrashed: 4
Page: 788666 Thrashed: 4
Page: 788667 Thrashed: 4
Page: 788668 Thrashed: 4
Page: 788669 Thrashed: 4
Page: 788670 Thrashed: 4
Page: 788671 Thrashed: 4
Page_tot_thrash: 5232
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 940
dma_migration_read 160
dma_migration_write 9
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.983057
[0-25]: 0.016202, [26-50]: 0.006269, [51-75]: 0.026592, [76-100]: 0.950937
Pcie_write_utilization: 1.081182
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:   985149 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(82.441597)
F:   863689----T:   863889 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   863920----T:   867732 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   867732----T:   867932 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   867932----T:   868132 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   868132----T:   874544 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   874544----T:   874744 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874744----T:   874944 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874944----T:   877549 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877549----T:   877749 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   877749----T:   885989 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   885989----T:   891063 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   891063----T:   896137 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   896137----T:   900356 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   900356----T:   913711 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   913711----T:   922413 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   922413----T:   931115 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   931115----T:   969834 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   969834----T:   978536 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   979234----T:   979434 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980017----T:   980217 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980508----T:   980708 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   981377----T:   981577 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1207299----T:  1210658 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.268062)
F:  1210658----T:  1213193 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1213194----T:  1215729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1437880----T:  1546424 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(73.291023)
F:  1438621----T:  1445943 	 St: c0020000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1445943----T:  1446143 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446143----T:  1446343 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446343----T:  1446543 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446543----T:  1446743 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446743----T:  1446943 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446943----T:  1447143 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447143----T:  1447343 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447343----T:  1447543 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447543----T:  1447743 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447743----T:  1447943 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447943----T:  1448143 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448143----T:  1448343 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448343----T:  1448543 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448543----T:  1448743 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448743----T:  1451829 	 St: c002d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1451829----T:  1456903 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1456903----T:  1461977 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1461977----T:  1462177 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1462177----T:  1466396 	 St: c0420000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1466396----T:  1472357 	 St: c0426000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1473025----T:  1473225 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473225----T:  1473425 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473425----T:  1473625 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473625----T:  1473825 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473825----T:  1474025 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474025----T:  1474225 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474225----T:  1474425 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474425----T:  1474625 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474625----T:  1474825 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474825----T:  1475025 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475025----T:  1475225 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475225----T:  1475425 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475425----T:  1475625 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475625----T:  1475825 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475825----T:  1476025 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476025----T:  1476225 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476783----T:  1476983 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476983----T:  1477183 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477183----T:  1477383 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477383----T:  1477583 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477583----T:  1477783 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477783----T:  1477983 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477983----T:  1478183 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478183----T:  1478383 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478383----T:  1478583 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478583----T:  1478783 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478783----T:  1478983 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478983----T:  1479183 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479183----T:  1479383 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479383----T:  1479583 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479583----T:  1479783 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479783----T:  1479983 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479983----T:  1483069 	 St: c0170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1483069----T:  1490391 	 St: c0173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1490391----T:  1496352 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1496352----T:  1500571 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1501040----T:  1501240 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1501240----T:  1504326 	 St: c01b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1504326----T:  1504526 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504526----T:  1504726 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504726----T:  1504926 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504926----T:  1512248 	 St: c01b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1512248----T:  1512448 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512448----T:  1512648 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512648----T:  1520888 	 St: c01a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1520888----T:  1523493 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523493----T:  1529008 	 St: c07d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1529008----T:  1533649 	 St: c07d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1533649----T:  1541429 	 St: c07c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1541429----T:  1544229 	 St: c07ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1768574----T:  1772203 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.450371)
F:  1772203----T:  1774738 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1774739----T:  1777274 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1999425----T:  2614929 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(415.600281)
F:  2000045----T:  2003857 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2003857----T:  2004057 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004057----T:  2004257 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004257----T:  2004457 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004457----T:  2004657 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004657----T:  2004857 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004857----T:  2005057 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005057----T:  2005257 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005257----T:  2005457 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005457----T:  2011869 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2011869----T:  2035541 	 St: c0030000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2035541----T:  2035741 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035741----T:  2035941 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035941----T:  2036141 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036141----T:  2036341 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036341----T:  2036541 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036541----T:  2036741 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036741----T:  2039827 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2039827----T:  2152442 	 St: c0083000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  2152442----T:  2168605 	 St: c0180000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2168605----T:  2199798 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2199798----T:  2203228 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2203228----T:  2210093 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2210093----T:  2217873 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2217873----T:  2220673 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2220673----T:  2227995 	 St: c0410000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2227995----T:  2231081 	 St: c041d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2231081----T:  2247244 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2247244----T:  2256871 	 St: c03f0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  2256871----T:  2264651 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2264651----T:  2273353 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2273353----T:  2280675 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2280675----T:  2283761 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2283761----T:  2289276 	 St: c0360000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2289276----T:  2293495 	 St: c0369000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2293495----T:  2296100 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296100----T:  2302512 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2302512----T:  2306324 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2306324----T:  2309754 	 St: c03a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2309754----T:  2316619 	 St: c03a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2316619----T:  2332782 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2332782----T:  2363975 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2363975----T:  2372677 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2372677----T:  2376489 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2376489----T:  2382901 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2382901----T:  2391603 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2391603----T:  2400305 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2400305----T:  2461612 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  2462809----T:  2463009 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463009----T:  2463209 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463209----T:  2463409 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463409----T:  2463609 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463609----T:  2463809 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463809----T:  2464009 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464009----T:  2464209 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464209----T:  2464409 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464409----T:  2464609 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464609----T:  2464809 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464809----T:  2465009 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465009----T:  2465209 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465209----T:  2465409 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465409----T:  2465609 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465609----T:  2465809 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465809----T:  2466009 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466009----T:  2466209 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466209----T:  2466409 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466409----T:  2466609 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466609----T:  2466809 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466809----T:  2467009 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467009----T:  2467209 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467209----T:  2467409 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467409----T:  2467609 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467609----T:  2467809 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467809----T:  2468009 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468009----T:  2468209 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468209----T:  2468409 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468409----T:  2468609 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468609----T:  2468809 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468809----T:  2469009 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469009----T:  2469209 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469209----T:  2469409 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469409----T:  2469609 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469609----T:  2469809 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469809----T:  2470009 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2470009----T:  2474228 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2474228----T:  2480189 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2480189----T:  2487969 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2487969----T:  2490769 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2490769----T:  2495410 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2495410----T:  2500925 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2500925----T:  2505999 	 St: c0600000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2505999----T:  2511073 	 St: c0608000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2511073----T:  2516588 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2516588----T:  2521229 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2522361----T:  2527876 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2527876----T:  2528076 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528076----T:  2528276 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528276----T:  2528476 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528476----T:  2528676 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528676----T:  2528876 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528876----T:  2529076 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529076----T:  2529276 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529276----T:  2529476 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529476----T:  2529676 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529676----T:  2529876 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529876----T:  2530076 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530076----T:  2530276 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530276----T:  2530476 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530476----T:  2530676 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530676----T:  2530876 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530876----T:  2531076 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531076----T:  2531276 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531276----T:  2531476 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531476----T:  2531676 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531676----T:  2531876 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531876----T:  2532076 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532076----T:  2532276 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532276----T:  2532476 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532476----T:  2532676 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532676----T:  2532876 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532876----T:  2533076 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533076----T:  2533276 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533276----T:  2537917 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2537917----T:  2542558 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2542558----T:  2548073 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2548073----T:  2558629 	 St: c06d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  2558629----T:  2565494 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2565494----T:  2574196 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2574196----T:  2590359 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2590359----T:  2595000 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2595000----T:  2600515 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2600515----T:  2609217 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2837079----T:  2840962 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.621877)
F:  2840962----T:  2843497 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2843498----T:  2846033 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3068184----T:  3409587 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(230.521942)
F:  3075525----T:  3078955 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3078955----T:  3085820 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3085820----T:  3088425 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088425----T:  3119148 	 St: c04e1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3120147----T:  3146169 	 St: c0540000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3120147----T:  3362227 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3146169----T:  3182536 	 St: c0575000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  3182536----T:  3206208 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3206208----T:  3290108 	 St: c0610000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  3363471----T:  3363671 	 St: c0779ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363671----T:  3363871 	 St: c0755fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363871----T:  3364071 	 St: c076b9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364071----T:  3364271 	 St: c074fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364271----T:  3364471 	 St: c074a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364471----T:  3364671 	 St: c074ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364671----T:  3364871 	 St: c07637e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364871----T:  3365071 	 St: c0757060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365071----T:  3365271 	 St: c07789a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365271----T:  3365471 	 St: c0778e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365471----T:  3365671 	 St: c074a120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365671----T:  3365871 	 St: c074c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365871----T:  3366071 	 St: c0764760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366071----T:  3366271 	 St: c0764940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366271----T:  3366471 	 St: c07621c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366471----T:  3366671 	 St: c0784ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366671----T:  3366871 	 St: c07633c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366871----T:  3367071 	 St: c07a6e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367071----T:  3367271 	 St: c0774200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367271----T:  3367471 	 St: c0791940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367471----T:  3367671 	 St: c079d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367671----T:  3367871 	 St: c0774fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367871----T:  3368071 	 St: c079b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368071----T:  3368271 	 St: c07843a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368271----T:  3368471 	 St: c0769720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368471----T:  3368671 	 St: c0757f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368671----T:  3368871 	 St: c0789540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368871----T:  3369071 	 St: c076d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369071----T:  3369271 	 St: c07add00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369271----T:  3369471 	 St: c079c180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369471----T:  3369671 	 St: c0784f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369671----T:  3369871 	 St: c07922e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369871----T:  3370071 	 St: c0788440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370071----T:  3370271 	 St: c0795a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370271----T:  3370471 	 St: c0771720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370471----T:  3370671 	 St: c0748aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370671----T:  3370871 	 St: c074d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370871----T:  3371071 	 St: c0765680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371071----T:  3371271 	 St: c07530c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371271----T:  3371471 	 St: c0792ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371471----T:  3371671 	 St: c0793020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371671----T:  3371871 	 St: c077dac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371871----T:  3372071 	 St: c07933e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372071----T:  3372271 	 St: c077db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372271----T:  3372471 	 St: c078ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372471----T:  3372671 	 St: c075d600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372671----T:  3372871 	 St: c0769420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372871----T:  3373071 	 St: c0766a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373071----T:  3373271 	 St: c07721e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373271----T:  3373471 	 St: c078f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373471----T:  3373671 	 St: c0769a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373671----T:  3373871 	 St: c07938a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373871----T:  3374071 	 St: c0772d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374071----T:  3374271 	 St: c07be360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374271----T:  3374471 	 St: c077ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374471----T:  3374671 	 St: c07410c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374671----T:  3374871 	 St: c07aae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374871----T:  3375071 	 St: c078d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375071----T:  3375271 	 St: c075a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375271----T:  3375471 	 St: c078f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375471----T:  3375671 	 St: c07bb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375671----T:  3375871 	 St: c0755060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375871----T:  3376071 	 St: c076a940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376071----T:  3376271 	 St: c076eb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376271----T:  3376471 	 St: c07b58c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376471----T:  3376671 	 St: c0798400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376671----T:  3376871 	 St: c079fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376871----T:  3377071 	 St: c0790620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377071----T:  3377271 	 St: c07b82e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377271----T:  3377471 	 St: c07bbc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377471----T:  3377671 	 St: c07a5cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377671----T:  3377871 	 St: c07beba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377871----T:  3378071 	 St: c0788d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378071----T:  3378271 	 St: c0790ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378271----T:  3378471 	 St: c075b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378471----T:  3378671 	 St: c07bf360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378671----T:  3378871 	 St: c079d5c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3378871----T:  3379071 	 St: c07b97a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379071----T:  3379271 	 St: c07a51a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379271----T:  3379471 	 St: c07b6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379471----T:  3379671 	 St: c07bc8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379671----T:  3379871 	 St: c07bc980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379871----T:  3380071 	 St: c07b84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380071----T:  3380271 	 St: c07b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380271----T:  3380471 	 St: c07bd5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380471----T:  3380671 	 St: c079a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380671----T:  3380871 	 St: c07e2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380871----T:  3381071 	 St: c07e27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381071----T:  3381271 	 St: c07e59a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381271----T:  3381471 	 St: c07e3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381471----T:  3381671 	 St: c07e4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381671----T:  3381871 	 St: c07e4bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381871----T:  3382071 	 St: c07ef9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382071----T:  3382271 	 St: c07f4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382271----T:  3382471 	 St: c07f2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382471----T:  3382671 	 St: c07f32a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382671----T:  3382871 	 St: c07f1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382871----T:  3383071 	 St: c07f8240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383071----T:  3383271 	 St: c07f9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383271----T:  3383471 	 St: c07fd9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383471----T:  3383671 	 St: c07f9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383671----T:  3383871 	 St: c07fc000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383871----T:  3384071 	 St: c08006a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384071----T:  3384271 	 St: c07fcd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384271----T:  3384471 	 St: c07fb860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384471----T:  3384671 	 St: c0807a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384671----T:  3384871 	 St: c0756000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3385806----T:  3386006 	 St: c0821840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386006----T:  3386206 	 St: c08280e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386206----T:  3386406 	 St: c084ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386406----T:  3386606 	 St: c082af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386606----T:  3386806 	 St: c0831620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386806----T:  3387006 	 St: c081c500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387006----T:  3387206 	 St: c084d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387206----T:  3387406 	 St: c08237e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387406----T:  3387606 	 St: c082c760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387606----T:  3387806 	 St: c0835ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387806----T:  3388006 	 St: c084de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388006----T:  3388206 	 St: c08775a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388206----T:  3388406 	 St: c0817d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388406----T:  3388606 	 St: c082d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388606----T:  3388806 	 St: c0877c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388806----T:  3389006 	 St: c084dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389006----T:  3389206 	 St: c0836b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389206----T:  3389406 	 St: c083c3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389406----T:  3389606 	 St: c0857180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389606----T:  3389806 	 St: c083da40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389806----T:  3390006 	 St: c084c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390006----T:  3390206 	 St: c082b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390206----T:  3390406 	 St: c0872480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390406----T:  3390606 	 St: c082c000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390606----T:  3390806 	 St: c0826aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390806----T:  3391006 	 St: c089f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391006----T:  3391206 	 St: c087e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391206----T:  3391406 	 St: c0873100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391406----T:  3391606 	 St: c089cc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391606----T:  3391806 	 St: c0838ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391806----T:  3392006 	 St: c08188e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392006----T:  3392206 	 St: c0846040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392206----T:  3392406 	 St: c0857ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392406----T:  3392606 	 St: c0847ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392606----T:  3392806 	 St: c082fa60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392806----T:  3393006 	 St: c0858fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393006----T:  3393206 	 St: c0866a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393206----T:  3393406 	 St: c0819fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393406----T:  3393606 	 St: c089d6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393606----T:  3393806 	 St: c087ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393806----T:  3394006 	 St: c082ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394006----T:  3394206 	 St: c080da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394206----T:  3394406 	 St: c0866da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394406----T:  3394606 	 St: c086d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394606----T:  3394806 	 St: c0892420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394806----T:  3395006 	 St: c08275a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395006----T:  3395206 	 St: c080cc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395206----T:  3395406 	 St: c08179a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395406----T:  3395606 	 St: c08432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395606----T:  3395806 	 St: c086ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395806----T:  3396006 	 St: c082e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396006----T:  3396206 	 St: c086eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396206----T:  3396406 	 St: c086f1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396406----T:  3396606 	 St: c0845760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396606----T:  3396806 	 St: c080ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396806----T:  3397006 	 St: c0810c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397006----T:  3397206 	 St: c085a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397206----T:  3397406 	 St: c0892e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397406----T:  3397606 	 St: c0843da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397606----T:  3397806 	 St: c086e8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397806----T:  3398006 	 St: c086e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398006----T:  3398206 	 St: c08121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398206----T:  3398406 	 St: c0878c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398406----T:  3398606 	 St: c08687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398606----T:  3398806 	 St: c08650c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398806----T:  3399006 	 St: c0896d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399006----T:  3399206 	 St: c0852ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399206----T:  3399406 	 St: c0899500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399406----T:  3399606 	 St: c0812b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399606----T:  3399806 	 St: c0894520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399806----T:  3400006 	 St: c080ea20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400006----T:  3400206 	 St: c0870f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400206----T:  3400406 	 St: c085d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400406----T:  3400606 	 St: c087cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400606----T:  3400806 	 St: c0894ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400806----T:  3401006 	 St: c0894900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401006----T:  3401206 	 St: c0847a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401206----T:  3401406 	 St: c0863760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401406----T:  3401606 	 St: c08984e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401606----T:  3401806 	 St: c0898620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401806----T:  3402006 	 St: c089a820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402006----T:  3402206 	 St: c08b8640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402206----T:  3402406 	 St: c08b3340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402406----T:  3402606 	 St: c08b8c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402606----T:  3402806 	 St: c08992a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402806----T:  3403006 	 St: c08b7880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403006----T:  3403206 	 St: c085f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403206----T:  3403406 	 St: c08b5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403406----T:  3403606 	 St: c0859000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3631737----T:  3639491 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.235651)
F:  3639491----T:  3642026 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3642027----T:  3644562 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3866713----T:  4733979 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(585.594849)
F:  3867688----T:  3867888 	 St: c02fb3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3867888----T:  3868088 	 St: c0301420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3868070----T:  4110150 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3868088----T:  3868288 	 St: c03103c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3868288----T:  3868488 	 St: c030bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3868488----T:  3868688 	 St: c02f0fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3868688----T:  3868888 	 St: c02e69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3868888----T:  3869088 	 St: c02e6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3869088----T:  3869288 	 St: c02e0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3869288----T:  3869488 	 St: c0307620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3869488----T:  3869688 	 St: c02eb460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3869688----T:  3869888 	 St: c030d4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3869888----T:  3870088 	 St: c03017a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3870088----T:  3870288 	 St: c0304700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3870288----T:  3870488 	 St: c033b740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3870488----T:  3870688 	 St: c033b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3870688----T:  3870888 	 St: c033b820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3870888----T:  3871088 	 St: c02d3cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3871088----T:  3871288 	 St: c0356ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3871288----T:  3871488 	 St: c031dc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3871488----T:  3871688 	 St: c02d7e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3871688----T:  3871888 	 St: c02de4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3871888----T:  3872088 	 St: c034ae40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3872088----T:  3872288 	 St: c02d3a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3872288----T:  3872488 	 St: c033f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3872488----T:  3872688 	 St: c02d3e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3872688----T:  3872888 	 St: c0321e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3872888----T:  3873088 	 St: c02df420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3873088----T:  3873288 	 St: c034bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3873288----T:  3873488 	 St: c02dd740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3873488----T:  3873688 	 St: c02df540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3873688----T:  3873888 	 St: c02df7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3873888----T:  3874088 	 St: c02d62c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874088----T:  3874288 	 St: c02dba20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874288----T:  3874488 	 St: c02f7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874488----T:  3874688 	 St: c02d0480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874688----T:  3874888 	 St: c02f0320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874888----T:  3875088 	 St: c02face0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875088----T:  3875288 	 St: c02fcba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875288----T:  3875488 	 St: c03123a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875488----T:  3875688 	 St: c02fb040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875688----T:  3875888 	 St: c02d85c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875888----T:  3876088 	 St: c02d0f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3876088----T:  3876288 	 St: c02dd1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3876288----T:  3876488 	 St: c02d5420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3876488----T:  3876688 	 St: c02d55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3876688----T:  3876888 	 St: c02fd0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3876888----T:  3877088 	 St: c02d4200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3877088----T:  3877288 	 St: c02fd2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3877288----T:  3877488 	 St: c02d4380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3877488----T:  3877688 	 St: c02d90c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3877688----T:  3877888 	 St: c03108e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3877888----T:  3878088 	 St: c02d76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3878088----T:  3878288 	 St: c02dffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3878288----T:  3878488 	 St: c02d8980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3878488----T:  3878688 	 St: c02d8bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3878688----T:  3878888 	 St: c03129c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3878888----T:  3879088 	 St: c02d9520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3879088----T:  3879288 	 St: c02da2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3879288----T:  3879488 	 St: c02f4620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3879488----T:  3879688 	 St: c02f8260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3879688----T:  3879888 	 St: c0311b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3879888----T:  3880088 	 St: c02d0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3880088----T:  3880288 	 St: c0390200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3880288----T:  3880488 	 St: c02f9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3880488----T:  3880688 	 St: c02d0360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3880688----T:  3880888 	 St: c02d9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3880888----T:  3881088 	 St: c02d9b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3881088----T:  3881288 	 St: c0368280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3881288----T:  3881488 	 St: c02dc9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3881488----T:  3881688 	 St: c0310000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3881688----T:  3881888 	 St: c02d26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3881888----T:  3882088 	 St: c02d7b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3882088----T:  3882288 	 St: c02d7ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3882288----T:  3882488 	 St: c02fa3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3882488----T:  3882688 	 St: c02d1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3882688----T:  3882888 	 St: c02f7280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3882888----T:  3883088 	 St: c02fa420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3883088----T:  3883288 	 St: c02fe840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3883288----T:  3883488 	 St: c02d1c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3883488----T:  3883688 	 St: c02d6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3883688----T:  3883888 	 St: c02d6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3883888----T:  3884088 	 St: c02f2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3884088----T:  3884288 	 St: c02faa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3884288----T:  3884488 	 St: c02daa60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3884488----T:  3884688 	 St: c02d1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3884688----T:  3884888 	 St: c02dab60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3884888----T:  3885088 	 St: c0361d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3885088----T:  3885288 	 St: c02dee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3885288----T:  3885488 	 St: c02f1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3885488----T:  3885688 	 St: c02f1fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3885688----T:  3885888 	 St: c02d2ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3885888----T:  3886088 	 St: c02f3300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3886088----T:  3886288 	 St: c02d2de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3886288----T:  3886488 	 St: c02f35c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3886488----T:  3886688 	 St: c02fec20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3886688----T:  3886888 	 St: c0313f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3886888----T:  3887088 	 St: c02f8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3887088----T:  3887288 	 St: c0355b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3887288----T:  3887488 	 St: c02d1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3887488----T:  3887688 	 St: c037da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3887688----T:  3887888 	 St: c02f8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3887888----T:  3888088 	 St: c02d1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3888088----T:  3888288 	 St: c02f5380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3888288----T:  3888488 	 St: c02fa300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3888488----T:  3888688 	 St: c02d5ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3888688----T:  3888888 	 St: c039bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3888888----T:  3889088 	 St: c02f25c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3889088----T:  3889288 	 St: c02fb5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3889288----T:  3889488 	 St: c0359980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3889488----T:  3889688 	 St: c02f1700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3889688----T:  3889888 	 St: c02fb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3889888----T:  3890088 	 St: c02db620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3890088----T:  3890288 	 St: c0328c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3890288----T:  3890488 	 St: c0325c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3890488----T:  3890688 	 St: c02f1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3890688----T:  3890888 	 St: c02fc1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3890888----T:  3891088 	 St: c03120c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3891088----T:  3891288 	 St: c02fc3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3891288----T:  3891488 	 St: c02f0ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3891488----T:  3891688 	 St: c02f6c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3891688----T:  3891888 	 St: c02f6dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3891888----T:  3892088 	 St: c03b80e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3892088----T:  3892288 	 St: c02fb8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3892288----T:  3892488 	 St: c0312d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3892488----T:  3892688 	 St: c0338cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3892688----T:  3892888 	 St: c02fb940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3892888----T:  3893088 	 St: c02f6760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3893088----T:  3893288 	 St: c0310c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3893288----T:  3893488 	 St: c03394a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3893488----T:  3893688 	 St: c0313100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3893688----T:  3893888 	 St: c031ac20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3893888----T:  3894088 	 St: c02f9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3894088----T:  3894288 	 St: c02f9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3894288----T:  3894488 	 St: c02d8720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3894488----T:  3894688 	 St: c02fbda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3894688----T:  3894888 	 St: c0370e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3894888----T:  3895088 	 St: c02d8920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3895088----T:  3895288 	 St: c0332da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3895288----T:  3895488 	 St: c0332ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3895488----T:  3895688 	 St: c03297a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3895688----T:  3895888 	 St: c02f3200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3895888----T:  3896088 	 St: c03ab180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3896088----T:  3896288 	 St: c0371240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3896288----T:  3896488 	 St: c032cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3896488----T:  3896688 	 St: c03b1820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3896688----T:  3896888 	 St: c03bb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3896888----T:  3897088 	 St: c0323580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897088----T:  3897288 	 St: c0353e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897288----T:  3897488 	 St: c035ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897488----T:  3897688 	 St: c032c4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897688----T:  3897888 	 St: c03142e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3897888----T:  3898088 	 St: c031d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898088----T:  3898288 	 St: c0332640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898288----T:  3898488 	 St: c031d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898488----T:  3898688 	 St: c0320dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898688----T:  3898888 	 St: c03326a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3898888----T:  3899088 	 St: c0359ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899088----T:  3899288 	 St: c0320e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899288----T:  3899488 	 St: c032f5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899488----T:  3899688 	 St: c02f0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899688----T:  3899888 	 St: c03111a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3899888----T:  3900088 	 St: c032f6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900088----T:  3900288 	 St: c02f0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900288----T:  3900488 	 St: c03269a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900488----T:  3900688 	 St: c0338a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900688----T:  3900888 	 St: c02f01c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3900888----T:  3901088 	 St: c0320b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901088----T:  3901288 	 St: c032fd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901288----T:  3901488 	 St: c0312600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901488----T:  3901688 	 St: c032fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901688----T:  3901888 	 St: c0351000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3901888----T:  3902088 	 St: c0310160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3902088----T:  3902288 	 St: c03175e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3902288----T:  3902488 	 St: c031bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3902488----T:  3902688 	 St: c03b5540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3902688----T:  3902888 	 St: c03101c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3902888----T:  3903088 	 St: c0326ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3903088----T:  3903288 	 St: c0326c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3903288----T:  3903488 	 St: c0335a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3903488----T:  3903688 	 St: c031b6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3903688----T:  3903888 	 St: c03240c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3903888----T:  3904088 	 St: c0322380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3904088----T:  3904288 	 St: c03569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3904288----T:  3904488 	 St: c0336380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3904488----T:  3904688 	 St: c0356a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3904688----T:  3904888 	 St: c0324820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3904888----T:  3905088 	 St: c0329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3905088----T:  3905288 	 St: c03570c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3905288----T:  3905488 	 St: c0318020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3905488----T:  3905688 	 St: c0333140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3905688----T:  3905888 	 St: c039b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3905888----T:  3906088 	 St: c0333b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3906088----T:  3906288 	 St: c033d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3906288----T:  3906488 	 St: c031ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3906488----T:  3906688 	 St: c0353aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3906688----T:  3906888 	 St: c0323e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3906888----T:  3907088 	 St: c03153c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3907088----T:  3907288 	 St: c0327880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3907288----T:  3907488 	 St: c0337580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3907488----T:  3907688 	 St: c035da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3907688----T:  3907888 	 St: c0336060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3907888----T:  3908088 	 St: c0333560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3908088----T:  3908288 	 St: c03290e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3908288----T:  3908488 	 St: c03308a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3908488----T:  3908688 	 St: c035d440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3908688----T:  3908888 	 St: c0330920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3908888----T:  3909088 	 St: c033e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3909088----T:  3909288 	 St: c035d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3909288----T:  3909488 	 St: c031eec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3909488----T:  3909688 	 St: c0339f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3909688----T:  3909888 	 St: c033e8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3909888----T:  3910088 	 St: c033e9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3910088----T:  3910288 	 St: c0315740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3910288----T:  3910488 	 St: c032cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3910488----T:  3910688 	 St: c0315a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3910688----T:  3910888 	 St: c0318820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3910888----T:  3911088 	 St: c032d180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3911088----T:  3911288 	 St: c0318940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3911288----T:  3911488 	 St: c0319600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3911488----T:  3911688 	 St: c0359580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3911688----T:  3911888 	 St: c0315ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3911888----T:  3912088 	 St: c032dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3912088----T:  3912288 	 St: c03397c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3912288----T:  3912488 	 St: c03544c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3912488----T:  3912688 	 St: c0336a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3912688----T:  3912888 	 St: c0351180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3912888----T:  3913088 	 St: c032bc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3913088----T:  3913288 	 St: c0336ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3913288----T:  3913488 	 St: c03f80c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3913488----T:  3913688 	 St: c03e1f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3913688----T:  3913888 	 St: c03d2620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3913888----T:  3914088 	 St: c03ff760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3914088----T:  3914288 	 St: c03fcb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3914288----T:  3914488 	 St: c03e0de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3914488----T:  3914688 	 St: c03fbea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3914688----T:  3914888 	 St: c03e0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3914888----T:  3915088 	 St: c03f7900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3915088----T:  3915288 	 St: c03fc360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3915288----T:  3915488 	 St: c03e3d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3915488----T:  3918574 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3918574----T:  3924089 	 St: c02c3000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3924089----T:  3927519 	 St: c02cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3927519----T:  3930319 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3930319----T:  3938099 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3938099----T:  3943614 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3943614----T:  3948255 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3948255----T:  3951341 	 St: c0340000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3951341----T:  3958663 	 St: c0343000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3958663----T:  3964178 	 St: c0380000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3964178----T:  3968819 	 St: c0389000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3968819----T:  3971424 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971424----T:  3979664 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3979664----T:  3988366 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3988366----T:  3997068 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3997068----T:  4020740 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4020740----T:  4029442 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4029442----T:  4032528 	 St: c0370000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4032528----T:  4039850 	 St: c0373000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4039850----T:  4063522 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4063522----T:  4074544 	 St: c03c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  4074544----T:  4186218 	 St: c03d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  4187317----T:  4187517 	 St: c0504b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4187517----T:  4187717 	 St: c04e6a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4187717----T:  4187917 	 St: c04fc460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4187917----T:  4188117 	 St: c04f2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4188117----T:  4188317 	 St: c04d36e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4188317----T:  4188517 	 St: c0500ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4188517----T:  4188717 	 St: c04d4280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4188717----T:  4188917 	 St: c0504280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4188917----T:  4189117 	 St: c05044c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4189117----T:  4189317 	 St: c04c9d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4189317----T:  4189517 	 St: c04ec3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4189517----T:  4189717 	 St: c04dd800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4189717----T:  4189917 	 St: c04cbfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4189917----T:  4190117 	 St: c04e90a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4190117----T:  4190317 	 St: c04ef300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4190317----T:  4190517 	 St: c04dace0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4190517----T:  4190717 	 St: c04dae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4190717----T:  4190917 	 St: c04fe8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4190917----T:  4191117 	 St: c04da380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4191117----T:  4191317 	 St: c04ef740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4191317----T:  4191517 	 St: c04ef7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4191517----T:  4191717 	 St: c0508720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4191717----T:  4191917 	 St: c05015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4191917----T:  4192117 	 St: c04ec840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4192117----T:  4192317 	 St: c04d8980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4192317----T:  4192517 	 St: c04ec900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4192517----T:  4192717 	 St: c04eca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4192717----T:  4192917 	 St: c04e93c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4192917----T:  4193117 	 St: c04e9860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4193117----T:  4193317 	 St: c04e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4193317----T:  4193517 	 St: c04f5940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4193517----T:  4193717 	 St: c050c8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4193717----T:  4193917 	 St: c04f5980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4193917----T:  4194117 	 St: c04d7440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4194117----T:  4194317 	 St: c04dce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4194317----T:  4194517 	 St: c0501400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4194517----T:  4194717 	 St: c04f0380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4194717----T:  4194917 	 St: c04f0500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4194917----T:  4195117 	 St: c04db660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4195117----T:  4195317 	 St: c04e0f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4195317----T:  4195517 	 St: c04e0fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4195517----T:  4195717 	 St: c04d1d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4195717----T:  4195917 	 St: c04d1a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4195917----T:  4196117 	 St: c04d5f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4196117----T:  4196317 	 St: c04f09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4196317----T:  4196517 	 St: c050a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4196517----T:  4196717 	 St: c04d1780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4196717----T:  4196917 	 St: c04f15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4196917----T:  4197117 	 St: c04f1720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4197117----T:  4197317 	 St: c050bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4197317----T:  4197517 	 St: c04e1020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4197517----T:  4197717 	 St: c050bdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4197717----T:  4197917 	 St: c04c64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4197917----T:  4198117 	 St: c04d8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4198117----T:  4198317 	 St: c050bf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4198317----T:  4198517 	 St: c04f2e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4198517----T:  4198717 	 St: c04f2f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4198717----T:  4198917 	 St: c04dd5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4198917----T:  4199117 	 St: c0508160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4199117----T:  4199317 	 St: c04ebc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4199317----T:  4199517 	 St: c05083c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4199517----T:  4199717 	 St: c04d5ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4199717----T:  4199917 	 St: c04c21c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4199917----T:  4200117 	 St: c04d7200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4200117----T:  4200317 	 St: c04ce7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4200317----T:  4200517 	 St: c04ce8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4200517----T:  4200717 	 St: c050c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4200717----T:  4200917 	 St: c04d23e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4200917----T:  4201117 	 St: c04cb1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4201117----T:  4201317 	 St: c04d43a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4201317----T:  4201517 	 St: c04d7fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4201517----T:  4201717 	 St: c04d4620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4201717----T:  4201917 	 St: c04d80e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4201917----T:  4202117 	 St: c04ea980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4202117----T:  4202317 	 St: c04eaac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4202317----T:  4202517 	 St: c0502b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4202517----T:  4202717 	 St: c04d6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4202717----T:  4202917 	 St: c04c2e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4202917----T:  4203117 	 St: c04e6e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4203117----T:  4203317 	 St: c04f6e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4203317----T:  4203517 	 St: c04c2f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4203517----T:  4203717 	 St: c0522600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4203717----T:  4203917 	 St: c04d26c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4203917----T:  4204117 	 St: c04e4900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4204117----T:  4204317 	 St: c04d2800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4204317----T:  4204517 	 St: c04ce120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4204517----T:  4204717 	 St: c0503320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4204717----T:  4204917 	 St: c04c87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4204917----T:  4205117 	 St: c04ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4205117----T:  4205317 	 St: c04f2300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4205317----T:  4205517 	 St: c04c5ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4205517----T:  4205717 	 St: c04cfaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4205717----T:  4205917 	 St: c04dba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4205917----T:  4206117 	 St: c04e61a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4206117----T:  4206317 	 St: c04ea6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4206317----T:  4206517 	 St: c04ecce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4206517----T:  4206717 	 St: c050cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4206717----T:  4206917 	 St: c04dbb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4206917----T:  4207117 	 St: c04ea900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4207117----T:  4207317 	 St: c0504c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4207317----T:  4207517 	 St: c04ed8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4207517----T:  4207717 	 St: c0504d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4207717----T:  4207917 	 St: c04f0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4207917----T:  4208117 	 St: c0503660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4208117----T:  4208317 	 St: c0504dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4208317----T:  4208517 	 St: c04c7c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4208517----T:  4208717 	 St: c04f11c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4208717----T:  4208917 	 St: c0503700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4208917----T:  4209117 	 St: c0522be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4209117----T:  4209317 	 St: c04e1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4209317----T:  4209517 	 St: c0503780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4209517----T:  4209717 	 St: c05052c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4209717----T:  4209917 	 St: c050b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4209917----T:  4210117 	 St: c04e1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4210117----T:  4210317 	 St: c0505300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4210317----T:  4210517 	 St: c050bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4210517----T:  4210717 	 St: c04de840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4210717----T:  4210917 	 St: c04ce4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4210917----T:  4211117 	 St: c04e7e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4211117----T:  4211317 	 St: c04e9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4211317----T:  4211517 	 St: c04c14e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4211517----T:  4211717 	 St: c04e9ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4211717----T:  4211917 	 St: c04fd480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4211917----T:  4212117 	 St: c04c6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4212117----T:  4212317 	 St: c04cdfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4212317----T:  4212517 	 St: c05028e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4212517----T:  4212717 	 St: c04d7820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4212717----T:  4212917 	 St: c04dc6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4212917----T:  4213117 	 St: c04d3a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4213117----T:  4213317 	 St: c04d7880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4213317----T:  4213517 	 St: c04dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4213517----T:  4213717 	 St: c05059c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4213717----T:  4213917 	 St: c04dc780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4213917----T:  4214117 	 St: c04f0ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4214117----T:  4214317 	 St: c04ffe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4214317----T:  4214517 	 St: c04c9700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4214517----T:  4214717 	 St: c04e8ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4214717----T:  4214917 	 St: c04f1b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4214917----T:  4215117 	 St: c04cd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4215117----T:  4215317 	 St: c04e8c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4215317----T:  4215517 	 St: c04eac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4215517----T:  4215717 	 St: c04eea80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4215717----T:  4215917 	 St: c04dea80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4215917----T:  4216117 	 St: c04f5560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4216117----T:  4216317 	 St: c04dbd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4216317----T:  4216517 	 St: c04e3720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4216517----T:  4216717 	 St: c04f5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4216717----T:  4216917 	 St: c050cb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4216917----T:  4217117 	 St: c04ea280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4217117----T:  4217317 	 St: c04f7da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4217317----T:  4217517 	 St: c04fd5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4217517----T:  4217717 	 St: c04d0800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4217717----T:  4217917 	 St: c04d9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4217917----T:  4218117 	 St: c04d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4218117----T:  4218317 	 St: c050c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4218317----T:  4218517 	 St: c04e4000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4218517----T:  4218717 	 St: c0507b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4218717----T:  4218917 	 St: c04c6580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4218917----T:  4219117 	 St: c04d7c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4219117----T:  4219317 	 St: c04f35a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4219317----T:  4219517 	 St: c051b5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4219517----T:  4219717 	 St: c04d2c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4219717----T:  4219917 	 St: c0523de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4219917----T:  4220117 	 St: c04d2d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4220117----T:  4220317 	 St: c04e7f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4220317----T:  4220517 	 St: c0505f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4220517----T:  4220717 	 St: c04c6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4220717----T:  4220917 	 St: c04e80e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4220917----T:  4221117 	 St: c04eb8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4221117----T:  4221317 	 St: c04f2700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4221317----T:  4221517 	 St: c0509d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4221517----T:  4221717 	 St: c04ef000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4221717----T:  4221917 	 St: c0509e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4221917----T:  4222117 	 St: c0513580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4222117----T:  4222317 	 St: c04e89c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4222317----T:  4222517 	 St: c04f1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4222517----T:  4222717 	 St: c04d9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4222717----T:  4222917 	 St: c04eb040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4222917----T:  4223117 	 St: c0503bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4223117----T:  4223317 	 St: c04d9da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4223317----T:  4223517 	 St: c04eb1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4223517----T:  4223717 	 St: c04f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4223717----T:  4223917 	 St: c04ffa80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4223917----T:  4224117 	 St: c0508e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4224117----T:  4224317 	 St: c04f4820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4224317----T:  4224517 	 St: c0508ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4224517----T:  4224717 	 St: c051bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4224717----T:  4224917 	 St: c05244e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4224917----T:  4225117 	 St: c04ca9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4225117----T:  4225317 	 St: c0509d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4225317----T:  4225517 	 St: c04f67c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4225517----T:  4225717 	 St: c04d9e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4225717----T:  4225917 	 St: c04f20c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4225917----T:  4226117 	 St: c04f6880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4226117----T:  4226317 	 St: c04cdda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4226317----T:  4226517 	 St: c04d9f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4226517----T:  4226717 	 St: c04f6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4226717----T:  4226917 	 St: c04df320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4226917----T:  4227117 	 St: c04f6c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4227117----T:  4227317 	 St: c04df400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4227317----T:  4227517 	 St: c04f3ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4227517----T:  4227717 	 St: c04e2c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4227717----T:  4227917 	 St: c04dcc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4227917----T:  4228117 	 St: c04e2ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4228117----T:  4228317 	 St: c04c29e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4228317----T:  4228517 	 St: c050dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4228517----T:  4228717 	 St: c04c2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4228717----T:  4228917 	 St: c04f7880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4228917----T:  4229117 	 St: c04c35e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4229117----T:  4229317 	 St: c05128c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4229317----T:  4229517 	 St: c0519aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4229517----T:  4229717 	 St: c04d6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4229717----T:  4229917 	 St: c0516a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4229917----T:  4230117 	 St: c0519c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4230117----T:  4230317 	 St: c04cfd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4230317----T:  4230517 	 St: c050a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4230517----T:  4230717 	 St: c05142c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4230717----T:  4230917 	 St: c04cfe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4230917----T:  4231117 	 St: c04d04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4231117----T:  4231317 	 St: c04f4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4231317----T:  4231517 	 St: c04f9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4231517----T:  4231717 	 St: c0510680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4231717----T:  4231917 	 St: c0524e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4231917----T:  4232117 	 St: c04e5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4232117----T:  4232317 	 St: c0500a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4232317----T:  4232517 	 St: c04e5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4232517----T:  4232717 	 St: c0500b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4232717----T:  4232917 	 St: c0512f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4232917----T:  4233117 	 St: c0516520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4233117----T:  4233317 	 St: c051bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4233317----T:  4233517 	 St: c0513060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4233517----T:  4233717 	 St: c050d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4233717----T:  4233917 	 St: c04c1d80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4233917----T:  4234117 	 St: c051a760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4234117----T:  4234317 	 St: c04c1fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4234317----T:  4234517 	 St: c04cd4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4234517----T:  4234717 	 St: c04d08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4234717----T:  4234917 	 St: c04d2020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4234917----T:  4235117 	 St: c0507200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4235117----T:  4235317 	 St: c0510060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4235317----T:  4235517 	 St: c0506f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4235517----T:  4235717 	 St: c05170e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4235717----T:  4235917 	 St: c04e0060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4235917----T:  4236117 	 St: c051d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4236117----T:  4236317 	 St: c050b6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4236317----T:  4236517 	 St: c04c5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4236517----T:  4236717 	 St: c0519000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4236717----T:  4236917 	 St: c04e6080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4236917----T:  4237117 	 St: c04d6200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4237117----T:  4237317 	 St: c04d63a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4237317----T:  4237517 	 St: c04fcd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4237517----T:  4237717 	 St: c04faa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4237717----T:  4237917 	 St: c05010e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4237917----T:  4238117 	 St: c04ca860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4238117----T:  4238317 	 St: c04c18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4238317----T:  4238517 	 St: c05143a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4238517----T:  4238717 	 St: c05209c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4238717----T:  4238917 	 St: c05115e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4238917----T:  4239117 	 St: c0511b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4239117----T:  4239317 	 St: c0514a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4239317----T:  4239517 	 St: c050d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4239517----T:  4239717 	 St: c0516d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4239717----T:  4239917 	 St: c0516f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4239917----T:  4240117 	 St: c04c1b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4240117----T:  4240317 	 St: c05173c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4240317----T:  4240517 	 St: c0517460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4240517----T:  4240717 	 St: c051cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4240717----T:  4240917 	 St: c051d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4240917----T:  4241117 	 St: c04c9300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4241117----T:  4241317 	 St: c05121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4241317----T:  4241517 	 St: c051fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4241517----T:  4241717 	 St: c050dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4241717----T:  4241917 	 St: c0512d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4241917----T:  4242117 	 St: c04c7d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4242117----T:  4242317 	 St: c0511c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4242317----T:  4242517 	 St: c0515560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4242517----T:  4242717 	 St: c04c7f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4242717----T:  4242917 	 St: c0511d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4242917----T:  4243117 	 St: c051a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4243117----T:  4243317 	 St: c0522fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4243317----T:  4243517 	 St: c05178e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4243517----T:  4243717 	 St: c04c1020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4243717----T:  4243917 	 St: c050f220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4243917----T:  4244117 	 St: c04c7140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4244117----T:  4244317 	 St: c050f280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4244317----T:  4244517 	 St: c04c73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4244517----T:  4244717 	 St: c04cb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4244717----T:  4244917 	 St: c04cb4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4244917----T:  4245117 	 St: c0518760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4245117----T:  4245317 	 St: c0515c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4245317----T:  4245517 	 St: c051d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4245517----T:  4245717 	 St: c051d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4245717----T:  4245917 	 St: c050f060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4245917----T:  4246117 	 St: c0520b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4246117----T:  4246317 	 St: c0520b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4246317----T:  4246517 	 St: c0513360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4246517----T:  4246717 	 St: c0518c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4246717----T:  4246917 	 St: c05215a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4246917----T:  4247117 	 St: c051e8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4247117----T:  4247317 	 St: c050ea60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4247317----T:  4247517 	 St: c0524b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4247517----T:  4247717 	 St: c050f620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4247717----T:  4247917 	 St: c051b620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4247917----T:  4248117 	 St: c05213a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4248117----T:  4248317 	 St: c05191a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4248317----T:  4248517 	 St: c05220c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4248517----T:  4248717 	 St: c050fcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4248717----T:  4248917 	 St: c050fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4248917----T:  4249117 	 St: c051ec60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4249117----T:  4249317 	 St: c051bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4249317----T:  4249517 	 St: c0522260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4249517----T:  4249717 	 St: c05223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4249717----T:  4249917 	 St: c051f3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4249917----T:  4252717 	 St: c04e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4252717----T:  4260497 	 St: c04e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4260497----T:  4265571 	 St: c04d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4265571----T:  4270645 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4270645----T:  4277967 	 St: c0510000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4277967----T:  4281053 	 St: c051d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4281053----T:  4284139 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4284139----T:  4291461 	 St: c04c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4291461----T:  4307624 	 St: c04f0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4307624----T:  4323787 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4324752----T:  4324952 	 St: c055f280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4324952----T:  4325152 	 St: c05473a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4325038----T:  4567118 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4325152----T:  4325352 	 St: c0550640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4325352----T:  4325552 	 St: c0545c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4325552----T:  4325752 	 St: c0545ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4325752----T:  4325952 	 St: c0552f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4325952----T:  4326152 	 St: c0553ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4326152----T:  4326352 	 St: c05432a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4326352----T:  4326552 	 St: c0557820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4326552----T:  4326752 	 St: c0554e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4326752----T:  4326952 	 St: c05cb060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4326952----T:  4327152 	 St: c054fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4327152----T:  4327352 	 St: c0549900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4327352----T:  4327552 	 St: c0567c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4327552----T:  4327752 	 St: c0573580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4327752----T:  4327952 	 St: c0573600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4327952----T:  4328152 	 St: c056d500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4328152----T:  4328352 	 St: c059e7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4328352----T:  4328552 	 St: c056d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4328552----T:  4328752 	 St: c056d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4328752----T:  4328952 	 St: c0573bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4328952----T:  4329152 	 St: c05b6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4329152----T:  4329352 	 St: c056dca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4329352----T:  4329552 	 St: c0573d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4329552----T:  4329752 	 St: c05e9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4329752----T:  4329952 	 St: c05f1b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4329952----T:  4330152 	 St: c05d2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4330152----T:  4330352 	 St: c0608220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4330352----T:  4330552 	 St: c05c0f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4330552----T:  4330752 	 St: c05f9320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4330752----T:  4330952 	 St: c05c50e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4330952----T:  4331152 	 St: c05d6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4331152----T:  4331352 	 St: c05d6b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4331352----T:  4331552 	 St: c05c1560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4331552----T:  4331752 	 St: c05c1660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4331752----T:  4331952 	 St: c05c5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4331952----T:  4332152 	 St: c05ca9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4332152----T:  4332352 	 St: c05c8300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4332352----T:  4332552 	 St: c05ca1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4332552----T:  4332752 	 St: c05ca380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4332752----T:  4332952 	 St: c05c1760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4332952----T:  4333152 	 St: c05c7ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4333152----T:  4333352 	 St: c05ca4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4333352----T:  4333552 	 St: c05ca5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4333552----T:  4333752 	 St: c06211c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4333752----T:  4333952 	 St: c05f39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4333952----T:  4334152 	 St: c05c9ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4334152----T:  4334352 	 St: c05c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4334352----T:  4334552 	 St: c05c8ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4334552----T:  4334752 	 St: c05cc4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4334752----T:  4334952 	 St: c05c0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4334952----T:  4335152 	 St: c05c6280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4335152----T:  4351315 	 St: c0540000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4351315----T:  4397562 	 St: c0560000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  4397562----T:  4408584 	 St: c05c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  4408584----T:  4520258 	 St: c05d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  4568294----T:  4589148 	 St: c0740000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4589148----T:  4630690 	 St: c076a000 Sz: 352256 	 Sm: 0 	 T: memcpy_h2d(28.049967)
F:  4630690----T:  4707059 	 St: c07e0000 Sz: 655360 	 Sm: 0 	 T: memcpy_h2d(51.565834)
F:  4707059----T:  4715761 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4715761----T:  4724463 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4956129----T:  4970847 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.937880)
F:  4970847----T:  4973382 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4973383----T:  4975918 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5198069----T:  6006932 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(546.160034)
F:  5199088----T:  5205049 	 St: c02d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5199088----T:  5441168 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5205049----T:  5209268 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5209268----T:  5213487 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5213487----T:  5219448 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5219448----T:  5223260 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5223260----T:  5229672 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5229672----T:  5238374 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5238374----T:  5243448 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5243448----T:  5248522 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5248522----T:  5272194 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5272194----T:  5279059 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5279059----T:  5334718 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  5334718----T:  5364501 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5364501----T:  5457345 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  5505313----T:  5507918 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505313----T:  5747393 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5507918----T:  5516158 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5516158----T:  5518958 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5518958----T:  5526738 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5748520----T:  5753161 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5753161----T:  5766049 	 St: c06e7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  5766049----T:  5769135 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5769135----T:  5798918 	 St: c0703000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5798918----T:  5803992 	 St: c0740000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5803992----T:  5861533 	 St: c0748000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  5861533----T:  5870235 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5870235----T:  5984263 	 St: c07d0000 Sz: 983040 	 Sm: 0 	 T: memcpy_h2d(76.993919)
F:  6229082----T:  6244202 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.209318)
F:  6244202----T:  6246737 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6246738----T:  6249273 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6471424----T:  7369403 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(606.332886)
F:  6472526----T:  6475956 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6472526----T:  6714606 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6475956----T:  6482821 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6482821----T:  6488336 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6488336----T:  6492977 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6492977----T:  6498492 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6498492----T:  6503133 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6503133----T:  6517891 	 St: c02e0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  6517891----T:  6520977 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6520977----T:  6544649 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6544649----T:  6553813 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  6553813----T:  6607119 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  6607119----T:  6634551 	 St: c03c0000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  6634551----T:  6729749 	 St: c03f8000 Sz: 819200 	 Sm: 0 	 T: memcpy_h2d(64.279541)
F:  6841042----T:  6845683 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6841042----T:  7083122 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6845683----T:  6851198 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6851198----T:  6854628 	 St: c06d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6854628----T:  6861493 	 St: c06d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7084491----T:  7087921 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7087921----T:  7102211 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  7102211----T:  7125414 	 St: c0700000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  7125414----T:  7134578 	 St: c072f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7134578----T:  7160130 	 St: c0740000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  7160130----T:  7196967 	 St: c0774000 Sz: 311296 	 Sm: 0 	 T: memcpy_h2d(24.873058)
F:  7196967----T:  7205669 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7205669----T:  7319697 	 St: c07d0000 Sz: 983040 	 Sm: 0 	 T: memcpy_h2d(76.993919)
F:  7591553----T:  7606697 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.225523)
F:  7606697----T:  7609232 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7609233----T:  7611768 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7833919----T:  8674991 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(567.908142)
F:  7835248----T:  7842113 	 St: c02d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7835248----T:  8077328 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7842113----T:  7845543 	 St: c02dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7845543----T:  7849762 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7849762----T:  7855723 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7855723----T:  7859153 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7859153----T:  7866018 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7866018----T:  7868623 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7868623----T:  7876863 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7876863----T:  7885565 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7885565----T:  7909237 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7909237----T:  7912037 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7912037----T:  7972402 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  7972402----T:  7997954 	 St: c03c0000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  7997954----T:  8095035 	 St: c03f4000 Sz: 835584 	 Sm: 0 	 T: memcpy_h2d(65.550980)
F:  8164460----T:  8167260 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8164460----T:  8406540 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8167260----T:  8175040 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8175040----T:  8177645 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8177645----T:  8185885 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8407804----T:  8411234 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8411234----T:  8425524 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  8425524----T:  8445909 	 St: c0700000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  8445909----T:  8457863 	 St: c0729000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  8457863----T:  8472621 	 St: c0740000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  8472621----T:  8520280 	 St: c075d000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F:  8520280----T:  8526692 	 St: c07c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8526692----T:  8643074 	 St: c07cb000 Sz: 1003520 	 Sm: 0 	 T: memcpy_h2d(78.583389)
F:  8897141----T:  8907427 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.945307)
F:  8907427----T:  8909962 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8909963----T:  8912498 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9134649----T:  9771785 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(430.206604)
F:  9135709----T:  9141670 	 St: c02f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9135709----T:  9377789 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9141670----T:  9145889 	 St: c02fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9145889----T:  9148975 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9148975----T:  9156297 	 St: c0303000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9156297----T:  9162709 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9162709----T:  9166521 	 St: c02eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9166521----T:  9169126 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9169126----T:  9184821 	 St: c02c1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  9184821----T:  9208493 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9208493----T:  9216273 	 St: c0340000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9216273----T:  9270991 	 St: c034e000 Sz: 466944 	 Sm: 0 	 T: memcpy_h2d(36.946659)
F:  9270991----T:  9275632 	 St: c03c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9275632----T:  9393897 	 St: c03c7000 Sz: 1019904 	 Sm: 0 	 T: memcpy_h2d(79.854828)
F:  9401847----T:  9406066 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9401847----T:  9643927 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9406066----T:  9412027 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9412027----T:  9416246 	 St: c06d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9416246----T:  9422207 	 St: c06d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9422207----T:  9427281 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9427281----T:  9439702 	 St: c06e8000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  9439702----T:  9442307 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9442307----T:  9473030 	 St: c0701000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9473030----T:  9477671 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9477671----T:  9535683 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  9644933----T:  9665787 	 St: c07c0000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  9665787----T:  9767575 	 St: c07ea000 Sz: 876544 	 Sm: 0 	 T: memcpy_h2d(68.729240)
F:  9993935----T:  9997181 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.191762)
F:  9997181----T:  9999716 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9999717----T: 10002252 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10224403----T: 10528966 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(205.646866)
F: 10225759----T: 10228364 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10225759----T: 10256952 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10228364----T: 10236604 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10236604----T: 10241245 	 St: c0210000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10241245----T: 10246760 	 St: c0217000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10246760----T: 10249365 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10249365----T: 10257605 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10257897----T: 10260502 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10260502----T: 10263107 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10263107----T: 10265712 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10265712----T: 10268317 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10268317----T: 10275182 	 St: c0224000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10275374----T: 10284076 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10275374----T: 10517454 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10284076----T: 10286681 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10286681----T: 10289286 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10289286----T: 10297066 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10518817----T: 10523891 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10523891----T: 10528965 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10751116----T: 10754299 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.149224)
F: 10754299----T: 10756834 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10756835----T: 10759440 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10756835----T: 10765075 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10767680----T: 10770285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10767680----T: 10775920 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10778525----T: 10781130 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10778525----T: 10794220 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10796825----T: 10799430 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10796825----T: 10827548 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10830153----T: 10832758 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10830153----T: 10890989 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10893594----T: 10896199 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10893594----T: 10955371 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5813743(cycle), 3925.552246(us)
Tot_kernel_exec_time_and_fault_time: 14410948(cycle), 9730.552734(us)
Tot_memcpy_h2d_time: 4047564(cycle), 2732.993896(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 4075449(cycle), 2751.822510(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 2936153(cycle), 1982.547607(us)
Tot_dma_time: 188000(cycle), 126.941254(us)
Tot_memcpy_d2h_sync_wb_time: 3165179(cycle), 2137.190430(us)
GPGPU-Sim: *** exit detected ***
