Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  2 15:11:51 2024
| Host         : gerard running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/loop_uhat_sparse_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                      Instance                                     |                                                       Module                                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                      |                                                                                                             (top) |      26199 |      20889 |    4020 | 1290 | 13683 |    352 |      0 |         66 |
|   bd_0_i                                                                          |                                                                                                              bd_0 |      26199 |      20889 |    4020 | 1290 | 13683 |    352 |      0 |         66 |
|     hls_inst                                                                      |                                                                                                   bd_0_hls_inst_0 |      26199 |      20889 |    4020 | 1290 | 13683 |    352 |      0 |         66 |
|       (hls_inst)                                                                  |                                                                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                        |                                                                                  bd_0_hls_inst_0_loop_uhat_sparse |      26199 |      20889 |    4020 | 1290 | 13683 |    352 |      0 |         66 |
|         (inst)                                                                    |                                                                                  bd_0_hls_inst_0_loop_uhat_sparse |       2301 |       2301 |       0 |    0 |  1075 |      0 |      0 |          0 |
|         CTRL_BUS_s_axi_U                                                          |                                                                   bd_0_hls_inst_0_loop_uhat_sparse_CTRL_BUS_s_axi |        251 |        251 |       0 |    0 |   279 |      0 |      0 |          0 |
|         dadddsub_64ns_64ns_64_7_full_dsp_1_U76                                    |                                               bd_0_hls_inst_0_loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1 |        754 |        742 |       0 |   12 |   638 |      0 |      0 |          3 |
|           (dadddsub_64ns_64ns_64_7_full_dsp_1_U76)                                |                                               bd_0_hls_inst_0_loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1 |        101 |        101 |       0 |    0 |   194 |      0 |      0 |          0 |
|           loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u                |                                            bd_0_hls_inst_0_loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip |        653 |        641 |       0 |   12 |   444 |      0 |      0 |          3 |
|             (loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u)            |                                            bd_0_hls_inst_0_loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        653 |        641 |       0 |   12 |   444 |      0 |      0 |          3 |
|               (inst)                                                              |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        653 |        641 |       0 |   12 |   444 |      0 |      0 |          3 |
|         dcmp_64ns_64ns_1_2_no_dsp_1_U78                                           |                                                      bd_0_hls_inst_0_loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1 |         84 |         84 |       0 |    0 |   128 |      0 |      0 |          0 |
|           (dcmp_64ns_64ns_1_2_no_dsp_1_U78)                                       |                                                      bd_0_hls_inst_0_loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|           loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                       |                                                   bd_0_hls_inst_0_loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip |         84 |         84 |       0 |    0 |     0 |      0 |      0 |          0 |
|             (loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u)                   |                                                   bd_0_hls_inst_0_loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |          0 |
|               (inst)                                                              |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |          0 |
|         dmul_64ns_64ns_64_7_max_dsp_1_U77                                         |                                                    bd_0_hls_inst_0_loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1 |        116 |         98 |       0 |   18 |   280 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_7_max_dsp_1_U77)                                     |                                                    bd_0_hls_inst_0_loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|           loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u                     |                                                 bd_0_hls_inst_0_loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip |        116 |         98 |       0 |   18 |   152 |      0 |      0 |         11 |
|             (loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u)                 |                                                 bd_0_hls_inst_0_loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        116 |         98 |       0 |   18 |   152 |      0 |      0 |         11 |
|               (inst)                                                              |                                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |        116 |         98 |       0 |   18 |   152 |      0 |      0 |         11 |
|         grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271                      |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 |       2168 |       2167 |       0 |    1 |   543 |      0 |      0 |          0 |
|           (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271)                  |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 |       1168 |       1168 |       0 |    0 |   119 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                |                                         bd_0_hls_inst_0_loop_uhat_sparse_flow_control_loop_pipe_sequential_init_7 |        651 |        651 |       0 |    0 |     2 |      0 |      0 |          0 |
|           sitodp_64ns_64_6_no_dsp_1_U1                                            |                                                        bd_0_hls_inst_0_loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1 |        349 |        348 |       0 |    1 |   422 |      0 |      0 |          0 |
|             (sitodp_64ns_64_6_no_dsp_1_U1)                                        |                                                        bd_0_hls_inst_0_loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1 |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|             loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u                       |                                                     bd_0_hls_inst_0_loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip |        317 |        316 |       0 |    1 |   293 |      0 |      0 |          0 |
|               (loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u)                   |                                                     bd_0_hls_inst_0_loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                                                            bd_0_hls_inst_0_floating_point_v7_1_16 |        317 |        316 |       0 |    1 |   293 |      0 |      0 |          0 |
|         grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288                      |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 |       1360 |       1293 |       0 |   67 |   276 |      0 |      0 |          0 |
|           (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288)                  |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 |       1226 |       1159 |       0 |   67 |   274 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                |                                         bd_0_hls_inst_0_loop_uhat_sparse_flow_control_loop_pipe_sequential_init_6 |        134 |        134 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333                      |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 |        758 |        758 |       0 |    0 |   499 |      0 |      0 |          0 |
|           (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333)                  |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 |        718 |        718 |       0 |    0 |   497 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                |                                         bd_0_hls_inst_0_loop_uhat_sparse_flow_control_loop_pipe_sequential_init_5 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320                      |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 |        536 |        536 |       0 |    0 |   166 |      0 |      0 |          0 |
|           (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320)                  |                                        bd_0_hls_inst_0_loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 |        480 |        480 |       0 |    0 |   164 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                |                                           bd_0_hls_inst_0_loop_uhat_sparse_flow_control_loop_pipe_sequential_init |         56 |         56 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_pow_generic_double_s_fu_344                                           |                                                             bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s |      13163 |      11971 |       0 | 1192 |  9520 |      0 |      0 |         52 |
|           (grp_pow_generic_double_s_fu_344)                                       |                                                             bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s |       5608 |       4586 |       0 | 1022 |  6294 |      0 |      0 |          3 |
|           mac_muladd_16s_15ns_19s_31_4_1_U27                                      |                                                   bd_0_hls_inst_0_loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1 |        426 |        426 |       0 |    0 |    84 |      0 |      0 |          0 |
|             loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U             |                                           bd_0_hls_inst_0_loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0 |        426 |        426 |       0 |    0 |    84 |      0 |      0 |          0 |
|           mul_12s_80ns_90_5_1_U12                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_12s_80ns_90_5_1 |         32 |         15 |       0 |   17 |    34 |      0 |      0 |          4 |
|           mul_13s_71s_71_5_1_U13                                                  |                                                               bd_0_hls_inst_0_loop_uhat_sparse_mul_13s_71s_71_5_1 |          5 |          0 |       0 |    5 |    34 |      0 |      0 |          4 |
|           mul_40ns_40ns_80_2_1_U14                                                |                                                             bd_0_hls_inst_0_loop_uhat_sparse_mul_40ns_40ns_80_2_1 |        831 |        831 |       0 |    0 |   110 |      0 |      0 |          2 |
|           mul_43ns_36ns_79_3_1_U15                                                |                                                             bd_0_hls_inst_0_loop_uhat_sparse_mul_43ns_36ns_79_3_1 |       1052 |       1052 |       0 |    0 |   156 |      0 |      0 |          0 |
|           mul_49ns_44ns_93_5_1_U16                                                |                                                             bd_0_hls_inst_0_loop_uhat_sparse_mul_49ns_44ns_93_5_1 |        122 |        122 |       0 |    0 |    53 |      0 |      0 |          9 |
|           mul_50ns_50ns_100_5_1_U17                                               |                                                            bd_0_hls_inst_0_loop_uhat_sparse_mul_50ns_50ns_100_5_1 |        397 |        397 |       0 |    0 |   114 |      0 |      0 |          8 |
|           mul_54s_6ns_54_5_1_U18                                                  |                                                               bd_0_hls_inst_0_loop_uhat_sparse_mul_54s_6ns_54_5_1 |         53 |         53 |       0 |    0 |    51 |      0 |      0 |          3 |
|           mul_71ns_4ns_75_5_1_U26                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_71ns_4ns_75_5_1 |         17 |          0 |       0 |   17 |    37 |      0 |      0 |          3 |
|           mul_73ns_6ns_79_5_1_U19                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_73ns_6ns_79_5_1 |        137 |        120 |       0 |   17 |    39 |      0 |      0 |          3 |
|           mul_77ns_6ns_83_5_1_U20                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_77ns_6ns_83_5_1 |        503 |        483 |       0 |   20 |   333 |      0 |      0 |          0 |
|           mul_77s_54s_130_5_1_U21                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_77s_54s_130_5_1 |        782 |        765 |       0 |   17 |   289 |      0 |      0 |         13 |
|           mul_82ns_6ns_88_5_1_U22                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_82ns_6ns_88_5_1 |        527 |        510 |       0 |   17 |   266 |      0 |      0 |          0 |
|           mul_83ns_6ns_89_5_1_U23                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_83ns_6ns_89_5_1 |        532 |        511 |       0 |   21 |   278 |      0 |      0 |          0 |
|           mul_87ns_6ns_93_5_1_U24                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_87ns_6ns_93_5_1 |        557 |        540 |       0 |   17 |   290 |      0 |      0 |          0 |
|           mul_92ns_6ns_98_5_1_U25                                                 |                                                              bd_0_hls_inst_0_loop_uhat_sparse_mul_92ns_6ns_98_5_1 |        593 |        571 |       0 |   22 |   307 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log0_lut_table_array_U                   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud |          0 |          0 |       0 |    0 |   109 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi |         84 |         84 |       0 |    0 |    90 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j |         70 |         70 |       0 |    0 |    76 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi |         55 |         55 |       0 |    0 |    61 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs |         81 |         81 |       0 |    0 |    41 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U   | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC |         26 |         26 |       0 |    0 |    31 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U    | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe |         52 |         52 |       0 |    0 |   105 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U    | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg |         94 |         94 |       0 |    0 |   100 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U           | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM |        223 |        223 |       0 |    0 |    58 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U             | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 |        158 |        158 |       0 |    0 |    40 |      0 |      0 |          0 |
|           pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U             | bd_0_hls_inst_0_loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW |        146 |        146 |       0 |    0 |    34 |      0 |      0 |          0 |
|         input_data_L_U                                                            |                                                   bd_0_hls_inst_0_loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |     64 |      0 |          0 |
|         input_data_R_U                                                            |                                                 bd_0_hls_inst_0_loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W_0 |         64 |         64 |       0 |    0 |     0 |     64 |      0 |          0 |
|         input_data_colIndex_U                                                     |                                                bd_0_hls_inst_0_loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W |       4350 |        330 |    4020 |    0 |    15 |      0 |      0 |          0 |
|         input_data_rowStart_U                                                     |                                                bd_0_hls_inst_0_loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W |         48 |         48 |       0 |    0 |     0 |     32 |      0 |          0 |
|         input_data_value_U                                                        |                                                 bd_0_hls_inst_0_loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W_1 |         32 |         32 |       0 |    0 |     0 |     64 |      0 |          0 |
|         integral_U                                                                |                                                 bd_0_hls_inst_0_loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W_2 |         32 |         32 |       0 |    0 |     0 |     64 |      0 |          0 |
|         output_data_U                                                             |                                                 bd_0_hls_inst_0_loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W_3 |         69 |         69 |       0 |    0 |     0 |     64 |      0 |          0 |
|         regslice_both_inStream_V_data_V_U                                         |                                                                    bd_0_hls_inst_0_loop_uhat_sparse_regslice_both |         67 |         67 |       0 |    0 |   132 |      0 |      0 |          0 |
|         regslice_both_outStream_V_data_V_U                                        |                                                                  bd_0_hls_inst_0_loop_uhat_sparse_regslice_both_4 |         46 |         46 |       0 |    0 |   132 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


