// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_demo_dram_and_dbg,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.916000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1175,HLS_SYN_LUT=799}" *)

module app_demo_dram_and_dbg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_demo_dram_and_dbg_V_dout,
        reset_app_demo_dram_and_dbg_V_empty_n,
        reset_app_demo_dram_and_dbg_V_read,
        dbg_peek_req_V_dout,
        dbg_peek_req_V_empty_n,
        dbg_peek_req_V_read,
        dbg_peek_resp_V_din,
        dbg_peek_resp_V_full_n,
        dbg_peek_resp_V_write,
        app_dram_read_req_V_num_din,
        app_dram_read_req_V_num_full_n,
        app_dram_read_req_V_num_write,
        app_dram_read_req_V_addr_din,
        app_dram_read_req_V_addr_full_n,
        app_dram_read_req_V_addr_write,
        app_dram_read_resp_V_last_dout,
        app_dram_read_resp_V_last_empty_n,
        app_dram_read_resp_V_last_read,
        app_dram_read_resp_V_data_V_dout,
        app_dram_read_resp_V_data_V_empty_n,
        app_dram_read_resp_V_data_V_read,
        app_dram_write_req_data_V_last_din,
        app_dram_write_req_data_V_last_full_n,
        app_dram_write_req_data_V_last_write,
        app_dram_write_req_data_V_data_V_din,
        app_dram_write_req_data_V_data_V_full_n,
        app_dram_write_req_data_V_data_V_write,
        app_dram_write_req_apply_V_num_din,
        app_dram_write_req_apply_V_num_full_n,
        app_dram_write_req_apply_V_num_write,
        app_dram_write_req_apply_V_addr_din,
        app_dram_write_req_apply_V_addr_full_n,
        app_dram_write_req_apply_V_addr_write,
        app_input_data_V_data_V_dout,
        app_input_data_V_data_V_empty_n,
        app_input_data_V_data_V_read,
        app_input_data_V_len_dout,
        app_input_data_V_len_empty_n,
        app_input_data_V_len_read,
        app_input_data_V_eop_dout,
        app_input_data_V_eop_empty_n,
        app_input_data_V_eop_read,
        app_output_data_V_data_V_din,
        app_output_data_V_data_V_full_n,
        app_output_data_V_data_V_write,
        app_output_data_V_len_din,
        app_output_data_V_len_full_n,
        app_output_data_V_len_write,
        app_output_data_V_eop_din,
        app_output_data_V_eop_full_n,
        app_output_data_V_eop_write,
        app_input_params_V_dout,
        app_input_params_V_empty_n,
        app_input_params_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_demo_dram_and_dbg_V_dout;
input   reset_app_demo_dram_and_dbg_V_empty_n;
output   reset_app_demo_dram_and_dbg_V_read;
input  [31:0] dbg_peek_req_V_dout;
input   dbg_peek_req_V_empty_n;
output   dbg_peek_req_V_read;
output  [31:0] dbg_peek_resp_V_din;
input   dbg_peek_resp_V_full_n;
output   dbg_peek_resp_V_write;
output  [7:0] app_dram_read_req_V_num_din;
input   app_dram_read_req_V_num_full_n;
output   app_dram_read_req_V_num_write;
output  [63:0] app_dram_read_req_V_addr_din;
input   app_dram_read_req_V_addr_full_n;
output   app_dram_read_req_V_addr_write;
input   app_dram_read_resp_V_last_dout;
input   app_dram_read_resp_V_last_empty_n;
output   app_dram_read_resp_V_last_read;
input  [511:0] app_dram_read_resp_V_data_V_dout;
input   app_dram_read_resp_V_data_V_empty_n;
output   app_dram_read_resp_V_data_V_read;
output   app_dram_write_req_data_V_last_din;
input   app_dram_write_req_data_V_last_full_n;
output   app_dram_write_req_data_V_last_write;
output  [511:0] app_dram_write_req_data_V_data_V_din;
input   app_dram_write_req_data_V_data_V_full_n;
output   app_dram_write_req_data_V_data_V_write;
output  [7:0] app_dram_write_req_apply_V_num_din;
input   app_dram_write_req_apply_V_num_full_n;
output   app_dram_write_req_apply_V_num_write;
output  [63:0] app_dram_write_req_apply_V_addr_din;
input   app_dram_write_req_apply_V_addr_full_n;
output   app_dram_write_req_apply_V_addr_write;
input  [511:0] app_input_data_V_data_V_dout;
input   app_input_data_V_data_V_empty_n;
output   app_input_data_V_data_V_read;
input  [15:0] app_input_data_V_len_dout;
input   app_input_data_V_len_empty_n;
output   app_input_data_V_len_read;
input   app_input_data_V_eop_dout;
input   app_input_data_V_eop_empty_n;
output   app_input_data_V_eop_read;
output  [511:0] app_output_data_V_data_V_din;
input   app_output_data_V_data_V_full_n;
output   app_output_data_V_data_V_write;
output  [15:0] app_output_data_V_len_din;
input   app_output_data_V_len_full_n;
output   app_output_data_V_len_write;
output   app_output_data_V_eop_din;
input   app_output_data_V_eop_full_n;
output   app_output_data_V_eop_write;
input  [31:0] app_input_params_V_dout;
input   app_input_params_V_empty_n;
output   app_input_params_V_read;

reg ap_idle;
reg reset_app_demo_dram_and_dbg_V_read;
reg dbg_peek_req_V_read;
reg[31:0] dbg_peek_resp_V_din;
reg dbg_peek_resp_V_write;
reg app_input_params_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    dbg_peek_resp_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_450;
reg   [0:0] empty_n_15_reg_857;
reg   [0:0] tmp_9_reg_862;
reg   [0:0] tmp_s_reg_866;
reg   [0:0] tmp_5_reg_870;
reg   [0:0] tmp_8_reg_874;
reg   [0:0] is_read_op_reg_426;
reg   [0:0] got_read_resp_reg_438;
reg   [0:0] empty_n_14_reg_888;
reg   [0:0] empty_n_16_reg_882;
reg   [0:0] empty_n_12_reg_878;
reg    app_dram_read_req_V_num_blk_n;
reg   [0:0] empty_n_10_reg_896;
reg    app_dram_read_req_V_addr_blk_n;
reg    app_dram_write_req_data_V_last_blk_n;
reg   [0:0] empty_n_11_reg_892;
reg    app_dram_write_req_data_V_data_V_blk_n;
reg    app_dram_write_req_apply_V_num_blk_n;
reg    app_dram_write_req_apply_V_addr_blk_n;
reg   [31:0] state_reg_414;
reg   [31:0] reg_672;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op104_write_state3;
reg    ap_predicate_op109_write_state3;
wire    app_dram_write_req_data_V_last1_status;
reg    ap_predicate_op112_write_state3;
wire    app_dram_write_req_apply_V_num1_status;
reg    ap_predicate_op116_write_state3;
wire    app_dram_read_req_V_num1_status;
reg    ap_predicate_op117_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_reset_phi_fu_454_p4;
wire   [0:0] empty_n_15_fu_681_p1;
wire   [0:0] tmp_9_fu_685_p2;
wire   [0:0] tmp_s_fu_691_p2;
wire   [0:0] tmp_5_fu_697_p2;
wire   [0:0] tmp_8_fu_703_p2;
wire   [0:0] grp_fu_660_p1;
reg   [0:0] ap_phi_mux_is_read_op_phi_fu_430_p4;
wire   [0:0] empty_n_16_fu_709_p1;
reg   [0:0] ap_phi_mux_got_read_resp_phi_fu_442_p4;
wire   [0:0] grp_fu_664_p1;
reg   [0:0] empty_n_8_reg_900;
wire   [0:0] is_read_op_3_fu_726_p2;
reg   [0:0] is_read_op_3_reg_906;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_phi_mux_state_phi_fu_418_p4;
reg   [31:0] ap_phi_mux_state_be_phi_fu_613_p4;
reg   [0:0] ap_phi_mux_is_read_op_be_phi_fu_626_p4;
reg   [0:0] ap_phi_mux_got_read_resp_be_phi_fu_639_p4;
reg   [0:0] ap_phi_mux_reset_be_phi_fu_652_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_got_read_resp_1_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter1_got_read_resp_1_reg_462;
reg   [31:0] ap_phi_mux_state_s_phi_fu_479_p24;
wire   [31:0] state_1_fu_786_p1;
reg   [31:0] ap_phi_reg_pp0_iter1_state_s_reg_472;
wire   [31:0] ap_phi_reg_pp0_iter0_state_s_reg_472;
reg   [0:0] ap_phi_mux_is_read_op_2_phi_fu_521_p24;
wire   [0:0] is_read_op_1_fu_790_p3;
reg   [0:0] ap_phi_reg_pp0_iter1_is_read_op_2_reg_516;
wire   [0:0] ap_phi_reg_pp0_iter0_is_read_op_2_reg_516;
reg   [0:0] ap_phi_mux_got_read_resp_8_phi_fu_562_p24;
reg   [0:0] ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558;
wire   [0:0] ap_phi_reg_pp0_iter0_got_read_resp_8_reg_558;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_599;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_599;
wire   [31:0] ap_phi_reg_pp0_iter1_state_be_reg_609;
wire   [0:0] ap_phi_reg_pp0_iter1_is_read_op_be_reg_622;
wire   [0:0] ap_phi_reg_pp0_iter1_got_read_resp_be_reg_635;
wire   [0:0] p_reset_1_fu_818_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_be_reg_648;
reg    app_dram_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_336_p3_0;
reg    app_input_data_V_len0_update;
wire   [0:0] grp_nbread_fu_350_p4_0;
reg    app_output_data_V_len1_update;
wire   [0:0] empty_n_7_fu_732_p1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] read_resp_data_fu_754_p1;
reg    app_dram_write_req_data_V_last1_update;
wire   [511:0] p_Result_s_fu_762_p5;
reg    app_dram_write_req_apply_V_num1_update;
wire   [63:0] dram_read_req_addr_fu_780_p1;
reg    app_dram_read_req_V_num1_update;
reg   [511:0] p_Val2_s_fu_312;
reg   [511:0] p_Val2_1_fu_316;
reg   [31:0] reset_cnt_fu_320;
wire   [31:0] p_s_fu_825_p3;
wire   [31:0] reset_cnt_1_fu_800_p2;
wire   [0:0] tmp_6_fu_806_p2;
wire   [0:0] not_s_fu_812_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_107;
reg    ap_condition_321;
reg    ap_condition_362;
reg    ap_condition_383;
reg    ap_condition_275;
reg    ap_condition_315;
reg    ap_condition_231;
reg    ap_condition_504;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_231)) begin
        if ((1'b1 == ap_condition_315)) begin
            ap_phi_reg_pp0_iter1_got_read_resp_1_reg_462 <= grp_nbread_fu_336_p3_0;
        end else if ((1'b1 == ap_condition_275)) begin
            ap_phi_reg_pp0_iter1_got_read_resp_1_reg_462 <= ap_phi_mux_got_read_resp_phi_fu_442_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_got_read_resp_1_reg_462 <= ap_phi_reg_pp0_iter0_got_read_resp_1_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (empty_n_16_fu_709_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558 <= grp_nbread_fu_336_p3_0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))))) begin
        ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (grp_fu_660_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558 <= ap_phi_mux_got_read_resp_phi_fu_442_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558 <= ap_phi_reg_pp0_iter0_got_read_resp_8_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_is_read_op_2_reg_516 <= ap_phi_mux_is_read_op_phi_fu_430_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (grp_fu_660_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_is_read_op_2_reg_516 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (empty_n_16_fu_709_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_is_read_op_2_reg_516 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_is_read_op_2_reg_516 <= ap_phi_reg_pp0_iter0_is_read_op_2_reg_516;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_231)) begin
        if (((empty_n_15_fu_681_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_599 <= reset_app_demo_dram_and_dbg_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_454_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_599 <= ap_phi_mux_reset_phi_fu_454_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_599 <= ap_phi_reg_pp0_iter0_reset_1_reg_599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_660_p1 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_state_s_reg_472 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_state_s_reg_472 <= 32'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (grp_fu_664_p1 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_state_s_reg_472 <= 32'd2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (empty_n_16_fu_709_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (grp_fu_660_p1 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_664_p1 == 1'd1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_state_s_reg_472 <= 32'd3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_state_s_reg_472 <= ap_phi_reg_pp0_iter0_state_s_reg_472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        got_read_resp_reg_438 <= ap_phi_mux_got_read_resp_be_phi_fu_639_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        got_read_resp_reg_438 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        is_read_op_reg_426 <= ap_phi_mux_is_read_op_be_phi_fu_626_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        is_read_op_reg_426 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1)))) begin
        reset_cnt_fu_320 <= p_s_fu_825_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_320 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        reset_reg_450 <= ap_phi_mux_reset_be_phi_fu_652_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_450 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        state_reg_414 <= ap_phi_mux_state_be_phi_fu_613_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_414 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_10_reg_896 <= app_input_params_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_11_reg_892 <= app_input_params_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_12_reg_878 <= dbg_peek_req_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))))) begin
        empty_n_14_reg_888 <= dbg_peek_req_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_15_reg_857 <= reset_app_demo_dram_and_dbg_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_16_reg_882 <= grp_nbread_fu_336_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_9_fu_685_p2 == 1'd1) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        empty_n_8_reg_900 <= app_input_params_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_685_p2 == 1'd1) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        is_read_op_3_reg_906 <= is_read_op_3_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        p_Val2_1_fu_316 <= app_dram_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op112_write_state3 == 1'b1))) begin
        p_Val2_s_fu_312 <= p_Result_s_fu_762_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) begin
        reg_672 <= app_input_params_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        tmp_5_reg_870 <= tmp_5_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        tmp_8_reg_874 <= tmp_8_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        tmp_9_reg_862 <= tmp_9_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        tmp_s_reg_866 <= tmp_s_fu_691_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_16_reg_882 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (empty_n_14_reg_888 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)) | ((got_read_resp_reg_438 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (empty_n_14_reg_888 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0))))) begin
        ap_phi_mux_got_read_resp_8_phi_fu_562_p24 = ap_phi_reg_pp0_iter1_got_read_resp_1_reg_462;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_9_reg_862 == 1'd1) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_8_reg_874 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_got_read_resp_8_phi_fu_562_p24 = got_read_resp_reg_438;
    end else begin
        ap_phi_mux_got_read_resp_8_phi_fu_562_p24 = ap_phi_reg_pp0_iter1_got_read_resp_8_reg_558;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if (((empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0))) begin
            ap_phi_mux_got_read_resp_be_phi_fu_639_p4 = ap_phi_mux_got_read_resp_8_phi_fu_562_p24;
        end else if (((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1))) begin
            ap_phi_mux_got_read_resp_be_phi_fu_639_p4 = 1'd0;
        end else begin
            ap_phi_mux_got_read_resp_be_phi_fu_639_p4 = ap_phi_reg_pp0_iter1_got_read_resp_be_reg_635;
        end
    end else begin
        ap_phi_mux_got_read_resp_be_phi_fu_639_p4 = ap_phi_reg_pp0_iter1_got_read_resp_be_reg_635;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_got_read_resp_phi_fu_442_p4 = ap_phi_mux_got_read_resp_be_phi_fu_639_p4;
    end else begin
        ap_phi_mux_got_read_resp_phi_fu_442_p4 = got_read_resp_reg_438;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if ((1'b1 == ap_condition_383)) begin
            ap_phi_mux_is_read_op_2_phi_fu_521_p24 = is_read_op_reg_426;
        end else if ((1'b1 == ap_condition_362)) begin
            ap_phi_mux_is_read_op_2_phi_fu_521_p24 = 1'd1;
        end else if ((1'b1 == ap_condition_321)) begin
            ap_phi_mux_is_read_op_2_phi_fu_521_p24 = is_read_op_1_fu_790_p3;
        end else begin
            ap_phi_mux_is_read_op_2_phi_fu_521_p24 = ap_phi_reg_pp0_iter1_is_read_op_2_reg_516;
        end
    end else begin
        ap_phi_mux_is_read_op_2_phi_fu_521_p24 = ap_phi_reg_pp0_iter1_is_read_op_2_reg_516;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if (((empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0))) begin
            ap_phi_mux_is_read_op_be_phi_fu_626_p4 = ap_phi_mux_is_read_op_2_phi_fu_521_p24;
        end else if (((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1))) begin
            ap_phi_mux_is_read_op_be_phi_fu_626_p4 = 1'd0;
        end else begin
            ap_phi_mux_is_read_op_be_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_is_read_op_be_reg_622;
        end
    end else begin
        ap_phi_mux_is_read_op_be_phi_fu_626_p4 = ap_phi_reg_pp0_iter1_is_read_op_be_reg_622;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_is_read_op_phi_fu_430_p4 = ap_phi_mux_is_read_op_be_phi_fu_626_p4;
    end else begin
        ap_phi_mux_is_read_op_phi_fu_430_p4 = is_read_op_reg_426;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if (((empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0))) begin
            ap_phi_mux_reset_be_phi_fu_652_p4 = 1'd0;
        end else if (((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1))) begin
            ap_phi_mux_reset_be_phi_fu_652_p4 = p_reset_1_fu_818_p2;
        end else begin
            ap_phi_mux_reset_be_phi_fu_652_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_648;
        end
    end else begin
        ap_phi_mux_reset_be_phi_fu_652_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_648;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_454_p4 = ap_phi_mux_reset_be_phi_fu_652_p4;
    end else begin
        ap_phi_mux_reset_phi_fu_454_p4 = reset_reg_450;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if (((empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0))) begin
            ap_phi_mux_state_be_phi_fu_613_p4 = ap_phi_mux_state_s_phi_fu_479_p24;
        end else if (((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1))) begin
            ap_phi_mux_state_be_phi_fu_613_p4 = 32'd0;
        end else begin
            ap_phi_mux_state_be_phi_fu_613_p4 = ap_phi_reg_pp0_iter1_state_be_reg_609;
        end
    end else begin
        ap_phi_mux_state_be_phi_fu_613_p4 = ap_phi_reg_pp0_iter1_state_be_reg_609;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_phi_fu_418_p4 = ap_phi_mux_state_be_phi_fu_613_p4;
    end else begin
        ap_phi_mux_state_phi_fu_418_p4 = state_reg_414;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if ((1'b1 == ap_condition_383)) begin
            ap_phi_mux_state_s_phi_fu_479_p24 = state_reg_414;
        end else if ((1'b1 == ap_condition_362)) begin
            ap_phi_mux_state_s_phi_fu_479_p24 = 32'd3;
        end else if ((1'b1 == ap_condition_321)) begin
            ap_phi_mux_state_s_phi_fu_479_p24 = state_1_fu_786_p1;
        end else begin
            ap_phi_mux_state_s_phi_fu_479_p24 = ap_phi_reg_pp0_iter1_state_s_reg_472;
        end
    end else begin
        ap_phi_mux_state_s_phi_fu_479_p24 = ap_phi_reg_pp0_iter1_state_s_reg_472;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_10_reg_896 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_read_req_V_addr_blk_n = app_dram_read_req_V_addr_full_n;
    end else begin
        app_dram_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op117_write_state3 == 1'b1))) begin
        app_dram_read_req_V_num1_update = 1'b1;
    end else begin
        app_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_10_reg_896 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_read_req_V_num_blk_n = app_dram_read_req_V_num_full_n;
    end else begin
        app_dram_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((app_dram_read_resp_V_last_empty_n & app_dram_read_resp_V_data_V_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_15_fu_681_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_454_p4 == 1'd1))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))))) begin
        app_dram_read_resp_V_last0_update = 1'b1;
    end else begin
        app_dram_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_10_reg_896 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (is_read_op_reg_426 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_write_req_apply_V_addr_blk_n = app_dram_write_req_apply_V_addr_full_n;
    end else begin
        app_dram_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op116_write_state3 == 1'b1))) begin
        app_dram_write_req_apply_V_num1_update = 1'b1;
    end else begin
        app_dram_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_10_reg_896 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (is_read_op_reg_426 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_write_req_apply_V_num_blk_n = app_dram_write_req_apply_V_num_full_n;
    end else begin
        app_dram_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_11_reg_892 == 1'd1) & (tmp_5_reg_870 == 1'd1) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_write_req_data_V_data_V_blk_n = app_dram_write_req_data_V_data_V_full_n;
    end else begin
        app_dram_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op112_write_state3 == 1'b1))) begin
        app_dram_write_req_data_V_last1_update = 1'b1;
    end else begin
        app_dram_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_11_reg_892 == 1'd1) & (tmp_5_reg_870 == 1'd1) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        app_dram_write_req_data_V_last_blk_n = app_dram_write_req_data_V_last_full_n;
    end else begin
        app_dram_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((empty_n_15_reg_857 == 1'd1) | (reset_reg_450 == 1'd1))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_15_reg_857 == 1'd0))))) begin
        app_input_data_V_len0_update = 1'b1;
    end else begin
        app_input_data_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if (((app_input_params_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_15_fu_681_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_454_p4 == 1'd1))) | ((app_input_params_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_9_fu_685_p2 == 1'd1) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((app_input_params_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_fu_691_p2 == 1'd1) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_input_params_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_5_fu_697_p2 == 1'd1) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))))))))) begin
        app_input_params_V_read = 1'b1;
    end else begin
        app_input_params_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((app_output_data_V_len_full_n & app_output_data_V_eop_full_n & app_output_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_7_fu_732_p1 == 1'd1) & (empty_n_15_reg_857 == 1'd0))) begin
        app_output_data_V_len1_update = 1'b1;
    end else begin
        app_output_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((dbg_peek_req_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((empty_n_15_fu_681_p1 == 1'd1) | (ap_phi_mux_reset_phi_fu_454_p4 == 1'd1))) | ((dbg_peek_req_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)) | ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (dbg_peek_req_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))))))) begin
        dbg_peek_req_V_read = 1'b1;
    end else begin
        dbg_peek_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_16_reg_882 == 1'd1) & (empty_n_14_reg_888 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)) | ((empty_n_14_reg_888 == 1'd1) & (got_read_resp_reg_438 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_n_12_reg_878 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (is_read_op_reg_426 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        dbg_peek_resp_V_blk_n = dbg_peek_resp_V_full_n;
    end else begin
        dbg_peek_resp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if ((ap_predicate_op109_write_state3 == 1'b1)) begin
            dbg_peek_resp_V_din = read_resp_data_fu_754_p1;
        end else if ((ap_predicate_op104_write_state3 == 1'b1)) begin
            dbg_peek_resp_V_din = 32'd0;
        end else begin
            dbg_peek_resp_V_din = 'bx;
        end
    end else begin
        dbg_peek_resp_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op109_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op104_write_state3 == 1'b1)))) begin
        dbg_peek_resp_V_write = 1'b1;
    end else begin
        dbg_peek_resp_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_app_demo_dram_and_dbg_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0))) begin
        reset_app_demo_dram_and_dbg_V_read = 1'b1;
    end else begin
        reset_app_demo_dram_and_dbg_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_dram_read_req_V_num1_status == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((app_dram_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op116_write_state3 == 1'b1)) | ((app_dram_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op109_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op104_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_dram_read_req_V_num1_status == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((app_dram_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op116_write_state3 == 1'b1)) | ((app_dram_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op109_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op104_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_dram_read_req_V_num1_status == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((app_dram_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op116_write_state3 == 1'b1)) | ((app_dram_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op109_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op104_write_state3 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((app_dram_read_req_V_num1_status == 1'b0) & (ap_predicate_op117_write_state3 == 1'b1)) | ((app_dram_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op116_write_state3 == 1'b1)) | ((app_dram_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op112_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op109_write_state3 == 1'b1)) | ((dbg_peek_resp_V_full_n == 1'b0) & (ap_predicate_op104_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_107 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_231 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_275 = ((ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_315 = ((empty_n_16_fu_709_p1 == 1'd1) & (ap_phi_mux_is_read_op_phi_fu_430_p4 == 1'd1) & (tmp_8_fu_703_p2 == 1'd1) & (ap_phi_mux_got_read_resp_phi_fu_442_p4 == 1'd0) & (tmp_5_fu_697_p2 == 1'd0) & (tmp_s_fu_691_p2 == 1'd0) & (tmp_9_fu_685_p2 == 1'd0) & (empty_n_15_fu_681_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_454_p4 == 1'd0));
end

always @ (*) begin
    ap_condition_321 = ((tmp_9_reg_862 == 1'd1) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

always @ (*) begin
    ap_condition_362 = (((empty_n_16_reg_882 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (empty_n_14_reg_888 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)) | ((got_read_resp_reg_438 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (empty_n_14_reg_888 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)));
end

always @ (*) begin
    ap_condition_383 = ((tmp_8_reg_874 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

always @ (*) begin
    ap_condition_504 = ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_got_read_resp_1_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter0_got_read_resp_8_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter0_is_read_op_2_reg_516 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter0_state_s_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter1_got_read_resp_be_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter1_is_read_op_be_reg_622 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_be_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter1_state_be_reg_609 = 'bx;

always @ (*) begin
    ap_predicate_op104_write_state3 = ((empty_n_12_reg_878 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (is_read_op_reg_426 == 1'd0) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_write_state3 = (((empty_n_16_reg_882 == 1'd1) & (empty_n_14_reg_888 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)) | ((empty_n_14_reg_888 == 1'd1) & (got_read_resp_reg_438 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_8_reg_874 == 1'd1) & (tmp_5_reg_870 == 1'd0) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op112_write_state3 = ((empty_n_11_reg_892 == 1'd1) & (tmp_5_reg_870 == 1'd1) & (tmp_s_reg_866 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_write_state3 = ((empty_n_10_reg_896 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (is_read_op_reg_426 == 1'd0) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_write_state3 = ((empty_n_10_reg_896 == 1'd1) & (is_read_op_reg_426 == 1'd1) & (tmp_s_reg_866 == 1'd1) & (tmp_9_reg_862 == 1'd0) & (empty_n_15_reg_857 == 1'd0) & (reset_reg_450 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_dram_read_req_V_addr_din = dram_read_req_addr_fu_780_p1;

assign app_dram_read_req_V_addr_write = app_dram_read_req_V_num1_update;

assign app_dram_read_req_V_num1_status = (app_dram_read_req_V_num_full_n & app_dram_read_req_V_addr_full_n);

assign app_dram_read_req_V_num_din = 8'd1;

assign app_dram_read_req_V_num_write = app_dram_read_req_V_num1_update;

assign app_dram_read_resp_V_data_V_read = app_dram_read_resp_V_last0_update;

assign app_dram_read_resp_V_last_read = app_dram_read_resp_V_last0_update;

assign app_dram_write_req_apply_V_addr_din = dram_read_req_addr_fu_780_p1;

assign app_dram_write_req_apply_V_addr_write = app_dram_write_req_apply_V_num1_update;

assign app_dram_write_req_apply_V_num1_status = (app_dram_write_req_apply_V_num_full_n & app_dram_write_req_apply_V_addr_full_n);

assign app_dram_write_req_apply_V_num_din = 8'd1;

assign app_dram_write_req_apply_V_num_write = app_dram_write_req_apply_V_num1_update;

assign app_dram_write_req_data_V_data_V_din = {{p_Val2_s_fu_312[511:32]}, {reg_672}};

assign app_dram_write_req_data_V_data_V_write = app_dram_write_req_data_V_last1_update;

assign app_dram_write_req_data_V_last1_status = (app_dram_write_req_data_V_last_full_n & app_dram_write_req_data_V_data_V_full_n);

assign app_dram_write_req_data_V_last_din = 1'd1;

assign app_dram_write_req_data_V_last_write = app_dram_write_req_data_V_last1_update;

assign app_input_data_V_data_V_read = app_input_data_V_len0_update;

assign app_input_data_V_eop_read = app_input_data_V_len0_update;

assign app_input_data_V_len_read = app_input_data_V_len0_update;

assign app_output_data_V_data_V_din = app_input_data_V_data_V_dout;

assign app_output_data_V_data_V_write = app_output_data_V_len1_update;

assign app_output_data_V_eop_din = app_input_data_V_eop_dout;

assign app_output_data_V_eop_write = app_output_data_V_len1_update;

assign app_output_data_V_len_din = app_input_data_V_len_dout;

assign app_output_data_V_len_write = app_output_data_V_len1_update;

assign dram_read_req_addr_fu_780_p1 = reg_672;

assign empty_n_15_fu_681_p1 = reset_app_demo_dram_and_dbg_V_empty_n;

assign empty_n_16_fu_709_p1 = grp_nbread_fu_336_p3_0;

assign empty_n_7_fu_732_p1 = grp_nbread_fu_350_p4_0;

assign grp_fu_660_p1 = dbg_peek_req_V_empty_n;

assign grp_fu_664_p1 = app_input_params_V_empty_n;

assign grp_nbread_fu_336_p3_0 = (app_dram_read_resp_V_last_empty_n & app_dram_read_resp_V_data_V_empty_n);

assign grp_nbread_fu_350_p4_0 = (app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n);

assign is_read_op_1_fu_790_p3 = ((empty_n_8_reg_900[0:0] === 1'b1) ? is_read_op_3_reg_906 : is_read_op_reg_426);

assign is_read_op_3_fu_726_p2 = ((app_input_params_V_dout == 32'd0) ? 1'b1 : 1'b0);

assign not_s_fu_812_p2 = (tmp_6_fu_806_p2 ^ 1'd1);

assign p_Result_s_fu_762_p5 = {{p_Val2_s_fu_312[511:32]}, {reg_672}};

assign p_reset_1_fu_818_p2 = (not_s_fu_812_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_599);

assign p_s_fu_825_p3 = ((tmp_6_fu_806_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_800_p2);

assign read_resp_data_fu_754_p1 = p_Val2_1_fu_316[31:0];

assign reset_cnt_1_fu_800_p2 = (reset_cnt_fu_320 + 32'd1);

assign state_1_fu_786_p1 = empty_n_8_reg_900;

assign tmp_5_fu_697_p2 = ((ap_phi_mux_state_phi_fu_418_p4 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_6_fu_806_p2 = ((reset_cnt_1_fu_800_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_8_fu_703_p2 = ((ap_phi_mux_state_phi_fu_418_p4 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_9_fu_685_p2 = ((ap_phi_mux_state_phi_fu_418_p4 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_691_p2 = ((ap_phi_mux_state_phi_fu_418_p4 == 32'd1) ? 1'b1 : 1'b0);

endmodule //app_demo_dram_and_dbg
