module up_down (clk,rst,up_down,count);
input clk;
input rst;
input up_down;
output reg [3:0] count;
parameter n=16;
parameter min = 3;
always @(posedge clk or posedge rst) begin
if (rst) begin
count <= min;
end else if (up_down && count < n) begin
count <= count + 1;
end else if (!up_down && count > min) begin
count <= count - 1;
end
end
endmodule
