# compile vhdl design source files
vhdl blk_mem_gen_v8_2  "../../../ttmp_remove_me.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd"
vhdl xil_defaultlib  "../../../ttmp_remove_me.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd"
vhdl xil_defaultlib  "../../../ttmp_remove_me.srcs/sources_1/new/nivel_topo.vhd"
vhdl xil_defaultlib  "../../../ttmp_remove_me.srcs/sim_1/new/sim.vhd"
