Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Nov 04 12:01:30 2016
| Host             : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file nexys4DDR_power_routed.rpt -pb nexys4DDR_power_summary_routed.pb -rpx nexys4DDR_power_routed.rpx
| Design           : nexys4DDR
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.108 |
| Dynamic (W)              | 0.011 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.001 |     1949 |       --- |             --- |
|   LUT as Logic           |     0.001 |      830 |     63400 |            1.31 |
|   CARRY4                 |    <0.001 |       30 |     15850 |            0.19 |
|   Register               |    <0.001 |      617 |    126800 |            0.49 |
|   F7/F8 Muxes            |    <0.001 |       26 |     63400 |            0.04 |
|   LUT as Distributed RAM |    <0.001 |      192 |     19000 |            1.01 |
|   Others                 |     0.000 |       48 |       --- |             --- |
| Signals                  |     0.001 |     1552 |       --- |             --- |
| I/O                      |     0.006 |       34 |       210 |           16.19 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.108 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| nexys4DDR                  |     0.011 |
|   U_RX_UNIT                |     0.005 |
|     U_FIFO                 |    <0.001 |
|       mem_reg_0_63_0_2     |    <0.001 |
|       mem_reg_0_63_3_5     |    <0.001 |
|       mem_reg_0_63_6_6     |    <0.001 |
|       mem_reg_0_63_7_7     |    <0.001 |
|       mem_reg_128_191_0_2  |    <0.001 |
|       mem_reg_128_191_3_5  |    <0.001 |
|       mem_reg_128_191_6_6  |    <0.001 |
|       mem_reg_128_191_7_7  |    <0.001 |
|       mem_reg_192_255_0_2  |    <0.001 |
|       mem_reg_192_255_3_5  |    <0.001 |
|       mem_reg_192_255_6_6  |    <0.001 |
|       mem_reg_192_255_7_7  |    <0.001 |
|       mem_reg_256_319_0_2  |    <0.001 |
|       mem_reg_256_319_3_5  |    <0.001 |
|       mem_reg_256_319_6_6  |    <0.001 |
|       mem_reg_256_319_7_7  |    <0.001 |
|       mem_reg_320_383_0_2  |    <0.001 |
|       mem_reg_320_383_3_5  |    <0.001 |
|       mem_reg_320_383_6_6  |    <0.001 |
|       mem_reg_320_383_7_7  |    <0.001 |
|       mem_reg_384_447_0_2  |    <0.001 |
|       mem_reg_384_447_3_5  |    <0.001 |
|       mem_reg_384_447_6_6  |    <0.001 |
|       mem_reg_384_447_7_7  |    <0.001 |
|       mem_reg_448_511_0_2  |    <0.001 |
|       mem_reg_448_511_3_5  |    <0.001 |
|       mem_reg_448_511_6_6  |    <0.001 |
|       mem_reg_448_511_7_7  |    <0.001 |
|       mem_reg_512_575_0_2  |    <0.001 |
|       mem_reg_512_575_3_5  |    <0.001 |
|       mem_reg_512_575_6_6  |    <0.001 |
|       mem_reg_512_575_7_7  |    <0.001 |
|       mem_reg_576_639_0_2  |    <0.001 |
|       mem_reg_576_639_3_5  |    <0.001 |
|       mem_reg_576_639_6_6  |    <0.001 |
|       mem_reg_576_639_7_7  |    <0.001 |
|       mem_reg_640_703_0_2  |    <0.001 |
|       mem_reg_640_703_3_5  |    <0.001 |
|       mem_reg_640_703_6_6  |    <0.001 |
|       mem_reg_640_703_7_7  |    <0.001 |
|       mem_reg_64_127_0_2   |    <0.001 |
|       mem_reg_64_127_3_5   |    <0.001 |
|       mem_reg_64_127_6_6   |    <0.001 |
|       mem_reg_64_127_7_7   |    <0.001 |
|       mem_reg_704_767_0_2  |    <0.001 |
|       mem_reg_704_767_3_5  |    <0.001 |
|       mem_reg_704_767_6_6  |    <0.001 |
|       mem_reg_704_767_7_7  |    <0.001 |
|       mem_reg_768_831_0_2  |    <0.001 |
|       mem_reg_768_831_3_5  |    <0.001 |
|       mem_reg_768_831_6_6  |    <0.001 |
|       mem_reg_768_831_7_7  |    <0.001 |
|       mem_reg_832_895_0_2  |    <0.001 |
|       mem_reg_832_895_3_5  |    <0.001 |
|       mem_reg_832_895_6_6  |    <0.001 |
|       mem_reg_832_895_7_7  |    <0.001 |
|       mem_reg_896_959_0_2  |    <0.001 |
|       mem_reg_896_959_3_5  |    <0.001 |
|       mem_reg_896_959_6_6  |    <0.001 |
|       mem_reg_896_959_7_7  |    <0.001 |
|       mem_reg_960_1023_0_2 |    <0.001 |
|       mem_reg_960_1023_3_5 |    <0.001 |
|       mem_reg_960_1023_6_6 |    <0.001 |
|       mem_reg_960_1023_7_7 |    <0.001 |
|     U_FIFO_EXTRACTOR       |    <0.001 |
|     U_RX                   |     0.003 |
|       U_BIT_COUNT          |    <0.001 |
|       U_DATA               |    <0.001 |
|       U_ERROR              |    <0.001 |
|       U_ERROR1             |    <0.001 |
|       U_ERROR2             |    <0.001 |
|       U_FAST_COUNT         |    <0.001 |
|       U_FSM                |    <0.001 |
|         U_DATA             |    <0.001 |
|         U_DETECT           |    <0.001 |
|         U_ERROR_ACCUM      |    <0.001 |
|         U_LAST_BIT         |    <0.001 |
|         U_PLL              |    <0.001 |
|         U_WRITE            |    <0.001 |
|       U_IDLE_N_ERROR_CORR  |    <0.001 |
|       U_ONE_N_ZERO_CORR    |    <0.001 |
|       U_PREAMBLE_CORR      |    <0.001 |
|       U_SAMPLE             |    <0.001 |
|       U_SFD_CORR           |    <0.001 |
|       U_SLOW_COUNT         |    <0.001 |
|       U_SLOW_SAMPLE        |    <0.001 |
|       U_SYNC               |    <0.001 |
|     U_SEG_CTL              |    <0.001 |
|       U_CLKENB             |    <0.001 |
|       U_COUNTER            |    <0.001 |
|     U_UART_TX              |    <0.001 |
|       U_CLKENB             |    <0.001 |
|       U_COUNTER            |    <0.001 |
|       U_SNAPSHOT           |    <0.001 |
|   U_TX_UNIT                |    <0.001 |
|     U_MXTEST               |    <0.001 |
|     U_PULSER               |    <0.001 |
|     U_TX                   |    <0.001 |
|       U_TX                 |    <0.001 |
|         U_BAUD_GEN         |    <0.001 |
|         U_CLKENB           |    <0.001 |
|         U_EOF_WIDTH_COUNT  |    <0.001 |
|         U_SNAPSHOT         |    <0.001 |
+----------------------------+-----------+


