

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Sun Feb  9 19:50:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 5 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 6 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 7 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 8 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 9 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 10 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 11 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 12 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 13 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 14 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 15 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 16 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 17 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 18 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 19 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 20 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 21 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 22 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 23 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 24 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 25 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 26 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 27 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 28 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 29 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 30 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 31 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 32 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_11_val"   --->   Operation 33 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_10_val"   --->   Operation 34 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_9_val"   --->   Operation 35 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val"   --->   Operation 36 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 37 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 38 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 39 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 40 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 41 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 42 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 43 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 44 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_0_val_read, i4 1, i13 %data_1_val_read, i4 2, i13 %data_2_val_read, i4 3, i13 %data_3_val_read, i4 4, i13 %data_4_val_read, i4 5, i13 %data_5_val_read, i4 6, i13 %data_6_val_read, i4 7, i13 %data_7_val_read, i4 8, i13 %data_8_val_read, i4 9, i13 %data_9_val_read, i4 10, i13 %data_10_val_read, i4 11, i13 %data_11_val_read, i4 12, i13 %data_12_val_read, i13 0, i4 %idx_read"   --->   Operation 45 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_3930 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'bitselect' 'tmp_3930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_3931 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_3931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%tmp_3932 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitselect' 'tmp_3932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_3930, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_3931" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3933 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_3933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%xor_ln42 = xor i1 %tmp_3933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_168 = and i1 %tmp_3932, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'and' 'and_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%icmp_ln42_96 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'icmp' 'icmp_ln42_96' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln42_97 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'icmp' 'icmp_ln42_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln42_98 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'icmp' 'icmp_ln42_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%select_ln42 = select i1 %and_ln42_168, i1 %icmp_ln42_97, i1 %icmp_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%tmp_3934 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_3934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%xor_ln42_191 = xor i1 %tmp_3934, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%and_ln42_169 = and i1 %icmp_ln42_96, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%select_ln42_96 = select i1 %and_ln42_168, i1 %and_ln42_169, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'select' 'select_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_96 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%or_ln42_72 = or i1 %tmp_3933, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_97 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_171 = and i1 %or_ln42_72, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_172 = and i1 %tmp_3933, i1 %select_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'and' 'and_ln42_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.89ns)   --->   "%mul_ln73_24 = mul i26 %sext_ln73, i26 %sext_ln73_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3935 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_3935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_24, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_3936 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitselect' 'tmp_3936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_3937 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_3937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = trunc i26 %mul_ln73_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'trunc' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.70ns)   --->   "%icmp_ln42_99 = icmp_ne  i8 %trunc_ln42_47, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'icmp' 'icmp_ln42_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%tmp_3938 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitselect' 'tmp_3938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_74 = or i1 %tmp_3936, i1 %icmp_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_174 = and i1 %or_ln42_74, i1 %tmp_3937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_24 = zext i1 %and_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_24 = add i13 %trunc_ln42_s, i13 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3939 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'bitselect' 'tmp_3939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%xor_ln42_99 = xor i1 %tmp_3939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_175 = and i1 %tmp_3938, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'and' 'and_ln42_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1455 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_24, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.57ns)   --->   "%icmp_ln42_100 = icmp_eq  i3 %tmp_1455, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_100' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1456 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_24, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln42_101 = icmp_eq  i4 %tmp_1456, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'icmp' 'icmp_ln42_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_102 = icmp_eq  i4 %tmp_1456, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%select_ln42_99 = select i1 %and_ln42_175, i1 %icmp_ln42_101, i1 %icmp_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'select' 'select_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%tmp_3940 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_3940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%xor_ln42_192 = xor i1 %tmp_3940, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%and_ln42_176 = and i1 %icmp_ln42_100, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'and' 'and_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%select_ln42_100 = select i1 %and_ln42_175, i1 %and_ln42_176, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'select' 'select_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_100 = xor i1 %select_ln42_99, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%or_ln42_75 = or i1 %tmp_3939, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_101 = xor i1 %tmp_3935, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_178 = and i1 %or_ln42_75, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'and' 'and_ln42_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_179 = and i1 %tmp_3939, i1 %select_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'and' 'and_ln42_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln73_25 = mul i26 %sext_ln73, i26 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_3941 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitselect' 'tmp_3941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_23 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_25, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_3942 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_3942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_3943 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_3943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = trunc i26 %mul_ln73_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'trunc' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_103 = icmp_ne  i8 %trunc_ln42_48, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%tmp_3944 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_3944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_77 = or i1 %tmp_3942, i1 %icmp_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_181 = and i1 %or_ln42_77, i1 %tmp_3943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_25 = zext i1 %and_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_25 = add i13 %trunc_ln42_23, i13 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3945 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_3945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%xor_ln42_103 = xor i1 %tmp_3945, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_182 = and i1 %tmp_3944, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1457 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_25, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_104 = icmp_eq  i3 %tmp_1457, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_104' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1458 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_25, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_105 = icmp_eq  i4 %tmp_1458, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_106 = icmp_eq  i4 %tmp_1458, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%select_ln42_103 = select i1 %and_ln42_182, i1 %icmp_ln42_105, i1 %icmp_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'select' 'select_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%tmp_3946 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_3946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%xor_ln42_193 = xor i1 %tmp_3946, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%and_ln42_183 = and i1 %icmp_ln42_104, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%select_ln42_104 = select i1 %and_ln42_182, i1 %and_ln42_183, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'select' 'select_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_104 = xor i1 %select_ln42_103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%or_ln42_78 = or i1 %tmp_3945, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_105 = xor i1 %tmp_3941, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_185 = and i1 %or_ln42_78, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_186 = and i1 %tmp_3945, i1 %select_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.89ns)   --->   "%mul_ln73_26 = mul i26 %sext_ln73, i26 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3947 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_3947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_26, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_3948 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'bitselect' 'tmp_3948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_3949 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_3949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = trunc i26 %mul_ln73_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'trunc' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42_107 = icmp_ne  i8 %trunc_ln42_49, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%tmp_3950 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_3950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_80 = or i1 %tmp_3948, i1 %icmp_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_188 = and i1 %or_ln42_80, i1 %tmp_3949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_26 = zext i1 %and_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_26 = add i13 %trunc_ln42_24, i13 %zext_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_3951 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'bitselect' 'tmp_3951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%xor_ln42_107 = xor i1 %tmp_3951, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_189 = and i1 %tmp_3950, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1459 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_26, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.57ns)   --->   "%icmp_ln42_108 = icmp_eq  i3 %tmp_1459, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_108' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1460 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_26, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln42_109 = icmp_eq  i4 %tmp_1460, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'icmp' 'icmp_ln42_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln42_110 = icmp_eq  i4 %tmp_1460, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%select_ln42_107 = select i1 %and_ln42_189, i1 %icmp_ln42_109, i1 %icmp_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'select' 'select_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%tmp_3952 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'bitselect' 'tmp_3952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%xor_ln42_194 = xor i1 %tmp_3952, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%and_ln42_190 = and i1 %icmp_ln42_108, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%select_ln42_108 = select i1 %and_ln42_189, i1 %and_ln42_190, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'select' 'select_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_108 = xor i1 %select_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%or_ln42_81 = or i1 %tmp_3951, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_109 = xor i1 %tmp_3947, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_192 = and i1 %or_ln42_81, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_193 = and i1 %tmp_3951, i1 %select_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'and' 'and_ln42_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln73_27 = mul i26 %sext_ln73, i26 %sext_ln73_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_3953 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_3953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_25 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_27, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_3954 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_3954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_3955 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'bitselect' 'tmp_3955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i26 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_111 = icmp_ne  i8 %trunc_ln42_50, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%tmp_3956 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_3956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_83 = or i1 %tmp_3954, i1 %icmp_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_195 = and i1 %or_ln42_83, i1 %tmp_3955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_27 = add i13 %trunc_ln42_25, i13 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3957 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_3957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%xor_ln42_111 = xor i1 %tmp_3957, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_196 = and i1 %tmp_3956, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_1461 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_27, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'partselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.57ns)   --->   "%icmp_ln42_112 = icmp_eq  i3 %tmp_1461, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_1462 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_27, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'partselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i4 %tmp_1462, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.70ns)   --->   "%icmp_ln42_114 = icmp_eq  i4 %tmp_1462, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_196, i1 %icmp_ln42_113, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%tmp_3958 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_3958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%xor_ln42_195 = xor i1 %tmp_3958, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%and_ln42_197 = and i1 %icmp_ln42_112, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%select_ln42_112 = select i1 %and_ln42_196, i1 %and_ln42_197, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_112 = xor i1 %select_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%or_ln42_84 = or i1 %tmp_3957, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_113 = xor i1 %tmp_3953, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %or_ln42_84, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_200 = and i1 %tmp_3957, i1 %select_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_28 = mul i26 %sext_ln73, i26 %sext_ln73_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3959 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_3959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_26 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_28, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_3960 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_3960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_3961 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_3961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i26 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_115 = icmp_ne  i8 %trunc_ln42_51, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%tmp_3962 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_3962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_86 = or i1 %tmp_3960, i1 %icmp_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_202 = and i1 %or_ln42_86, i1 %tmp_3961" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_28 = add i13 %trunc_ln42_26, i13 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_3963 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_3963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%xor_ln42_115 = xor i1 %tmp_3963, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_203 = and i1 %tmp_3962, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1463 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_28, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_116 = icmp_eq  i3 %tmp_1463, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_1464 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_28, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i4 %tmp_1464, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_118 = icmp_eq  i4 %tmp_1464, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_203, i1 %icmp_ln42_117, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%tmp_3964 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_3964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%xor_ln42_196 = xor i1 %tmp_3964, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%and_ln42_204 = and i1 %icmp_ln42_116, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%select_ln42_116 = select i1 %and_ln42_203, i1 %and_ln42_204, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_116 = xor i1 %select_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%or_ln42_87 = or i1 %tmp_3963, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_117 = xor i1 %tmp_3959, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %or_ln42_87, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_207 = and i1 %tmp_3963, i1 %select_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.58ns)   --->   "%a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_1_val_read, i4 1, i13 %data_2_val_read, i4 2, i13 %data_3_val_read, i4 3, i13 %data_4_val_read, i4 4, i13 %data_5_val_read, i4 5, i13 %data_6_val_read, i4 6, i13 %data_7_val_read, i4 7, i13 %data_8_val_read, i4 8, i13 %data_9_val_read, i4 9, i13 %data_10_val_read, i4 10, i13 %data_11_val_read, i4 11, i13 %data_12_val_read, i4 12, i13 %data_13_val_read, i13 0, i4 %idx_read"   --->   Operation 233 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i13 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.89ns)   --->   "%mul_ln73_29 = mul i26 %sext_ln73_34, i26 %sext_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_3965 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_3965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_29, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_3966 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'bitselect' 'tmp_3966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_3967 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_3967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = trunc i26 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'trunc' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln42_119 = icmp_ne  i8 %trunc_ln42_52, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%tmp_3968 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'bitselect' 'tmp_3968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_89 = or i1 %tmp_3966, i1 %icmp_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_209 = and i1 %or_ln42_89, i1 %tmp_3967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_29 = add i13 %trunc_ln42_27, i13 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_3969 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_3969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%xor_ln42_119 = xor i1 %tmp_3969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_210 = and i1 %tmp_3968, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_1465 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_29, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'partselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.57ns)   --->   "%icmp_ln42_120 = icmp_eq  i3 %tmp_1465, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1466 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_29, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'partselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i4 %tmp_1466, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln42_122 = icmp_eq  i4 %tmp_1466, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_210, i1 %icmp_ln42_121, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%tmp_3970 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_3970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%xor_ln42_197 = xor i1 %tmp_3970, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%and_ln42_211 = and i1 %icmp_ln42_120, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%select_ln42_120 = select i1 %and_ln42_210, i1 %and_ln42_211, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_120 = xor i1 %select_ln42_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%or_ln42_90 = or i1 %tmp_3969, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_121 = xor i1 %tmp_3965, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %or_ln42_90, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_214 = and i1 %tmp_3969, i1 %select_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.89ns)   --->   "%mul_ln73_30 = mul i26 %sext_ln73_34, i26 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_3971 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_3971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_28 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_30, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_3972 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_3972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_3973 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_3973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i26 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_123 = icmp_ne  i8 %trunc_ln42_53, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%tmp_3974 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_3974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_92 = or i1 %tmp_3972, i1 %icmp_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_216 = and i1 %or_ln42_92, i1 %tmp_3973" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_30 = add i13 %trunc_ln42_28, i13 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_3975 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_3975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%xor_ln42_123 = xor i1 %tmp_3975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_217 = and i1 %tmp_3974, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1467 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_30, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.57ns)   --->   "%icmp_ln42_124 = icmp_eq  i3 %tmp_1467, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_1468 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_30, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i4 %tmp_1468, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_126 = icmp_eq  i4 %tmp_1468, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_217, i1 %icmp_ln42_125, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%tmp_3976 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'bitselect' 'tmp_3976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%xor_ln42_198 = xor i1 %tmp_3976, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%and_ln42_218 = and i1 %icmp_ln42_124, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%select_ln42_124 = select i1 %and_ln42_217, i1 %and_ln42_218, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_124 = xor i1 %select_ln42_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%or_ln42_93 = or i1 %tmp_3975, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_125 = xor i1 %tmp_3971, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %or_ln42_93, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_221 = and i1 %tmp_3975, i1 %select_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.89ns)   --->   "%mul_ln73_31 = mul i26 %sext_ln73_34, i26 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_3977 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_3977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_29 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_31, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_3978 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'bitselect' 'tmp_3978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_3979 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_3979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = trunc i26 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'trunc' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.70ns)   --->   "%icmp_ln42_127 = icmp_ne  i8 %trunc_ln42_54, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%tmp_3980 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_3980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_95 = or i1 %tmp_3978, i1 %icmp_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_223 = and i1 %or_ln42_95, i1 %tmp_3979" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_31 = add i13 %trunc_ln42_29, i13 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_3981 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'bitselect' 'tmp_3981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%xor_ln42_127 = xor i1 %tmp_3981, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_224 = and i1 %tmp_3980, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_1469 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_31, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.57ns)   --->   "%icmp_ln42_128 = icmp_eq  i3 %tmp_1469, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1470 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_31, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i4 %tmp_1470, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln42_130 = icmp_eq  i4 %tmp_1470, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_224, i1 %icmp_ln42_129, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%tmp_3982 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'bitselect' 'tmp_3982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%xor_ln42_199 = xor i1 %tmp_3982, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%and_ln42_225 = and i1 %icmp_ln42_128, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%select_ln42_128 = select i1 %and_ln42_224, i1 %and_ln42_225, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_128 = xor i1 %select_ln42_127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%or_ln42_96 = or i1 %tmp_3981, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_129 = xor i1 %tmp_3977, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %or_ln42_96, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_228 = and i1 %tmp_3981, i1 %select_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.89ns)   --->   "%mul_ln73_32 = mul i26 %sext_ln73_34, i26 %sext_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_3983 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_3983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_32, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_3984 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_3984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_3985 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_3985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i26 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln42_131 = icmp_ne  i8 %trunc_ln42_55, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%tmp_3986 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_3986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_98 = or i1 %tmp_3984, i1 %icmp_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'or' 'or_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_230 = and i1 %or_ln42_98, i1 %tmp_3985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_32 = add i13 %trunc_ln42_30, i13 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_3987 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'bitselect' 'tmp_3987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%xor_ln42_131 = xor i1 %tmp_3987, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_231 = and i1 %tmp_3986, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_1471 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_32, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'partselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.57ns)   --->   "%icmp_ln42_132 = icmp_eq  i3 %tmp_1471, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1472 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_32, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i4 %tmp_1472, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_134 = icmp_eq  i4 %tmp_1472, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_231, i1 %icmp_ln42_133, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%tmp_3988 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_3988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%xor_ln42_200 = xor i1 %tmp_3988, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%and_ln42_232 = and i1 %icmp_ln42_132, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%select_ln42_132 = select i1 %and_ln42_231, i1 %and_ln42_232, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_132 = xor i1 %select_ln42_131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%or_ln42_99 = or i1 %tmp_3987, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'or' 'or_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_133 = xor i1 %tmp_3983, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %or_ln42_99, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_235 = and i1 %tmp_3987, i1 %select_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.89ns)   --->   "%mul_ln73_33 = mul i26 %sext_ln73_34, i26 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_3989 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_3989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_31 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_33, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_3990 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_3990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_3991 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'bitselect' 'tmp_3991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = trunc i26 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'trunc' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln42_135 = icmp_ne  i8 %trunc_ln42_56, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%tmp_3992 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'bitselect' 'tmp_3992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_101 = or i1 %tmp_3990, i1 %icmp_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'or' 'or_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_237 = and i1 %or_ln42_101, i1 %tmp_3991" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_33 = add i13 %trunc_ln42_31, i13 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_3993 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_3993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%xor_ln42_135 = xor i1 %tmp_3993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_238 = and i1 %tmp_3992, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_1473 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_33, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.57ns)   --->   "%icmp_ln42_136 = icmp_eq  i3 %tmp_1473, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_1474 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_33, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i4 %tmp_1474, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%icmp_ln42_138 = icmp_eq  i4 %tmp_1474, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_238, i1 %icmp_ln42_137, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%tmp_3994 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_3994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%xor_ln42_201 = xor i1 %tmp_3994, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%and_ln42_239 = and i1 %icmp_ln42_136, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%select_ln42_136 = select i1 %and_ln42_238, i1 %and_ln42_239, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_136 = xor i1 %select_ln42_135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%or_ln42_102 = or i1 %tmp_3993, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'or' 'or_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_137 = xor i1 %tmp_3989, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %or_ln42_102, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_242 = and i1 %tmp_3993, i1 %select_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.89ns)   --->   "%mul_ln73_34 = mul i26 %sext_ln73_34, i26 %sext_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_3995 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_3995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_34, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_3996 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'bitselect' 'tmp_3996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_3997 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_3997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = trunc i26 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'trunc' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln42_139 = icmp_ne  i8 %trunc_ln42_57, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%tmp_3998 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_3998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_104 = or i1 %tmp_3996, i1 %icmp_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'or' 'or_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_244 = and i1 %or_ln42_104, i1 %tmp_3997" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_34 = add i13 %trunc_ln42_32, i13 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_3999 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitselect' 'tmp_3999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%xor_ln42_139 = xor i1 %tmp_3999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_245 = and i1 %tmp_3998, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1475 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_34, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.57ns)   --->   "%icmp_ln42_140 = icmp_eq  i3 %tmp_1475, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_1476 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_34, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i4 %tmp_1476, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln42_142 = icmp_eq  i4 %tmp_1476, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_245, i1 %icmp_ln42_141, i1 %icmp_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%tmp_4000 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_4000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%xor_ln42_202 = xor i1 %tmp_4000, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%and_ln42_246 = and i1 %icmp_ln42_140, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%select_ln42_140 = select i1 %and_ln42_245, i1 %and_ln42_246, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_140 = xor i1 %select_ln42_139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%or_ln42_105 = or i1 %tmp_3999, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'or' 'or_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_141 = xor i1 %tmp_3995, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %or_ln42_105, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_249 = and i1 %tmp_3999, i1 %select_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.58ns)   --->   "%a_5 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_2_val_read, i4 1, i13 %data_3_val_read, i4 2, i13 %data_4_val_read, i4 3, i13 %data_5_val_read, i4 4, i13 %data_6_val_read, i4 5, i13 %data_7_val_read, i4 6, i13 %data_8_val_read, i4 7, i13 %data_9_val_read, i4 8, i13 %data_10_val_read, i4 9, i13 %data_11_val_read, i4 10, i13 %data_12_val_read, i4 11, i13 %data_13_val_read, i4 12, i13 %data_14_val_read, i13 0, i4 %idx_read"   --->   Operation 421 'sparsemux' 'a_5' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i13 %a_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.89ns)   --->   "%mul_ln73_35 = mul i26 %sext_ln73_41, i26 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_4001 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_4001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_33 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_35, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_4002 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'bitselect' 'tmp_4002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_4003 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_4003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = trunc i26 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'trunc' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.70ns)   --->   "%icmp_ln42_143 = icmp_ne  i8 %trunc_ln42_58, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_252)   --->   "%tmp_4004 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_4004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_107 = or i1 %tmp_4002, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_251 = and i1 %or_ln42_107, i1 %tmp_4003" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_35 = add i13 %trunc_ln42_33, i13 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_4005 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'bitselect' 'tmp_4005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_252)   --->   "%xor_ln42_143 = xor i1 %tmp_4005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_252 = and i1 %tmp_4004, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_1477 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_35, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.57ns)   --->   "%icmp_ln42_144 = icmp_eq  i3 %tmp_1477, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_1478 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_35, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'partselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_eq  i4 %tmp_1478, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.70ns)   --->   "%icmp_ln42_146 = icmp_eq  i4 %tmp_1478, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%select_ln42_143 = select i1 %and_ln42_252, i1 %icmp_ln42_145, i1 %icmp_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%tmp_4006 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'bitselect' 'tmp_4006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%xor_ln42_203 = xor i1 %tmp_4006, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%and_ln42_253 = and i1 %icmp_ln42_144, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_256)   --->   "%select_ln42_144 = select i1 %and_ln42_252, i1 %and_ln42_253, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_144 = xor i1 %select_ln42_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%or_ln42_108 = or i1 %tmp_4005, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_145 = xor i1 %tmp_4001, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_255 = and i1 %or_ln42_108, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_256 = and i1 %tmp_4005, i1 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.89ns)   --->   "%mul_ln73_36 = mul i26 %sext_ln73_41, i26 %sext_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_4007 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_4007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_34 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_36, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_4008 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_4008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_4009 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_4009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = trunc i26 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'trunc' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln42_147 = icmp_ne  i8 %trunc_ln42_59, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_259)   --->   "%tmp_4010 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'bitselect' 'tmp_4010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_110 = or i1 %tmp_4008, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_258 = and i1 %or_ln42_110, i1 %tmp_4009" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_36 = add i13 %trunc_ln42_34, i13 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_4011 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_4011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_259)   --->   "%xor_ln42_147 = xor i1 %tmp_4011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_259 = and i1 %tmp_4010, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_1479 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_36, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'partselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.57ns)   --->   "%icmp_ln42_148 = icmp_eq  i3 %tmp_1479, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_1480 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_36, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'partselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_eq  i4 %tmp_1480, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.70ns)   --->   "%icmp_ln42_150 = icmp_eq  i4 %tmp_1480, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%select_ln42_147 = select i1 %and_ln42_259, i1 %icmp_ln42_149, i1 %icmp_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%tmp_4012 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'bitselect' 'tmp_4012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%xor_ln42_204 = xor i1 %tmp_4012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%and_ln42_260 = and i1 %icmp_ln42_148, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_263)   --->   "%select_ln42_148 = select i1 %and_ln42_259, i1 %and_ln42_260, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_148 = xor i1 %select_ln42_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%or_ln42_111 = or i1 %tmp_4011, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_149 = xor i1 %tmp_4007, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_262 = and i1 %or_ln42_111, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_263 = and i1 %tmp_4011, i1 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.89ns)   --->   "%mul_ln73_37 = mul i26 %sext_ln73_41, i26 %sext_ln73_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_4013 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_4013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_35 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_37, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_4014 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_4014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_4015 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'bitselect' 'tmp_4015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = trunc i26 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'trunc' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.70ns)   --->   "%icmp_ln42_151 = icmp_ne  i8 %trunc_ln42_60, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_266)   --->   "%tmp_4016 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'bitselect' 'tmp_4016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_113 = or i1 %tmp_4014, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_265 = and i1 %or_ln42_113, i1 %tmp_4015" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_37 = add i13 %trunc_ln42_35, i13 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_4017 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'bitselect' 'tmp_4017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_266)   --->   "%xor_ln42_151 = xor i1 %tmp_4017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_266 = and i1 %tmp_4016, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_1481 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_37, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.57ns)   --->   "%icmp_ln42_152 = icmp_eq  i3 %tmp_1481, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_1482 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_37, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'partselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_eq  i4 %tmp_1482, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.70ns)   --->   "%icmp_ln42_154 = icmp_eq  i4 %tmp_1482, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%select_ln42_151 = select i1 %and_ln42_266, i1 %icmp_ln42_153, i1 %icmp_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%tmp_4018 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_4018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%xor_ln42_205 = xor i1 %tmp_4018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%and_ln42_267 = and i1 %icmp_ln42_152, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_270)   --->   "%select_ln42_152 = select i1 %and_ln42_266, i1 %and_ln42_267, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_152 = xor i1 %select_ln42_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%or_ln42_114 = or i1 %tmp_4017, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_153 = xor i1 %tmp_4013, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_269 = and i1 %or_ln42_114, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_270 = and i1 %tmp_4017, i1 %select_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (1.89ns)   --->   "%mul_ln73_38 = mul i26 %sext_ln73_41, i26 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_4019 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_4019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_36 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_38, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_4020 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_4020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_4021 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'bitselect' 'tmp_4021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = trunc i26 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'trunc' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_155 = icmp_ne  i8 %trunc_ln42_61, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_273)   --->   "%tmp_4022 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'bitselect' 'tmp_4022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_116 = or i1 %tmp_4020, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_272 = and i1 %or_ln42_116, i1 %tmp_4021" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_38 = add i13 %trunc_ln42_36, i13 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_4023 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'bitselect' 'tmp_4023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_273)   --->   "%xor_ln42_155 = xor i1 %tmp_4023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_273 = and i1 %tmp_4022, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_1483 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_38, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'partselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.57ns)   --->   "%icmp_ln42_156 = icmp_eq  i3 %tmp_1483, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_1484 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_38, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'partselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_eq  i4 %tmp_1484, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%icmp_ln42_158 = icmp_eq  i4 %tmp_1484, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%select_ln42_155 = select i1 %and_ln42_273, i1 %icmp_ln42_157, i1 %icmp_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'select' 'select_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%tmp_4024 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'bitselect' 'tmp_4024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%xor_ln42_206 = xor i1 %tmp_4024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%and_ln42_274 = and i1 %icmp_ln42_156, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_277)   --->   "%select_ln42_156 = select i1 %and_ln42_273, i1 %and_ln42_274, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_156 = xor i1 %select_ln42_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%or_ln42_117 = or i1 %tmp_4023, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_157 = xor i1 %tmp_4019, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_276 = and i1 %or_ln42_117, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_277 = and i1 %tmp_4023, i1 %select_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.89ns)   --->   "%mul_ln73_39 = mul i26 %sext_ln73_41, i26 %sext_ln73_46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_4025 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_4025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_37 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_39, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_4026 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'bitselect' 'tmp_4026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_4027 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'bitselect' 'tmp_4027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = trunc i26 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'trunc' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.70ns)   --->   "%icmp_ln42_159 = icmp_ne  i8 %trunc_ln42_62, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_280)   --->   "%tmp_4028 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'bitselect' 'tmp_4028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_119 = or i1 %tmp_4026, i1 %icmp_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_279 = and i1 %or_ln42_119, i1 %tmp_4027" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_39 = add i13 %trunc_ln42_37, i13 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_4029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'bitselect' 'tmp_4029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_280)   --->   "%xor_ln42_159 = xor i1 %tmp_4029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_280 = and i1 %tmp_4028, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_1485 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_39, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'partselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.57ns)   --->   "%icmp_ln42_160 = icmp_eq  i3 %tmp_1485, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_1486 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_39, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'partselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_eq  i4 %tmp_1486, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln42_162 = icmp_eq  i4 %tmp_1486, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%select_ln42_159 = select i1 %and_ln42_280, i1 %icmp_ln42_161, i1 %icmp_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_284)   --->   "%tmp_4030 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_4030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_284)   --->   "%xor_ln42_207 = xor i1 %tmp_4030, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_284)   --->   "%and_ln42_281 = and i1 %icmp_ln42_160, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_284)   --->   "%select_ln42_160 = select i1 %and_ln42_280, i1 %and_ln42_281, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%xor_ln42_160 = xor i1 %select_ln42_159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%or_ln42_120 = or i1 %tmp_4029, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%xor_ln42_161 = xor i1 %tmp_4025, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_283 = and i1 %or_ln42_120, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_284 = and i1 %tmp_4029, i1 %select_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.89ns)   --->   "%mul_ln73_40 = mul i26 %sext_ln73_41, i26 %sext_ln73_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_4031 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'bitselect' 'tmp_4031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_38 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_40, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_4032 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'bitselect' 'tmp_4032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_4033 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_4033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = trunc i26 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'trunc' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.70ns)   --->   "%icmp_ln42_163 = icmp_ne  i8 %trunc_ln42_63, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_287)   --->   "%tmp_4034 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'bitselect' 'tmp_4034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_122 = or i1 %tmp_4032, i1 %icmp_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_286 = and i1 %or_ln42_122, i1 %tmp_4033" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_40 = add i13 %trunc_ln42_38, i13 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_4035 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'bitselect' 'tmp_4035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_287)   --->   "%xor_ln42_163 = xor i1 %tmp_4035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_287 = and i1 %tmp_4034, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_1487 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_40, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'partselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.57ns)   --->   "%icmp_ln42_164 = icmp_eq  i3 %tmp_1487, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_1488 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_40, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_eq  i4 %tmp_1488, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln42_166 = icmp_eq  i4 %tmp_1488, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%select_ln42_163 = select i1 %and_ln42_287, i1 %icmp_ln42_165, i1 %icmp_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'select' 'select_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_291)   --->   "%tmp_4036 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_4036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_291)   --->   "%xor_ln42_208 = xor i1 %tmp_4036, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_291)   --->   "%and_ln42_288 = and i1 %icmp_ln42_164, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_291)   --->   "%select_ln42_164 = select i1 %and_ln42_287, i1 %and_ln42_288, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%xor_ln42_164 = xor i1 %select_ln42_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%or_ln42_123 = or i1 %tmp_4035, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%xor_ln42_165 = xor i1 %tmp_4031, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_290 = and i1 %or_ln42_123, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_291 = and i1 %tmp_4035, i1 %select_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.58ns)   --->   "%a_6 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_3_val_read, i4 1, i13 %data_4_val_read, i4 2, i13 %data_5_val_read, i4 3, i13 %data_6_val_read, i4 4, i13 %data_7_val_read, i4 5, i13 %data_8_val_read, i4 6, i13 %data_9_val_read, i4 7, i13 %data_10_val_read, i4 8, i13 %data_11_val_read, i4 9, i13 %data_12_val_read, i4 10, i13 %data_13_val_read, i4 11, i13 %data_14_val_read, i4 12, i13 %data_15_val_read, i13 0, i4 %idx_read"   --->   Operation 609 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i13 %a_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.89ns)   --->   "%mul_ln73_41 = mul i26 %sext_ln73_48, i26 %sext_ln73_49" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_4037 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_4037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_39 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_41, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_4038 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'bitselect' 'tmp_4038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_4039 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'bitselect' 'tmp_4039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = trunc i26 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'trunc' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.70ns)   --->   "%icmp_ln42_167 = icmp_ne  i8 %trunc_ln42_64, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_294)   --->   "%tmp_4040 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'bitselect' 'tmp_4040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_125 = or i1 %tmp_4038, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_293 = and i1 %or_ln42_125, i1 %tmp_4039" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_41 = add i13 %trunc_ln42_39, i13 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_4041 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'bitselect' 'tmp_4041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_294)   --->   "%xor_ln42_167 = xor i1 %tmp_4041, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_294 = and i1 %tmp_4040, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_1489 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_41, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'partselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.57ns)   --->   "%icmp_ln42_168 = icmp_eq  i3 %tmp_1489, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_1490 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_41, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'partselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln42_169 = icmp_eq  i4 %tmp_1490, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln42_170 = icmp_eq  i4 %tmp_1490, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%select_ln42_167 = select i1 %and_ln42_294, i1 %icmp_ln42_169, i1 %icmp_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'select' 'select_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_298)   --->   "%tmp_4042 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'bitselect' 'tmp_4042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_298)   --->   "%xor_ln42_209 = xor i1 %tmp_4042, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_298)   --->   "%and_ln42_295 = and i1 %icmp_ln42_168, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_298)   --->   "%select_ln42_168 = select i1 %and_ln42_294, i1 %and_ln42_295, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%xor_ln42_168 = xor i1 %select_ln42_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%or_ln42_126 = or i1 %tmp_4041, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%xor_ln42_169 = xor i1 %tmp_4037, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_297 = and i1 %or_ln42_126, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_298 = and i1 %tmp_4041, i1 %select_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.89ns)   --->   "%mul_ln73_42 = mul i26 %sext_ln73_48, i26 %sext_ln73_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_4043 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'bitselect' 'tmp_4043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_40 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_42, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_4044 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_4044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_4045 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_4045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = trunc i26 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'trunc' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln42_171 = icmp_ne  i8 %trunc_ln42_65, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_301)   --->   "%tmp_4046 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'bitselect' 'tmp_4046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_128 = or i1 %tmp_4044, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_300 = and i1 %or_ln42_128, i1 %tmp_4045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_42 = add i13 %trunc_ln42_40, i13 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_4047 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'bitselect' 'tmp_4047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_301)   --->   "%xor_ln42_171 = xor i1 %tmp_4047, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_301 = and i1 %tmp_4046, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_1491 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_42, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'partselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.57ns)   --->   "%icmp_ln42_172 = icmp_eq  i3 %tmp_1491, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_1492 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_42, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'partselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln42_173 = icmp_eq  i4 %tmp_1492, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.70ns)   --->   "%icmp_ln42_174 = icmp_eq  i4 %tmp_1492, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%select_ln42_171 = select i1 %and_ln42_301, i1 %icmp_ln42_173, i1 %icmp_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_305)   --->   "%tmp_4048 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'bitselect' 'tmp_4048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_305)   --->   "%xor_ln42_210 = xor i1 %tmp_4048, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_305)   --->   "%and_ln42_302 = and i1 %icmp_ln42_172, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_305)   --->   "%select_ln42_172 = select i1 %and_ln42_301, i1 %and_ln42_302, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%xor_ln42_172 = xor i1 %select_ln42_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%or_ln42_129 = or i1 %tmp_4047, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%xor_ln42_173 = xor i1 %tmp_4043, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_304 = and i1 %or_ln42_129, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_305 = and i1 %tmp_4047, i1 %select_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.89ns)   --->   "%mul_ln73_43 = mul i26 %sext_ln73_48, i26 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_4049 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'bitselect' 'tmp_4049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_41 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_43, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_4050 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'bitselect' 'tmp_4050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_4051 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'bitselect' 'tmp_4051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = trunc i26 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'trunc' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln42_175 = icmp_ne  i8 %trunc_ln42_66, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_308)   --->   "%tmp_4052 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_4052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_131 = or i1 %tmp_4050, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_307 = and i1 %or_ln42_131, i1 %tmp_4051" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_43 = add i13 %trunc_ln42_41, i13 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_4053 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'bitselect' 'tmp_4053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_308)   --->   "%xor_ln42_175 = xor i1 %tmp_4053, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_308 = and i1 %tmp_4052, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_1493 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_43, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'partselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.57ns)   --->   "%icmp_ln42_176 = icmp_eq  i3 %tmp_1493, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_1494 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_43, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'partselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.70ns)   --->   "%icmp_ln42_177 = icmp_eq  i4 %tmp_1494, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.70ns)   --->   "%icmp_ln42_178 = icmp_eq  i4 %tmp_1494, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%select_ln42_175 = select i1 %and_ln42_308, i1 %icmp_ln42_177, i1 %icmp_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'select' 'select_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_312)   --->   "%tmp_4054 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'bitselect' 'tmp_4054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_312)   --->   "%xor_ln42_211 = xor i1 %tmp_4054, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_312)   --->   "%and_ln42_309 = and i1 %icmp_ln42_176, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_312)   --->   "%select_ln42_176 = select i1 %and_ln42_308, i1 %and_ln42_309, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%xor_ln42_176 = xor i1 %select_ln42_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%or_ln42_132 = or i1 %tmp_4053, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%xor_ln42_177 = xor i1 %tmp_4049, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_311 = and i1 %or_ln42_132, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_312 = and i1 %tmp_4053, i1 %select_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.89ns)   --->   "%mul_ln73_44 = mul i26 %sext_ln73_48, i26 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_4055 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'bitselect' 'tmp_4055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_42 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_44, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_4056 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'bitselect' 'tmp_4056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_4057 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'bitselect' 'tmp_4057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = trunc i26 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'trunc' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.70ns)   --->   "%icmp_ln42_179 = icmp_ne  i8 %trunc_ln42_67, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_315)   --->   "%tmp_4058 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'bitselect' 'tmp_4058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_134 = or i1 %tmp_4056, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_314 = and i1 %or_ln42_134, i1 %tmp_4057" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_44 = add i13 %trunc_ln42_42, i13 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_4059 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_4059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_315)   --->   "%xor_ln42_179 = xor i1 %tmp_4059, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_315 = and i1 %tmp_4058, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_1495 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_44, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'partselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.57ns)   --->   "%icmp_ln42_180 = icmp_eq  i3 %tmp_1495, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_1496 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_44, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'partselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln42_181 = icmp_eq  i4 %tmp_1496, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.70ns)   --->   "%icmp_ln42_182 = icmp_eq  i4 %tmp_1496, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%select_ln42_179 = select i1 %and_ln42_315, i1 %icmp_ln42_181, i1 %icmp_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'select' 'select_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_319)   --->   "%tmp_4060 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'bitselect' 'tmp_4060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_319)   --->   "%xor_ln42_212 = xor i1 %tmp_4060, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_319)   --->   "%and_ln42_316 = and i1 %icmp_ln42_180, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_319)   --->   "%select_ln42_180 = select i1 %and_ln42_315, i1 %and_ln42_316, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%xor_ln42_180 = xor i1 %select_ln42_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%or_ln42_135 = or i1 %tmp_4059, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%xor_ln42_181 = xor i1 %tmp_4055, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_318 = and i1 %or_ln42_135, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_319 = and i1 %tmp_4059, i1 %select_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_53 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'sext' 'sext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.89ns)   --->   "%mul_ln73_45 = mul i26 %sext_ln73_48, i26 %sext_ln73_53" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_4061 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_4061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%trunc_ln42_43 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_45, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_4062 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'bitselect' 'tmp_4062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_4063 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'bitselect' 'tmp_4063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = trunc i26 %mul_ln73_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'trunc' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln42_183 = icmp_ne  i8 %trunc_ln42_68, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_322)   --->   "%tmp_4064 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'bitselect' 'tmp_4064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%or_ln42_137 = or i1 %tmp_4062, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%and_ln42_321 = and i1 %or_ln42_137, i1 %tmp_4063" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%zext_ln42_45 = zext i1 %and_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_45 = add i13 %trunc_ln42_43, i13 %zext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'add' 'add_ln42_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_4065 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'bitselect' 'tmp_4065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_322)   --->   "%xor_ln42_183 = xor i1 %tmp_4065, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_322 = and i1 %tmp_4064, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_1497 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_45, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.57ns)   --->   "%icmp_ln42_184 = icmp_eq  i3 %tmp_1497, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_1498 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_45, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'partselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.70ns)   --->   "%icmp_ln42_185 = icmp_eq  i4 %tmp_1498, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.70ns)   --->   "%icmp_ln42_186 = icmp_eq  i4 %tmp_1498, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%select_ln42_183 = select i1 %and_ln42_322, i1 %icmp_ln42_185, i1 %icmp_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'select' 'select_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_326)   --->   "%tmp_4066 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'bitselect' 'tmp_4066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_326)   --->   "%xor_ln42_213 = xor i1 %tmp_4066, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_326)   --->   "%and_ln42_323 = and i1 %icmp_ln42_184, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_326)   --->   "%select_ln42_184 = select i1 %and_ln42_322, i1 %and_ln42_323, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%xor_ln42_184 = xor i1 %select_ln42_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%or_ln42_138 = or i1 %tmp_4065, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%xor_ln42_185 = xor i1 %tmp_4061, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_325 = and i1 %or_ln42_138, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_326 = and i1 %tmp_4065, i1 %select_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'sext' 'sext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.89ns)   --->   "%mul_ln73_46 = mul i26 %sext_ln73_48, i26 %sext_ln73_54" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_4067 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'bitselect' 'tmp_4067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_44 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_46, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_4068 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'bitselect' 'tmp_4068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_4069 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'bitselect' 'tmp_4069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = trunc i26 %mul_ln73_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'trunc' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_187 = icmp_ne  i8 %trunc_ln42_69, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_329)   --->   "%tmp_4070 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'bitselect' 'tmp_4070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_140 = or i1 %tmp_4068, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_328 = and i1 %or_ln42_140, i1 %tmp_4069" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_46 = zext i1 %and_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_46 = add i13 %trunc_ln42_44, i13 %zext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_4071 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'bitselect' 'tmp_4071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_329)   --->   "%xor_ln42_187 = xor i1 %tmp_4071, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_329 = and i1 %tmp_4070, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_1499 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_46, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'partselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.57ns)   --->   "%icmp_ln42_188 = icmp_eq  i3 %tmp_1499, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_1500 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_46, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'partselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.70ns)   --->   "%icmp_ln42_189 = icmp_eq  i4 %tmp_1500, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'icmp' 'icmp_ln42_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.70ns)   --->   "%icmp_ln42_190 = icmp_eq  i4 %tmp_1500, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'icmp' 'icmp_ln42_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%select_ln42_187 = select i1 %and_ln42_329, i1 %icmp_ln42_189, i1 %icmp_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'select' 'select_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_333)   --->   "%tmp_4072 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'bitselect' 'tmp_4072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_333)   --->   "%xor_ln42_214 = xor i1 %tmp_4072, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_333)   --->   "%and_ln42_330 = and i1 %icmp_ln42_188, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_333)   --->   "%select_ln42_188 = select i1 %and_ln42_329, i1 %and_ln42_330, i1 %icmp_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%xor_ln42_188 = xor i1 %select_ln42_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%or_ln42_141 = or i1 %tmp_4071, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%xor_ln42_189 = xor i1 %tmp_4067, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_332 = and i1 %or_ln42_141, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_333 = and i1 %tmp_4071, i1 %select_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'and' 'and_ln42_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_170 = and i1 %and_ln42_168, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'and' 'and_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%or_ln42_143 = or i1 %and_ln42_170, i1 %and_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%xor_ln42_98 = xor i1 %or_ln42_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_173 = and i1 %tmp, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'and' 'and_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_98)   --->   "%select_ln42_97 = select i1 %and_ln42_171, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_73 = or i1 %and_ln42_171, i1 %and_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_98 = select i1 %or_ln42_73, i13 %select_ln42_97, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_177 = and i1 %and_ln42_175, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'and' 'and_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%or_ln42_144 = or i1 %and_ln42_177, i1 %and_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%xor_ln42_102 = xor i1 %or_ln42_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_180 = and i1 %tmp_3935, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_102)   --->   "%select_ln42_101 = select i1 %and_ln42_178, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_76 = or i1 %and_ln42_178, i1 %and_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_102 = select i1 %or_ln42_76, i13 %select_ln42_101, i13 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_184 = and i1 %and_ln42_182, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'and' 'and_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%or_ln42_145 = or i1 %and_ln42_184, i1 %and_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%xor_ln42_106 = xor i1 %or_ln42_145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_187 = and i1 %tmp_3941, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'and' 'and_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_106)   --->   "%select_ln42_105 = select i1 %and_ln42_185, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_79 = or i1 %and_ln42_185, i1 %and_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_106 = select i1 %or_ln42_79, i13 %select_ln42_105, i13 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_191 = and i1 %and_ln42_189, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%or_ln42_146 = or i1 %and_ln42_191, i1 %and_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%xor_ln42_110 = xor i1 %or_ln42_146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_194 = and i1 %tmp_3947, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'and' 'and_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_110)   --->   "%select_ln42_109 = select i1 %and_ln42_192, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_82 = or i1 %and_ln42_192, i1 %and_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_110 = select i1 %or_ln42_82, i13 %select_ln42_109, i13 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_198 = and i1 %and_ln42_196, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%or_ln42_147 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%xor_ln42_114 = xor i1 %or_ln42_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_201 = and i1 %tmp_3953, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_114)   --->   "%select_ln42_113 = select i1 %and_ln42_199, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_85 = or i1 %and_ln42_199, i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_114 = select i1 %or_ln42_85, i13 %select_ln42_113, i13 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_205 = and i1 %and_ln42_203, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%or_ln42_148 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%xor_ln42_118 = xor i1 %or_ln42_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_208 = and i1 %tmp_3959, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_118)   --->   "%select_ln42_117 = select i1 %and_ln42_206, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_88 = or i1 %and_ln42_206, i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_118 = select i1 %or_ln42_88, i13 %select_ln42_117, i13 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_212 = and i1 %and_ln42_210, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%or_ln42_149 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%xor_ln42_122 = xor i1 %or_ln42_149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_215 = and i1 %tmp_3965, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_122)   --->   "%select_ln42_121 = select i1 %and_ln42_213, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_91 = or i1 %and_ln42_213, i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_122 = select i1 %or_ln42_91, i13 %select_ln42_121, i13 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_219 = and i1 %and_ln42_217, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%or_ln42_150 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%xor_ln42_126 = xor i1 %or_ln42_150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_222 = and i1 %tmp_3971, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_126)   --->   "%select_ln42_125 = select i1 %and_ln42_220, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_94 = or i1 %and_ln42_220, i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_126 = select i1 %or_ln42_94, i13 %select_ln42_125, i13 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_226 = and i1 %and_ln42_224, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%or_ln42_151 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%xor_ln42_130 = xor i1 %or_ln42_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_229 = and i1 %tmp_3977, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_130)   --->   "%select_ln42_129 = select i1 %and_ln42_227, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_97 = or i1 %and_ln42_227, i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'or' 'or_ln42_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_130 = select i1 %or_ln42_97, i13 %select_ln42_129, i13 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_233 = and i1 %and_ln42_231, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%or_ln42_152 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%xor_ln42_134 = xor i1 %or_ln42_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_236 = and i1 %tmp_3983, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_134)   --->   "%select_ln42_133 = select i1 %and_ln42_234, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_100 = or i1 %and_ln42_234, i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'or' 'or_ln42_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_134 = select i1 %or_ln42_100, i13 %select_ln42_133, i13 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_240 = and i1 %and_ln42_238, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%or_ln42_153 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%xor_ln42_138 = xor i1 %or_ln42_153, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_243 = and i1 %tmp_3989, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_138)   --->   "%select_ln42_137 = select i1 %and_ln42_241, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_103 = or i1 %and_ln42_241, i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'or' 'or_ln42_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_138 = select i1 %or_ln42_103, i13 %select_ln42_137, i13 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_247 = and i1 %and_ln42_245, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%or_ln42_154 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%xor_ln42_142 = xor i1 %or_ln42_154, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_250 = and i1 %tmp_3995, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_142)   --->   "%select_ln42_141 = select i1 %and_ln42_248, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_106 = or i1 %and_ln42_248, i1 %and_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_142 = select i1 %or_ln42_106, i13 %select_ln42_141, i13 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%and_ln42_254 = and i1 %and_ln42_252, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%or_ln42_155 = or i1 %and_ln42_254, i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%xor_ln42_146 = xor i1 %or_ln42_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_109)   --->   "%and_ln42_257 = and i1 %tmp_4001, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_146)   --->   "%select_ln42_145 = select i1 %and_ln42_255, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_109 = or i1 %and_ln42_255, i1 %and_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_146 = select i1 %or_ln42_109, i13 %select_ln42_145, i13 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%and_ln42_261 = and i1 %and_ln42_259, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%or_ln42_156 = or i1 %and_ln42_261, i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%xor_ln42_150 = xor i1 %or_ln42_156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_112)   --->   "%and_ln42_264 = and i1 %tmp_4007, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_150)   --->   "%select_ln42_149 = select i1 %and_ln42_262, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_112 = or i1 %and_ln42_262, i1 %and_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_150 = select i1 %or_ln42_112, i13 %select_ln42_149, i13 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%and_ln42_268 = and i1 %and_ln42_266, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%or_ln42_157 = or i1 %and_ln42_268, i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%xor_ln42_154 = xor i1 %or_ln42_157, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_115)   --->   "%and_ln42_271 = and i1 %tmp_4013, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_154)   --->   "%select_ln42_153 = select i1 %and_ln42_269, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_115 = or i1 %and_ln42_269, i1 %and_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_154 = select i1 %or_ln42_115, i13 %select_ln42_153, i13 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%and_ln42_275 = and i1 %and_ln42_273, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%or_ln42_158 = or i1 %and_ln42_275, i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%xor_ln42_158 = xor i1 %or_ln42_158, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_118)   --->   "%and_ln42_278 = and i1 %tmp_4019, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_158)   --->   "%select_ln42_157 = select i1 %and_ln42_276, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_118 = or i1 %and_ln42_276, i1 %and_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_158 = select i1 %or_ln42_118, i13 %select_ln42_157, i13 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%and_ln42_282 = and i1 %and_ln42_280, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 909 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%or_ln42_159 = or i1 %and_ln42_282, i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%xor_ln42_162 = xor i1 %or_ln42_159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 911 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%and_ln42_285 = and i1 %tmp_4025, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 912 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_162)   --->   "%select_ln42_161 = select i1 %and_ln42_283, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 913 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_121 = or i1 %and_ln42_283, i1 %and_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 914 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_162 = select i1 %or_ln42_121, i13 %select_ln42_161, i13 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 915 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_124)   --->   "%and_ln42_289 = and i1 %and_ln42_287, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_124)   --->   "%or_ln42_160 = or i1 %and_ln42_289, i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_124)   --->   "%xor_ln42_166 = xor i1 %or_ln42_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 918 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_124)   --->   "%and_ln42_292 = and i1 %tmp_4031, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 919 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_166)   --->   "%select_ln42_165 = select i1 %and_ln42_290, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_124 = or i1 %and_ln42_290, i1 %and_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_166 = select i1 %or_ln42_124, i13 %select_ln42_165, i13 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_127)   --->   "%and_ln42_296 = and i1 %and_ln42_294, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_127)   --->   "%or_ln42_161 = or i1 %and_ln42_296, i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_127)   --->   "%xor_ln42_170 = xor i1 %or_ln42_161, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_127)   --->   "%and_ln42_299 = and i1 %tmp_4037, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_170)   --->   "%select_ln42_169 = select i1 %and_ln42_297, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_127 = or i1 %and_ln42_297, i1 %and_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_170 = select i1 %or_ln42_127, i13 %select_ln42_169, i13 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_130)   --->   "%and_ln42_303 = and i1 %and_ln42_301, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_130)   --->   "%or_ln42_162 = or i1 %and_ln42_303, i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_130)   --->   "%xor_ln42_174 = xor i1 %or_ln42_162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_130)   --->   "%and_ln42_306 = and i1 %tmp_4043, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_174)   --->   "%select_ln42_173 = select i1 %and_ln42_304, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_130 = or i1 %and_ln42_304, i1 %and_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_174 = select i1 %or_ln42_130, i13 %select_ln42_173, i13 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%and_ln42_310 = and i1 %and_ln42_308, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%or_ln42_163 = or i1 %and_ln42_310, i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%xor_ln42_178 = xor i1 %or_ln42_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%and_ln42_313 = and i1 %tmp_4049, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_178)   --->   "%select_ln42_177 = select i1 %and_ln42_311, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_133 = or i1 %and_ln42_311, i1 %and_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_178 = select i1 %or_ln42_133, i13 %select_ln42_177, i13 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_136)   --->   "%and_ln42_317 = and i1 %and_ln42_315, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_136)   --->   "%or_ln42_164 = or i1 %and_ln42_317, i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_136)   --->   "%xor_ln42_182 = xor i1 %or_ln42_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_136)   --->   "%and_ln42_320 = and i1 %tmp_4055, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_182)   --->   "%select_ln42_181 = select i1 %and_ln42_318, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_136 = or i1 %and_ln42_318, i1 %and_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_182 = select i1 %or_ln42_136, i13 %select_ln42_181, i13 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_139)   --->   "%and_ln42_324 = and i1 %and_ln42_322, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_139)   --->   "%or_ln42_165 = or i1 %and_ln42_324, i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_139)   --->   "%xor_ln42_186 = xor i1 %or_ln42_165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_139)   --->   "%and_ln42_327 = and i1 %tmp_4061, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_186)   --->   "%select_ln42_185 = select i1 %and_ln42_325, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_139 = or i1 %and_ln42_325, i1 %and_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_186 = select i1 %or_ln42_139, i13 %select_ln42_185, i13 %add_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_142)   --->   "%and_ln42_331 = and i1 %and_ln42_329, i1 %icmp_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_142)   --->   "%or_ln42_166 = or i1 %and_ln42_331, i1 %and_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_142)   --->   "%xor_ln42_190 = xor i1 %or_ln42_166, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_142)   --->   "%and_ln42_334 = and i1 %tmp_4067, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'and' 'and_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_190)   --->   "%select_ln42_189 = select i1 %and_ln42_332, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'select' 'select_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_142 = or i1 %and_ln42_332, i1 %and_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_190 = select i1 %or_ln42_142, i13 %select_ln42_189, i13 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i13 %select_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i13 %select_ln42_122, i13 %select_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_36, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_4073 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'bitselect' 'tmp_4073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_4074 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'bitselect' 'tmp_4074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58 = xor i1 %tmp_4073, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%and_ln58 = and i1 %tmp_4074, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%xor_ln58_72 = xor i1 %tmp_4074, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'xor' 'xor_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%and_ln58_36 = and i1 %tmp_4073, i1 %xor_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'and' 'and_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.12ns)   --->   "%xor_ln58_73 = xor i1 %tmp_4073, i1 %tmp_4074" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'xor' 'xor_ln58_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_74 = xor i1 %xor_ln58_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'xor' 'xor_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%select_ln58 = select i1 %xor_ln58_73, i13 4095, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_54 = select i1 %and_ln58_36, i13 4096, i13 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'select' 'select_ln58_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_55 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'select' 'select_ln58_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i13 %select_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i13 %select_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i13 %select_ln42_126, i13 %select_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i14 %sext_ln58_38, i14 %sext_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_4075 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_18, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'bitselect' 'tmp_4075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_4076 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'bitselect' 'tmp_4076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_75 = xor i1 %tmp_4075, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'xor' 'xor_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%and_ln58_37 = and i1 %tmp_4076, i1 %xor_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'and' 'and_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%xor_ln58_76 = xor i1 %tmp_4076, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'xor' 'xor_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%and_ln58_38 = and i1 %tmp_4075, i1 %xor_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'and' 'and_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.12ns)   --->   "%xor_ln58_77 = xor i1 %tmp_4075, i1 %tmp_4076" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'xor' 'xor_ln58_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_78 = xor i1 %xor_ln58_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'xor' 'xor_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%or_ln58_18 = or i1 %and_ln58_37, i1 %xor_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%select_ln58_56 = select i1 %xor_ln58_77, i13 4095, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_57 = select i1 %and_ln58_38, i13 4096, i13 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'select' 'select_ln58_57' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_58 = select i1 %or_ln58_18, i13 %select_ln58_56, i13 %select_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'select' 'select_ln58_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i13 %select_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i13 %select_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i13 %select_ln42_130, i13 %select_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i14 %sext_ln58_40, i14 %sext_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_4077 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_19, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'bitselect' 'tmp_4077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_4078 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'bitselect' 'tmp_4078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_79 = xor i1 %tmp_4077, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'xor' 'xor_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%and_ln58_39 = and i1 %tmp_4078, i1 %xor_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'and' 'and_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%xor_ln58_80 = xor i1 %tmp_4078, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'xor' 'xor_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%and_ln58_40 = and i1 %tmp_4077, i1 %xor_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'and' 'and_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.12ns)   --->   "%xor_ln58_81 = xor i1 %tmp_4077, i1 %tmp_4078" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'xor' 'xor_ln58_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_82 = xor i1 %xor_ln58_81, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'xor' 'xor_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%or_ln58_19 = or i1 %and_ln58_39, i1 %xor_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'or' 'or_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%select_ln58_59 = select i1 %xor_ln58_81, i13 4095, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'select' 'select_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_60 = select i1 %and_ln58_40, i13 4096, i13 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'select' 'select_ln58_60' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_61 = select i1 %or_ln58_19, i13 %select_ln58_59, i13 %select_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'select' 'select_ln58_61' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i13 %select_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i13 %select_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i13 %select_ln42_134, i13 %select_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i14 %sext_ln58_42, i14 %sext_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_4079 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_20, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'bitselect' 'tmp_4079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_4080 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'bitselect' 'tmp_4080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_83 = xor i1 %tmp_4079, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'xor' 'xor_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%and_ln58_41 = and i1 %tmp_4080, i1 %xor_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'and' 'and_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%xor_ln58_84 = xor i1 %tmp_4080, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'xor' 'xor_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%and_ln58_42 = and i1 %tmp_4079, i1 %xor_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'and' 'and_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.12ns)   --->   "%xor_ln58_85 = xor i1 %tmp_4079, i1 %tmp_4080" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'xor' 'xor_ln58_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_86 = xor i1 %xor_ln58_85, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'xor' 'xor_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%or_ln58_20 = or i1 %and_ln58_41, i1 %xor_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%select_ln58_62 = select i1 %xor_ln58_85, i13 4095, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'select' 'select_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_63 = select i1 %and_ln58_42, i13 4096, i13 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_64 = select i1 %or_ln58_20, i13 %select_ln58_62, i13 %select_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i13 %select_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i13 %select_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i13 %select_ln42_138, i13 %select_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i14 %sext_ln58_44, i14 %sext_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_4081 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_21, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'bitselect' 'tmp_4081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_4082 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'bitselect' 'tmp_4082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_87 = xor i1 %tmp_4081, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'xor' 'xor_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%and_ln58_43 = and i1 %tmp_4082, i1 %xor_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'and' 'and_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%xor_ln58_88 = xor i1 %tmp_4082, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'xor' 'xor_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%and_ln58_44 = and i1 %tmp_4081, i1 %xor_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'and' 'and_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.12ns)   --->   "%xor_ln58_89 = xor i1 %tmp_4081, i1 %tmp_4082" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'xor' 'xor_ln58_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_90 = xor i1 %xor_ln58_89, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'xor' 'xor_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%or_ln58_21 = or i1 %and_ln58_43, i1 %xor_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'or' 'or_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%select_ln58_65 = select i1 %xor_ln58_89, i13 4095, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_66 = select i1 %and_ln58_44, i13 4096, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_67 = select i1 %or_ln58_21, i13 %select_ln58_65, i13 %select_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i13 %select_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i13 %select_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i13 %select_ln42_142, i13 %select_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i14 %sext_ln58_46, i14 %sext_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_4083 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_22, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'bitselect' 'tmp_4083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_4084 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'bitselect' 'tmp_4084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_91 = xor i1 %tmp_4083, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'xor' 'xor_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%and_ln58_45 = and i1 %tmp_4084, i1 %xor_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'and' 'and_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%xor_ln58_92 = xor i1 %tmp_4084, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'xor' 'xor_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%and_ln58_46 = and i1 %tmp_4083, i1 %xor_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'and' 'and_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.12ns)   --->   "%xor_ln58_93 = xor i1 %tmp_4083, i1 %tmp_4084" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'xor' 'xor_ln58_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_94 = xor i1 %xor_ln58_93, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'xor' 'xor_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%or_ln58_22 = or i1 %and_ln58_45, i1 %xor_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'or' 'or_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%select_ln58_68 = select i1 %xor_ln58_93, i13 4095, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_69 = select i1 %and_ln58_46, i13 4096, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'select' 'select_ln58_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_70 = select i1 %or_ln58_22, i13 %select_ln58_68, i13 %select_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'select' 'select_ln58_70' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i13 %select_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i13 %select_ln42_146, i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i14 %sext_ln58_48, i14 %sext_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_4085 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_23, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'bitselect' 'tmp_4085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_4086 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'bitselect' 'tmp_4086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%xor_ln58_95 = xor i1 %tmp_4085, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'xor' 'xor_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%and_ln58_47 = and i1 %tmp_4086, i1 %xor_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'and' 'and_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_96 = xor i1 %tmp_4086, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'xor' 'xor_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%and_ln58_48 = and i1 %tmp_4085, i1 %xor_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'and' 'and_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.12ns)   --->   "%xor_ln58_97 = xor i1 %tmp_4085, i1 %tmp_4086" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'xor' 'xor_ln58_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%xor_ln58_98 = xor i1 %xor_ln58_97, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'xor' 'xor_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%or_ln58_23 = or i1 %and_ln58_47, i1 %xor_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'or' 'or_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_73)   --->   "%select_ln58_71 = select i1 %xor_ln58_97, i13 4095, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'select' 'select_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_72 = select i1 %and_ln58_48, i13 4096, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_73 = select i1 %or_ln58_23, i13 %select_ln58_71, i13 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln58_49 = sext i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i13 %select_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i13 %select_ln42_150, i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i14 %sext_ln58_50, i14 %sext_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_4087 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_24, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'bitselect' 'tmp_4087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_4088 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'bitselect' 'tmp_4088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%xor_ln58_99 = xor i1 %tmp_4087, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'xor' 'xor_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%and_ln58_49 = and i1 %tmp_4088, i1 %xor_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'and' 'and_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_100 = xor i1 %tmp_4088, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'xor' 'xor_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%and_ln58_50 = and i1 %tmp_4087, i1 %xor_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'and' 'and_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.12ns)   --->   "%xor_ln58_101 = xor i1 %tmp_4087, i1 %tmp_4088" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'xor' 'xor_ln58_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%xor_ln58_102 = xor i1 %xor_ln58_101, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'xor' 'xor_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%or_ln58_24 = or i1 %and_ln58_49, i1 %xor_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_76)   --->   "%select_ln58_74 = select i1 %xor_ln58_101, i13 4095, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_75 = select i1 %and_ln58_50, i13 4096, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_76 = select i1 %or_ln58_24, i13 %select_ln58_74, i13 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i13 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i13 %select_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i13 %select_ln42_154, i13 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i14 %sext_ln58_52, i14 %sext_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_4089 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_25, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'bitselect' 'tmp_4089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_4090 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'bitselect' 'tmp_4090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%xor_ln58_103 = xor i1 %tmp_4089, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1099 'xor' 'xor_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%and_ln58_51 = and i1 %tmp_4090, i1 %xor_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1100 'and' 'and_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_104 = xor i1 %tmp_4090, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'xor' 'xor_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%and_ln58_52 = and i1 %tmp_4089, i1 %xor_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'and' 'and_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln58_105 = xor i1 %tmp_4089, i1 %tmp_4090" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'xor' 'xor_ln58_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%xor_ln58_106 = xor i1 %xor_ln58_105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'xor' 'xor_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%or_ln58_25 = or i1 %and_ln58_51, i1 %xor_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'or' 'or_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_79)   --->   "%select_ln58_77 = select i1 %xor_ln58_105, i13 4095, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_78 = select i1 %and_ln58_52, i13 4096, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'select' 'select_ln58_78' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_79 = select i1 %or_ln58_25, i13 %select_ln58_77, i13 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'select' 'select_ln58_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i13 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i13 %select_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i13 %select_ln42_158, i13 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i14 %sext_ln58_54, i14 %sext_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_4091 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_26, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'bitselect' 'tmp_4091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_4092 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'bitselect' 'tmp_4092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%xor_ln58_107 = xor i1 %tmp_4091, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'xor' 'xor_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%and_ln58_53 = and i1 %tmp_4092, i1 %xor_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'and' 'and_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_108 = xor i1 %tmp_4092, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'xor' 'xor_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%and_ln58_54 = and i1 %tmp_4091, i1 %xor_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'and' 'and_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln58_109 = xor i1 %tmp_4091, i1 %tmp_4092" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'xor' 'xor_ln58_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%xor_ln58_110 = xor i1 %xor_ln58_109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'xor' 'xor_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%or_ln58_26 = or i1 %and_ln58_53, i1 %xor_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_82)   --->   "%select_ln58_80 = select i1 %xor_ln58_109, i13 4095, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'select' 'select_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_81 = select i1 %and_ln58_54, i13 4096, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'select' 'select_ln58_81' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_82 = select i1 %or_ln58_26, i13 %select_ln58_80, i13 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'select' 'select_ln58_82' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i13 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i13 %select_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i13 %select_ln42_162, i13 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i14 %sext_ln58_56, i14 %sext_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_4093 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_27, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'bitselect' 'tmp_4093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_4094 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'bitselect' 'tmp_4094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%xor_ln58_111 = xor i1 %tmp_4093, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'xor' 'xor_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%and_ln58_55 = and i1 %tmp_4094, i1 %xor_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'and' 'and_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_112 = xor i1 %tmp_4094, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'xor' 'xor_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%and_ln58_56 = and i1 %tmp_4093, i1 %xor_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'and' 'and_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.12ns)   --->   "%xor_ln58_113 = xor i1 %tmp_4093, i1 %tmp_4094" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'xor' 'xor_ln58_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%xor_ln58_114 = xor i1 %xor_ln58_113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'xor' 'xor_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%or_ln58_27 = or i1 %and_ln58_55, i1 %xor_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'or' 'or_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_85)   --->   "%select_ln58_83 = select i1 %xor_ln58_113, i13 4095, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'select' 'select_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_84 = select i1 %and_ln58_56, i13 4096, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_85 = select i1 %or_ln58_27, i13 %select_ln58_83, i13 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln58_57 = sext i13 %select_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i13 %select_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i13 %select_ln42_166, i13 %select_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i14 %sext_ln58_58, i14 %sext_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_4095 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_28, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'bitselect' 'tmp_4095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_4096 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'bitselect' 'tmp_4096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%xor_ln58_115 = xor i1 %tmp_4095, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'xor' 'xor_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%and_ln58_57 = and i1 %tmp_4096, i1 %xor_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'and' 'and_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_116 = xor i1 %tmp_4096, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'xor' 'xor_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%and_ln58_58 = and i1 %tmp_4095, i1 %xor_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'and' 'and_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.12ns)   --->   "%xor_ln58_117 = xor i1 %tmp_4095, i1 %tmp_4096" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'xor' 'xor_ln58_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%xor_ln58_118 = xor i1 %xor_ln58_117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'xor' 'xor_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%or_ln58_28 = or i1 %and_ln58_57, i1 %xor_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%select_ln58_86 = select i1 %xor_ln58_117, i13 4095, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_87 = select i1 %and_ln58_58, i13 4096, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_88 = select i1 %or_ln58_28, i13 %select_ln58_86, i13 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i13 %select_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i13 %select_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i13 %select_ln42_170, i13 %select_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i14 %sext_ln58_60, i14 %sext_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_4097 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_29, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'bitselect' 'tmp_4097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_4098 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'bitselect' 'tmp_4098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i13 %select_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i13 %select_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i13 %select_ln42_174, i13 %select_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i14 %sext_ln58_62, i14 %sext_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_4099 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_30, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'bitselect' 'tmp_4099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_4100 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'bitselect' 'tmp_4100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i13 %select_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i13 %select_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i13 %select_ln42_178, i13 %select_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i14 %sext_ln58_64, i14 %sext_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_4101 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_31, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'bitselect' 'tmp_4101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_4102 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'bitselect' 'tmp_4102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i13 %select_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i13 %select_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i13 %select_ln42_182, i13 %select_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i14 %sext_ln58_66, i14 %sext_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_4103 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_32, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'bitselect' 'tmp_4103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_4104 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'bitselect' 'tmp_4104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i13 %select_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i13 %select_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i13 %select_ln42_186, i13 %select_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i14 %sext_ln58_68, i14 %sext_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_4105 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_33, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_4105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_4106 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_4106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i13 %select_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i13 %select_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i13 %select_ln42_190, i13 %select_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i14 %sext_ln58_70, i14 %sext_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_4107 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_34, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'bitselect' 'tmp_4107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_4108 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'bitselect' 'tmp_4108' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1193 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 24, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1194 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%xor_ln58_119 = xor i1 %tmp_4097, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'xor' 'xor_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%and_ln58_59 = and i1 %tmp_4098, i1 %xor_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'and' 'and_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_120 = xor i1 %tmp_4098, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1197 'xor' 'xor_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%and_ln58_60 = and i1 %tmp_4097, i1 %xor_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1198 'and' 'and_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.12ns)   --->   "%xor_ln58_121 = xor i1 %tmp_4097, i1 %tmp_4098" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1199 'xor' 'xor_ln58_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%xor_ln58_122 = xor i1 %xor_ln58_121, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1200 'xor' 'xor_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%or_ln58_29 = or i1 %and_ln58_59, i1 %xor_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1201 'or' 'or_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%select_ln58_89 = select i1 %xor_ln58_121, i13 4095, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1202 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_90 = select i1 %and_ln58_60, i13 4096, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1203 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_91 = select i1 %or_ln58_29, i13 %select_ln58_89, i13 %select_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1204 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%xor_ln58_123 = xor i1 %tmp_4099, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1205 'xor' 'xor_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%and_ln58_61 = and i1 %tmp_4100, i1 %xor_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1206 'and' 'and_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_124 = xor i1 %tmp_4100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1207 'xor' 'xor_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%and_ln58_62 = and i1 %tmp_4099, i1 %xor_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1208 'and' 'and_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.12ns)   --->   "%xor_ln58_125 = xor i1 %tmp_4099, i1 %tmp_4100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1209 'xor' 'xor_ln58_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%xor_ln58_126 = xor i1 %xor_ln58_125, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1210 'xor' 'xor_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%or_ln58_30 = or i1 %and_ln58_61, i1 %xor_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1211 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%select_ln58_92 = select i1 %xor_ln58_125, i13 4095, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1212 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_93 = select i1 %and_ln58_62, i13 4096, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1213 'select' 'select_ln58_93' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_94 = select i1 %or_ln58_30, i13 %select_ln58_92, i13 %select_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1214 'select' 'select_ln58_94' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%xor_ln58_127 = xor i1 %tmp_4101, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1215 'xor' 'xor_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%and_ln58_63 = and i1 %tmp_4102, i1 %xor_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1216 'and' 'and_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_128 = xor i1 %tmp_4102, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1217 'xor' 'xor_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%and_ln58_64 = and i1 %tmp_4101, i1 %xor_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1218 'and' 'and_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.12ns)   --->   "%xor_ln58_129 = xor i1 %tmp_4101, i1 %tmp_4102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1219 'xor' 'xor_ln58_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%xor_ln58_130 = xor i1 %xor_ln58_129, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1220 'xor' 'xor_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%or_ln58_31 = or i1 %and_ln58_63, i1 %xor_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1221 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%select_ln58_95 = select i1 %xor_ln58_129, i13 4095, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1222 'select' 'select_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_96 = select i1 %and_ln58_64, i13 4096, i13 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1223 'select' 'select_ln58_96' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_97 = select i1 %or_ln58_31, i13 %select_ln58_95, i13 %select_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1224 'select' 'select_ln58_97' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%xor_ln58_131 = xor i1 %tmp_4103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1225 'xor' 'xor_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%and_ln58_65 = and i1 %tmp_4104, i1 %xor_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1226 'and' 'and_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_132 = xor i1 %tmp_4104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1227 'xor' 'xor_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%and_ln58_66 = and i1 %tmp_4103, i1 %xor_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1228 'and' 'and_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln58_133 = xor i1 %tmp_4103, i1 %tmp_4104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1229 'xor' 'xor_ln58_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%xor_ln58_134 = xor i1 %xor_ln58_133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1230 'xor' 'xor_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%or_ln58_32 = or i1 %and_ln58_65, i1 %xor_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1231 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%select_ln58_98 = select i1 %xor_ln58_133, i13 4095, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1232 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_99 = select i1 %and_ln58_66, i13 4096, i13 %add_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1233 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_100 = select i1 %or_ln58_32, i13 %select_ln58_98, i13 %select_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1234 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%xor_ln58_135 = xor i1 %tmp_4105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1235 'xor' 'xor_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%and_ln58_67 = and i1 %tmp_4106, i1 %xor_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1236 'and' 'and_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_136 = xor i1 %tmp_4106, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1237 'xor' 'xor_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%and_ln58_68 = and i1 %tmp_4105, i1 %xor_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1238 'and' 'and_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.12ns)   --->   "%xor_ln58_137 = xor i1 %tmp_4105, i1 %tmp_4106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1239 'xor' 'xor_ln58_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%xor_ln58_138 = xor i1 %xor_ln58_137, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1240 'xor' 'xor_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%or_ln58_33 = or i1 %and_ln58_67, i1 %xor_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1241 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%select_ln58_101 = select i1 %xor_ln58_137, i13 4095, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1242 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_102 = select i1 %and_ln58_68, i13 4096, i13 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1243 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_103 = select i1 %or_ln58_33, i13 %select_ln58_101, i13 %select_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1244 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_139 = xor i1 %tmp_4107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1245 'xor' 'xor_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_69 = and i1 %tmp_4108, i1 %xor_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1246 'and' 'and_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_140 = xor i1 %tmp_4108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1247 'xor' 'xor_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%and_ln58_70 = and i1 %tmp_4107, i1 %xor_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1248 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns)   --->   "%xor_ln58_141 = xor i1 %tmp_4107, i1 %tmp_4108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1249 'xor' 'xor_ln58_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %xor_ln58_141, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1250 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%or_ln58_34 = or i1 %and_ln58_69, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1251 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%select_ln58_104 = select i1 %xor_ln58_141, i13 4095, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1252 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_105 = select i1 %and_ln58_70, i13 4096, i13 %add_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1253 'select' 'select_ln58_105' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %or_ln58_34, i13 %select_ln58_104, i13 %select_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1254 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1255 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1256 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1257 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1258 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1259 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1260 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1261 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [44]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [85]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [94]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_168', firmware/nnet_utils/nnet_dense_latency.h:42) [102]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_96', firmware/nnet_utils/nnet_dense_latency.h:42) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_72', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_171', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_170', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [119]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_98', firmware/nnet_utils/nnet_dense_latency.h:42) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_173', firmware/nnet_utils/nnet_dense_latency.h:42) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_73', firmware/nnet_utils/nnet_dense_latency.h:42) [123]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_98', firmware/nnet_utils/nnet_dense_latency.h:42) [124]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [1007]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [1019]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_55', firmware/nnet_utils/nnet_dense_latency.h:58) [1020]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_42', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_72', firmware/nnet_utils/nnet_dense_latency.h:58) [1115]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_73', firmware/nnet_utils/nnet_dense_latency.h:58) [1116]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_120', firmware/nnet_utils/nnet_dense_latency.h:58) [1205]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_60', firmware/nnet_utils/nnet_dense_latency.h:58) [1206]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [1211]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_91', firmware/nnet_utils/nnet_dense_latency.h:58) [1212]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
