
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Tue Mar  5 19:29:35 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier read_iq.prj
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srr"
Running: rev_1 in foreground

Running read_iq|rev_1

Running Flow: compile (Compile) on read_iq|rev_1
# Tue Mar  5 19:29:38 2024

Running Flow: compile_flow (Compile Process) on read_iq|rev_1
# Tue Mar  5 19:29:38 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on read_iq|rev_1
# Tue Mar  5 19:29:38 2024
compiler exited with errors
Job failed on: read_iq|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_compiler.srr"
# Tue Mar  5 19:29:38 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on read_iq|rev_1
Complete: Compile on read_iq|rev_1
Complete: Logic Synthesis on read_iq|rev_1
2log file: "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srr"
Running: rev_1 in foreground

Running read_iq|rev_1

Running Flow: compile (Compile) on read_iq|rev_1
# Tue Mar  5 19:31:18 2024

Running Flow: compile_flow (Compile Process) on read_iq|rev_1
# Tue Mar  5 19:31:18 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on read_iq|rev_1
# Tue Mar  5 19:31:18 2024
compiler exited with errors
Job failed on: read_iq|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_compiler.srr"
# Tue Mar  5 19:31:19 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on read_iq|rev_1
Complete: Compile on read_iq|rev_1
Complete: Logic Synthesis on read_iq|rev_1
2log file: "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srr"
Running: rev_1 in foreground

Running read_iq|rev_1

Running Flow: compile (Compile) on read_iq|rev_1
# Tue Mar  5 19:31:48 2024

Running Flow: compile_flow (Compile Process) on read_iq|rev_1
# Tue Mar  5 19:31:48 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on read_iq|rev_1
# Tue Mar  5 19:31:48 2024
Copied /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_comp.srs to /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srs

compiler completed
# Tue Mar  5 19:31:52 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on read_iq|rev_1
# Tue Mar  5 19:31:52 2024

multi_srs_gen completed
# Tue Mar  5 19:31:52 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_mult.srs to /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srs
Complete: Compile Process on read_iq|rev_1

Running: premap (Premap) on read_iq|rev_1
# Tue Mar  5 19:31:52 2024

premap completed with warnings
# Tue Mar  5 19:31:52 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on read_iq|rev_1

Running Flow: map (Map) on read_iq|rev_1
# Tue Mar  5 19:31:52 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on read_iq|rev_1
# Tue Mar  5 19:31:52 2024
Copied /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_m.srm to /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.srm

fpga_mapper completed with warnings
# Tue Mar  5 19:31:54 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on read_iq|rev_1
Complete: Logic Synthesis on read_iq|rev_1
0exit status=0
License checkin: synplifypremierdp
