Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/snake-hw/soc_system.qsys --block-symbol-file --output-directory=/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/snake-hw/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading snake-hw/soc_system.qsys
Progress: Reading input file
Progress: Adding apple_sprite [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module apple_sprite
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.apple_sprite: apple_sprite.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/snake-hw/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/snake-hw/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading snake-hw/soc_system.qsys
Progress: Reading input file
Progress: Adding apple_sprite [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module apple_sprite
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.apple_sprite: apple_sprite.s1 must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: apple_sprite: Starting RTL generation for module 'soc_system_apple_sprite'
Info: apple_sprite:   Generation command is [exec /tools/intel/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /tools/intel/intelFPGA/21.1/quartus/linux64/perl/lib -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /tools/intel/intelFPGA/21.1/quartus/sopc_builder/bin -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /tools/intel/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_apple_sprite --dir=/tmp/alt9830_8438406913411019731.dir/0002_apple_sprite_gen/ --quartus_dir=/tools/intel/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9830_8438406913411019731.dir/0002_apple_sprite_gen//soc_system_apple_sprite_component_configuration.pl  --do_build_sim=0  ]
Info: apple_sprite: Done RTL generation for module 'soc_system_apple_sprite'
Info: apple_sprite: "soc_system" instantiated altera_avalon_onchip_memory2 "apple_sprite"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 8 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
