INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/serial_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/spi_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller
