# 1-Bit Full Adder in Verilog

This repository demonstrates two implementations of a **1-bit Full Adder**:

- **Structural Design** using two half adders and an OR gate
- **Dataflow Design** using Verilog operators
