<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="pending_bits_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="pending_bits_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="37.500 ns"></ZoomStartTime>
      <ZoomEndTime time="262.501 ns"></ZoomEndTime>
      <Cursor1Time time="145.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="295"></NameColumnWidth>
      <ValueColumnWidth column_width="146"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject type="logic" fp_name="/pending_bits_tb/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/pending_bits_tb/rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/bits_reg">
      <obj_property name="ElementShortName">bits_reg[15:0]</obj_property>
      <obj_property name="ObjectShortName">bits_reg[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/bits_count_reg">
      <obj_property name="ElementShortName">bits_count_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">bits_count_reg[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/pending_bits_tb/bits_valid_reg">
      <obj_property name="ElementShortName">bits_valid_reg</obj_property>
      <obj_property name="ObjectShortName">bits_valid_reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/pending_reg">
      <obj_property name="ElementShortName">pending_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">pending_reg[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/pending_bits_tb/pending_valid_reg">
      <obj_property name="ElementShortName">pending_valid_reg</obj_property>
      <obj_property name="ObjectShortName">pending_valid_reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/bits_out">
      <obj_property name="ElementShortName">bits_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">bits_out[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/bits_count_out">
      <obj_property name="ElementShortName">bits_count_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">bits_count_out[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/pending_bits_tb/bits_valid_out">
      <obj_property name="ElementShortName">bits_valid_out</obj_property>
      <obj_property name="ObjectShortName">bits_valid_out</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/pending_bits_tb/CLK_PERIOD">
      <obj_property name="ElementShortName">CLK_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLK_PERIOD[31:0]</obj_property>
   </wvobject>
</wave_config>
