

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_88b011769bd68bcbdcfc8a5f3d937253.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">vic_lpc2.h</div>  </div>
</div>
<div class="contents">
<a href="vic__lpc2_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef DRV_VIC_LPC2_H</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define DRV_VIC_LPC2_H</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2irq_8h.html" title="CPU-specific IRQ definitions.">cpu/irq.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#if CPU_ARM_LPC2378</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">    #include &lt;<a class="code" href="lpc23xx_8h.html">io/lpc23xx.h</a>&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">    #define vic_vector(i)   (*(&amp;VICVectAddr0 + i))</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">    #define vic_priority(i) (*(&amp;VICVectCntl0 + i))</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">    #define VIC_SRC_CNT 32</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">    #define vic_enable(i)  do { ASSERT(i &lt; VIC_SRC_CNT); VICIntEnable = BV(i); } while (0)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">    #define vic_disable(i) do { ASSERT(i &lt; VIC_SRC_CNT); VICIntEnClr  = BV(i); } while (0)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052     <span class="keyword">typedef</span> <span class="keywordtype">void</span> vic_handler_t(<span class="keywordtype">void</span>);
<a name="l00053"></a>00053     <span class="keywordtype">void</span> vic_defaultHandler(<span class="keywordtype">void</span>);
<a name="l00054"></a>00054 
<a name="l00055"></a>00055     INLINE <span class="keywordtype">void</span> vic_init(<span class="keywordtype">void</span>)
<a name="l00056"></a>00056     {
<a name="l00057"></a>00057         IRQ_DISABLE;
<a name="l00058"></a>00058         <span class="comment">/* Assign all sources to IRQ (not to FIQ) */</span>
<a name="l00059"></a>00059         VICIntSelect = 0;
<a name="l00060"></a>00060         <span class="comment">/* Disable all sw interrupts */</span>
<a name="l00061"></a>00061         VICSoftIntClr = 0xFFFFFFFF;
<a name="l00062"></a>00062         <span class="comment">/* Disable all interrupts */</span>
<a name="l00063"></a>00063         VICIntEnClr = 0xFFFFFFFF;
<a name="l00064"></a>00064 
<a name="l00065"></a>00065         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; VIC_SRC_CNT; i++)
<a name="l00066"></a>00066             vic_vector(i) = (reg32_t)vic_defaultHandler;
<a name="l00067"></a>00067     }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     INLINE <span class="keywordtype">void</span> vic_setVector(<span class="keywordtype">int</span> <span class="keywordtype">id</span>, vic_handler_t *handler)
<a name="l00070"></a>00070     {
<a name="l00071"></a>00071         <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(<span class="keywordtype">id</span> &lt; VIC_SRC_CNT);
<a name="l00072"></a>00072         vic_vector(<span class="keywordtype">id</span>) = (reg32_t)handler;
<a name="l00073"></a>00073     }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">    #error Unknown CPU</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="preprocessor">#endif </span><span class="comment">/* DRV_VIC_LPC2_H */</span>
</pre></div></div>
</div>


