#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 12 20:48:03 2021
# Process ID: 21488
# Current directory: D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3712 D:\LogicDesignExperiment\share_repo\Lab6-Advanced\Chip2Chip\Slave\Slave.xpr
# Log file: D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/vivado.log
# Journal file: D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.xpr
INFO: [Project 1-313] Project file moved from 'C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Slave' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.gen/sources_1', nor could it be found using path 'C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Slave/Slave.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.ip_user_files', nor could it be found using path 'C:/home/github/LogicDesign/Lab6-Advanced/Chip2Chip/Slave/Slave.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.344 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.004 ; gain = 1368.660
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2717.004 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3383.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3383.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3499.906 ; gain = 1069.738
place_ports ack K17
place_ports request M18
place_ports valid N17
set_property target_constrs_file D:/LogicDesignExperiment/share_repo/Lab6-Advanced/Chip2Chip/Slave/Slave.srcs/constrs_1/imports/chip2chip_slave/constraint.xdc [current_fileset -constrset]
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints_as constrs_2
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.117 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3570.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3570.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports ack K17
place_ports request M18
place_ports valid N17
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
close_design
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3572.875 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3572.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3572.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3572.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports ack K17
place_ports request M18
place_ports valid N17
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
save_constraints -force
ERROR: [Common 17-53] User Exception: Constraints cannot be saved due to read-only file: C:/Users/lawre/Downloads/chip2chip/chip2chip/chip2chip_slave/constraint.xdc
Suggestions include: 
	1. Change the file's permissions on disk and retry 'Save Constraints' 
	2. Import the file into the project and retry 'Save Constraints' 
	3. Save an entirely new constraints set using 'Save Constraints As...'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 21:24:32 2021...
