// Seed: 3295776339
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  assign id_3 = id_1;
  module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    inout logic id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    output logic id_4
);
  module_0(
      id_3, id_3
  );
  initial begin
    id_4 <= id_0;
    id_1 <= 1;
  end
  logic id_6;
  wand  id_7 = 1;
  assign id_1 = id_0;
  assign id_4 = id_6;
  wire id_8;
endmodule
module module_2 (
    output wire id_0,
    output wand id_1
);
  assign id_1 = 1 - id_3;
endmodule
