{
  "module_name": "dcn201_optc.h",
  "hash_id": "623cfdecac180d78b140a58e6a7b64e9dc88d15e57d981ca09e0685e56ca9da6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn201/dcn201_optc.h",
  "human_readable_source": " \n\n#ifndef __DC_OPTC_DCN201_H__\n#define __DC_OPTC_DCN201_H__\n\n#include \"dcn20/dcn20_optc.h\"\n\n#define TG_COMMON_REG_LIST_DCN201(inst) \\\n\tTG_COMMON_REG_LIST_DCN(inst),\\\n\tSRI(OTG_GLOBAL_CONTROL1, OTG, inst),\\\n\tSRI(OTG_GLOBAL_CONTROL2, OTG, inst),\\\n\tSRI(OTG_GSL_WINDOW_X, OTG, inst),\\\n\tSRI(OTG_GSL_WINDOW_Y, OTG, inst),\\\n\tSRI(OTG_VUPDATE_KEEPOUT, OTG, inst),\\\n\tSRI(OTG_DSC_START_POSITION, OTG, inst),\\\n\tSRI(OPTC_DATA_FORMAT_CONTROL, ODM, inst),\\\n\tSRI(OPTC_BYTES_PER_PIXEL, ODM, inst),\\\n\tSRI(OPTC_WIDTH_CONTROL, ODM, inst),\\\n\tSR(DWB_SOURCE_SELECT)\n\n#define TG_COMMON_MASK_SH_LIST_DCN201(mask_sh)\\\n\tTG_COMMON_MASK_SH_LIST_DCN(mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_X, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_Y, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, mask_sh),\\\n\tSF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_RANGE_TIMING_DBUF_UPDATE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_START_X, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_END_X, mask_sh), \\\n\tSF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_START_Y, mask_sh),\\\n\tSF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_END_Y, mask_sh),\\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, mask_sh), \\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET, mask_sh), \\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET, mask_sh), \\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL_MASTER_MODE, mask_sh), \\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_MASTER_UPDATE_LOCK_GSL_EN, mask_sh), \\\n\tSF(OTG0_OTG_DSC_START_POSITION, OTG_DSC_START_POSITION_X, mask_sh), \\\n\tSF(OTG0_OTG_DSC_START_POSITION, OTG_DSC_START_POSITION_LINE_NUM, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_SOURCE_SELECT, OPTC_SEG0_SRC_SEL, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_FORMAT_CONTROL, OPTC_DSC_MODE, mask_sh),\\\n\tSF(ODM0_OPTC_BYTES_PER_PIXEL, OPTC_DSC_BYTES_PER_PIXEL, mask_sh),\\\n\tSF(ODM0_OPTC_WIDTH_CONTROL, OPTC_DSC_SLICE_WIDTH, mask_sh),\\\n\tSF(DWB_SOURCE_SELECT, OPTC_DWB0_SOURCE_SELECT, mask_sh),\\\n\tSF(DWB_SOURCE_SELECT, OPTC_DWB1_SOURCE_SELECT, mask_sh),\\\n\tSF(DWB_SOURCE_SELECT, OPTC_DWB1_SOURCE_SELECT, mask_sh)\n\nvoid dcn201_timing_generator_init(struct optc *optc);\n\nbool optc201_is_two_pixels_per_containter(const struct dc_crtc_timing *timing);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}