{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716919527781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716919527781 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab1 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716919527841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716919527871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716919527871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716919528081 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1716919528321 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716919528331 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716919528331 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716919528331 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716919528331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab1.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716919528653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716919528654 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1716919528654 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1716919528654 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716919528655 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1716919528656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716919528656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716919528657 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716919528657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716919528658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716919528659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716919528659 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkin_50 " "Node \"clkin_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb\[2\] " "Node \"pb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb\[3\] " "Node \"pb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_char1 " "Node \"seg7_char1\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_char2 " "Node \"seg7_char2\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[0\] " "Node \"seg7_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[1\] " "Node \"seg7_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[2\] " "Node \"seg7_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[3\] " "Node \"seg7_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[4\] " "Node \"seg7_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[5\] " "Node \"seg7_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[6\] " "Node \"seg7_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716919528663 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716919528663 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716919528673 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716919528683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716919529233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716919529253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716919529263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716919529323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716919529323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716919529743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716919529993 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716919529993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716919530033 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1716919530033 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716919530033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716919530033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716919530273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716919530283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716919530463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716919530463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716919530733 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716919531113 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716919531203 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[1\] 3.3-V LVCMOS 45 " "Pin PB\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { PB[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[1\]" } } } } { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE124/Lab1/logicalstep_lab1_top.bdf" { { -96 112 280 -80 "PB" "" } } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716919531203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[0\] 3.3-V LVCMOS 46 " "Pin PB\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { PB[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[0\]" } } } } { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE124/Lab1/logicalstep_lab1_top.bdf" { { -96 112 280 -80 "PB" "" } } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716919531203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE124/Lab1/logicalstep_lab1_top.bdf" { { -168 112 280 -152 "sw" "" } } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab1/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716919531203 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716919531203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab1/output_files/LogicalStep_Lab1.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab1/output_files/LogicalStep_Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716919531273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5338 " "Peak virtual memory: 5338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716919531973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 14:05:31 2024 " "Processing ended: Tue May 28 14:05:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716919531973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716919531973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716919531973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716919531973 ""}
