INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_3_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/src/AD_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/new/Delay3Claps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay3Claps
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/src/adc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/axil_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/axil_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sources_1/new/generate_vaild.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_vaild
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/src/io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/src/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/tb_TriggerCh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TriggerCh
INFO: [VRFC 10-2458] undeclared symbol m_axi_awqos, assumed default net type wire [E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/tb_TriggerCh.v:596]
INFO: [VRFC 10-2458] undeclared symbol m_axi_awuser, assumed default net type wire [E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/tb_TriggerCh.v:597]
INFO: [VRFC 10-2458] undeclared symbol m_axi_arqos, assumed default net type wire [E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/tb_TriggerCh.v:617]
INFO: [VRFC 10-2458] undeclared symbol m_axi_aruser, assumed default net type wire [E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.srcs/sim_1/new/tb_TriggerCh.v:618]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZynqProject_v17/Adc9228_top_axi_v2/Adc9228_top_axi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
