<!doctype html>
<html>
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no">

    <title>Memory &amp; Caches</title>

    <link rel="stylesheet" href="reveal.js/css/reveal.css">
    <link rel="stylesheet" href="reveal.js/css/theme/league.css">

    <!-- Theme used for syntax highlighting of code -->
    <link rel="stylesheet" href="reveal.js/lib/css/zenburn.css">

    <style>
        .reveal .slides section .fragment.highlight-current-code {
            opacity: 1;
            visibility: inherit;
        }

        .reveal .slides section .fragment.highlight-current-code.current-fragment {
            background: #555a5f;
            color: #ffffff;
        }

        .zomg {
            text-align: center;
            color: lightcoral !important;
            text-shadow: 3px 3px black !important;
        }

        section .row:before,
        section .row:after {
            content: "";
            display: table;
            clear: both;
        }

        section .row {
            margin: 0.15em 0;
        }

        section .row *[class*='col-'] {
            box-sizing: border-box;
            position: relative;
            left: 0;
            float: left;
            min-height: 1px;
            padding: 0 0.15em;
        }

        .col-50 {
            width: 50%;
        }

        .elem {
            fill: darkblue;
            stroke-width: 2px;
            stroke: darkgray;
        }

        div.attribution {
            margin-top: 1em;
            font-size: smaller;
            font-style: italic;
        }

        .no-border {
            background: none !important;
            border: none !important;
            box-shadow: none !important;
        }

        rect.hl {
            fill: #ff2c2d;
            fill-opacity: 0.35;
            stroke: #ff2c2d;
            stroke-width: 5px;
        }

    </style>

    <!-- Printing and PDF exports -->
    <script>
        var link = document.createElement('link');
        link.rel = 'stylesheet';
        link.type = 'text/css';
        link.href = window.location.search.match(/print-pdf/gi) ? 'reveal.js/css/print/pdf.css' : 'reveal.js/css/print/paper.css';
        document.getElementsByTagName('head')[0].appendChild(link);
    </script>
</head>
<body>
<div class="reveal">
    <svg>
        <defs>
            <marker id='head' orient="auto" markerWidth='2' markerHeight='4' refX='0.1' refY='2'>
                <path d='M0,0 V4 L2,2 Z' fill="red"/>
            </marker>
        </defs>
    </svg>
    <div class="slides">
        <section>
            <h2>Memory &amp; Caches</h2>
            <img src="core-memory.jpeg" height="200px">
            <h3>How they work, and how they affect performance</h3>
            <h5>Matt Godbolt <a href="https://twitter.com/mattgodbolt">@mattgodbolt</a></h5>

        </section>
        <section>
            <h2>Outline</h2>
            <ul>
                <li>Physical memory</li>
                <li>Caches</li>
                <li>Measuring</li>
                <li>Virtual memory</li>
                <li>Multiprocessing</li>
            </ul>
        </section>
        <section
                data-background-image="RAM-sheep.png"
                data-background-size="300px"
                data-background-position="bottom right">
            <h2>Types of RAM</h2>
            <ul>
                <li>Static RAM</li>
                <li>Dynamic RAM</li>
                <li>Non-volatile</li>
            </ul>
        </section>
        <section>
            <section>
                <h2>1 Bit of Static RAM</h2>
                <svg width="500" height="400" xmlns="http://www.w3.org/2000/svg">
                    <image href="cache-ram.png" height="100%" width="100%"/>
                    <rect class="fragment current-visible hl"
                          data-fragment-index="1"
                          x="20%" y="12%"
                          rx="10px" ry="10px"
                          width="60%" height="85%"/>
                    <rect class="fragment hl"
                          data-fragment-index="2"
                          x="40%" y="0%"
                          rx="10px" ry="10px"
                          width="20%" height="15%"/>
                    <rect class="fragment hl"
                          data-fragment-index="3"
                          x="8%" y="35%"
                          rx="10px" ry="10px"
                          width="20%" height="15%"/>
                    <rect class="fragment hl"
                          data-fragment-index="3"
                          x="73%" y="35%"
                          rx="10px" ry="10px"
                          width="20%" height="18%"/>
                    <path class="fragment"
                          data-fragment-index="4"
                          marker-end='url(#head)'
                          stroke-width='5'
                          fill='none' stroke='red'
                          d="M115 250 l-50 0 l0 100"
                    />
                    <path class="fragment"
                          data-fragment-index="4"
                          marker-end='url(#head)'
                          stroke-width='5'
                          fill='none' stroke='red'
                          d="M380 250 l50 0 l0 100"
                    />
                </svg>
            </section>
            <section>
                <h2>1 Bit of Static RAM</h2>
                <svg width="500" height="400" xmlns="http://www.w3.org/2000/svg">
                    <image href="cache-ram.png" height="100%" width="100%"/>
                    <rect class="fragment hl"
                          data-fragment-index="1"
                          x="40%" y="0%"
                          rx="10px" ry="10px"
                          width="20%" height="15%"/>
                    <rect class="fragment hl"
                          data-fragment-index="2"
                          x="8%" y="35%"
                          rx="10px" ry="10px"
                          width="20%" height="15%"/>
                    <rect class="fragment hl"
                          data-fragment-index="2"
                          x="73%" y="35%"
                          rx="10px" ry="10px"
                          width="20%" height="18%"/>
                    <path class="fragment"
                          data-fragment-index="3"
                          marker-end='url(#head)'
                          stroke-width='8'
                          fill='none' stroke='red'
                          d="M65 350 l0 -100 l50 0"
                    />
                    <path class="fragment"
                          data-fragment-index="3"
                          marker-end='url(#head)'
                          stroke-width='8'
                          fill='none' stroke='red'
                          d="M430 350 l0 -100 l-50 0"
                    />
                </svg>
            </section>
            <section
                    data-background-image="cache-ram.png"
                    data-background-size="500px"
                    data-background-position="top right">
                <h2>Static RAM</h2>
                <ul>
                    <li>6 transistors per bit</li>
                    <li>Requires constant power</li>
                    <li>Logic-level</li>
                    <li>Repeating layout</li>
                    <li>&lt;1ns access times</li>
                    <li class="fragment">Why not make all RAM this way?<br>
                        <h2 class="fragment zomg">COST &amp; POWER!</h2></li>
                </ul>
            </section>
        </section>
        <section>
            <section>
                <h2>1 Bit of Dynamic RAM</h2>
                <img src="dynamic-ram.png" width="784px">
            </section>
            <section
                    data-background-image="dynamic-ram-sheep.png"
                    data-background-size="400px"
                    data-background-position="bottom right">
                <h2>Dynamic RAM</h2>
                <ul>
                    <li>1 transistor &amp; 1 capacitor per bit</li>
                    <li>Even simpler repeating layout</li>
                    <li>No power needed unless active</li>
                    <li class="fragment">So what's the catch?</li>
                </ul>
            </section>
            <section
                    data-background-image="dynamic-ram-sheep.png"
                    data-background-size="400px"
                    data-background-position="bottom right">
                <h2>Dynamic RAM drawbacks</h2>
                <ul>
                    <li class="fragment">Capacitor leaks charge
                        <ul>
                            <li>Requires refresh</li>
                        </ul>
                    </li>
                    <li class="fragment">It's analogue!
                        <ul>
                            <li>Needs ADC</li>
                            <li>Takes time to charge/discharge</li>
                        </ul>
                    </li>
                    <li class="fragment">Chance of crosstalk
                        <ul>
                            <li>Row hammer attack!</li>
                        </ul>
                    </li>
                    <li class="fragment">Used in external chips</li>
                </ul>
            </section>
            <section>
                <h2>Array of Dynamic RAM</h2>
                <img src="ram-bank.png" class="stretch">
            </section>
            <section>
                <h2>Reading from DRAM (short version)</h2>
                <ul>
                    <li class="fragment">Precharge bit-lines (<code>t<sub>RP</sub></code> ~18 cycles)</li>
                    <li class="fragment">Select row (<code>t<sub>RCD</sub></code> ~18 cycles)</li>
                    <li class="fragment">Sense &amp; latch row data (~8192 bits)
                        <ul>
                            <li>Feedback starts recharging cells</li>
                        </ul>
                    </li>
                    <li class="fragment">Select column (<code>CAS</code> ~16 cycles)
                        <ul>
                            <li>Data is now available</li>
                        </ul>
                    </li>
                    <li class="fragment">Need to wait for next precharge (t<sub>RAS</sub> ~36 memory cycles)</li>
                </ul>
            </section>
            <section>
                <div class="row">
                    <div class="col-50">
                        <svg height="580" width="394">
                            <image href="ram-bank.png" height="100%" width="100%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="1"
                                  x="22%" y="65%"
                                  rx="10px" ry="10px"
                                  width="77.5%" height="7.5%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="1"
                                  x="27.5%" y="5%"
                                  rx="5px" ry="5px"
                                  width="3%" height="60%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="1"
                                  x="44.0%" y="5%"
                                  rx="5px" ry="5px"
                                  width="3%" height="60%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="1"
                                  x="60.5%" y="5%"
                                  rx="5px" ry="5px"
                                  width="3%" height="60%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="1"
                                  x="76.0%" y="5%"
                                  rx="5px" ry="5px"
                                  width="3%" height="60%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="2"
                                  x="22%" y="16%"
                                  rx="10px" ry="10px"
                                  width="63.5%" height="3%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="2"
                                  x="17%" y="0%"
                                  rx="10px" ry="10px"
                                  width="8%" height="48%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="3"
                                  x="21%" y="65%"
                                  rx="10px" ry="10px"
                                  width="64%" height="20%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="4"
                                  x="21%" y="85%"
                                  rx="10px" ry="10px"
                                  width="64%" height="7%"/>
                            <rect class="fragment hl current-visible"
                                  data-fragment-index="5"
                                  x="43%" y="90%"
                                  rx="10px" ry="10px"
                                  width="22%" height="10%"/>
                        </svg>
                    </div>
                    <div class="col-50">
                        <ul>
                            <li class="fragment" data-fragment-index="1">Precharge</li>
                            <li class="fragment" data-fragment-index="2">Row select</li>
                            <li class="fragment" data-fragment-index="3">Sense</li>
                            <li class="fragment" data-fragment-index="4">Column select</li>
                            <li class="fragment" data-fragment-index="5">Data ready</li>
                        </ul>
                    </div>
                </div>
            </section>
            <section>
                <h2>DRAM timings &mdash; read</h2>
                <img src="ram-timings.1.png" class="stretch"/>
                <div class="attribution">
                    Image source: <a href="https://lwn.net/Articles/250967/">Ulrich Drepper</a>
                </div>
            </section>
            <section>
                <h2>DRAM timings &mdash; precharge</h2>
                <img src="ram-timings.2.png" class="stretch"/>
                <div class="attribution">
                    Image source: <a href="https://lwn.net/Articles/250967/">Ulrich Drepper</a>
                </div>
            </section>
            <section
                    data-background-image="NUMA-node-controller.png"
                    data-background-size="500px"
                    data-background-position="top right">
                <h2>Memory Controller</h2>
                <ul>
                    <li>Embedded in CPU</li>
                    <li>Opens/closes rows</li>
                    <li>Reorders load/stores</li>
                    <li>Schedules refreshes (~64ms)</li>
                    <li>Handles DMA</li>
                </ul>
                <div class="attribution">
                    Image source: <a href="https://lwn.net/Articles/250967/">Ulrich Drepper</a>
                </div>
            </section>
            <!-- TODO: rowhammer? -->
            <section>
                <h2>Getting DRAM data out</h2>
                <ul>
                    <li>DDR4 3200 bus runs at ~1600MHz</li>
                    <li>64-bits per clock, 2x pumped</li>
                    <li>1600MHz x 2 x 64 bit<br>
                        = 25,600MB/sec
                    </li>
                </ul>
            </section>
            <section>
                <h2>Access times</h2>
                <ul>
                    <li>First word: 10.67ns</li>
                    <li>Fourth word: 11.67ns</li>
                    <li>Eighth word: 13.00ns</li>
                </ul>
                <h2 class="fragment zomg">Access times can dominate over data
                    rates</h2>
            </section>
        </section>
        <section>
            <section>
                <h2>Caching</h2>
                <ul>
                    <li>Static RAM is small and expensive</li>
                    <li>Dynamic RAM is cheap, large &amp; slow</li>
                    <li class="fragment">Use SRAM as cache for DRAM!</li>
                    <li class="fragment">But how to do this in hardware?</li>
                    <li class="fragment">Break into "entries" that can be cached</li>
                </ul>
            </section>
            <section data-background-image="sherlock.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>Cache entries</h2>
                <ul>
                    <li>Organise data in "lines" of 64 bytes
                        <ul>
                            <li>Bottom 6 address bits index into this</li>
                        </ul>
                    </li>
                    <li>Use some address bits to choose a "set"
                        <ul>
                            <li>e.g. 6 bits for L1 cache; 11 for L2; 13+ for L3</li>
                        </ul>
                    </li>
                    <li>Remaining bits are a "tag"</li>
                </ul>
            </section>
            <section data-background-image="sherlock.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>Cache entries</h2>
                <table class="cache">
                    <tr>
                        <td style="width: 500px">63<span style="float:right">6 + <code>S</code> + 1</span></td>
                        <td style="width: 240px">6 + <code>S</code><span style="float:right">6</span></td>
                        <td style="width: 100px">5<span style="float:right">0</span></td>
                    </tr>
                    <tr>
                        <td style="text-align: center; background: darkred;">Tag</td>
                        <td style="text-align: center; background: darkcyan;">Set</td>
                        <td style="text-align: center; background: darkgreen;">Offset</td>
                    </tr>
                    <tr>
                        <td style="text-align: center;">64 - 6 - <code>S</code> bits</td>
                        <td style="text-align: center;"><code>S</code> bits</td>
                        <td style="text-align: center;">6 bits</td>
                    </tr>
                </table>
            </section>
            <section data-background-image="sherlock2.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>Cache lookup</h2>
                <ul>
                    <li>The <code>S</code> bits choose a set</li>
                    <li>Each set has a number of "ways" (e.g. 8)</li>
                    <li>Each way has "tag" and 64-bytes of cache data</li>
                    <li>Search all the ways for a match with "tag"</li>
                </ul>
            </section>
            <section data-background-image="sherlock2.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>Cache lookup</h2>
                <pre><code class="cpp" data-trim>
// Cache config parameters:
constexpr auto NumLineBits = 6u; // 6 bits on Intel CPUs, 64-byte lines
constexpr auto NumSetBits = 6u;  // 6 bits on Intel L1 caches
constexpr auto NumWays = 8u;     // 8 ways on Intel L1 cache

constexpr auto LineSize = 1u << NumLineBits;
struct Line { char data[LineSize]; };

struct Way { uint64_t tag; Line line; };

struct Set { Way ways[NumWays]; };

constexpr auto NumSets = 1u << NumSetBits;
struct Cache { Set sets[NumSets]; };
                </code></pre>
            </section>
            <section data-background-image="sherlock2.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>Cache lookup</h2>
                <pre><code class="cpp" data-trim data-noescape>
int Cache::readByte(uint64_t addr) const {
<div class="fragment highlight-current-code">  constexpr auto LineMask = (1u << NumLineBits) - 1u;
  auto lineOffset = addr &amp; LineMask;
</div>
<div class="fragment highlight-current-code">  constexpr auto SetMask = (1u << NumSetBits) - 1u;
  const Set &set = sets[(addr &gt;&gt; NumLineBits) &amp; SetMask];
</div>
<div class="fragment highlight-current-code">  constexpr auto TagMask = ~((1u << (NumLineBits + NumSetBits)) - 1u);
  auto tag = addr &amp; TagMask;
</div>
<div class="fragment highlight-current-code">  for (const auto &amp;way : set.ways)
</div>    if (<span class="fragment highlight-current-code">way.tag == tag</span>) <span
                        class="fragment highlight-current-code">return way.line.data[lineOffset];
</span>
  return -1;
}
                </code></pre>
            </section>
            <section data-background-image="sherlock2.png"
                     data-background-size="300px"
                     data-background-position="bottom right">
                <h2>We just implemented a bad hash map!</h2>
                <ul>
                    <li>Bad hash function</li>
                    <li>Fixed size bucket chain</li>
                    <li class="fragment">Why is it this way?</li>
                </ul>
            </section>
            <section>
                <h2>Caching</h2>
                <div class="fig-container" style="height:600px; width:1240px;"
                     data-file="cache.html"></div>
            </section>
            <section>
                <h2>Layers</h2>
                <ul>
                    <li>Physical proximity important</li>
                    <li>Caches layered: L1, L2, L3</li>
                    <li>Lower-numbered cache smaller, nearer, faster</li>
                    <li>L3 shared (x86)</li>
                    <li>Inclusive/exclusive</li>
                </ul>
            </section>
            <section>
                <h2>Timings</h2>
                <h5>Approximate for Sandy Bridge</h5>
                <table>
                    <thead>
                    <tr>
                        <th>Level</th>
                        <th>Size</th>
                        <th>Access time</th>
                    </tr>
                    </thead>
                    <tbody>
                    <tr>
                        <td>L1</td>
                        <td>32KB</td>
                        <td>~3 cycles</td>
                    </tr>
                    <tr>
                        <td>L2</td>
                        <td>256KB</td>
                        <td>~8 cycles</td>
                    </tr>
                    <tr>
                        <td>L3</td>
                        <td>10-20MB</td>
                        <td>~30-40 cycles</td>
                    </tr>
                    <tr>
                        <td>(RAM)</td>
                        <td></td>
                        <td>~250 cycles</td>
                    </tr>
                    </tbody>
                </table>
            </section>
        </section>
        <section>
            <section>
                <h2>Real-world measurements</h2>
                <ul>
                    <li>Measured on Westmere X5690<br>32KB / 256KB / 12MB</li>
                    <li>Timed pointer chasing</li>
                    <li>Vary:
                        <ul>
                            <li>Element size</li>
                            <li>Total # elements</li>
                            <li>Order of links</li>
                        </ul>
                    </li>
                </ul>
            </section>
            <section>
                <h2>Real-world measurements</h2>
                <pre><code class="cpp" data-noescape data-trim>
                    struct Element {
                      Element *next;
                      uint8_t padding[ElementSize - sizeof(Element *)];
                    };

                    Element elements[NumElements];
                </code></pre>
            </section>
            <section>
                <h2>Real-world measurements</h2>
                <h5>Sequential</h5>
                <svg width="500" height="150">
                    <rect class="elem" x="0" y="50" width="100" height="40"/>
                    <rect class="elem" x="100" y="50" width="100" height="40"/>
                    <rect class="elem" x="200" y="50" width="100" height="40"/>
                    <rect class="elem" x="300" y="50" width="100" height="40"/>
                    <rect class="elem" x="400" y="50" width="100" height="40"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M5 50 c20 -10, 80 -20, 95 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M105 50 c20 -10, 80 -20, 95 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M205 50 c20 -10, 80 -20, 95 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M305 50 c20 -10, 80 -20, 95 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M405 90 c20 20, -380 30, -400 0"/>
                </svg>
            </section>
            <section>
                <h2>Result: Sequential reads</h2>
                <img src="sequential_reads_16b.svg" class="stretch">
            </section>
            <section>
                <h2>Discussion</h2>
                <img src="sequential_reads_16b.svg" class="stretch">
                <br>
                <ul>
                    <li>Why so fast?</li>
                    <li class="fragment">Automatic prefetching</li>
                    <li class="fragment">Cache spots patterns in misses</li>
                </ul>
            </section>
            <section>
                <h2>Result: Sequential reads</h2>
                <img src="sequential_reads.svg" class="stretch">
            </section>
            <section>
                <h2>Discussion</h2>
                <img src="sequential_reads.svg" class="stretch">
                <br>
                <ul>
                    <li>8192 byte stride?
                        <ul class="fragment">
                            <li>L3 cache is 12-way 12288-set associative</li>
                            <li>1024, 2048, 4096 divide into 12288</li>
                            <li>8192 doesn't</li>
                        </ul>
                    </li>
                </ul>
            </section>
            <section>
                <h2>Real-world measurements</h2>
                <h5>Random</h5>
                <svg width="500" height="150">
                    <rect class="elem" x="0" y="50" width="100" height="40"/>
                    <rect class="elem" x="100" y="50" width="100" height="40"/>
                    <rect class="elem" x="200" y="50" width="100" height="40"/>
                    <rect class="elem" x="300" y="50" width="100" height="40"/>
                    <rect class="elem" x="400" y="50" width="100" height="40"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M5 50 c20 -10, 380 -20, 395 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M405 90 c20 10, -185 20, -195 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M205 50 c20 -10, 80 -20, 95 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M305 90 c20 10, -180 20, -195 0"/>
                    <path marker-end='url(#head)' class="fragment"
                          stroke-width='5' fill='none' stroke='red'
                          d="M105 90 c20 10, -80 20, -95 0"/>
                </svg>
            </section>
            <section>
                <h2>Sequential vs Random Reads</h2>
                <img src="sequential_reads_vs_random_reads.svg" class="stretch">
            </section>
            <section>
                <h2>Discussion</h2>
                <img src="sequential_reads_vs_random_reads.svg" class="stretch"><br>
                <ul>
                    <li>Why worse than 250 cycles?
                        <ul class="fragment">
                            <li>Prefetching can hurt</li>
                        </ul>
                    </li>
                    <li class="fragment">Linear scan 5x faster</li>
                    <li class="fragment"><code>prefetch</code> is available
                        <ul class="fragment">
                            <li>Hard to get right</li>
                            <li>Overrides Critical Word Load</li>
                        </ul>
                    </li>
                </ul>
            </section>
            <section>
                <h2>Writes vs Reads</h2>
                <img src="reads_vs_writes.svg" class="stretch">
            </section>
            <section>
                <h2>Writes</h2>
                <img src="sequential_writes.svg" class="stretch">
            </section>
        </section>
        <section>
            <section>
                <h2>Virtual memory</h2>
                <ul>
                    <li>How do virtual address fit into this?</li>
                    <li class="fragment">Page tables require 4 reads to walk:</li>
                </ul>
                <div class="fragment">
                    <img src="page-tables.png" class="stretch">
                </div>
            </section>
            <section>
                <h2>TLBs</h2>
                <ul>
                    <li>Translation cache, two-level 4-way (Sandy Bridge)</li>
                    <li>L1: 64 4KB page / 32 2MB page</li>
                    <li>L2: 512 4KB page</li>
                </ul>
            </section>
            <section>
                <h2>Virtual Memory &amp; Caching</h2>
                <ul>
                    <li>L1 is fast &amp; small
                        <ul>
                            <li>Physically tagged, virtually indexed</li>
                            <li>64 sets: bits 11:6 of address</li>
                            <li>DTLB read in parallel with cache fetch
                                <div class="fragment" style="float:right; margin-left: 10px">
                                    <img class="no-border" height="80px" src="meltdown.min.svg">
                                </div>
                            </li>
                        </ul>
                    </li>
                    <li>L2 and above
                        <ul>
                            <li>Caches physical address</li>
                        </ul>
                    </li>
                </ul>
            </section>
            <section>
                <h2>Example with Huge Pages</h2>
                <img src="reads_small_vs_huge_pages.svg" class="stretch">
            </section>
            <section>
                <h2>More on Huge Pages</h2>
                <img src="reads_small_vs_huge_pages_4K.svg" class="stretch">
                <br><span class="fragment">~15 cycle improvement</span>
            </section>
        </section>
        <section>
            <section>
                <h2>Multiprocessing</h2>
                <ul>
                    <li>Bus between CPUs fast...but not that fast</li>
                    <li>TLB, L1, L2 local to a core (hyperthread siblings)</li>
                    <li>L3 shared by all cores on a socket</li>
                    <li>How to ensure consistency?</li>
                </ul>
            </section>
            <section>
                <h2>MESI</h2>
                <ul>
                    <li>Modified &mdash; exclusive, dirty</li>
                    <li>Exclusive &mdash; exclusive, non-dirty</li>
                    <li>Shared &mdash; <em>possibly</em> shared, non-dirty</li>
                    <li>Invalid</li>
                </ul>
            </section>
            <section>
                <h2>MESI</h2>
                <img src="MESI.png" class="stretch">
            </section>
            <section>
                <h2>MESI</h2>
                <ul>
                    <li>Avoid RFOs</li>
                    <li>Minimum transaction is cache line</li>
                    <li>Pad shared data to cache line size</li>
                </ul>
            </section>
            <section
                    data-background-image="mahnamahna.png"
                    data-background-size="300px"
                    data-background-position="bottom right">
                <h2>NUMA</h2>
                <ul>
                    <li>Most high end machines are NUMA</li>
                    <li>Each socket has local RAM</li>
                    <li>Accessing remote RAM slower</li>
                </ul>
                <br>
                <img src="numa.png" class="stretch">
            </section>
        </section>
        <section>
            <section>
                <h2>What can we do?</h2>
            </section>
            <section>
                <h2>Make good use of cache</h2>
                <ul>
                    <li>Keep data small</li>
                    <li>Prefer linear scans</li>
                    <li>Avoid chasing pointers</li>
                </ul>
                <div class="fragment">
                    <p>Maybe...</p>
                    <ul>
                        <li>Prefetch</li>
                        <li>Bypass cache</li>
                    </ul>
                </div>
            </section>
            <section>
                <h2>Allocate carefully</h2>
                <ul>
                    <li>Allocate from right NUMA node</li>
                    <li>Use huge pages for giant slabs</li>
                </ul>
            </section>
        </section>
        <section>
            <h2>Thanks!</h2>

            <h4>Questions?</h4>

            <div class="attribution">
                Based on: "What Every Programmer Should Know About memory"<br>
                by Ulrich Drepper<br>
                <a href="https://www.akkadia.org/drepper/cpumemory.pdf">https://www.akkadia.org/drepper/cpumemory.pdf</a>
            </div>
        </section>
    </div>
</div>

<script src="reveal.js/lib/js/head.min.js"></script>
<script src="reveal.js/js/reveal.js"></script>

<script>
    Reveal.initialize({
        history: true,
        transition: 'false',
        slideNumber: true,
        width: 1280,
        height: 720,
        reveald3: {
            runLastState: false
        },
        dependencies: [
            {src: 'reveal.js/plugin/markdown/marked.js'},
            {src: 'reveal.js/plugin/markdown/markdown.js'},
            {src: 'reveal.js-d3/reveald3.js'},
            {src: 'reveal.js/plugin/notes/notes.js', async: true},
            {
                src: 'reveal.js/plugin/highlight/highlight.js', async: true, callback: function () {
                    hljs.initHighlightingOnLoad();
                }
            }
        ]
    });
</script>
</body>
</html>
