// Seed: 2151457496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12,
    input wor id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    output supply1 id_17,
    input wire id_18,
    output wor id_19,
    input supply0 id_20,
    output supply0 id_21,
    input supply1 id_22,
    output supply1 id_23
);
  wire id_25;
  assign id_23 = id_8;
  wire id_26;
  module_0(
      id_25, id_26, id_26, id_25, id_26, id_25
  );
endmodule
