#ifndef __SOC_HISEE_BASEADDR_INTERFACE_H__
#define __SOC_HISEE_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_HISEE_ROM_table_BASE_ADDR (0xE00FF000)
#define SOC_HISEE_ETM_BASE_ADDR (0xE0042000)
#define SOC_HISEE_TPIU_BASE_ADDR (0xE0041000)
#define SOC_HISEE_SCS_NVIC_MPU_CORE_DBG_BASE_ADDR (0xE000E000)
#define SOC_HISEE_FPB_BASE_ADDR (0xE0002000)
#define SOC_HISEE_DWT_BASE_ADDR (0xE0001000)
#define SOC_HISEE_ITM_BASE_ADDR (0xE0000000)
#define SOC_HISEE_SCE_BASE_ADDR (0x40045000)
#define SOC_HISEE_KEY_MANAGER_BASE_ADDR (0x40044000)
#define SOC_HISEE_PKE_BASE_ADDR (0x40040000)
#define SOC_HISEE_IPC_BASE_ADDR (0x40030000)
#define SOC_HISEE_MAILBOX_BASE_ADDR (0x40020000)
#define SOC_HISEE_GPIO_BASE_ADDR (0x40016000)
#define SOC_HISEE_TRNG_BASE_ADDR (0x40012000)
#define SOC_HISEE_MEDRAM_BASE_ADDR (0x40011000)
#define SOC_HISEE_MEDROM_BASE_ADDR (0x40010000)
#define SOC_HISEE_TZPC_BASE_ADDR (0x4000F000)
#define SOC_HISEE_TIMER1_BASE_ADDR (0x4000D000)
#define SOC_HISEE_TIMER0_BASE_ADDR (0x4000C000)
#define SOC_HISEE_ACTIVE_SHIELD_BASE_ADDR (0x4000A000)
#define SOC_HISEE_SWP_BASE_ADDR (0x40009000)
#define SOC_HISEE_DMAC_BASE_ADDR (0x40008000)
#define SOC_HISEE_UART0_BASE_ADDR (0x40006000)
#define SOC_HISEE_OTPC_BASE_ADDR (0x40005000)
#define SOC_HISEE_SENSOR_CTRL_BASE_ADDR (0x40004000)
#define SOC_HISEE_CONFIG_BASE_ADDR (0x40003000)
#define SOC_HISEE_WDOG_BASE_ADDR (0x40002000)
#define SOC_HISEE_DIGITAL_SENSOR_BASE_ADDR (0x40000000)
#define SOC_HISEE_SBUS_RAM_BASE_ADDR (0x30000000)
#define SOC_HISEE_IDBUS_RAM_BASE_ADDR (0x10000000)
#define SOC_HISEE_VA_BASE_ADDR (0x00100000)
#define SOC_HISEE_ROM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
