Analysis & Synthesis report for RISC_processor
Wed Mar 11 12:06:00 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated
 14. Source assignments for RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated
 15. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_reg:PCreg
 16. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_adder:PC4adder
 17. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_adder:PCbranchcalc
 18. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxBranch
 19. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxJump
 20. Parameter Settings for User Entity Instance: RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxdestreg
 22. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1
 23. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2
 24. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3
 25. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4
 26. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5
 27. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6
 28. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7
 29. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8
 30. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1
 31. Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2
 32. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:ALUmainMux
 33. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits
 34. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_one_comp:complementer32bit
 35. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits
 36. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit
 37. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_mux2_1:mux21
 38. Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81
 39. Parameter Settings for User Entity Instance: RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:RAMmux
 41. Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbitmux8_1:Selectmuxout
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "RISC_processor:myRISC|nbitmux8_1:Selectmuxout"
 44. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81"
 45. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_mux2_1:mux21"
 46. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:31:NC_i"
 47. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:0:NC_i"
 48. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit"
 49. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits"
 50. Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits"
 51. Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:ALUmainMux"
 52. Port Connectivity Checks: "RISC_processor:myRISC|registerfile_8x32:myregfile"
 53. Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:muxdestreg"
 54. Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:muxJump"
 55. Port Connectivity Checks: "RISC_processor:myRISC|nbit_adder:PCbranchcalc"
 56. Port Connectivity Checks: "RISC_processor:myRISC|nbit_adder:PC4adder"
 57. Port Connectivity Checks: "RISC_processor:myRISC|nbit_reg:PCreg"
 58. Port Connectivity Checks: "RISC_processor:myRISC"
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 11 12:05:59 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RISC_processor                                  ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 866                                             ;
;     Total combinational functions  ; 642                                             ;
;     Dedicated logic registers      ; 262                                             ;
; Total registers                    ; 262                                             ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 15,360                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; RISC_processor     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RISC_processor.vhd               ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd                                                                                                ;         ;
; d_ff.vhd                         ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/d_ff.vhd                                                                                                          ;         ;
; mux_2_1.vhd                      ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux_2_1.vhd                                                                                                       ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/full_adder.vhd                                                                                                    ;         ;
; nbit_adder.vhd                   ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_adder.vhd                                                                                                    ;         ;
; nbit_reg.vhd                     ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_reg.vhd                                                                                                      ;         ;
; nbit_mux2_1.vhd                  ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_mux2_1.vhd                                                                                                   ;         ;
; one_comp_1bit.vhd                ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/one_comp_1bit.vhd                                                                                                 ;         ;
; nbit_one_comp.vhd                ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_one_comp.vhd                                                                                                 ;         ;
; RISC_control.vhd                 ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_control.vhd                                                                                                  ;         ;
; ALUcontrol.vhd                   ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/ALUcontrol.vhd                                                                                                    ;         ;
; oneBitComparator.vhd             ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/oneBitComparator.vhd                                                                                              ;         ;
; nBitComparator.vhd               ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd                                                                                                ;         ;
; mainALU.vhd                      ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd                                                                                                       ;         ;
; mux8_1.vhd                       ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux8_1.vhd                                                                                                        ;         ;
; nbitmux8_1.vhd                   ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbitmux8_1.vhd                                                                                                    ;         ;
; instructionMem.mif               ; yes             ; User Memory Initialization File  ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/instructionMem.mif                                                                                                ;         ;
; dataMem.mif                      ; yes             ; User Memory Initialization File  ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/dataMem.mif                                                                                                       ;         ;
; top.vhd                          ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd                                                                                                           ;         ;
; decoder3_8.vhd                   ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/decoder3_8.vhd                                                                                                    ;         ;
; registerfile_8x32.vhd            ; yes             ; User VHDL File                   ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd                                                                                             ;         ;
; myData_memory.vhd                ; yes             ; User Wizard-Generated File       ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd                                                                                                 ;         ;
; myInstruction_memory.vhd         ; yes             ; User Wizard-Generated File       ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd                                                                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e5a1.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf                                                                                            ;         ;
; db/altsyncram_0eg1.tdf           ; yes             ; Auto-Generated Megafunction      ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_0eg1.tdf                                                                                            ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 866          ;
;                                             ;              ;
; Total combinational functions               ; 642          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 496          ;
;     -- 3 input functions                    ; 117          ;
;     -- <=2 input functions                  ; 29           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 642          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 262          ;
;     -- Dedicated logic registers            ; 262          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 48           ;
; Total memory bits                           ; 15360        ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; key[0]~input ;
; Maximum fan-out                             ; 322          ;
; Total fan-out                               ; 4083         ;
; Average fan-out                             ; 3.85         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 642 (1)           ; 262 (0)      ; 15360       ; 0            ; 0       ; 0         ; 48   ; 0            ; |top                                                                                                               ; work         ;
;    |RISC_processor:myRISC|                   ; 641 (1)           ; 262 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC                                                                                         ; work         ;
;       |ALUcontrol:myALUcontroller|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|ALUcontrol:myALUcontroller                                                              ; work         ;
;       |RISC_control:RISCcontroller|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|RISC_control:RISCcontroller                                                             ; work         ;
;       |mainALU:ALUMAIN|                      ; 117 (28)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN                                                                         ; work         ;
;          |nbitComparator:compare32bit|       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit                                             ; work         ;
;             |oneBitComparator:\NC_f:1:NC_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:1:NC_i               ; work         ;
;             |oneBitComparator:\NC_f:2:NC_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:2:NC_i               ; work         ;
;             |oneBitComparator:\NC_f:4:NC_i|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:4:NC_i               ; work         ;
;             |oneBitComparator:\NC_f:7:NC_i|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:7:NC_i               ; work         ;
;          |nbit_adder:adder32bits|            ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits                                                  ; work         ;
;             |full_adder:\FA_f:0:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:0:FA_i                          ; work         ;
;             |full_adder:\FA_f:10:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:10:FA_i                         ; work         ;
;             |full_adder:\FA_f:11:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:11:FA_i                         ; work         ;
;             |full_adder:\FA_f:12:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:12:FA_i                         ; work         ;
;             |full_adder:\FA_f:13:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:13:FA_i                         ; work         ;
;             |full_adder:\FA_f:14:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:14:FA_i                         ; work         ;
;             |full_adder:\FA_f:15:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:15:FA_i                         ; work         ;
;             |full_adder:\FA_f:16:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:16:FA_i                         ; work         ;
;             |full_adder:\FA_f:17:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:17:FA_i                         ; work         ;
;             |full_adder:\FA_f:18:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:18:FA_i                         ; work         ;
;             |full_adder:\FA_f:19:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:19:FA_i                         ; work         ;
;             |full_adder:\FA_f:1:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:1:FA_i                          ; work         ;
;             |full_adder:\FA_f:20:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:20:FA_i                         ; work         ;
;             |full_adder:\FA_f:21:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:21:FA_i                         ; work         ;
;             |full_adder:\FA_f:22:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:22:FA_i                         ; work         ;
;             |full_adder:\FA_f:23:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:23:FA_i                         ; work         ;
;             |full_adder:\FA_f:24:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:24:FA_i                         ; work         ;
;             |full_adder:\FA_f:25:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:25:FA_i                         ; work         ;
;             |full_adder:\FA_f:26:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:26:FA_i                         ; work         ;
;             |full_adder:\FA_f:27:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:27:FA_i                         ; work         ;
;             |full_adder:\FA_f:28:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:28:FA_i                         ; work         ;
;             |full_adder:\FA_f:29:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:29:FA_i                         ; work         ;
;             |full_adder:\FA_f:2:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:2:FA_i                          ; work         ;
;             |full_adder:\FA_f:30:FA_i|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:30:FA_i                         ; work         ;
;             |full_adder:\FA_f:3:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:3:FA_i                          ; work         ;
;             |full_adder:\FA_f:4:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:4:FA_i                          ; work         ;
;             |full_adder:\FA_f:5:FA_i|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:5:FA_i                          ; work         ;
;             |full_adder:\FA_f:6:FA_i|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:6:FA_i                          ; work         ;
;             |full_adder:\FA_f:7:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:7:FA_i                          ; work         ;
;             |full_adder:\FA_f:8:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:8:FA_i                          ; work         ;
;             |full_adder:\FA_f:9:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits|full_adder:\FA_f:9:FA_i                          ; work         ;
;          |nbit_adder:subtract32bits|         ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits                                               ; work         ;
;             |full_adder:\FA_f:1:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:1:FA_i                       ; work         ;
;             |full_adder:\FA_f:2:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:2:FA_i                       ; work         ;
;             |full_adder:\FA_f:3:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:3:FA_i                       ; work         ;
;             |full_adder:\FA_f:4:FA_i|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:4:FA_i                       ; work         ;
;             |full_adder:\FA_f:5:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:5:FA_i                       ; work         ;
;             |full_adder:\FA_f:7:FA_i|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits|full_adder:\FA_f:7:FA_i                       ; work         ;
;          |nbitmux8_1:mux81|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81                                                        ; work         ;
;             |mux8_1:\MU_f:0:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:0:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:1:MU_i|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:1:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:2:MU_i|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:2:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:3:MU_i|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:3:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:4:MU_i|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:4:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:5:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:5:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:6:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:6:MU_i                                    ; work         ;
;             |mux8_1:\MU_f:7:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:7:MU_i                                    ; work         ;
;       |myData_memory:RAM|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myData_memory:RAM                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_0eg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated        ; work         ;
;       |myInstruction_memory:ROM|             ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myInstruction_memory:ROM                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_e5a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated ; work         ;
;       |nbit_adder:PC4adder|                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder                                                                     ; work         ;
;          |full_adder:\FA_f:3:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:3:FA_i                                             ; work         ;
;          |full_adder:\FA_f:4:FA_i|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:4:FA_i                                             ; work         ;
;          |full_adder:\FA_f:5:FA_i|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:5:FA_i                                             ; work         ;
;          |full_adder:\FA_f:6:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:6:FA_i                                             ; work         ;
;          |full_adder:\FA_f:7:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:7:FA_i                                             ; work         ;
;       |nbit_adder:PCbranchcalc|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PCbranchcalc                                                                 ; work         ;
;          |full_adder:\FA_f:3:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PCbranchcalc|full_adder:\FA_f:3:FA_i                                         ; work         ;
;          |full_adder:\FA_f:4:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PCbranchcalc|full_adder:\FA_f:4:FA_i                                         ; work         ;
;          |full_adder:\FA_f:5:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PCbranchcalc|full_adder:\FA_f:5:FA_i                                         ; work         ;
;          |full_adder:\FA_f:6:FA_i|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_adder:PCbranchcalc|full_adder:\FA_f:6:FA_i                                         ; work         ;
;       |nbit_mux2_1:ALUmainMux|               ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux                                                                  ; work         ;
;          |mux_2_1:\Mx_f:0:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:0:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:10:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:10:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:11:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:11:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:12:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:12:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:13:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:13:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:14:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:14:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:15:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:15:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:16:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:16:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:17:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:17:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:18:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:18:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:19:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:19:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:1:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:1:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:20:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:20:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:21:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:21:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:22:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:22:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:23:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:23:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:24:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:24:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:25:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:25:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:26:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:26:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:27:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:27:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:28:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:28:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:29:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:29:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:2:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:2:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:30:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:30:Mx_i                                            ; work         ;
;          |mux_2_1:\Mx_f:3:Mx_i|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:3:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:4:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:4:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:5:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:5:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:6:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:6:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:7:Mx_i|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:7:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:8:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:8:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:9:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:ALUmainMux|mux_2_1:\Mx_f:9:Mx_i                                             ; work         ;
;       |nbit_mux2_1:RAMmux|                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux                                                                      ; work         ;
;          |mux_2_1:\Mx_f:0:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:0:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:10:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:10:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:11:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:11:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:12:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:12:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:13:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:13:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:14:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:14:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:15:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:15:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:16:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:16:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:17:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:17:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:18:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:18:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:19:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:19:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:1:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:1:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:20:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:20:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:21:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:21:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:22:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:22:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:23:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:23:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:24:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:24:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:25:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:25:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:26:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:26:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:27:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:27:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:28:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:28:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:29:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:29:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:2:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:2:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:30:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:30:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:31:Mx_i|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:31:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:3:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:3:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:4:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:4:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:5:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:5:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:6:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:6:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:7:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:7:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:8:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:8:Mx_i                                                 ; work         ;
;          |mux_2_1:\Mx_f:9:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:RAMmux|mux_2_1:\Mx_f:9:Mx_i                                                 ; work         ;
;       |nbit_mux2_1:muxJump|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump                                                                     ; work         ;
;          |mux_2_1:\Mx_f:2:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:2:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:3:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:3:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:4:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:4:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:5:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:5:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:6:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:6:Mx_i                                                ; work         ;
;          |mux_2_1:\Mx_f:7:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxJump|mux_2_1:\Mx_f:7:Mx_i                                                ; work         ;
;       |nbit_mux2_1:muxdestreg|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxdestreg                                                                  ; work         ;
;          |mux_2_1:\Mx_f:1:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxdestreg|mux_2_1:\Mx_f:1:Mx_i                                             ; work         ;
;          |mux_2_1:\Mx_f:2:Mx_i|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_mux2_1:muxdestreg|mux_2_1:\Mx_f:2:Mx_i                                             ; work         ;
;       |nbit_reg:PCreg|                       ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg                                                                          ; work         ;
;          |d_ff:\FA_f:2:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:2:FA_i                                                        ; work         ;
;          |d_ff:\FA_f:3:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:3:FA_i                                                        ; work         ;
;          |d_ff:\FA_f:4:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:4:FA_i                                                        ; work         ;
;          |d_ff:\FA_f:5:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:5:FA_i                                                        ; work         ;
;          |d_ff:\FA_f:6:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:6:FA_i                                                        ; work         ;
;          |d_ff:\FA_f:7:FA_i|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:7:FA_i                                                        ; work         ;
;       |nbitmux8_1:Selectmuxout|              ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout                                                                 ; work         ;
;          |mux8_1:\MU_f:0:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:0:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:1:MU_i|               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:1:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:2:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:2:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:3:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:3:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:4:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:4:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:5:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:5:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:6:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:6:MU_i                                             ; work         ;
;          |mux8_1:\MU_f:7:MU_i|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:7:MU_i                                             ; work         ;
;       |registerfile_8x32:myregfile|          ; 382 (10)          ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile                                                             ; work         ;
;          |nbit_reg:Reg_1|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_2|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_3|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_4|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_5|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_6|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_7|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbit_reg:Reg_8|                    ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8                                              ; work         ;
;             |d_ff:\FA_f:0:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:0:FA_i                            ; work         ;
;             |d_ff:\FA_f:10:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:10:FA_i                           ; work         ;
;             |d_ff:\FA_f:11:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:11:FA_i                           ; work         ;
;             |d_ff:\FA_f:12:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:12:FA_i                           ; work         ;
;             |d_ff:\FA_f:13:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:13:FA_i                           ; work         ;
;             |d_ff:\FA_f:14:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:14:FA_i                           ; work         ;
;             |d_ff:\FA_f:15:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:15:FA_i                           ; work         ;
;             |d_ff:\FA_f:16:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:16:FA_i                           ; work         ;
;             |d_ff:\FA_f:17:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:17:FA_i                           ; work         ;
;             |d_ff:\FA_f:18:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:18:FA_i                           ; work         ;
;             |d_ff:\FA_f:19:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:19:FA_i                           ; work         ;
;             |d_ff:\FA_f:1:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:1:FA_i                            ; work         ;
;             |d_ff:\FA_f:20:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:20:FA_i                           ; work         ;
;             |d_ff:\FA_f:21:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:21:FA_i                           ; work         ;
;             |d_ff:\FA_f:22:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:22:FA_i                           ; work         ;
;             |d_ff:\FA_f:23:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:23:FA_i                           ; work         ;
;             |d_ff:\FA_f:24:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:24:FA_i                           ; work         ;
;             |d_ff:\FA_f:25:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:25:FA_i                           ; work         ;
;             |d_ff:\FA_f:26:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:26:FA_i                           ; work         ;
;             |d_ff:\FA_f:27:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:27:FA_i                           ; work         ;
;             |d_ff:\FA_f:28:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:28:FA_i                           ; work         ;
;             |d_ff:\FA_f:29:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:29:FA_i                           ; work         ;
;             |d_ff:\FA_f:2:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:2:FA_i                            ; work         ;
;             |d_ff:\FA_f:30:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:30:FA_i                           ; work         ;
;             |d_ff:\FA_f:31:FA_i|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:31:FA_i                           ; work         ;
;             |d_ff:\FA_f:3:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:3:FA_i                            ; work         ;
;             |d_ff:\FA_f:4:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:4:FA_i                            ; work         ;
;             |d_ff:\FA_f:5:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:5:FA_i                            ; work         ;
;             |d_ff:\FA_f:6:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:6:FA_i                            ; work         ;
;             |d_ff:\FA_f:7:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:7:FA_i                            ; work         ;
;             |d_ff:\FA_f:8:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:8:FA_i                            ; work         ;
;             |d_ff:\FA_f:9:FA_i|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8|d_ff:\FA_f:9:FA_i                            ; work         ;
;          |nbitmux8_1:muxOut1|                ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1                                          ; work         ;
;             |mux8_1:\MU_f:0:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:0:MU_i                      ; work         ;
;             |mux8_1:\MU_f:10:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:10:MU_i                     ; work         ;
;             |mux8_1:\MU_f:11:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:11:MU_i                     ; work         ;
;             |mux8_1:\MU_f:12:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:12:MU_i                     ; work         ;
;             |mux8_1:\MU_f:13:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:13:MU_i                     ; work         ;
;             |mux8_1:\MU_f:14:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:14:MU_i                     ; work         ;
;             |mux8_1:\MU_f:15:MU_i|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:15:MU_i                     ; work         ;
;             |mux8_1:\MU_f:16:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:16:MU_i                     ; work         ;
;             |mux8_1:\MU_f:17:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:17:MU_i                     ; work         ;
;             |mux8_1:\MU_f:18:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:18:MU_i                     ; work         ;
;             |mux8_1:\MU_f:19:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:19:MU_i                     ; work         ;
;             |mux8_1:\MU_f:1:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:1:MU_i                      ; work         ;
;             |mux8_1:\MU_f:20:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:20:MU_i                     ; work         ;
;             |mux8_1:\MU_f:21:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:21:MU_i                     ; work         ;
;             |mux8_1:\MU_f:22:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:22:MU_i                     ; work         ;
;             |mux8_1:\MU_f:23:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:23:MU_i                     ; work         ;
;             |mux8_1:\MU_f:24:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:24:MU_i                     ; work         ;
;             |mux8_1:\MU_f:25:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:25:MU_i                     ; work         ;
;             |mux8_1:\MU_f:26:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:26:MU_i                     ; work         ;
;             |mux8_1:\MU_f:27:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:27:MU_i                     ; work         ;
;             |mux8_1:\MU_f:28:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:28:MU_i                     ; work         ;
;             |mux8_1:\MU_f:29:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:29:MU_i                     ; work         ;
;             |mux8_1:\MU_f:2:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:2:MU_i                      ; work         ;
;             |mux8_1:\MU_f:30:MU_i|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:30:MU_i                     ; work         ;
;             |mux8_1:\MU_f:31:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:31:MU_i                     ; work         ;
;             |mux8_1:\MU_f:3:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:3:MU_i                      ; work         ;
;             |mux8_1:\MU_f:4:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:4:MU_i                      ; work         ;
;             |mux8_1:\MU_f:5:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:5:MU_i                      ; work         ;
;             |mux8_1:\MU_f:6:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:6:MU_i                      ; work         ;
;             |mux8_1:\MU_f:7:MU_i|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:7:MU_i                      ; work         ;
;             |mux8_1:\MU_f:8:MU_i|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:8:MU_i                      ; work         ;
;             |mux8_1:\MU_f:9:MU_i|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:9:MU_i                      ; work         ;
;          |nbitmux8_1:muxOut2|                ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2                                          ; work         ;
;             |mux8_1:\MU_f:0:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:0:MU_i                      ; work         ;
;             |mux8_1:\MU_f:10:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:10:MU_i                     ; work         ;
;             |mux8_1:\MU_f:11:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:11:MU_i                     ; work         ;
;             |mux8_1:\MU_f:12:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:12:MU_i                     ; work         ;
;             |mux8_1:\MU_f:13:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:13:MU_i                     ; work         ;
;             |mux8_1:\MU_f:14:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:14:MU_i                     ; work         ;
;             |mux8_1:\MU_f:15:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:15:MU_i                     ; work         ;
;             |mux8_1:\MU_f:16:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:16:MU_i                     ; work         ;
;             |mux8_1:\MU_f:17:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:17:MU_i                     ; work         ;
;             |mux8_1:\MU_f:18:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:18:MU_i                     ; work         ;
;             |mux8_1:\MU_f:19:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:19:MU_i                     ; work         ;
;             |mux8_1:\MU_f:1:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:1:MU_i                      ; work         ;
;             |mux8_1:\MU_f:20:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:20:MU_i                     ; work         ;
;             |mux8_1:\MU_f:21:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:21:MU_i                     ; work         ;
;             |mux8_1:\MU_f:22:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:22:MU_i                     ; work         ;
;             |mux8_1:\MU_f:23:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:23:MU_i                     ; work         ;
;             |mux8_1:\MU_f:24:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:24:MU_i                     ; work         ;
;             |mux8_1:\MU_f:25:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:25:MU_i                     ; work         ;
;             |mux8_1:\MU_f:26:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:26:MU_i                     ; work         ;
;             |mux8_1:\MU_f:27:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:27:MU_i                     ; work         ;
;             |mux8_1:\MU_f:28:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:28:MU_i                     ; work         ;
;             |mux8_1:\MU_f:29:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:29:MU_i                     ; work         ;
;             |mux8_1:\MU_f:2:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:2:MU_i                      ; work         ;
;             |mux8_1:\MU_f:30:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:30:MU_i                     ; work         ;
;             |mux8_1:\MU_f:31:MU_i|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:31:MU_i                     ; work         ;
;             |mux8_1:\MU_f:3:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:3:MU_i                      ; work         ;
;             |mux8_1:\MU_f:4:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:4:MU_i                      ; work         ;
;             |mux8_1:\MU_f:5:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:5:MU_i                      ; work         ;
;             |mux8_1:\MU_f:6:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:6:MU_i                      ; work         ;
;             |mux8_1:\MU_f:7:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:7:MU_i                      ; work         ;
;             |mux8_1:\MU_f:8:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:8:MU_i                      ; work         ;
;             |mux8_1:\MU_f:9:MU_i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:9:MU_i                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; dataMem.mif        ;
; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; instructionMem.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|RISC_processor:myRISC|myData_memory:RAM        ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|RISC_processor:myRISC|myInstruction_memory:ROM ; H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                   ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:0:FA_i|t ; Merged with RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:1:FA_i|t ;
; RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:1:FA_i|t ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 2                    ;                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 262   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 262   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|RISC_processor:myRISC|nbitmux8_1:Selectmuxout|mux8_1:\MU_f:2:MU_i|muxOut                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2|mux8_1:\MU_f:31:MU_i|muxOut ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:1:MU_i|muxOut  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81|mux8_1:\MU_f:8:MU_i|muxOut                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_reg:PCreg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_adder:PC4adder ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_adder:PCbranchcalc ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxBranch ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxJump ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; instructionMem.mif   ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_e5a1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:muxdestreg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_3 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_4 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_5 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_6 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_7 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbit_reg:Reg_8 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:ALUmainMux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_one_comp:complementer32bit ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbit_mux2_1:mux21 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; dataMem.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0eg1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbit_mux2_1:RAMmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_processor:myRISC|nbitmux8_1:Selectmuxout ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbitmux8_1:Selectmuxout" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; opt6[7] ; Input ; Info     ; Stuck at GND                                 ;
; opt7[7] ; Input ; Info     ; Stuck at GND                                 ;
; opt8[7] ; Input ; Info     ; Stuck at GND                                 ;
+---------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitmux8_1:mux81" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; opt4 ; Input ; Info     ; Stuck at GND                                             ;
; opt5 ; Input ; Info     ; Stuck at GND                                             ;
; opt6 ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_mux2_1:mux21" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; opt2 ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:31:NC_i" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; lt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:0:NC_i" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                         ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------+
; ltprev ; Input ; Info     ; Stuck at GND                                                                                    ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; ltprev ; Input ; Info     ; Stuck at GND                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:subtract32bits"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_adder:adder32bits"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:ALUmainMux" ;
+--------------+-------+----------+----------------------------------------+
; Port         ; Type  ; Severity ; Details                                ;
+--------------+-------+----------+----------------------------------------+
; opt2[31..16] ; Input ; Info     ; Stuck at GND                           ;
+--------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|registerfile_8x32:myregfile" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:muxdestreg"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; muxout[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_mux2_1:muxJump" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; opt1[3..0] ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_adder:PCbranchcalc"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_adder:PC4adder"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC|nbit_reg:PCreg" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_processor:myRISC"                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; instructionout[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 11 12:05:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file risc_processor.vhd
    Info (12022): Found design unit 1: RISC_processor-top
    Info (12023): Found entity 1: RISC_processor
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: d_ff-struct
    Info (12023): Found entity 1: d_ff
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_1.vhd
    Info (12022): Found design unit 1: mux_2_1-struct
    Info (12023): Found entity 1: mux_2_1
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-struct
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file nbit_adder.vhd
    Info (12022): Found design unit 1: nbit_adder-struct
    Info (12023): Found entity 1: nbit_adder
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg.vhd
    Info (12022): Found design unit 1: nbit_reg-struct
    Info (12023): Found entity 1: nbit_reg
Info (12021): Found 2 design units, including 1 entities, in source file nbit_mux2_1.vhd
    Info (12022): Found design unit 1: nbit_mux2_1-struct
    Info (12023): Found entity 1: nbit_mux2_1
Info (12021): Found 2 design units, including 1 entities, in source file one_comp_1bit.vhd
    Info (12022): Found design unit 1: one_comp_1bit-struct
    Info (12023): Found entity 1: one_comp_1bit
Info (12021): Found 2 design units, including 1 entities, in source file nbit_one_comp.vhd
    Info (12022): Found design unit 1: nbit_one_comp-struct
    Info (12023): Found entity 1: nbit_one_comp
Info (12021): Found 2 design units, including 1 entities, in source file risc_control.vhd
    Info (12022): Found design unit 1: RISC_control-struct
    Info (12023): Found entity 1: RISC_control
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-struct
    Info (12023): Found entity 1: ALUcontrol
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-struct
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file nbitcomparator.vhd
    Info (12022): Found design unit 1: nbitComparator-struct
    Info (12023): Found entity 1: nbitComparator
Info (12021): Found 2 design units, including 1 entities, in source file mainalu.vhd
    Info (12022): Found design unit 1: mainALU-struct
    Info (12023): Found entity 1: mainALU
Info (12021): Found 2 design units, including 1 entities, in source file mux8_1.vhd
    Info (12022): Found design unit 1: mux8_1-struct
    Info (12023): Found entity 1: mux8_1
Info (12021): Found 2 design units, including 1 entities, in source file nbitmux8_1.vhd
    Info (12022): Found design unit 1: nbitmux8_1-struct
    Info (12023): Found entity 1: nbitmux8_1
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-struct
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file decoder3_8.vhd
    Info (12022): Found design unit 1: decoder3_8-struct
    Info (12023): Found entity 1: decoder3_8
Info (12021): Found 2 design units, including 1 entities, in source file registerfile_8x32.vhd
    Info (12022): Found design unit 1: registerfile_8x32-struct
    Info (12023): Found entity 1: registerfile_8x32
Info (12021): Found 2 design units, including 1 entities, in source file mydata_memory.vhd
    Info (12022): Found design unit 1: mydata_memory-SYN
    Info (12023): Found entity 1: myData_memory
Info (12021): Found 2 design units, including 1 entities, in source file myinstruction_memory.vhd
    Info (12022): Found design unit 1: myinstruction_memory-SYN
    Info (12023): Found entity 1: myInstruction_memory
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "RISC_processor" for hierarchy "RISC_processor:myRISC"
Warning (10541): VHDL Signal Declaration warning at RISC_processor.vhd(137): used implicit default value for signal "instruction_25_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at RISC_processor.vhd(171): object "dont_care" assigned a value but never read
Info (12128): Elaborating entity "nbit_reg" for hierarchy "RISC_processor:myRISC|nbit_reg:PCreg"
Info (12128): Elaborating entity "d_ff" for hierarchy "RISC_processor:myRISC|nbit_reg:PCreg|d_ff:\FA_f:0:FA_i"
Info (12128): Elaborating entity "nbit_adder" for hierarchy "RISC_processor:myRISC|nbit_adder:PC4adder"
Info (12128): Elaborating entity "full_adder" for hierarchy "RISC_processor:myRISC|nbit_adder:PC4adder|full_adder:\FA_f:0:FA_i"
Info (12128): Elaborating entity "nbit_mux2_1" for hierarchy "RISC_processor:myRISC|nbit_mux2_1:muxBranch"
Info (12128): Elaborating entity "mux_2_1" for hierarchy "RISC_processor:myRISC|nbit_mux2_1:muxBranch|mux_2_1:\Mx_f:0:Mx_i"
Info (12128): Elaborating entity "myInstruction_memory" for hierarchy "RISC_processor:myRISC|myInstruction_memory:ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5a1.tdf
    Info (12023): Found entity 1: altsyncram_e5a1
Info (12128): Elaborating entity "altsyncram_e5a1" for hierarchy "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated"
Warning (113031): 6 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported.
    Warning (113030): Memory Initialization File address 0 is reinitialized
    Warning (113030): Memory Initialization File address 4 is reinitialized
    Warning (113030): Memory Initialization File address 8 is reinitialized
    Warning (113030): Memory Initialization File address 12 is reinitialized
    Warning (113030): Memory Initialization File address 16 is reinitialized
    Warning (113030): Memory Initialization File address 20 is reinitialized
Info (12128): Elaborating entity "RISC_control" for hierarchy "RISC_processor:myRISC|RISC_control:RISCcontroller"
Info (12128): Elaborating entity "nbit_mux2_1" for hierarchy "RISC_processor:myRISC|nbit_mux2_1:muxdestreg"
Info (12128): Elaborating entity "registerfile_8x32" for hierarchy "RISC_processor:myRISC|registerfile_8x32:myregfile"
Info (12128): Elaborating entity "decoder3_8" for hierarchy "RISC_processor:myRISC|registerfile_8x32:myregfile|decoder3_8:writeselector"
Info (12128): Elaborating entity "nbitmux8_1" for hierarchy "RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1"
Info (12128): Elaborating entity "mux8_1" for hierarchy "RISC_processor:myRISC|registerfile_8x32:myregfile|nbitmux8_1:muxOut1|mux8_1:\MU_f:0:MU_i"
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "RISC_processor:myRISC|ALUcontrol:myALUcontroller"
Info (12128): Elaborating entity "mainALU" for hierarchy "RISC_processor:myRISC|mainALU:ALUMAIN"
Warning (10036): Verilog HDL or VHDL warning at mainALU.vhd(62): object "dont_cares" assigned a value but never read
Info (12128): Elaborating entity "nbit_one_comp" for hierarchy "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_one_comp:complementer32bit"
Info (12128): Elaborating entity "one_comp_1bit" for hierarchy "RISC_processor:myRISC|mainALU:ALUMAIN|nbit_one_comp:complementer32bit|one_comp_1bit:\CO_f:0:CO_i"
Info (12128): Elaborating entity "nbitComparator" for hierarchy "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit"
Warning (10873): Using initial value X (don't care) for net "LTprev_signal[0]" at nBitComparator.vhd(22)
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "RISC_processor:myRISC|mainALU:ALUMAIN|nbitComparator:compare32bit|oneBitComparator:\NC_f:0:NC_i"
Info (12128): Elaborating entity "myData_memory" for hierarchy "RISC_processor:myRISC|myData_memory:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dataMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0eg1.tdf
    Info (12023): Found entity 1: altsyncram_0eg1
Info (12128): Elaborating entity "altsyncram_0eg1" for hierarchy "RISC_processor:myRISC|myData_memory:RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated"
Warning (113031): 2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported.
    Warning (113030): Memory Initialization File address 0 is reinitialized
    Warning (113030): Memory Initialization File address 1 is reinitialized
Info (12128): Elaborating entity "nbitmux8_1" for hierarchy "RISC_processor:myRISC|nbitmux8_1:Selectmuxout"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "RISC_processor:myRISC|myInstruction_memory:ROM|altsyncram:altsyncram_component|altsyncram_e5a1:auto_generated|q_a[25]"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[3]"
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[6]"
    Warning (15610): No output dependent on input pin "sw[7]"
    Warning (15610): No output dependent on input pin "sw[8]"
    Warning (15610): No output dependent on input pin "sw[9]"
    Warning (15610): No output dependent on input pin "sw[10]"
    Warning (15610): No output dependent on input pin "sw[11]"
    Warning (15610): No output dependent on input pin "sw[12]"
    Warning (15610): No output dependent on input pin "sw[13]"
    Warning (15610): No output dependent on input pin "sw[14]"
    Warning (15610): No output dependent on input pin "sw[15]"
    Warning (15610): No output dependent on input pin "sw[16]"
    Warning (15610): No output dependent on input pin "sw[17]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
Info (21057): Implemented 1006 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 898 logic cells
    Info (21064): Implemented 60 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Wed Mar 11 12:06:00 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:14


