>> Start test!
CP Insertion
------------------------
0 : in_r = 10325 in_i = 3738
1 : in_r = 30771 in_i = 24445
2 : in_r = 26540 in_i = 10748
3 : in_r = 3261 in_i = 24573
4 : in_r = 27639 in_i = 6223
5 : in_r = 27692 in_i = 3220
6 : in_r = 6443 in_i = 21391
7 : in_r = 22057 in_i = 23835
8 : in_r = 27031 in_i = 7775
9 : in_r = 22896 in_i = 17979
10 : in_r = 15444 in_i = 8946
11 : in_r = 3719 in_i = 12641
12 : in_r = 19339 in_i = 23824
13 : in_r = 5523 in_i = 14570
14 : in_r = 10080 in_i = 29913
15 : in_r = 25208 in_i = 20405
16 : in_r = 883 in_i = 23211
17 : in_r = 12082 in_i = 27424
18 : in_r = 1192 in_i = 15343
19 : in_r = 19229 in_i = 28832
20 : in_r = 21567 in_i = 14153
21 : in_r = 32053 in_i = 28010
22 : in_r = 2777 in_i = 21342
23 : in_r = 19077 in_i = 29808
24 : in_r = 29118 in_i = 9205
25 : in_r = 15020 in_i = 11794
26 : in_r = 18152 in_i = 18740
27 : in_r = 24436 in_i = 4723
28 : in_r = 9796 in_i = 29959
29 : in_r = 19293 in_i = 19876
30 : in_r = 27104 in_i = 11734
31 : in_r = 7513 in_i = 27987
32 : in_r = 2178 in_i = 19596
33 : in_r = 22643 in_i = 3370
34 : in_r = 2172 in_i = 9105
35 : in_r = 32203 in_i = 23739
36 : in_r = 23259 in_i = 31488
37 : in_r = 18981 in_i = 26036
38 : in_r = 20062 in_i = 5291
39 : in_r = 23076 in_i = 16412
40 : in_r = 14497 in_i = 5329
41 : in_r = 28207 in_i = 32649
42 : in_r = 24069 in_i = 19875
43 : in_r = 4605 in_i = 1097
44 : in_r = 17066 in_i = 23898
45 : in_r = 20974 in_i = 11402
46 : in_r = 2865 in_i = 28488
47 : in_r = 6622 in_i = 5043
48 : in_r = 15317 in_i = 29266
49 : in_r = 8414 in_i = 17490
50 : in_r = 5603 in_i = 7849
51 : in_r = 8461 in_i = 28862
52 : in_r = 6569 in_i = 27443
53 : in_r = 22131 in_i = 26632
54 : in_r = 32735 in_i = 12440
55 : in_r = 10277 in_i = 14464
56 : in_r = 17769 in_i = 5717
57 : in_r = 14346 in_i = 9070
58 : in_r = 25592 in_i = 18951
59 : in_r = 10168 in_i = 9891
60 : in_r = 10082 in_i = 31142
61 : in_r = 21293 in_i = 12947
62 : in_r = 26863 in_i = 27916
63 : in_r = 17990 in_i = 9412
64 : in_r = 24414 in_i = 26405
65 : in_r = 26902 in_i = 30018
66 : in_r = 1486 in_i = 2596
67 : in_r = 26112 in_i = 8056
68 : in_r = 30040 in_i = 15476
69 : in_r = 1921 in_i = 30007
70 : in_r = 27916 in_i = 12198
71 : in_r = 11704 in_i = 12917
72 : in_r = 17916 in_i = 26050
73 : in_r = 21987 in_i = 10740
74 : in_r = 12234 in_i = 32155
75 : in_r = 20631 in_i = 22316
76 : in_r = 30530 in_i = 9157
77 : in_r = 2496 in_i = 24625
78 : in_r = 4305 in_i = 20487
79 : in_r = 1270 in_i = 28720
80 : in_r = 14124 in_i = 28173
81 : in_r = 25970 in_i = 15611
82 : in_r = 30769 in_i = 19315
83 : in_r = 23667 in_i = 28041
84 : in_r = 2023 in_i = 25589
85 : in_r = 25280 in_i = 29939
86 : in_r = 5019 in_i = 4216
87 : in_r = 10088 in_i = 22935
88 : in_r = 30267 in_i = 32076
89 : in_r = 908 in_i = 9733
90 : in_r = 31464 in_i = 21540
91 : in_r = 32049 in_i = 29226
92 : in_r = 30697 in_i = 1778
93 : in_r = 21084 in_i = 2234
94 : in_r = 22265 in_i = 22355
95 : in_r = 30954 in_i = 3621
96 : in_r = 17760 in_i = 24157
97 : in_r = 19232 in_i = 15761
98 : in_r = 10704 in_i = 10132
99 : in_r = 11035 in_i = 12727
100 : in_r = 2953 in_i = 3548
101 : in_r = 9898 in_i = 7973
102 : in_r = 7764 in_i = 19987
103 : in_r = 30909 in_i = 5264
104 : in_r = 19295 in_i = 31818
105 : in_r = 14997 in_i = 17991
106 : in_r = 20590 in_i = 14279
107 : in_r = 14450 in_i = 18519
108 : in_r = 16057 in_i = 2767
109 : in_r = 20754 in_i = 5555
110 : in_r = 25123 in_i = 18941
111 : in_r = 9177 in_i = 10115
112 : in_r = 10330 in_i = 28409
113 : in_r = 25877 in_i = 21035
114 : in_r = 5774 in_i = 4144
115 : in_r = 994 in_i = 8728
116 : in_r = 7692 in_i = 10893
117 : in_r = 16701 in_i = 15457
118 : in_r = 30880 in_i = 14843
119 : in_r = 20722 in_i = 17408
120 : in_r = 13893 in_i = 2951
121 : in_r = 2632 in_i = 1715
122 : in_r = 17231 in_i = 17083
123 : in_r = 20235 in_i = 521
124 : in_r = 19851 in_i = 8221
125 : in_r = 6076 in_i = 12206
126 : in_r = 27163 in_i = 15253
127 : in_r = 22321 in_i = 4726
128 : in_r = 10895 in_i = 15431
129 : in_r = 25761 in_i = 16669
130 : in_r = 19575 in_i = 26755
131 : in_r = 25397 in_i = 27268
132 : in_r = 4881 in_i = 9331
133 : in_r = 9958 in_i = 2994
134 : in_r = 24174 in_i = 30680
135 : in_r = 20402 in_i = 5299
136 : in_r = 864 in_i = 23035
137 : in_r = 7015 in_i = 18095
138 : in_r = 7350 in_i = 27250
139 : in_r = 18616 in_i = 27202
140 : in_r = 2704 in_i = 24692
141 : in_r = 6640 in_i = 29867
142 : in_r = 7178 in_i = 28961
143 : in_r = 1825 in_i = 18073
144 : in_r = 11625 in_i = 27586
145 : in_r = 1975 in_i = 31200
146 : in_r = 21574 in_i = 27372
147 : in_r = 25701 in_i = 26455
148 : in_r = 3935 in_i = 2892
149 : in_r = 29449 in_i = 28110
150 : in_r = 805 in_i = 17084
151 : in_r = 641 in_i = 1669
152 : in_r = 7352 in_i = 7656
153 : in_r = 19765 in_i = 14703
154 : in_r = 2139 in_i = 5613
155 : in_r = 9137 in_i = 4843
156 : in_r = 30306 in_i = 15777
157 : in_r = 1942 in_i = 4716
158 : in_r = 11971 in_i = 3767
159 : in_r = 22790 in_i = 23596
160 : in_r = 31354 in_i = 24765
161 : in_r = 22029 in_i = 20161
162 : in_r = 19370 in_i = 14963
163 : in_r = 13848 in_i = 23306
164 : in_r = 17855 in_i = 10530
165 : in_r = 18648 in_i = 18660
166 : in_r = 27614 in_i = 19290
167 : in_r = 20330 in_i = 2199
168 : in_r = 26946 in_i = 7327
169 : in_r = 16902 in_i = 29085
170 : in_r = 12940 in_i = 26039
171 : in_r = 1160 in_i = 10479
172 : in_r = 9048 in_i = 3103
173 : in_r = 15196 in_i = 21019
174 : in_r = 6871 in_i = 5219
175 : in_r = 11848 in_i = 5458
176 : in_r = 29984 in_i = 1109
177 : in_r = 25619 in_i = 16586
178 : in_r = 16072 in_i = 6699
179 : in_r = 7124 in_i = 1160
180 : in_r = 17230 in_i = 25773
181 : in_r = 19821 in_i = 12077
182 : in_r = 12295 in_i = 7383
183 : in_r = 14276 in_i = 6473
184 : in_r = 14710 in_i = 31178
185 : in_r = 2791 in_i = 27651
186 : in_r = 24449 in_i = 3952
187 : in_r = 5363 in_i = 730
188 : in_r = 7056 in_i = 20559
189 : in_r = 21750 in_i = 13927
190 : in_r = 25778 in_i = 830
191 : in_r = 19385 in_i = 22995
192 : in_r = 1940 in_i = 12236
193 : in_r = 6814 in_i = 18013
194 : in_r = 18936 in_i = 13938
195 : in_r = 19173 in_i = 3398
196 : in_r = 6943 in_i = 6226
197 : in_r = 15475 in_i = 19238
198 : in_r = 13610 in_i = 29751
199 : in_r = 25712 in_i = 28320
200 : in_r = 28161 in_i = 28504
201 : in_r = 23204 in_i = 19843
202 : in_r = 32457 in_i = 28567
203 : in_r = 20573 in_i = 6746
204 : in_r = 16359 in_i = 9555
205 : in_r = 20673 in_i = 9370
206 : in_r = 10386 in_i = 7291
207 : in_r = 32365 in_i = 12326
208 : in_r = 19528 in_i = 6411
209 : in_r = 30339 in_i = 5696
210 : in_r = 20350 in_i = 16745
211 : in_r = 9095 in_i = 27294
212 : in_r = 22971 in_i = 24570
213 : in_r = 13765 in_i = 3813
214 : in_r = 21554 in_i = 6709
215 : in_r = 32134 in_i = 16948
216 : in_r = 2446 in_i = 22570
217 : in_r = 4023 in_i = 2136
218 : in_r = 18370 in_i = 24597
219 : in_r = 8882 in_i = 1961
220 : in_r = 1385 in_i = 29556
221 : in_r = 11331 in_i = 11771
222 : in_r = 4079 in_i = 10929
223 : in_r = 24098 in_i = 23607
224 : in_r = 17340 in_i = 21670
225 : in_r = 29304 in_i = 4922
226 : in_r = 5647 in_i = 5632
227 : in_r = 32217 in_i = 28619
228 : in_r = 30202 in_i = 13214
229 : in_r = 32433 in_i = 18989
230 : in_r = 19924 in_i = 31799
231 : in_r = 3169 in_i = 22370
232 : in_r = 21602 in_i = 7193
233 : in_r = 24507 in_i = 7204
234 : in_r = 31791 in_i = 621
235 : in_r = 9166 in_i = 408
236 : in_r = 30177 in_i = 20498
237 : in_r = 12180 in_i = 1489
238 : in_r = 31427 in_i = 3510
239 : in_r = 25097 in_i = 15999
240 : in_r = 25181 in_i = 21634
241 : in_r = 20922 in_i = 30828
242 : in_r = 27266 in_i = 20371
243 : in_r = 26679 in_i = 24701
244 : in_r = 818 in_i = 26344
245 : in_r = 10922 in_i = 20742
246 : in_r = 25376 in_i = 14092
247 : in_r = 10344 in_i = 14211
248 : in_r = 21286 in_i = 2084
249 : in_r = 21416 in_i = 20309
250 : in_r = 2705 in_i = 30582
251 : in_r = 20718 in_i = 115
252 : in_r = 18312 in_i = 130
253 : in_r = 1605 in_i = 16971
254 : in_r = 3641 in_i = 26702
255 : in_r = 203 in_i = 28822
in finished
index : 0
biased : 0
out finished
------------------------
0 : out_r = 10325 out_i = 3738
1 : out_r = 30771 out_i = 24445
2 : out_r = 26540 out_i = 10748
3 : out_r = 3261 out_i = 24573
4 : out_r = 27639 out_i = 6223
5 : out_r = 27692 out_i = 3220
6 : out_r = 6443 out_i = 21391
7 : out_r = 22057 out_i = 23835
8 : out_r = 27031 out_i = 7775
9 : out_r = 22896 out_i = 17979
10 : out_r = 15444 out_i = 8946
11 : out_r = 3719 out_i = 12641
12 : out_r = 19339 out_i = 23824
13 : out_r = 5523 out_i = 14570
14 : out_r = 10080 out_i = 29913
15 : out_r = 25208 out_i = 20405
16 : out_r = 883 out_i = 23211
17 : out_r = 12082 out_i = 27424
18 : out_r = 1192 out_i = 15343
19 : out_r = 19229 out_i = 28832
20 : out_r = 21567 out_i = 14153
21 : out_r = 32053 out_i = 28010
22 : out_r = 2777 out_i = 21342
23 : out_r = 19077 out_i = 29808
24 : out_r = 29118 out_i = 9205
25 : out_r = 15020 out_i = 11794
26 : out_r = 18152 out_i = 18740
27 : out_r = 24436 out_i = 4723
28 : out_r = 9796 out_i = 29959
29 : out_r = 19293 out_i = 19876
30 : out_r = 27104 out_i = 11734
31 : out_r = 7513 out_i = 27987
32 : out_r = 2178 out_i = 19596
33 : out_r = 22643 out_i = 3370
34 : out_r = 2172 out_i = 9105
35 : out_r = 32203 out_i = 23739
36 : out_r = 23259 out_i = 31488
37 : out_r = 18981 out_i = 26036
38 : out_r = 20062 out_i = 5291
39 : out_r = 23076 out_i = 16412
40 : out_r = 14497 out_i = 5329
41 : out_r = 28207 out_i = 32649
42 : out_r = 24069 out_i = 19875
43 : out_r = 4605 out_i = 1097
44 : out_r = 17066 out_i = 23898
45 : out_r = 20974 out_i = 11402
46 : out_r = 2865 out_i = 28488
47 : out_r = 6622 out_i = 5043
48 : out_r = 15317 out_i = 29266
49 : out_r = 8414 out_i = 17490
50 : out_r = 5603 out_i = 7849
51 : out_r = 8461 out_i = 28862
52 : out_r = 6569 out_i = 27443
53 : out_r = 22131 out_i = 26632
54 : out_r = 32735 out_i = 12440
55 : out_r = 10277 out_i = 14464
56 : out_r = 17769 out_i = 5717
57 : out_r = 14346 out_i = 9070
58 : out_r = 25592 out_i = 18951
59 : out_r = 10168 out_i = 9891
60 : out_r = 10082 out_i = 31142
61 : out_r = 21293 out_i = 12947
62 : out_r = 26863 out_i = 27916
63 : out_r = 17990 out_i = 9412
64 : out_r = 24414 out_i = 26405
65 : out_r = 26902 out_i = 30018
66 : out_r = 1486 out_i = 2596
67 : out_r = 26112 out_i = 8056
68 : out_r = 30040 out_i = 15476
69 : out_r = 1921 out_i = 30007
70 : out_r = 27916 out_i = 12198
71 : out_r = 11704 out_i = 12917
72 : out_r = 17916 out_i = 26050
73 : out_r = 21987 out_i = 10740
74 : out_r = 12234 out_i = 32155
75 : out_r = 20631 out_i = 22316
76 : out_r = 30530 out_i = 9157
77 : out_r = 2496 out_i = 24625
78 : out_r = 4305 out_i = 20487
79 : out_r = 1270 out_i = 28720
80 : out_r = 14124 out_i = 28173
81 : out_r = 25970 out_i = 15611
82 : out_r = 30769 out_i = 19315
83 : out_r = 23667 out_i = 28041
84 : out_r = 2023 out_i = 25589
85 : out_r = 25280 out_i = 29939
86 : out_r = 5019 out_i = 4216
87 : out_r = 10088 out_i = 22935
88 : out_r = 30267 out_i = 32076
89 : out_r = 908 out_i = 9733
90 : out_r = 31464 out_i = 21540
91 : out_r = 32049 out_i = 29226
92 : out_r = 30697 out_i = 1778
93 : out_r = 21084 out_i = 2234
94 : out_r = 22265 out_i = 22355
95 : out_r = 30954 out_i = 3621
96 : out_r = 17760 out_i = 24157
97 : out_r = 19232 out_i = 15761
98 : out_r = 10704 out_i = 10132
99 : out_r = 11035 out_i = 12727
100 : out_r = 2953 out_i = 3548
101 : out_r = 9898 out_i = 7973
102 : out_r = 7764 out_i = 19987
103 : out_r = 30909 out_i = 5264
104 : out_r = 19295 out_i = 31818
105 : out_r = 14997 out_i = 17991
106 : out_r = 20590 out_i = 14279
107 : out_r = 14450 out_i = 18519
108 : out_r = 16057 out_i = 2767
109 : out_r = 20754 out_i = 5555
110 : out_r = 25123 out_i = 18941
111 : out_r = 9177 out_i = 10115
112 : out_r = 10330 out_i = 28409
113 : out_r = 25877 out_i = 21035
114 : out_r = 5774 out_i = 4144
115 : out_r = 994 out_i = 8728
116 : out_r = 7692 out_i = 10893
117 : out_r = 16701 out_i = 15457
118 : out_r = 30880 out_i = 14843
119 : out_r = 20722 out_i = 17408
120 : out_r = 13893 out_i = 2951
121 : out_r = 2632 out_i = 1715
122 : out_r = 17231 out_i = 17083
123 : out_r = 20235 out_i = 521
124 : out_r = 19851 out_i = 8221
125 : out_r = 6076 out_i = 12206
126 : out_r = 27163 out_i = 15253
127 : out_r = 22321 out_i = 4726
128 : out_r = 10895 out_i = 15431
129 : out_r = 25761 out_i = 16669
130 : out_r = 19575 out_i = 26755
131 : out_r = 25397 out_i = 27268
132 : out_r = 4881 out_i = 9331
133 : out_r = 9958 out_i = 2994
134 : out_r = 24174 out_i = 30680
135 : out_r = 20402 out_i = 5299
136 : out_r = 864 out_i = 23035
137 : out_r = 7015 out_i = 18095
138 : out_r = 7350 out_i = 27250
139 : out_r = 18616 out_i = 27202
140 : out_r = 2704 out_i = 24692
141 : out_r = 6640 out_i = 29867
142 : out_r = 7178 out_i = 28961
143 : out_r = 1825 out_i = 18073
144 : out_r = 11625 out_i = 27586
145 : out_r = 1975 out_i = 31200
146 : out_r = 21574 out_i = 27372
147 : out_r = 25701 out_i = 26455
148 : out_r = 3935 out_i = 2892
149 : out_r = 29449 out_i = 28110
150 : out_r = 805 out_i = 17084
151 : out_r = 641 out_i = 1669
152 : out_r = 7352 out_i = 7656
153 : out_r = 19765 out_i = 14703
154 : out_r = 2139 out_i = 5613
155 : out_r = 9137 out_i = 4843
156 : out_r = 30306 out_i = 15777
157 : out_r = 1942 out_i = 4716
158 : out_r = 11971 out_i = 3767
159 : out_r = 22790 out_i = 23596
160 : out_r = 31354 out_i = 24765
161 : out_r = 22029 out_i = 20161
162 : out_r = 19370 out_i = 14963
163 : out_r = 13848 out_i = 23306
164 : out_r = 17855 out_i = 10530
165 : out_r = 18648 out_i = 18660
166 : out_r = 27614 out_i = 19290
167 : out_r = 20330 out_i = 2199
168 : out_r = 26946 out_i = 7327
169 : out_r = 16902 out_i = 29085
170 : out_r = 12940 out_i = 26039
171 : out_r = 1160 out_i = 10479
172 : out_r = 9048 out_i = 3103
173 : out_r = 15196 out_i = 21019
174 : out_r = 6871 out_i = 5219
175 : out_r = 11848 out_i = 5458
176 : out_r = 29984 out_i = 1109
177 : out_r = 25619 out_i = 16586
178 : out_r = 16072 out_i = 6699
179 : out_r = 7124 out_i = 1160
180 : out_r = 17230 out_i = 25773
181 : out_r = 19821 out_i = 12077
182 : out_r = 12295 out_i = 7383
183 : out_r = 14276 out_i = 6473
184 : out_r = 14710 out_i = 31178
185 : out_r = 2791 out_i = 27651
186 : out_r = 24449 out_i = 3952
187 : out_r = 5363 out_i = 730
188 : out_r = 7056 out_i = 20559
189 : out_r = 21750 out_i = 13927
190 : out_r = 25778 out_i = 830
191 : out_r = 19385 out_i = 22995
192 : out_r = 1940 out_i = 12236
193 : out_r = 6814 out_i = 18013
194 : out_r = 18936 out_i = 13938
195 : out_r = 19173 out_i = 3398
196 : out_r = 6943 out_i = 6226
197 : out_r = 15475 out_i = 19238
198 : out_r = 13610 out_i = 29751
199 : out_r = 25712 out_i = 28320
200 : out_r = 28161 out_i = 28504
201 : out_r = 23204 out_i = 19843
202 : out_r = 32457 out_i = 28567
203 : out_r = 20573 out_i = 6746
204 : out_r = 16359 out_i = 9555
205 : out_r = 20673 out_i = 9370
206 : out_r = 10386 out_i = 7291
207 : out_r = 32365 out_i = 12326
208 : out_r = 19528 out_i = 6411
209 : out_r = 30339 out_i = 5696
210 : out_r = 20350 out_i = 16745
211 : out_r = 9095 out_i = 27294
212 : out_r = 22971 out_i = 24570
213 : out_r = 13765 out_i = 3813
214 : out_r = 21554 out_i = 6709
215 : out_r = 32134 out_i = 16948
216 : out_r = 2446 out_i = 22570
217 : out_r = 4023 out_i = 2136
218 : out_r = 18370 out_i = 24597
219 : out_r = 8882 out_i = 1961
220 : out_r = 1385 out_i = 29556
221 : out_r = 11331 out_i = 11771
222 : out_r = 4079 out_i = 10929
223 : out_r = 24098 out_i = 23607
224 : out_r = 17340 out_i = 21670
225 : out_r = 29304 out_i = 4922
226 : out_r = 5647 out_i = 5632
227 : out_r = 32217 out_i = 28619
228 : out_r = 30202 out_i = 13214
229 : out_r = 32433 out_i = 18989
230 : out_r = 19924 out_i = 31799
231 : out_r = 3169 out_i = 22370
232 : out_r = 21602 out_i = 7193
233 : out_r = 24507 out_i = 7204
234 : out_r = 31791 out_i = 621
235 : out_r = 9166 out_i = 408
236 : out_r = 30177 out_i = 20498
237 : out_r = 12180 out_i = 1489
238 : out_r = 31427 out_i = 3510
239 : out_r = 25097 out_i = 15999
240 : out_r = 25181 out_i = 21634
241 : out_r = 20922 out_i = 30828
242 : out_r = 27266 out_i = 20371
243 : out_r = 26679 out_i = 24701
244 : out_r = 818 out_i = 26344
245 : out_r = 10922 out_i = 20742
246 : out_r = 25376 out_i = 14092
247 : out_r = 10344 out_i = 14211
248 : out_r = 21286 out_i = 2084
249 : out_r = 21416 out_i = 20309
250 : out_r = 2705 out_i = 30582
251 : out_r = 20718 out_i = 115
252 : out_r = 18312 out_i = 130
253 : out_r = 1605 out_i = 16971
254 : out_r = 3641 out_i = 26702
255 : out_r = 203 out_i = 28822
>> Finish test!
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_syn_CP_removal_top glbl -Oenable_linking_all_libraries -prj syn_CP_removal.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s syn_CP_removal 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_syn_CP_removal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_axi_s_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_axi_s_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_idx3_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx3_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_regslice_both
INFO: [VRFC 10-311] analyzing module syn_CP_removal_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_20s_20s_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_20s_20s_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_27s_27s_42_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_27s_27s_42_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_urem_7ns_6ns_7_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_7ns_6ns_7_11_1_divider
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_7ns_6ns_7_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_urem_64s_6ns_64_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_64s_6ns_64_68_1_divider
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_64s_6ns_64_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_urem_8ns_6ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_8ns_6ns_8_12_1_divider
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_8ns_6ns_8_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_27s_20s_42_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_27s_20s_42_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_7ns_9ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_7ns_9ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_64ns_66ns_129_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_64ns_66ns_129_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_urem_31ns_6ns_31_35_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_31ns_6ns_31_35_1_divider
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_31ns_6ns_31_35_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_31ns_33ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_31ns_33ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1_divseq
INFO: [VRFC 10-311] analyzing module syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_sdiv_32ns_9s_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_sdiv_32ns_9s_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module syn_CP_removal_sdiv_32ns_9s_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_urem_32ns_6ns_5_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_32ns_6ns_5_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module syn_CP_removal_urem_32ns_6ns_5_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mux_464_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mux_464_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_mux_432_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_mux_432_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_phi_real_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_phi_real_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_phi_real_temp_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_phi_real_temp_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal_data_temp_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_CP_removal_data_temp_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.syn_CP_removal_phi_real_V_0
Compiling module xil_defaultlib.syn_CP_removal_phi_real_temp_V_0
Compiling module xil_defaultlib.syn_CP_removal_data_temp_real_V
Compiling module xil_defaultlib.syn_CP_removal_flow_control_loop...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_mul_20s_20s_40_1_...
Compiling module xil_defaultlib.syn_CP_removal_mul_27s_27s_42_1_...
Compiling module xil_defaultlib.syn_CP_removal_mux_464_27_1_1(ID...
Compiling module xil_defaultlib.syn_CP_removal_urem_7ns_6ns_7_11...
Compiling module xil_defaultlib.syn_CP_removal_urem_7ns_6ns_7_11...
Compiling module xil_defaultlib.syn_CP_removal_urem_64s_6ns_64_6...
Compiling module xil_defaultlib.syn_CP_removal_urem_64s_6ns_64_6...
Compiling module xil_defaultlib.syn_CP_removal_urem_8ns_6ns_8_12...
Compiling module xil_defaultlib.syn_CP_removal_urem_8ns_6ns_8_12...
Compiling module xil_defaultlib.syn_CP_removal_mul_27s_20s_42_1_...
Compiling module xil_defaultlib.syn_CP_removal_mul_7ns_9ns_15_1_...
Compiling module xil_defaultlib.syn_CP_removal_mul_64ns_66ns_129...
Compiling module xil_defaultlib.syn_CP_removal_mul_8ns_10ns_17_1...
Compiling module xil_defaultlib.syn_CP_removal_mux_432_27_1_1(ID...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_urem_31ns_6ns_31_...
Compiling module xil_defaultlib.syn_CP_removal_urem_31ns_6ns_31_...
Compiling module xil_defaultlib.syn_CP_removal_mul_31ns_33ns_63_...
Compiling module xil_defaultlib.syn_CP_removal_syn_CP_removal_Pi...
Compiling module xil_defaultlib.syn_CP_removal_sdiv_9ns_32ns_8_1...
Compiling module xil_defaultlib.syn_CP_removal_sdiv_9ns_32ns_8_1...
Compiling module xil_defaultlib.syn_CP_removal_mul_32s_32s_32_1_...
Compiling module xil_defaultlib.syn_CP_removal_sdiv_32ns_9s_32_3...
Compiling module xil_defaultlib.syn_CP_removal_sdiv_32ns_9s_32_3...
Compiling module xil_defaultlib.syn_CP_removal_urem_32ns_6ns_5_3...
Compiling module xil_defaultlib.syn_CP_removal_urem_32ns_6ns_5_3...
Compiling module xil_defaultlib.syn_CP_removal_mul_32ns_34ns_65_...
Compiling module xil_defaultlib.syn_CP_removal_regslice_both(Dat...
Compiling module xil_defaultlib.syn_CP_removal_regslice_both(Dat...
Compiling module xil_defaultlib.syn_CP_removal_regslice_both(Dat...
Compiling module xil_defaultlib.syn_CP_removal
Compiling module xil_defaultlib.fifo(DEPTH=325,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=325)
Compiling module xil_defaultlib.fifo(DEPTH=325,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_in
Compiling module xil_defaultlib.fifo(DEPTH=257,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=257)
Compiling module xil_defaultlib.fifo(DEPTH=257,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_out
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx3_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=67)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_syn_CP_removal_top
Compiling module work.glbl
Built simulation snapshot syn_CP_removal

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/xsim.dir/syn_CP_removal/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  8 10:17:25 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/syn_CP_removal/xsim_script.tcl
# xsim {syn_CP_removal} -autoloadwcfg -tclbatch {syn_CP_removal.tcl}
Time resolution is 1 ps
source syn_CP_removal.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "17650000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 17770 ns : File "/mnt/HLSNAS/g110064539/CP_src/CP/project/solution1/sim/verilog/syn_CP_removal.autotb.v" Line 355
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep  8 10:17:35 2022...
>> Start test!
CP Insertion
------------------------
0 : in_r = 4136 in_i = 15213
1 : in_r = 6310 in_i = 27213
2 : in_r = 1918 in_i = 17283
3 : in_r = 15136 in_i = 28106
4 : in_r = 21374 in_i = 9912
5 : in_r = 911 in_i = 22269
6 : in_r = 27077 in_i = 4585
7 : in_r = 17034 in_i = 15287
8 : in_r = 25551 in_i = 8705
9 : in_r = 12394 in_i = 20615
10 : in_r = 28005 in_i = 2104
11 : in_r = 15530 in_i = 31026
12 : in_r = 15273 in_i = 11225
13 : in_r = 21801 in_i = 22142
14 : in_r = 2502 in_i = 12736
15 : in_r = 32558 in_i = 6639
16 : in_r = 27949 in_i = 6100
17 : in_r = 1084 in_i = 29867
18 : in_r = 23383 in_i = 16221
19 : in_r = 25206 in_i = 11989
20 : in_r = 26133 in_i = 26117
21 : in_r = 1491 in_i = 20442
22 : in_r = 30703 in_i = 18525
23 : in_r = 2962 in_i = 23487
24 : in_r = 27230 in_i = 15357
25 : in_r = 11334 in_i = 22467
26 : in_r = 17462 in_i = 26865
27 : in_r = 20726 in_i = 32735
28 : in_r = 5322 in_i = 9760
29 : in_r = 22110 in_i = 7824
30 : in_r = 22496 in_i = 21900
31 : in_r = 14463 in_i = 17678
32 : in_r = 28000 in_i = 15548
33 : in_r = 14778 in_i = 18616
34 : in_r = 31770 in_i = 7216
35 : in_r = 30605 in_i = 25135
36 : in_r = 566 in_i = 32096
37 : in_r = 12810 in_i = 31270
38 : in_r = 17854 in_i = 15773
39 : in_r = 21989 in_i = 12316
40 : in_r = 31131 in_i = 556
41 : in_r = 2016 in_i = 15825
42 : in_r = 27421 in_i = 22743
43 : in_r = 15793 in_i = 32743
44 : in_r = 32503 in_i = 5136
45 : in_r = 7800 in_i = 22232
46 : in_r = 27037 in_i = 22264
47 : in_r = 7142 in_i = 22270
48 : in_r = 5044 in_i = 21920
49 : in_r = 8118 in_i = 4046
50 : in_r = 29137 in_i = 5955
51 : in_r = 29182 in_i = 29703
52 : in_r = 5284 in_i = 9225
53 : in_r = 28206 in_i = 23138
54 : in_r = 24999 in_i = 17427
55 : in_r = 2687 in_i = 23362
56 : in_r = 17983 in_i = 4704
57 : in_r = 6420 in_i = 12636
58 : in_r = 27447 in_i = 22214
59 : in_r = 12612 in_i = 27183
60 : in_r = 27351 in_i = 20412
61 : in_r = 16647 in_i = 21620
62 : in_r = 9909 in_i = 23790
63 : in_r = 11122 in_i = 14954
64 : in_r = 12942 in_i = 19241
65 : in_r = 19001 in_i = 9311
66 : in_r = 25197 in_i = 15415
67 : in_r = 6247 in_i = 30481
68 : in_r = 24641 in_i = 1685
69 : in_r = 20852 in_i = 16873
70 : in_r = 19113 in_i = 23540
71 : in_r = 7467 in_i = 4328
72 : in_r = 28244 in_i = 13888
73 : in_r = 16965 in_i = 22924
74 : in_r = 3335 in_i = 29577
75 : in_r = 17340 in_i = 30686
76 : in_r = 17222 in_i = 1220
77 : in_r = 19539 in_i = 27131
78 : in_r = 25010 in_i = 30662
79 : in_r = 9317 in_i = 5184
80 : in_r = 17135 in_i = 28318
81 : in_r = 14496 in_i = 9564
82 : in_r = 10966 in_i = 20744
83 : in_r = 7278 in_i = 2840
84 : in_r = 22429 in_i = 28131
85 : in_r = 19713 in_i = 8775
86 : in_r = 18903 in_i = 27181
87 : in_r = 13103 in_i = 14379
88 : in_r = 8302 in_i = 30068
89 : in_r = 4536 in_i = 11637
90 : in_r = 26878 in_i = 21876
91 : in_r = 9555 in_i = 11332
92 : in_r = 23096 in_i = 29094
93 : in_r = 5696 in_i = 15338
94 : in_r = 26988 in_i = 15013
95 : in_r = 20523 in_i = 11356
96 : in_r = 10564 in_i = 2251
97 : in_r = 20921 in_i = 21531
98 : in_r = 22995 in_i = 28199
99 : in_r = 24371 in_i = 12657
100 : in_r = 23563 in_i = 11317
101 : in_r = 21432 in_i = 9698
102 : in_r = 5730 in_i = 1768
103 : in_r = 24078 in_i = 14032
104 : in_r = 31837 in_i = 28614
105 : in_r = 25669 in_i = 25947
106 : in_r = 17723 in_i = 2457
107 : in_r = 4511 in_i = 8052
108 : in_r = 31552 in_i = 10208
109 : in_r = 23391 in_i = 25773
110 : in_r = 25221 in_i = 11146
111 : in_r = 4362 in_i = 3018
112 : in_r = 13398 in_i = 25283
113 : in_r = 24549 in_i = 3626
114 : in_r = 20715 in_i = 16153
115 : in_r = 16283 in_i = 11510
116 : in_r = 27470 in_i = 4948
117 : in_r = 21208 in_i = 433
118 : in_r = 6716 in_i = 12519
119 : in_r = 14466 in_i = 5785
120 : in_r = 8365 in_i = 7368
121 : in_r = 31732 in_i = 26089
122 : in_r = 9825 in_i = 3476
123 : in_r = 1373 in_i = 8610
124 : in_r = 13684 in_i = 24764
125 : in_r = 1616 in_i = 6138
126 : in_r = 3143 in_i = 5978
127 : in_r = 9157 in_i = 16541
128 : in_r = 31261 in_i = 939
129 : in_r = 20167 in_i = 19209
130 : in_r = 17092 in_i = 3683
131 : in_r = 30719 in_i = 11795
132 : in_r = 8631 in_i = 19160
133 : in_r = 12228 in_i = 15348
134 : in_r = 31680 in_i = 26695
135 : in_r = 21134 in_i = 7278
136 : in_r = 1295 in_i = 20099
137 : in_r = 599 in_i = 11120
138 : in_r = 23576 in_i = 1973
139 : in_r = 19731 in_i = 4493
140 : in_r = 26738 in_i = 21347
141 : in_r = 10631 in_i = 29881
142 : in_r = 27326 in_i = 19788
143 : in_r = 13655 in_i = 25819
144 : in_r = 20728 in_i = 1055
145 : in_r = 12261 in_i = 5052
146 : in_r = 4738 in_i = 10213
147 : in_r = 16848 in_i = 13370
148 : in_r = 29374 in_i = 29077
149 : in_r = 28719 in_i = 28286
150 : in_r = 23004 in_i = 17085
151 : in_r = 2796 in_i = 24299
152 : in_r = 4417 in_i = 3395
153 : in_r = 2652 in_i = 27993
154 : in_r = 5368 in_i = 22383
155 : in_r = 32486 in_i = 32106
156 : in_r = 10963 in_i = 10350
157 : in_r = 29220 in_i = 5521
158 : in_r = 30139 in_i = 10107
159 : in_r = 31341 in_i = 18099
160 : in_r = 11162 in_i = 10834
161 : in_r = 23152 in_i = 15901
162 : in_r = 21047 in_i = 7232
163 : in_r = 29272 in_i = 17653
164 : in_r = 3541 in_i = 25223
165 : in_r = 13171 in_i = 26545
166 : in_r = 9541 in_i = 15968
167 : in_r = 18077 in_i = 13958
168 : in_r = 19363 in_i = 20729
169 : in_r = 9184 in_i = 24732
170 : in_r = 10345 in_i = 8902
171 : in_r = 24071 in_i = 21308
172 : in_r = 19253 in_i = 20524
173 : in_r = 26830 in_i = 16624
174 : in_r = 30631 in_i = 25403
175 : in_r = 1955 in_i = 9026
176 : in_r = 3470 in_i = 25107
177 : in_r = 24928 in_i = 24517
178 : in_r = 32340 in_i = 21432
179 : in_r = 9403 in_i = 3113
180 : in_r = 13888 in_i = 22575
181 : in_r = 29659 in_i = 23430
182 : in_r = 5775 in_i = 14969
183 : in_r = 4621 in_i = 25139
184 : in_r = 2930 in_i = 13805
185 : in_r = 17103 in_i = 13276
186 : in_r = 22708 in_i = 8407
187 : in_r = 1816 in_i = 9193
188 : in_r = 28931 in_i = 28647
189 : in_r = 25818 in_i = 26795
190 : in_r = 21282 in_i = 27774
191 : in_r = 3054 in_i = 24752
192 : in_r = 20113 in_i = 27983
193 : in_r = 16502 in_i = 19686
194 : in_r = 16647 in_i = 25905
195 : in_r = 22800 in_i = 30536
196 : in_r = 15712 in_i = 19692
197 : in_r = 21199 in_i = 21488
198 : in_r = 1893 in_i = 25821
199 : in_r = 13859 in_i = 4824
200 : in_r = 6858 in_i = 30962
201 : in_r = 18100 in_i = 29567
202 : in_r = 6602 in_i = 19917
203 : in_r = 5993 in_i = 2766
204 : in_r = 15796 in_i = 31812
205 : in_r = 29561 in_i = 4311
206 : in_r = 26818 in_i = 32616
207 : in_r = 29063 in_i = 14164
208 : in_r = 27831 in_i = 12798
209 : in_r = 1082 in_i = 11711
210 : in_r = 5935 in_i = 23882
211 : in_r = 9480 in_i = 21648
212 : in_r = 10806 in_i = 30679
213 : in_r = 10368 in_i = 12699
214 : in_r = 23732 in_i = 24227
215 : in_r = 17524 in_i = 30591
216 : in_r = 22422 in_i = 2856
217 : in_r = 27391 in_i = 29025
218 : in_r = 22773 in_i = 617
219 : in_r = 31791 in_i = 5802
220 : in_r = 32429 in_i = 28585
221 : in_r = 10113 in_i = 26479
222 : in_r = 28433 in_i = 6409
223 : in_r = 7875 in_i = 23496
224 : in_r = 19207 in_i = 8958
225 : in_r = 2440 in_i = 25143
226 : in_r = 72 in_i = 11920
227 : in_r = 14023 in_i = 10879
228 : in_r = 9832 in_i = 24392
229 : in_r = 23578 in_i = 796
230 : in_r = 15852 in_i = 8334
231 : in_r = 31388 in_i = 5507
232 : in_r = 11191 in_i = 26011
233 : in_r = 1764 in_i = 1196
234 : in_r = 26629 in_i = 787
235 : in_r = 6999 in_i = 26290
236 : in_r = 29372 in_i = 17112
237 : in_r = 20002 in_i = 25038
238 : in_r = 23521 in_i = 27878
239 : in_r = 15767 in_i = 9960
240 : in_r = 4068 in_i = 18207
241 : in_r = 2335 in_i = 4141
242 : in_r = 30127 in_i = 16359
243 : in_r = 15020 in_i = 7191
244 : in_r = 7984 in_i = 5831
245 : in_r = 7988 in_i = 23836
246 : in_r = 14165 in_i = 6609
247 : in_r = 29343 in_i = 25357
248 : in_r = 32621 in_i = 31107
249 : in_r = 26554 in_i = 26482
250 : in_r = 31895 in_i = 785
251 : in_r = 20005 in_i = 28500
252 : in_r = 17897 in_i = 7239
253 : in_r = 20770 in_i = 8651
254 : in_r = 2350 in_i = 3769
255 : in_r = 18611 in_i = 6419
in finished
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
out finished
------------------------
0 : out_r = 10325 out_i = 3738
1 : out_r = 30771 out_i = 24445
2 : out_r = 26540 out_i = 10748
3 : out_r = 3261 out_i = 24573
4 : out_r = 27639 out_i = 6223
5 : out_r = 27692 out_i = 3220
6 : out_r = 6443 out_i = 21391
7 : out_r = 22057 out_i = 23835
8 : out_r = 27031 out_i = 7775
9 : out_r = 22896 out_i = 17979
10 : out_r = 15444 out_i = 8946
11 : out_r = 3719 out_i = 12641
12 : out_r = 19339 out_i = 23824
13 : out_r = 5523 out_i = 14570
14 : out_r = 10080 out_i = 29913
15 : out_r = 25208 out_i = 20405
16 : out_r = 883 out_i = 23211
17 : out_r = 12082 out_i = 27424
18 : out_r = 1192 out_i = 15343
19 : out_r = 19229 out_i = 28832
20 : out_r = 21567 out_i = 14153
21 : out_r = 32053 out_i = 28010
22 : out_r = 2777 out_i = 21342
23 : out_r = 19077 out_i = 29808
24 : out_r = 29118 out_i = 9205
25 : out_r = 15020 out_i = 11794
26 : out_r = 18152 out_i = 18740
27 : out_r = 24436 out_i = 4723
28 : out_r = 9796 out_i = 29959
29 : out_r = 19293 out_i = 19876
30 : out_r = 27104 out_i = 11734
31 : out_r = 7513 out_i = 27987
32 : out_r = 2178 out_i = 19596
33 : out_r = 22643 out_i = 3370
34 : out_r = 2172 out_i = 9105
35 : out_r = 32203 out_i = 23739
36 : out_r = 23259 out_i = 31488
37 : out_r = 18981 out_i = 26036
38 : out_r = 20062 out_i = 5291
39 : out_r = 23076 out_i = 16412
40 : out_r = 14497 out_i = 5329
41 : out_r = 28207 out_i = 32649
42 : out_r = 24069 out_i = 19875
43 : out_r = 4605 out_i = 1097
44 : out_r = 17066 out_i = 23898
45 : out_r = 20974 out_i = 11402
46 : out_r = 2865 out_i = 28488
47 : out_r = 6622 out_i = 5043
48 : out_r = 15317 out_i = 29266
49 : out_r = 8414 out_i = 17490
50 : out_r = 5603 out_i = 7849
51 : out_r = 8461 out_i = 28862
52 : out_r = 6569 out_i = 27443
53 : out_r = 22131 out_i = 26632
54 : out_r = 32735 out_i = 12440
55 : out_r = 10277 out_i = 14464
56 : out_r = 17769 out_i = 5717
57 : out_r = 14346 out_i = 9070
58 : out_r = 25592 out_i = 18951
59 : out_r = 10168 out_i = 9891
60 : out_r = 10082 out_i = 31142
61 : out_r = 21293 out_i = 12947
62 : out_r = 26863 out_i = 27916
63 : out_r = 17990 out_i = 9412
64 : out_r = 24414 out_i = 26405
65 : out_r = 26902 out_i = 30018
66 : out_r = 1486 out_i = 2596
67 : out_r = 26112 out_i = 8056
68 : out_r = 30040 out_i = 15476
69 : out_r = 1921 out_i = 30007
70 : out_r = 27916 out_i = 12198
71 : out_r = 11704 out_i = 12917
72 : out_r = 17916 out_i = 26050
73 : out_r = 21987 out_i = 10740
74 : out_r = 12234 out_i = 32155
75 : out_r = 20631 out_i = 22316
76 : out_r = 30530 out_i = 9157
77 : out_r = 2496 out_i = 24625
78 : out_r = 4305 out_i = 20487
79 : out_r = 1270 out_i = 28720
80 : out_r = 14124 out_i = 28173
81 : out_r = 25970 out_i = 15611
82 : out_r = 30769 out_i = 19315
83 : out_r = 23667 out_i = 28041
84 : out_r = 2023 out_i = 25589
85 : out_r = 25280 out_i = 29939
86 : out_r = 5019 out_i = 4216
87 : out_r = 10088 out_i = 22935
88 : out_r = 30267 out_i = 32076
89 : out_r = 908 out_i = 9733
90 : out_r = 31464 out_i = 21540
91 : out_r = 32049 out_i = 29226
92 : out_r = 30697 out_i = 1778
93 : out_r = 21084 out_i = 2234
94 : out_r = 22265 out_i = 22355
95 : out_r = 30954 out_i = 3621
96 : out_r = 17760 out_i = 24157
97 : out_r = 19232 out_i = 15761
98 : out_r = 10704 out_i = 10132
99 : out_r = 11035 out_i = 12727
100 : out_r = 2953 out_i = 3548
101 : out_r = 9898 out_i = 7973
102 : out_r = 7764 out_i = 19987
103 : out_r = 30909 out_i = 5264
104 : out_r = 19295 out_i = 31818
105 : out_r = 14997 out_i = 17991
106 : out_r = 20590 out_i = 14279
107 : out_r = 14450 out_i = 18519
108 : out_r = 16057 out_i = 2767
109 : out_r = 20754 out_i = 5555
110 : out_r = 25123 out_i = 18941
111 : out_r = 9177 out_i = 10115
112 : out_r = 10330 out_i = 28409
113 : out_r = 25877 out_i = 21035
114 : out_r = 5774 out_i = 4144
115 : out_r = 994 out_i = 8728
116 : out_r = 7692 out_i = 10893
117 : out_r = 16701 out_i = 15457
118 : out_r = 30880 out_i = 14843
119 : out_r = 20722 out_i = 17408
120 : out_r = 13893 out_i = 2951
121 : out_r = 2632 out_i = 1715
122 : out_r = 17231 out_i = 17083
123 : out_r = 20235 out_i = 521
124 : out_r = 19851 out_i = 8221
125 : out_r = 6076 out_i = 12206
126 : out_r = 27163 out_i = 15253
127 : out_r = 22321 out_i = 4726
128 : out_r = 10895 out_i = 15431
129 : out_r = 25761 out_i = 16669
130 : out_r = 19575 out_i = 26755
131 : out_r = 25397 out_i = 27268
132 : out_r = 4881 out_i = 9331
133 : out_r = 9958 out_i = 2994
134 : out_r = 24174 out_i = 30680
135 : out_r = 20402 out_i = 5299
136 : out_r = 864 out_i = 23035
137 : out_r = 7015 out_i = 18095
138 : out_r = 7350 out_i = 27250
139 : out_r = 18616 out_i = 27202
140 : out_r = 2704 out_i = 24692
141 : out_r = 6640 out_i = 29867
142 : out_r = 7178 out_i = 28961
143 : out_r = 1825 out_i = 18073
144 : out_r = 11625 out_i = 27586
145 : out_r = 1975 out_i = 31200
146 : out_r = 21574 out_i = 27372
147 : out_r = 25701 out_i = 26455
148 : out_r = 3935 out_i = 2892
149 : out_r = 29449 out_i = 28110
150 : out_r = 805 out_i = 17084
151 : out_r = 641 out_i = 1669
152 : out_r = 7352 out_i = 7656
153 : out_r = 19765 out_i = 14703
154 : out_r = 2139 out_i = 5613
155 : out_r = 9137 out_i = 4843
156 : out_r = 30306 out_i = 15777
157 : out_r = 1942 out_i = 4716
158 : out_r = 11971 out_i = 3767
159 : out_r = 22790 out_i = 23596
160 : out_r = 31354 out_i = 24765
161 : out_r = 22029 out_i = 20161
162 : out_r = 19370 out_i = 14963
163 : out_r = 13848 out_i = 23306
164 : out_r = 17855 out_i = 10530
165 : out_r = 18648 out_i = 18660
166 : out_r = 27614 out_i = 19290
167 : out_r = 20330 out_i = 2199
168 : out_r = 26946 out_i = 7327
169 : out_r = 16902 out_i = 29085
170 : out_r = 12940 out_i = 26039
171 : out_r = 1160 out_i = 10479
172 : out_r = 9048 out_i = 3103
173 : out_r = 15196 out_i = 21019
174 : out_r = 6871 out_i = 5219
175 : out_r = 11848 out_i = 5458
176 : out_r = 29984 out_i = 1109
177 : out_r = 25619 out_i = 16586
178 : out_r = 16072 out_i = 6699
179 : out_r = 7124 out_i = 1160
180 : out_r = 17230 out_i = 25773
181 : out_r = 19821 out_i = 12077
182 : out_r = 12295 out_i = 7383
183 : out_r = 14276 out_i = 6473
184 : out_r = 14710 out_i = 31178
185 : out_r = 2791 out_i = 27651
186 : out_r = 24449 out_i = 3952
187 : out_r = 5363 out_i = 730
188 : out_r = 7056 out_i = 20559
189 : out_r = 21750 out_i = 13927
190 : out_r = 25778 out_i = 830
191 : out_r = 19385 out_i = 22995
192 : out_r = 1940 out_i = 12236
193 : out_r = 6814 out_i = 18013
194 : out_r = 18936 out_i = 13938
195 : out_r = 19173 out_i = 3398
196 : out_r = 6943 out_i = 6226
197 : out_r = 15475 out_i = 19238
198 : out_r = 13610 out_i = 29751
199 : out_r = 25712 out_i = 28320
200 : out_r = 28161 out_i = 28504
201 : out_r = 23204 out_i = 19843
202 : out_r = 32457 out_i = 28567
203 : out_r = 20573 out_i = 6746
204 : out_r = 16359 out_i = 9555
205 : out_r = 20673 out_i = 9370
206 : out_r = 10386 out_i = 7291
207 : out_r = 32365 out_i = 12326
208 : out_r = 19528 out_i = 6411
209 : out_r = 30339 out_i = 5696
210 : out_r = 20350 out_i = 16745
211 : out_r = 9095 out_i = 27294
212 : out_r = 22971 out_i = 24570
213 : out_r = 13765 out_i = 3813
214 : out_r = 21554 out_i = 6709
215 : out_r = 32134 out_i = 16948
216 : out_r = 2446 out_i = 22570
217 : out_r = 4023 out_i = 2136
218 : out_r = 18370 out_i = 24597
219 : out_r = 8882 out_i = 1961
220 : out_r = 1385 out_i = 29556
221 : out_r = 11331 out_i = 11771
222 : out_r = 4079 out_i = 10929
223 : out_r = 24098 out_i = 23607
224 : out_r = 17340 out_i = 21670
225 : out_r = 29304 out_i = 4922
226 : out_r = 5647 out_i = 5632
227 : out_r = 32217 out_i = 28619
228 : out_r = 30202 out_i = 13214
229 : out_r = 32433 out_i = 18989
230 : out_r = 19924 out_i = 31799
231 : out_r = 3169 out_i = 22370
232 : out_r = 21602 out_i = 7193
233 : out_r = 24507 out_i = 7204
234 : out_r = 31791 out_i = 621
235 : out_r = 9166 out_i = 408
236 : out_r = 30177 out_i = 20498
237 : out_r = 12180 out_i = 1489
238 : out_r = 31427 out_i = 3510
239 : out_r = 25097 out_i = 15999
240 : out_r = 25181 out_i = 21634
241 : out_r = 20922 out_i = 30828
242 : out_r = 27266 out_i = 20371
243 : out_r = 26679 out_i = 24701
244 : out_r = 818 out_i = 26344
245 : out_r = 10922 out_i = 20742
246 : out_r = 25376 out_i = 14092
247 : out_r = 10344 out_i = 14211
248 : out_r = 21286 out_i = 2084
249 : out_r = 21416 out_i = 20309
250 : out_r = 2705 out_i = 30582
251 : out_r = 20718 out_i = 115
252 : out_r = 18312 out_i = 130
253 : out_r = 1605 out_i = 16971
254 : out_r = 3641 out_i = 26702
255 : out_r = 203 out_i = 28822
>> Finish test!
