// Seed: 3375655528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16;
  assign id_9 = 1'b0 - 1'b0;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4
    , id_40,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    input wand id_9,
    output supply1 id_10,
    output uwire id_11,
    input wor id_12,
    input wire id_13,
    output uwire id_14,
    output supply0 id_15
    , id_41,
    output wire id_16,
    input wand id_17,
    output tri0 id_18,
    output tri0 id_19,
    output supply0 id_20,
    input wor id_21,
    input tri0 id_22,
    input tri id_23,
    output supply1 id_24,
    output tri0 id_25,
    input wor id_26,
    output tri1 id_27,
    input supply0 id_28,
    output tri0 id_29,
    output wand id_30,
    input wire id_31,
    output wire id_32,
    input tri0 id_33,
    input tri1 id_34,
    input uwire id_35,
    input tri0 id_36,
    input tri1 id_37,
    output tri id_38
);
  assign id_30 = 1;
  module_0(
      id_41,
      id_40,
      id_41,
      id_41,
      id_40,
      id_41,
      id_41,
      id_41,
      id_41,
      id_40,
      id_41,
      id_41,
      id_41,
      id_40,
      id_40
  );
endmodule
