<module name="MCU_FSS0_HPB_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCU_FSS0_HPB0_SS_REVISION_REG" acronym="MCU_FSS0_HPB0_SS_REVISION_REG" offset="0x0" width="32" description="Revision Register The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="MODID" width="16" begin="31" end="16" resetval="0x6860" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x18" description="RTL Revision" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_SS_DLL_STAT_REG" acronym="MCU_FSS0_HPB0_SS_DLL_STAT_REG" offset="0x4" width="32" description="DLL Status Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MDLL_CODE" width="9" begin="10" end="2" resetval="0x0" description="MDLL Code The slave delay line length that is currently enabled is determined by the MDLL Code value." range="" rwaccess="R"/>
    <bitfield id="MDLL_CODE_VALID" width="1" begin="1" end="1" resetval="0x0" description="MDLL Code Valid" range="" rwaccess="R"/>
    <bitfield id="MDLL_LOCK" width="1" begin="0" end="0" resetval="0x0" description="MDLL Lock When this bit is set, it indicates that the master delay line in the MDLL is locked." range="" rwaccess="R"/>
  </register>
</module>
