
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423477                       # Number of seconds simulated
sim_ticks                                423477327500                       # Number of ticks simulated
final_tick                               923577407500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315202                       # Simulator instruction rate (inst/s)
host_op_rate                                   315202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44493669                       # Simulator tick rate (ticks/s)
host_mem_usage                                2337196                       # Number of bytes of host memory used
host_seconds                                  9517.70                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       173952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3596480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3770432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       173952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        173952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3065024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3065024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        56195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       410771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8492733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8903504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       410771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           410771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7237752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7237752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7237752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       410771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8492733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16141256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       58913                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      47891                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     58913                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    47891                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    3770432                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 3065024                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              3770432                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              3065024                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                3820                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3703                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3273                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3837                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3836                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3303                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3262                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                3522                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                3791                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3286                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3206                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3594                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4097                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4510                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               3852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4005                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3152                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2782                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2812                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3074                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2887                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2731                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2786                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2998                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                3040                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2939                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2825                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               3104                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3252                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3421                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3015                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3073                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  423334057000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 58913                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                47891                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   45229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.677628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.433601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.145222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           20211     46.64%     46.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10458     24.13%     70.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6896     15.91%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2002      4.62%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            888      2.05%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            881      2.03%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            365      0.84%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            290      0.67%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            218      0.50%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            193      0.45%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            110      0.25%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768             96      0.22%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             55      0.13%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             62      0.14%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             41      0.09%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            41      0.09%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            34      0.08%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            31      0.07%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            25      0.06%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            41      0.09%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            24      0.06%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            53      0.12%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            49      0.11%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            93      0.21%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            13      0.03%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            18      0.04%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            15      0.03%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            35      0.08%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            13      0.03%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             8      0.02%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             4      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            19      0.04%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             3      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             3      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             4      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304             9      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             3      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             1      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             4      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             4      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             3      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             3      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43335                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1717792250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3086193500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  294485000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1073916250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29166.04                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18233.80                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52399.84                       # Average memory access latency
system.mem_ctrls.avgRdBW                         8.90                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         7.24                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 8.90                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 7.24                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.05                       # Average write queue length over time
system.mem_ctrls.readRowHits                    42787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3963653.58                       # Average gap between requests
system.membus.throughput                     16141256                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               27397                       # Transaction distribution
system.membus.trans_dist::ReadResp              27397                       # Transaction distribution
system.membus.trans_dist::Writeback             47891                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31516                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31516                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       165717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 165717                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      6835456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             6835456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                6835456                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           244966000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          279259000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       195963162                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139681735                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4904046                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137651044                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128566000                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.399945                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22160371                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33100                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            626974130                       # DTB read hits
system.switch_cpus.dtb.read_misses             636772                       # DTB read misses
system.switch_cpus.dtb.read_acv                   195                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627610902                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160012856                       # DTB write hits
system.switch_cpus.dtb.write_misses            114421                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160127277                       # DTB write accesses
system.switch_cpus.dtb.data_hits            786986986                       # DTB hits
system.switch_cpus.dtb.data_misses             751193                       # DTB misses
system.switch_cpus.dtb.data_acv                   195                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787738179                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250164350                       # ITB hits
system.switch_cpus.itb.fetch_misses              3600                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250167950                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                846954655                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255811410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2226986563                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           195963162                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150726371                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383543233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21284567                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      189190786                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19630                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250164350                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1798650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    844402161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.637353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.380031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        460858928     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36727235      4.35%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34530297      4.09%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22154432      2.62%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36029431      4.27%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16927878      2.00%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19239039      2.28%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32935278      3.90%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        184999643     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    844402161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231374                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.629405                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        284342781                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     164194468                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         352988160                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27225080                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15651671                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23636274                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        201918                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2207507260                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        257201                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15651671                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        297912872                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6065685                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96665637                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366824719                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61281576                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2189867917                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1346                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139943                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      46306265                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1801585296                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3073400357                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3027156544                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46243813                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        117814621                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249356                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          567                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         169225320                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    637864582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166673295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27135239                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17758943                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2115470310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2074824773                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1061642                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114669892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     76749702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    844402161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.457152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    193003461     22.86%     22.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    127968483     15.15%     38.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    138085468     16.35%     54.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128715277     15.24%     69.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100247176     11.87%     81.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83526263      9.89%     91.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47616062      5.64%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21696636      2.57%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3543335      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    844402161                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5599488     24.20%     24.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1998      0.01%     24.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           754      0.00%     24.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1219      0.01%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           132      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          996      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            11      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          180      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13817248     59.71%     83.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3717233     16.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1247797080     60.14%     60.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9403376      0.45%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12036287      0.58%     61.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       389554      0.02%     61.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6514004      0.31%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       191545      0.01%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2061928      0.10%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          396      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631451556     30.43%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160864602      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2074824773                       # Type of FU issued
system.switch_cpus.iq.rate                   2.449747                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23139259                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011152                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4948222420                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2194175651                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2021966996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70030187                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36170511                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34818339                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2058789497                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35060090                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24684283                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30217862                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       141697                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       207657                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9662761                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2661                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33217                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15651671                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1579389                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         33826                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2158307949                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2635929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     637864582                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166673295                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          566                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          5117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       207657                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3436660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1640727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5077387                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2064853699                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627622186                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9971073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42836542                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787749543                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180755185                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160127357                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.437974                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2059760526                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2056785335                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276161842                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1536419110                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.428448                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830608                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    106566080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4718870                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    828750490                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.461241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.728606                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    275989651     33.30%     33.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    162562534     19.62%     52.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88889871     10.73%     63.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50421543      6.08%     69.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60943585      7.35%     77.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42004905      5.07%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31395492      3.79%     85.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26366913      3.18%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     90175996     10.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    828750490                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      90175996                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2879941914                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4308318871                       # The number of ROB writes
system.switch_cpus.timesIdled                   25095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2552494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423477                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423477                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.361402                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.361402                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2926557891                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1708597248                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25182520                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23526899                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4350441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               355                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               291                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.010834                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008881                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1847154813                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         941262.757499                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          941262.757499                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58914                       # number of replacements
system.l2.tags.tagsinuse                 32104.466530                       # Cycle average of tags in use
system.l2.tags.total_refs                     5785041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91002                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.570482                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22831.655744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1176.308617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6509.423183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        952.453788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        634.625199                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.696767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.198652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.019367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979751                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       422992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1925501                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2348493                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2439249                       # number of Writeback hits
system.l2.Writeback_hits::total               2439249                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       905730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                905730                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        422992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2831231                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3254223                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       422992                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2831231                       # number of overall hits
system.l2.overall_hits::total                 3254223                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2718                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        24679                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27397                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        31516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31516                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        56195                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58913                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2718                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        56195                       # number of overall misses
system.l2.overall_misses::total                 58913                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    213049750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1810915000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2023964750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3039178750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3039178750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    213049750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4850093750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5063143500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    213049750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4850093750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5063143500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       425710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1950180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2375890                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2439249                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2439249                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       937246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            937246                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       425710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2887426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3313136                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       425710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2887426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3313136                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011531                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033626                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017782                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017782                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78384.749816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 73378.783581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73875.415191                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96432.883297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96432.883297                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78384.749816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86308.279206                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85942.720622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78384.749816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86308.279206                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85942.720622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47891                       # number of writebacks
system.l2.writebacks::total                     47891                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        24679                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27397                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        31516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31516                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        56195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        56195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58913                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    181839250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1527517000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1709356250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2677443250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2677443250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    181839250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4204960250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4386799500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    181839250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4204960250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4386799500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011531                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033626                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017782                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66901.857984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61895.417156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62392.095850                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84955.046643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84955.046643                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66901.857984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74828.014058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74462.334290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66901.857984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74828.014058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74462.334290                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   869356048                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2375890                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2375890                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2439249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           937246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          937245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       851420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8214100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9065520                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27245440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    340907136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          368152576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             368152576                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5315441500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         640203522                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4344635932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1847154814                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6521784.557128                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6521784.557128                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            425710                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378309677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            426734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            886.523401                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   952.159430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    71.840570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.929843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.070157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    249736751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       249736751                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    249736751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        249736751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    249736751                       # number of overall hits
system.cpu.icache.overall_hits::total       249736751                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       427598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        427598                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       427598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         427598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       427598                       # number of overall misses
system.cpu.icache.overall_misses::total        427598                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2420188229                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2420188229                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2420188229                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2420188229                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2420188229                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2420188229                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250164349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250164349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250164349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250164349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250164349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250164349                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001709                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001709                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5659.961527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5659.961527                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5659.961527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5659.961527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5659.961527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5659.961527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1769                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.038462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1888                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1888                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       425710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       425710                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       425710                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       425710                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       425710                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       425710                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1495577478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1495577478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1495577478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1495577478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1495577478                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1495577478                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3513.136826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3513.136826                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3513.136826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3513.136826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3513.136826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3513.136826                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1847154815                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 17357018.665796                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17357018.665796                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2887425                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           755212398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2888447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.459670                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1020.201469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.798531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.996290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599115184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599115184                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155113278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155113278                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          490                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754228462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754228462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754228462                       # number of overall hits
system.cpu.dcache.overall_hits::total       754228462                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3148447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3148447                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1896764                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1896764                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5045211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5045211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5045211                       # number of overall misses
system.cpu.dcache.overall_misses::total       5045211                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  18794131682                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18794131682                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  19034423123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19034423123                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  37828554805                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37828554805                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  37828554805                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37828554805                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602263631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602263631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759273673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759273673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759273673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759273673                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012081                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010101                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010101                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006645                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5969.333987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5969.333987                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10035.208979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10035.208979                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7497.913329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7497.913329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7497.913329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7497.913329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       258903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.747563                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.050000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2439249                       # number of writebacks
system.cpu.dcache.writebacks::total           2439249                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1198145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1198145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       959644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       959644                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2157789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2157789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2157789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2157789                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1950302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1950302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       937120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       937120                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2887422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2887422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2887422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2887422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7980916816                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7980916816                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5965128609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5965128609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  13946045425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13946045425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  13946045425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13946045425                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4092.144097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4092.144097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6365.383952                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6365.383952                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4829.929752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4829.929752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4829.929752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4829.929752                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
