#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe867c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe87ae0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0xe7fe70 .functor NOT 1, L_0xebc0e0, C4<0>, C4<0>, C4<0>;
L_0xebbeb0 .functor XOR 1, L_0xebbd50, L_0xebbe10, C4<0>, C4<0>;
L_0xebc020 .functor XOR 1, L_0xebbeb0, L_0xebbf50, C4<0>, C4<0>;
v0xeba8d0_0 .net *"_ivl_10", 0 0, L_0xebbf50;  1 drivers
v0xeba9d0_0 .net *"_ivl_12", 0 0, L_0xebc020;  1 drivers
v0xebaab0_0 .net *"_ivl_2", 0 0, L_0xebbc90;  1 drivers
v0xebaba0_0 .net *"_ivl_4", 0 0, L_0xebbd50;  1 drivers
v0xebac80_0 .net *"_ivl_6", 0 0, L_0xebbe10;  1 drivers
v0xebadb0_0 .net *"_ivl_8", 0 0, L_0xebbeb0;  1 drivers
v0xebae90_0 .var "clk", 0 0;
v0xebaf30_0 .var/2u "stats1", 159 0;
v0xebaff0_0 .var/2u "strobe", 0 0;
v0xebb140_0 .net "tb_match", 0 0, L_0xebc0e0;  1 drivers
v0xebb200_0 .net "tb_mismatch", 0 0, L_0xe7fe70;  1 drivers
v0xebb2c0_0 .net "wavedrom_enable", 0 0, v0xeb8fb0_0;  1 drivers
v0xebb390_0 .net "wavedrom_title", 511 0, v0xeb9070_0;  1 drivers
v0xebb460_0 .net "x", 0 0, v0xeb9130_0;  1 drivers
v0xebb500_0 .net "y", 0 0, v0xeb91d0_0;  1 drivers
v0xebb5a0_0 .net "z_dut", 0 0, L_0xebbbe0;  1 drivers
v0xebb640_0 .net "z_ref", 0 0, L_0xe85cc0;  1 drivers
L_0xebbc90 .concat [ 1 0 0 0], L_0xe85cc0;
L_0xebbd50 .concat [ 1 0 0 0], L_0xe85cc0;
L_0xebbe10 .concat [ 1 0 0 0], L_0xebbbe0;
L_0xebbf50 .concat [ 1 0 0 0], L_0xe85cc0;
L_0xebc0e0 .cmp/eeq 1, L_0xebbc90, L_0xebc020;
S_0xe87c70 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0xe87ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xe943f0 .functor XOR 1, v0xeb9130_0, v0xeb91d0_0, C4<0>, C4<0>;
L_0xe85cc0 .functor NOT 1, L_0xe943f0, C4<0>, C4<0>, C4<0>;
v0xe85ec0_0 .net *"_ivl_0", 0 0, L_0xe943f0;  1 drivers
v0xe85f60_0 .net "x", 0 0, v0xeb9130_0;  alias, 1 drivers
v0xe7f5d0_0 .net "y", 0 0, v0xeb91d0_0;  alias, 1 drivers
v0xe7f900_0 .net "z", 0 0, L_0xe85cc0;  alias, 1 drivers
S_0xeb8840 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0xe87ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xe7ff80_0 .net "clk", 0 0, v0xebae90_0;  1 drivers
v0xeb8fb0_0 .var "wavedrom_enable", 0 0;
v0xeb9070_0 .var "wavedrom_title", 511 0;
v0xeb9130_0 .var "x", 0 0;
v0xeb91d0_0 .var "y", 0 0;
E_0xe8e040/0 .event negedge, v0xe7ff80_0;
E_0xe8e040/1 .event posedge, v0xe7ff80_0;
E_0xe8e040 .event/or E_0xe8e040/0, E_0xe8e040/1;
E_0xe8de10 .event negedge, v0xe7ff80_0;
E_0xe8e080 .event posedge, v0xe7ff80_0;
S_0xeb8b30 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0xeb8840;
 .timescale -12 -12;
v0xe7fc20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeb8d90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0xeb8840;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeb9320 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0xe87ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xeba2d0_0 .net "or_out", 0 0, L_0xebb910;  1 drivers
v0xeba3c0_0 .net "x", 0 0, v0xeb9130_0;  alias, 1 drivers
v0xeba480_0 .net "xor_out", 0 0, L_0xebb810;  1 drivers
v0xeba550_0 .net "y", 0 0, v0xeb91d0_0;  alias, 1 drivers
v0xeba680_0 .net "z", 0 0, L_0xebbbe0;  alias, 1 drivers
S_0xeb9500 .scope module, "not1" "not_gate" 4 16, 4 35 0, S_0xeb9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
L_0xebbbe0 .functor NOT 1, L_0xebb910, C4<0>, C4<0>, C4<0>;
v0xeb9770_0 .net "a", 0 0, L_0xebb910;  alias, 1 drivers
v0xeb9850_0 .net "b", 0 0, L_0xebbbe0;  alias, 1 drivers
S_0xeb9970 .scope module, "or1" "or_gate" 4 13, 4 27 0, S_0xeb9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0xebb910 .functor OR 1, v0xeb9130_0, v0xeb91d0_0, C4<0>, C4<0>;
v0xeb9b50_0 .net "a", 0 0, v0xeb9130_0;  alias, 1 drivers
v0xeb9c60_0 .net "b", 0 0, v0xeb91d0_0;  alias, 1 drivers
v0xeb9d70_0 .net "c", 0 0, L_0xebb910;  alias, 1 drivers
S_0xeb9e30 .scope module, "xor1" "xor_gate" 4 10, 4 19 0, S_0xeb9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0xebb810 .functor XOR 1, v0xeb9130_0, v0xeb91d0_0, C4<0>, C4<0>;
v0xeba040_0 .net "a", 0 0, v0xeb9130_0;  alias, 1 drivers
v0xeba0e0_0 .net "b", 0 0, v0xeb91d0_0;  alias, 1 drivers
v0xeba1a0_0 .net "c", 0 0, L_0xebb810;  alias, 1 drivers
S_0xeba720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0xe87ae0;
 .timescale -12 -12;
E_0xe779f0 .event anyedge, v0xebaff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xebaff0_0;
    %nor/r;
    %assign/vec4 v0xebaff0_0, 0;
    %wait E_0xe779f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeb8840;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xeb91d0_0, 0;
    %assign/vec4 v0xeb9130_0, 0;
    %wait E_0xe8de10;
    %wait E_0xe8e080;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xeb9130_0, 0;
    %assign/vec4 v0xeb91d0_0, 0;
    %wait E_0xe8e080;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xeb9130_0, 0;
    %assign/vec4 v0xeb91d0_0, 0;
    %wait E_0xe8e080;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xeb9130_0, 0;
    %assign/vec4 v0xeb91d0_0, 0;
    %wait E_0xe8e080;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xeb9130_0, 0;
    %assign/vec4 v0xeb91d0_0, 0;
    %wait E_0xe8de10;
    %fork TD_tb.stim1.wavedrom_stop, S_0xeb8d90;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8e040;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xeb91d0_0, 0;
    %assign/vec4 v0xeb9130_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe87ae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xebaff0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe87ae0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xebae90_0;
    %inv;
    %store/vec4 v0xebae90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe87ae0;
T_6 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7ff80_0, v0xebb200_0, v0xebb460_0, v0xebb500_0, v0xebb640_0, v0xebb5a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe87ae0;
T_7 ;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.1 ;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe87ae0;
T_8 ;
    %wait E_0xe8e040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebaf30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebaf30_0, 4, 32;
    %load/vec4 v0xebb140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebaf30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xebaf30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebaf30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xebb640_0;
    %load/vec4 v0xebb640_0;
    %load/vec4 v0xebb5a0_0;
    %xor;
    %load/vec4 v0xebb640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebaf30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xebaf30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xebaf30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/mt2015_q4b/iter0/response7/top_module.sv";
