// Seed: 3342117414
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  always @(posedge 1'b0) id_5 <= id_3;
  logic id_7;
endmodule
module module_1 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
    , id_7
);
  always @(negedge id_7 or negedge id_3) id_2 = 1'd0;
  always @(1 or posedge 1) begin
    id_5 = 1'd0;
  end
  logic id_8;
  assign id_5 = id_0;
  assign id_5 = 1'b0;
  logic id_9;
  logic id_10;
  type_14(
      id_8, id_2
  ); timeunit 1ps / 1ps;
endmodule
