Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Tue Dec  4 17:30:02 2018
| Host         : DalleVostro01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file labo_adder4b_sol_timing_summary_routed.rpt -pb labo_adder4b_sol_timing_summary_routed.pb -rpx labo_adder4b_sol_timing_summary_routed.rpx -warn_on_violation
| Design       : labo_adder4b_sol
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: inst_synch/d_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.964        0.000                      0                   99        0.156        0.000                      0                   99        3.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.964        0.000                      0                   99        0.156        0.000                      0                   99        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.031%)  route 2.711ns (77.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.802     8.819    inst_synch/ValueCounter100Hz
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    12.782    inst_synch/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.031%)  route 2.711ns (77.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.802     8.819    inst_synch/ValueCounter100Hz
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    12.782    inst_synch/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.031%)  route 2.711ns (77.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.802     8.819    inst_synch/ValueCounter100Hz
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[8]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    12.782    inst_synch/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.766ns (22.031%)  route 2.711ns (77.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.802     8.819    inst_synch/ValueCounter100Hz
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[9]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y48         FDRE (Setup_fdre_C_R)       -0.524    12.782    inst_synch/ValueCounter100Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.766ns (22.346%)  route 2.662ns (77.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.753     8.770    inst_synch/ValueCounter100Hz
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[4]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.766ns (22.346%)  route 2.662ns (77.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.753     8.770    inst_synch/ValueCounter100Hz
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[5]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.766ns (22.346%)  route 2.662ns (77.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.753     8.770    inst_synch/ValueCounter100Hz
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[6]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.766ns (22.346%)  route 2.662ns (77.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.753     8.770    inst_synch/ValueCounter100Hz
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y47         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[7]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y47         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.766ns (22.404%)  route 2.653ns (77.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.744     8.761    inst_synch/ValueCounter100Hz
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[12]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter100Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.766ns (22.404%)  route 2.653ns (77.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.673     5.342    inst_synch/sysclk
    SLICE_X24Y48         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  inst_synch/ValueCounter100Hz_reg[10]/Q
                         net (fo=2, routed)           1.093     6.953    inst_synch/ValueCounter100Hz_reg[10]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.077 r  inst_synch/ValueCounter100Hz[0]_i_4/O
                         net (fo=2, routed)           0.816     7.893    inst_synch/ValueCounter100Hz[0]_i_4_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.744     8.761    inst_synch/ValueCounter100Hz
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.499    12.891    inst_synch/sysclk
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[13]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    12.757    inst_synch/ValueCounter100Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X22Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter1Hz_reg[2]/Q
                         net (fo=7, routed)           0.075     1.690    inst_synch/ValueCounter1Hz_reg__0[2]
    SLICE_X23Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  inst_synch/ValueCounter1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    inst_synch/plusOp__1[5]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     1.579    inst_synch/ValueCounter1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X22Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter1Hz_reg[1]/Q
                         net (fo=8, routed)           0.109     1.724    inst_synch/ValueCounter1Hz_reg__0[1]
    SLICE_X23Y46         LUT5 (Prop_lut5_I1_O)        0.048     1.772 r  inst_synch/ValueCounter1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    inst_synch/plusOp__1[4]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[4]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.107     1.594    inst_synch/ValueCounter1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X22Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter1Hz_reg[1]/Q
                         net (fo=8, routed)           0.109     1.724    inst_synch/ValueCounter1Hz_reg__0[1]
    SLICE_X23Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  inst_synch/ValueCounter1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    inst_synch/plusOp__1[3]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.578    inst_synch/ValueCounter1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.889%)  route 0.130ns (41.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter1Hz_reg[5]/Q
                         net (fo=4, routed)           0.130     1.745    inst_synch/ValueCounter1Hz_reg__0[5]
    SLICE_X25Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  inst_synch/ValueCounter1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_synch/plusOp__1[6]
    SLICE_X25Y47         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.990    inst_synch/sysclk
    SLICE_X25Y47         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.092     1.583    inst_synch/ValueCounter1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.958%)  route 0.159ns (46.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.159     1.775    inst_synch/ValueCounter5MHz_reg__0[1]
    SLICE_X23Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  inst_synch/d_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     1.820    inst_synch/d_s5MHzInt_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  inst_synch/d_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.990    inst_synch/sysclk
    SLICE_X23Y47         FDRE                                         r  inst_synch/d_s5MHzInt_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.092     1.580    inst_synch/d_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/d_s1HzInt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s1HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.506    inst_synch/sysclk
    SLICE_X42Y46         FDRE                                         r  inst_synch/d_s1HzInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inst_synch/d_s1HzInt_reg/Q
                         net (fo=5, routed)           0.175     1.845    inst_synch/o_led_OBUF[0]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  inst_synch/d_s1HzInt_i_1/O
                         net (fo=1, routed)           0.000     1.890    inst_synch/d_s1HzInt_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  inst_synch/d_s1HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.022    inst_synch/sysclk
    SLICE_X42Y46         FDRE                                         r  inst_synch/d_s1HzInt_reg/C
                         clock pessimism             -0.516     1.506    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     1.626    inst_synch/d_s1HzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst_synch/ValueCounter100Hz_reg[2]/Q
                         net (fo=2, routed)           0.126     1.764    inst_synch/ValueCounter100Hz_reg[2]
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  inst_synch/ValueCounter100Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    inst_synch/ValueCounter100Hz_reg[0]_i_2_n_5
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.989    inst_synch/sysclk
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.134     1.608    inst_synch/ValueCounter100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  inst_synch/ValueCounter100Hz_reg[14]/Q
                         net (fo=2, routed)           0.127     1.766    inst_synch/ValueCounter100Hz_reg[14]
    SLICE_X24Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  inst_synch/ValueCounter100Hz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    inst_synch/ValueCounter100Hz_reg[12]_i_1_n_5
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.990    inst_synch/sysclk
    SLICE_X24Y49         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[14]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.134     1.609    inst_synch/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter200kHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter200kHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.058%)  route 0.174ns (42.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X25Y48         FDRE                                         r  inst_synch/ValueCounter200kHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  inst_synch/ValueCounter200kHz_reg[1]/Q
                         net (fo=7, routed)           0.174     1.777    inst_synch/ValueCounter200kHz_reg__0[1]
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.103     1.880 r  inst_synch/ValueCounter200kHz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.880    inst_synch/plusOp__0[4]
    SLICE_X25Y48         FDRE                                         r  inst_synch/ValueCounter200kHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.990    inst_synch/sysclk
    SLICE_X25Y48         FDRE                                         r  inst_synch/ValueCounter200kHz_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.107     1.582    inst_synch/ValueCounter200kHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.474    inst_synch/sysclk
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst_synch/ValueCounter100Hz_reg[2]/Q
                         net (fo=2, routed)           0.126     1.764    inst_synch/ValueCounter100Hz_reg[2]
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  inst_synch/ValueCounter100Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.910    inst_synch/ValueCounter100Hz_reg[0]_i_2_n_4
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.989    inst_synch/sysclk
    SLICE_X24Y46         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.134     1.608    inst_synch/ValueCounter100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    inst_synch/d_s1HzInt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    inst_synch/d_s1HzInt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46    inst_synch/ValueCounter100Hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y48    inst_synch/ValueCounter100Hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y49    inst_synch/ValueCounter100Hz_reg[12]/C



