{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 00:12:23 2009 " "Info: Processing started: Wed Nov 25 00:12:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider1_5 -c divider1_5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider1_5 -c divider1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider1_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/divider1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider1_5 " "Info: Found entity 1: divider1_5" {  } { { "RTL/divider1_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider1_5/RTL/divider1_5.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk_divider1_5 divider1_5.v(101) " "Error (10137): Verilog HDL Procedural Assignment error at divider1_5.v(101): object \"clk_divider1_5\" on left-hand side of assignment must have a variable data type" {  } { { "RTL/divider1_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider1_5/RTL/divider1_5.v" 101 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk_divider1_5 divider1_5.v(104) " "Error (10137): Verilog HDL Procedural Assignment error at divider1_5.v(104): object \"clk_divider1_5\" on left-hand side of assignment must have a variable data type" {  } { { "RTL/divider1_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider1_5/RTL/divider1_5.v" 104 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Allocated 135 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 00:12:24 2009 " "Error: Processing ended: Wed Nov 25 00:12:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
