   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	__NOP:
  23              	.LFB4:
  24              		.file 1 "/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h"
   1:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @version  V1.30
   5:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
   7:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @note
   8:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
  10:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @par
  11:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
  15:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @par
  16:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
  22:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  24:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  27:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
  29:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  34:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * . 
  38:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  42:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  46:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  50:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  54:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * .
  58:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
  60:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
  61:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  62:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -save */
  63:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e10  */
  64:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e530 */
  65:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e550 */
  66:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e754 */
  67:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e750 */
  68:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e528 */
  69:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*lint -e751 */
  70:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  71:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  72:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     - CMSIS version number
  75:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
  78:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
  79:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  80:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  extern "C" {
  82:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif 
  83:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  84:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  88:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  90:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  92:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
  95:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  96:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
  97:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 100:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 101:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 102:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 103:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 104:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 105:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * IO definitions
 106:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 107:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 109:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 110:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #else
 113:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 115:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 118:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 119:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 120:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*******************************************************************************
 121:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  ******************************************************************************/
 123:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  @{
 125:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** */
 126:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 127:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 128:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 131:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 132:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 133:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 134:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 150:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 151:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 154:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 155:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 156:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 157:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 178:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 182:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 185:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 188:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 191:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 195:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 198:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 201:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 204:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 207:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 210:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 213:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 216:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 219:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 222:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 226:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 229:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 233:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 236:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 239:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 242:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 245:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 248:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 251:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 255:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 258:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 261:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 265:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 268:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 271:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 274:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 277:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 280:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 284:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 287:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 290:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 293:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 296:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 299:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 302:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 305:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 308:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 311:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****                                      
 314:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 317:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 320:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 323:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 327:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 330:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 333:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 337:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 340:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 343:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 347:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 350:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 353:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 356:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 360:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 361:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 364:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 365:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 366:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 367:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } SysTick_Type;
 372:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 373:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 377:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 380:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 383:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 386:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 390:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 394:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 398:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 401:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 405:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 406:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 409:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 410:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 411:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 412:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __O  union  
 413:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   {
 414:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 446:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 450:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 454:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 457:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 460:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 463:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 466:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 469:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 472:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 475:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 479:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 483:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 487:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 491:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 494:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 498:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 499:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 502:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 503:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 504:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 505:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #else
 510:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 512:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 514:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 518:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 522:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 525:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 529:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 530:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 534:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 535:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 536:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 537:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 550:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 554:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 557:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 560:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 564:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 567:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 570:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 574:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 578:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 581:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 584:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 588:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 591:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 594:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 597:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 600:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 603:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 606:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 609:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 612:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 614:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 615:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 616:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   @{
 619:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 620:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** typedef struct
 621:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 622:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 628:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 632:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 635:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 638:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 641:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 644:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 647:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 650:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 653:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 656:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 659:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 662:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 665:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 669:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 672:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 676:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 679:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 682:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 685:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 688:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 691:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 694:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 697:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 700:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 703:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 706:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 709:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 713:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 714:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 722:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 729:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 733:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 734:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 736:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 737:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /*******************************************************************************
 738:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 741:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 745:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 749:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 753:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 757:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif
 758:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 759:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 760:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 762:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 765:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 768:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 784:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 785:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 790:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 791:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 792:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 794:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 796:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 798:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 800:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 801:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 803:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 805:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 808:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 810:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 811:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 813:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 815:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Cortex processor register
 817:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 818:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 820:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 821:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 823:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 825:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 828:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 830:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 831:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 833:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return         reversed value
 835:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 836:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 838:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 840:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 841:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 843:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return         reversed value
 845:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 846:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 848:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 850:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 851:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 853:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 854:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 856:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 858:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 860:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 861:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 863:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return BasePriority
 864:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 865:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 867:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 869:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 870:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 872:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 874:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the base priority register
 875:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 876:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 878:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 879:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 881:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return PriMask
 882:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 883:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 885:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 887:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 888:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 890:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 892:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 894:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 896:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 897:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 899:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return FaultMask
 900:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 901:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 903:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 905:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 906:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 908:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 910:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 912:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 914:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 915:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * 
 917:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return Control value
 918:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 919:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 921:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 923:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 924:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 926:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 928:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the control register
 929:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 930:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 932:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 934:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 935:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 937:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 939:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 941:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 942:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 944:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return BasePriority
 945:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 946:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 948:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 950:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
 953:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 954:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 955:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 957:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 959:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the base priority register
 960:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 961:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 963:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
 966:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 967:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 968:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 970:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return PriMask
 971:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 972:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 974:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 976:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   return(__regPriMask);
 978:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
 979:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 980:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 981:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 983:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 985:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
 987:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
 989:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
 992:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
 993:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
 994:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 996:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return FaultMask
 997:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
 998:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1000:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
1002:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
1005:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1006:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1007:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1009:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1011:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1013:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
1015:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
1018:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1019:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1020:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * 
1022:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return Control value
1023:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1024:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1026:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
1028:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   return(__regControl);
1030:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
1031:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1032:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1033:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1035:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1037:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Set the control register
1038:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1039:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** {
1041:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****   __regControl = control;
1043:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** }
1044:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1045:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1047:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1048:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1049:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1052:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1055:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1058:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1064:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1076:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1077:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1078:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1080:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1082:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1084:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1086:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1087:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1089:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1091:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1094:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1096:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1097:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1099:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1101:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Cortex processor register
1103:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1104:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1106:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1107:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1109:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1111:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1114:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1116:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1117:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1119:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        reversed value
1121:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1122:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1124:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1126:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1127:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1129:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        reversed value
1131:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1132:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1134:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1136:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1137:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1139:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1142:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1144:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1146:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1147:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1149:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1152:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1154:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1156:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1157:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1159:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1162:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1164:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1166:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1167:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1169:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1173:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1175:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1177:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1178:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1180:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1184:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1186:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1188:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /**
1189:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1191:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  *
1195:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h ****  */
1197:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1199:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1200:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1201:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1204:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1207:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** 
1210:/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
  25              		.loc 1 1210 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              	.LCFI1:
  36              		.cfi_def_cfa_register 7
  37              		.loc 1 1210 0
  38              	@ 1210 "/home/dzusan/workspace/sensitizer_probe/CMSIS/core_cm3.h" 1
  39 0004 00BF     		nop
  40              	@ 0 "" 2
  41              		.thumb
  42 0006 BD46     		mov	sp, r7
  43 0008 80BC     		pop	{r7}
  44 000a 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE4:
  48              		.comm	TmpBitVal,1,1
  49              		.align	2
  50              		.global	main
  51              		.thumb
  52              		.thumb_func
  54              	main:
  55              	.LFB29:
  56              		.file 2 "../main.c"
   1:../main.c     **** #include "stm32f10x.h"
   2:../main.c     **** #include "stm32f10x_conf.h"
   3:../main.c     **** 
   4:../main.c     **** 
   5:../main.c     **** volatile BitAction TmpBitVal;
   6:../main.c     **** 
   7:../main.c     **** int main()
   8:../main.c     **** {
  57              		.loc 2 8 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 8
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61 000c 80B5     		push	{r7, lr}
  62              	.LCFI2:
  63              		.cfi_def_cfa_offset 8
  64              		.cfi_offset 7, -8
  65              		.cfi_offset 14, -4
  66 000e 82B0     		sub	sp, sp, #8
  67              	.LCFI3:
  68              		.cfi_def_cfa_offset 16
  69 0010 00AF     		add	r7, sp, #0
  70              	.LCFI4:
  71              		.cfi_def_cfa_register 7
   9:../main.c     **** 
  10:../main.c     **** 	TmpBitVal = Bit_RESET;
  72              		.loc 2 10 0
  73 0012 334B     		ldr	r3, .L5
  74 0014 4FF00002 		mov	r2, #0
  75 0018 1A70     		strb	r2, [r3, #0]
  11:../main.c     **** 
  12:../main.c     **** 	/* ==GPIO== */
  13:../main.c     **** 
  14:../main.c     **** 	//Clocking
  15:../main.c     **** 
  16:../main.c     **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
  76              		.loc 2 16 0
  77 001a 4FF01000 		mov	r0, #16
  78 001e 4FF00101 		mov	r1, #1
  79 0022 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  17:../main.c     **** 
  18:../main.c     **** 	//Configure
  19:../main.c     **** 
  20:../main.c     **** 	GPIO_DeInit(GPIOC);
  80              		.loc 2 20 0
  81 0026 2F48     		ldr	r0, .L5+4
  82 0028 FFF7FEFF 		bl	GPIO_DeInit
  21:../main.c     **** 
  22:../main.c     **** 	GPIO_InitTypeDef GPIO_InitStructure;
  23:../main.c     **** 
  24:../main.c     **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
  83              		.loc 2 24 0
  84 002c 4FF6FF73 		movw	r3, #65535
  85 0030 BB80     		strh	r3, [r7, #4]	@ movhi
  25:../main.c     **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  86              		.loc 2 25 0
  87 0032 4FF01003 		mov	r3, #16
  88 0036 FB71     		strb	r3, [r7, #7]
  26:../main.c     **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  89              		.loc 2 26 0
  90 0038 4FF00303 		mov	r3, #3
  91 003c BB71     		strb	r3, [r7, #6]
  27:../main.c     **** 
  28:../main.c     **** 	//Init
  29:../main.c     **** 
  30:../main.c     **** 	GPIO_Init(GPIOC , &GPIO_InitStructure);
  92              		.loc 2 30 0
  93 003e 07F10403 		add	r3, r7, #4
  94 0042 2848     		ldr	r0, .L5+4
  95 0044 1946     		mov	r1, r3
  96 0046 FFF7FEFF 		bl	GPIO_Init
  31:../main.c     **** 
  32:../main.c     **** 	/* =======*/
  33:../main.c     **** 
  34:../main.c     **** 	/* ==RTC== */
  35:../main.c     **** 
  36:../main.c     **** 	/* Interrupt structure */
  37:../main.c     **** 	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
  97              		.loc 2 37 0
  98 004a 4FF4E060 		mov	r0, #1792
  99 004e FFF7FEFF 		bl	NVIC_PriorityGroupConfig
  38:../main.c     **** 
  39:../main.c     **** 	NVIC_InitTypeDef NVIC_InitStructure;
  40:../main.c     **** 	NVIC_InitStructure.NVIC_IRQChannel = RTC_IRQn;
 100              		.loc 2 40 0
 101 0052 4FF00303 		mov	r3, #3
 102 0056 3B70     		strb	r3, [r7, #0]
  41:../main.c     **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 103              		.loc 2 41 0
 104 0058 4FF00103 		mov	r3, #1
 105 005c 7B70     		strb	r3, [r7, #1]
  42:../main.c     **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 106              		.loc 2 42 0
 107 005e 4FF00303 		mov	r3, #3
 108 0062 BB70     		strb	r3, [r7, #2]
  43:../main.c     **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 109              		.loc 2 43 0
 110 0064 4FF00103 		mov	r3, #1
 111 0068 FB70     		strb	r3, [r7, #3]
  44:../main.c     **** 
  45:../main.c     **** 	NVIC_Init(&NVIC_InitStructure);
 112              		.loc 2 45 0
 113 006a 3B46     		mov	r3, r7
 114 006c 1846     		mov	r0, r3
 115 006e FFF7FEFF 		bl	NVIC_Init
  46:../main.c     **** 
  47:../main.c     **** 	/* CK_RTC clock selection */
  48:../main.c     **** 	RCC_APB1PeriphClockCmd( RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE );
 116              		.loc 2 48 0
 117 0072 4FF0C050 		mov	r0, #402653184
 118 0076 4FF00101 		mov	r1, #1
 119 007a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  49:../main.c     **** 
  50:../main.c     **** 	/* Allow access to BKP Domain */
  51:../main.c     **** 	PWR_BackupAccessCmd( ENABLE );
 120              		.loc 2 51 0
 121 007e 4FF00100 		mov	r0, #1
 122 0082 FFF7FEFF 		bl	PWR_BackupAccessCmd
  52:../main.c     **** 
  53:../main.c     **** 	/* Enable the LSE OSC */
  54:../main.c     **** 	RCC_LSEConfig( RCC_LSE_ON );
 123              		.loc 2 54 0
 124 0086 4FF00100 		mov	r0, #1
 125 008a FFF7FEFF 		bl	RCC_LSEConfig
  55:../main.c     **** 
  56:../main.c     **** 	/* Wait till LSE is ready */
  57:../main.c     **** 	while ( RCC_GetFlagStatus( RCC_FLAG_LSERDY ) == RESET ){}
 126              		.loc 2 57 0
 127 008e 00BF     		nop
 128              	.L3:
 129              		.loc 2 57 0 is_stmt 0 discriminator 1
 130 0090 4FF04100 		mov	r0, #65
 131 0094 FFF7FEFF 		bl	RCC_GetFlagStatus
 132 0098 0346     		mov	r3, r0
 133 009a 002B     		cmp	r3, #0
 134 009c F8D0     		beq	.L3
  58:../main.c     **** 
  59:../main.c     **** 	/* Select the RTC Clock Source */
  60:../main.c     **** 	RCC_RTCCLKConfig( RCC_RTCCLKSource_LSE );
 135              		.loc 2 60 0 is_stmt 1
 136 009e 4FF48070 		mov	r0, #256
 137 00a2 FFF7FEFF 		bl	RCC_RTCCLKConfig
  61:../main.c     **** 
  62:../main.c     **** 	/* Enable the RTC Clock */
  63:../main.c     **** 	RCC_RTCCLKCmd( ENABLE );
 138              		.loc 2 63 0
 139 00a6 4FF00100 		mov	r0, #1
 140 00aa FFF7FEFF 		bl	RCC_RTCCLKCmd
  64:../main.c     **** 
  65:../main.c     **** 	/* Wait for RTC registers synchronization */
  66:../main.c     **** 	RTC_WaitForSynchro();
 141              		.loc 2 66 0
 142 00ae FFF7FEFF 		bl	RTC_WaitForSynchro
  67:../main.c     **** 
  68:../main.c     **** 	/* Wait until last write operation on RTC registers has finished */
  69:../main.c     **** 	RTC_WaitForLastTask();
 143              		.loc 2 69 0
 144 00b2 FFF7FEFF 		bl	RTC_WaitForLastTask
  70:../main.c     **** 
  71:../main.c     **** 	/* Enable the RTC Second interrupt */
  72:../main.c     **** 	RTC_ITConfig(RTC_IT_SEC, ENABLE);
 145              		.loc 2 72 0
 146 00b6 4FF00100 		mov	r0, #1
 147 00ba 4FF00101 		mov	r1, #1
 148 00be FFF7FEFF 		bl	RTC_ITConfig
  73:../main.c     **** 
  74:../main.c     **** 	/* Wait until last write operation on RTC registers has finished */
  75:../main.c     **** 	RTC_WaitForLastTask();
 149              		.loc 2 75 0
 150 00c2 FFF7FEFF 		bl	RTC_WaitForLastTask
  76:../main.c     **** 
  77:../main.c     **** 	/* Set RTC prescaler: set RTC period to 1sec */
  78:../main.c     **** 	/* RTC period = RTCCLK/RTC_PR = (32.768 KHz)/(32767+1) */
  79:../main.c     **** 	RTC_SetPrescaler( 16000 );
 151              		.loc 2 79 0
 152 00c6 4FF47A50 		mov	r0, #16000
 153 00ca FFF7FEFF 		bl	RTC_SetPrescaler
  80:../main.c     **** 
  81:../main.c     **** 	/* Wait until last write operation on RTC registers has finished */
  82:../main.c     **** 	RTC_WaitForLastTask();
 154              		.loc 2 82 0
 155 00ce FFF7FEFF 		bl	RTC_WaitForLastTask
  83:../main.c     **** 
  84:../main.c     **** 	RTC_EnterConfigMode();
 156              		.loc 2 84 0
 157 00d2 FFF7FEFF 		bl	RTC_EnterConfigMode
  85:../main.c     **** 
  86:../main.c     **** 	RTC_ExitConfigMode();
 158              		.loc 2 86 0
 159 00d6 FFF7FEFF 		bl	RTC_ExitConfigMode
 160              	.L4:
  87:../main.c     **** 
  88:../main.c     **** 	//Action
  89:../main.c     **** 
  90:../main.c     **** 	do __NOP(); while (1);
 161              		.loc 2 90 0 discriminator 1
 162 00da FFF791FF 		bl	__NOP
 163 00de FCE7     		b	.L4
 164              	.L6:
 165              		.align	2
 166              	.L5:
 167 00e0 00000000 		.word	TmpBitVal
 168 00e4 00100140 		.word	1073811456
 169              		.cfi_endproc
 170              	.LFE29:
 172              		.align	2
 173              		.global	RTC_IRQHandler
 174              		.thumb
 175              		.thumb_func
 177              	RTC_IRQHandler:
 178              	.LFB30:
  91:../main.c     **** }
  92:../main.c     **** 
  93:../main.c     **** void RTC_IRQHandler(void)
  94:../main.c     **** {
 179              		.loc 2 94 0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183 00e8 80B5     		push	{r7, lr}
 184              	.LCFI5:
 185              		.cfi_def_cfa_offset 8
 186              		.cfi_offset 7, -8
 187              		.cfi_offset 14, -4
 188 00ea 00AF     		add	r7, sp, #0
 189              	.LCFI6:
 190              		.cfi_def_cfa_register 7
  95:../main.c     **** 	if(RTC_GetITStatus(RTC_IT_SEC))
 191              		.loc 2 95 0
 192 00ec 4FF00100 		mov	r0, #1
 193 00f0 FFF7FEFF 		bl	RTC_GetITStatus
 194 00f4 0346     		mov	r3, r0
 195 00f6 002B     		cmp	r3, #0
 196 00f8 11D0     		beq	.L8
  96:../main.c     **** 	{
  97:../main.c     **** 		RTC_ClearITPendingBit(RTC_IT_SEC);
 197              		.loc 2 97 0
 198 00fa 4FF00100 		mov	r0, #1
 199 00fe FFF7FEFF 		bl	RTC_ClearITPendingBit
  98:../main.c     **** 		if(TmpBitVal == Bit_RESET) TmpBitVal = Bit_SET;
 200              		.loc 2 98 0
 201 0102 0C4B     		ldr	r3, .L10
 202 0104 1B78     		ldrb	r3, [r3, #0]
 203 0106 DBB2     		uxtb	r3, r3
 204 0108 002B     		cmp	r3, #0
 205 010a 04D1     		bne	.L9
 206              		.loc 2 98 0 is_stmt 0 discriminator 1
 207 010c 094B     		ldr	r3, .L10
 208 010e 4FF00102 		mov	r2, #1
 209 0112 1A70     		strb	r2, [r3, #0]
 210 0114 03E0     		b	.L8
 211              	.L9:
  99:../main.c     **** 		else TmpBitVal = Bit_RESET;
 212              		.loc 2 99 0 is_stmt 1
 213 0116 074B     		ldr	r3, .L10
 214 0118 4FF00002 		mov	r2, #0
 215 011c 1A70     		strb	r2, [r3, #0]
 216              	.L8:
 100:../main.c     **** 	}
 101:../main.c     **** 
 102:../main.c     **** 	GPIO_WriteBit(GPIOC, GPIO_Pin_12, TmpBitVal);
 217              		.loc 2 102 0
 218 011e 054B     		ldr	r3, .L10
 219 0120 1B78     		ldrb	r3, [r3, #0]
 220 0122 DBB2     		uxtb	r3, r3
 221 0124 0448     		ldr	r0, .L10+4
 222 0126 4FF48051 		mov	r1, #4096
 223 012a 1A46     		mov	r2, r3
 224 012c FFF7FEFF 		bl	GPIO_WriteBit
 103:../main.c     **** 
 104:../main.c     **** }
 225              		.loc 2 104 0
 226 0130 80BD     		pop	{r7, pc}
 227              	.L11:
 228 0132 00BF     		.align	2
 229              	.L10:
 230 0134 00000000 		.word	TmpBitVal
 231 0138 00100140 		.word	1073811456
 232              		.cfi_endproc
 233              	.LFE30:
 235              	.Letext0:
 236              		.file 3 "/opt/codesourcery/arm-2012.09/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eab
 237              		.file 4 "/home/dzusan/workspace/sensitizer_probe/CMSIS/stm32f10x.h"
 238              		.file 5 "/home/dzusan/workspace/sensitizer_probe/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 239              		.file 6 "/home/dzusan/workspace/sensitizer_probe/STM32F10x_StdPeriph_Driver/inc/misc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc5Zl1Ja.s:18     .text:00000000 $t
     /tmp/cc5Zl1Ja.s:22     .text:00000000 __NOP
                            *COM*:00000001 TmpBitVal
     /tmp/cc5Zl1Ja.s:54     .text:0000000c main
     /tmp/cc5Zl1Ja.s:167    .text:000000e0 $d
     /tmp/cc5Zl1Ja.s:172    .text:000000e8 $t
     /tmp/cc5Zl1Ja.s:177    .text:000000e8 RTC_IRQHandler
     /tmp/cc5Zl1Ja.s:230    .text:00000134 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.f2b32ee49e703f71d2941adfc5f04874
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe

UNDEFINED SYMBOLS
RCC_APB2PeriphClockCmd
GPIO_DeInit
GPIO_Init
NVIC_PriorityGroupConfig
NVIC_Init
RCC_APB1PeriphClockCmd
PWR_BackupAccessCmd
RCC_LSEConfig
RCC_GetFlagStatus
RCC_RTCCLKConfig
RCC_RTCCLKCmd
RTC_WaitForSynchro
RTC_WaitForLastTask
RTC_ITConfig
RTC_SetPrescaler
RTC_EnterConfigMode
RTC_ExitConfigMode
RTC_GetITStatus
RTC_ClearITPendingBit
GPIO_WriteBit
