{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -Oz)",
  "modules": {
    "Delay": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/hdl/design/Delay.sv:1.3-24.12"
      },
      "parameter_default_values": {
        "DATA_WIDTH": "00000000000000000000000000001000",
        "DELAY": "00000000000000000000000000000101"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        }
      },
      "cells": {
        "$procdff$10": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "{workspace}/hdl/design/Delay.sv:15.11-16.31"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
            "Q": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
          }
        },
        "$procdff$6": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
            "Q": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
          }
        },
        "$procdff$7": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
            "Q": [ 27, 28, 29, 30, 31, 32, 33, 34 ]
          }
        },
        "$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
            "Q": [ 35, 36, 37, 38, 39, 40, 41, 42 ]
          }
        },
        "$procdff$9": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
            "Q": [ 43, 44, 45, 46, 47, 48, 49, 50 ]
          }
        }
      },
      "netnames": {
        "$0\\shiftReg[0][7:0]": {
          "hide_name": 1,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:15.11-16.31"
          }
        },
        "$0\\shiftReg[1][7:0]": {
          "hide_name": 1,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          }
        },
        "$0\\shiftReg[2][7:0]": {
          "hide_name": 1,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          }
        },
        "$0\\shiftReg[3][7:0]": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          }
        },
        "$0\\shiftReg[4][7:0]": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:18.11-19.42"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:5.19-5.22"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:6.36-6.38"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:7.36-7.39"
          }
        },
        "shiftReg[0]": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:10.29-10.37"
          }
        },
        "shiftReg[1]": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:10.29-10.37"
          }
        },
        "shiftReg[2]": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:10.29-10.37"
          }
        },
        "shiftReg[3]": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:10.29-10.37"
          }
        },
        "shiftReg[4]": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "{workspace}/hdl/design/Delay.sv:10.29-10.37"
          }
        }
      }
    }
  }
}
