Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALURegIntegration.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALURegIntegration.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALURegIntegration"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALURegIntegration
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\Register.v" into library work
Parsing module <Register>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\FourBitDecoder.v" into library work
Parsing module <FourBitDecoder>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\twoInputMux.v" into library work
Parsing module <twoInputMux>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\RegisterBank.v" into library work
Parsing module <RegisterBank>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\FlagRegister.v" into library work
Parsing module <FlagRegister>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\ALU_Buffer.v" into library work
Parsing module <ALU_Buffer>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\u0694842\Desktop\oct14\Processor\ALURegIntegration.v" into library work
Parsing module <ALURegIntegration>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALURegIntegration>.

Elaborating module <RegisterBank>.

Elaborating module <FourBitDecoder>.

Elaborating module <Register>.

Elaborating module <ALU_Buffer>.

Elaborating module <twoInputMux>.

Elaborating module <ALU>.

Elaborating module <FlagRegister>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALURegIntegration>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\ALURegIntegration.v".
WARNING:Xst:647 - Input <Cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALURegIntegration> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\RegisterBank.v".
    Summary:
	no macro.
Unit <RegisterBank> synthesized.

Synthesizing Unit <FourBitDecoder>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\FourBitDecoder.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <FourBitDecoder> synthesized.

Synthesizing Unit <Register>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\Register.v".
    Found 16-bit register for signal <DataOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register> synthesized.

Synthesizing Unit <ALU_Buffer>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\ALU_Buffer.v".
    Found 1-bit tristate buffer for signal <buffOutput<15>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<14>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<13>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<12>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<11>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<10>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<9>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<8>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<7>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<6>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<5>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<4>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<3>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<2>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<1>> created at line 28
    Found 1-bit tristate buffer for signal <buffOutput<0>> created at line 28
    Summary:
	inferred  16 Tristate(s).
Unit <ALU_Buffer> synthesized.

Synthesizing Unit <twoInputMux>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\twoInputMux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <twoInputMux> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\ALU.v".
        R_Type = 4'b0000
        Shift = 4'b1000
        ADD = 4'b0101
        ADDU = 4'b0110
        ADDC = 4'b0111
        ADDCU = 4'b1010
        SUB = 4'b1001
        CMP = 4'b1011
        CMPU = 4'b1000
        AND = 4'b0001
        OR = 4'b0010
        XOR = 4'b0011
        NOP = 4'b0000
        NOT = 4'b0100
        LW = 4'b1100
        SW = 4'b1111
        ADDI = 4'b0101
        ADDUI = 4'b0110
        ADDCI = 4'b0111
        ADDCUI = 4'b1101
        SUBI = 4'b1001
        CMPI = 4'b1011
        LWI = 4'b0011
        ANDI = 4'b0001
        LSH = 4'b0100
        LSHI = 4'b1000
        RSH = 4'b0101
        RSHI = 4'b0111
        ALSH = 4'b0110
        ARSH = 4'b0011
    Found 16-bit subtractor for signal <Rdest[15]_Rsrc[15]_sub_63_OUT> created at line 560.
    Found 16-bit adder for signal <n0104> created at line 497.
    Found 16-bit adder for signal <_n0110> created at line 497.
    Found 16-bit shifter logical left for signal <Rdest[15]_Rsrc[15]_shift_left_33_OUT> created at line 396
    Found 16-bit shifter logical right for signal <Rdest[15]_Rsrc[15]_shift_right_35_OUT> created at line 406
    Found 16-bit shifter arithmetic right for signal <Rdest[15]_Rsrc[15]_shift_right_38_OUT> created at line 421
    Found 16-bit 16-to-1 multiplexer for signal <exop[3]_Rdest[15]_wide_mux_31_OUT> created at line 91.
    Found 5-bit 13-to-1 multiplexer for signal <exop[3]_GND_23_o_wide_mux_32_OUT> created at line 91.
    Found 16-bit 15-to-1 multiplexer for signal <out> created at line 88.
    Found 16-bit comparator greater for signal <Rdest[15]_Rsrc[15]_LessThan_22_o> created at line 274
    Found 16-bit comparator lessequal for signal <Rsrc[15]_Rdest[15]_LessThan_23_o> created at line 280
    Found 16-bit comparator equal for signal <Rdest[15]_Rsrc[15]_equal_56_o> created at line 499
    Found 16-bit comparator greater for signal <Rsrc[15]_Rdest[15]_LessThan_66_o> created at line 591
    Found 16-bit comparator lessequal for signal <Rdest[15]_Rsrc[15]_LessThan_67_o> created at line 597
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <FlagRegister>.
    Related source file is "C:\Users\u0694842\Desktop\oct14\Processor\FlagRegister.v".
    Found 5-bit register for signal <savedFlags>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <FlagRegister> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
# Registers                                            : 17
 16-bit register                                       : 16
 5-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 7
 5-bit 13-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 512
 1-bit tristate buffer                                 : 512
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
# Registers                                            : 261
 Flip-Flops                                            : 261
# Comparators                                          : 5
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 7
 5-bit 13-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit ALU_Buffer: 16 internal tristates are replaced by logic (pull-up yes): buffOutput<0>, buffOutput<10>, buffOutput<11>, buffOutput<12>, buffOutput<13>, buffOutput<14>, buffOutput<15>, buffOutput<1>, buffOutput<2>, buffOutput<3>, buffOutput<4>, buffOutput<5>, buffOutput<6>, buffOutput<7>, buffOutput<8>, buffOutput<9>.

Optimizing unit <ALURegIntegration> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALURegIntegration, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 261
 Flip-Flops                                            : 261

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALURegIntegration.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1193
#      GND                         : 1
#      LUT1                        : 32
#      LUT2                        : 38
#      LUT3                        : 16
#      LUT4                        : 366
#      LUT5                        : 127
#      LUT6                        : 186
#      MUXCY                       : 372
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 261
#      FD                          : 5
#      FDRE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 41
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             261  out of  18224     1%  
 Number of Slice LUTs:                  765  out of   9112     8%  
    Number used as Logic:               765  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    968
   Number with an unused Flip Flop:     707  out of    968    73%  
   Number with an unused LUT:           203  out of    968    20%  
   Number of fully used LUT-FF pairs:    58  out of    968     5%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  63  out of    232    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 261   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.985ns (Maximum Frequency: 125.238MHz)
   Minimum input arrival time before clock: 10.842ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.985ns (frequency: 125.238MHz)
  Total number of paths / destination ports: 2551491 / 261
-------------------------------------------------------------------------
Delay:               7.985ns (Levels of Logic = 18)
  Source:            regBank/Register14/DataOut_1 (FF)
  Destination:       Flags/savedFlags_2 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: regBank/Register14/DataOut_1 to Flags/savedFlags_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.721  regBank/Register14/DataOut_1 (regBank/Register14/DataOut_1)
     LUT4:I2->O            1   0.203   0.000  inputABus<1>16 (inputABus<1>16)
     MUXCY:S->O            1   0.172   0.000  inputABus<1>_MUXCY_0 (inputABus<1>1)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_1 (inputABus<1>2)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_2 (inputABus<1>3)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_3 (inputABus<1>4)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_4 (inputABus<1>5)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_5 (inputABus<1>6)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_6 (inputABus<1>7)
     MUXCY:CI->O          21   0.213   1.114  inputABus<1>_MUXCY_7 (inputABus<1>)
     LUT4:I3->O            1   0.205   0.000  theALU/Madd_n0104_lut<1> (theALU/Madd_n0104_lut<1>)
     MUXCY:S->O            1   0.172   0.000  theALU/Madd_n0104_cy<1> (theALU/Madd_n0104_cy<1>)
     XORCY:CI->O           2   0.180   0.617  theALU/Madd_n0104_xor<2> (theALU/n0104<2>)
     LUT1:I0->O            1   0.205   0.000  theALU/Madd__n0110_cy<2>_rt (theALU/Madd__n0110_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  theALU/Madd__n0110_cy<2> (theALU/Madd__n0110_cy<2>)
     XORCY:CI->O           4   0.180   0.912  theALU/Madd__n0110_xor<3> (theALU/_n0110<12>)
     LUT6:I3->O            2   0.205   0.961  theALU/Rdest[15]_GND_23_o_OR_144_o2 (theALU/Rdest[15]_GND_23_o_OR_144_o2)
     LUT6:I1->O            1   0.203   0.684  theALU/flags<2>1 (theALU/flags<2>)
     LUT5:I3->O            1   0.203   0.000  theALU/flags<2>7 (flags<2>)
     FD:D                      0.102          Flags/savedFlags_2
    ----------------------------------------
    Total                      7.985ns (2.976ns logic, 5.009ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 12910145 / 773
-------------------------------------------------------------------------
Offset:              10.842ns (Levels of Logic = 20)
  Source:            buffAEnables<4> (PAD)
  Destination:       Flags/savedFlags_2 (FF)
  Destination Clock: clock rising

  Data Path: buffAEnables<4> to Flags/savedFlags_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.349  buffAEnables_4_IBUF (buffAEnables_4_IBUF)
     LUT5:I0->O           16   0.203   1.252  ALU_Buf_A_14/enable_inv1 (ALU_Buf_A_14/enable_inv)
     LUT4:I0->O            1   0.203   0.000  inputABus<1>16 (inputABus<1>16)
     MUXCY:S->O            1   0.172   0.000  inputABus<1>_MUXCY_0 (inputABus<1>1)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_1 (inputABus<1>2)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_2 (inputABus<1>3)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_3 (inputABus<1>4)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_4 (inputABus<1>5)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_5 (inputABus<1>6)
     MUXCY:CI->O           1   0.019   0.000  inputABus<1>_MUXCY_6 (inputABus<1>7)
     MUXCY:CI->O          21   0.213   1.114  inputABus<1>_MUXCY_7 (inputABus<1>)
     LUT4:I3->O            1   0.205   0.000  theALU/Madd_n0104_lut<1> (theALU/Madd_n0104_lut<1>)
     MUXCY:S->O            1   0.172   0.000  theALU/Madd_n0104_cy<1> (theALU/Madd_n0104_cy<1>)
     XORCY:CI->O           2   0.180   0.617  theALU/Madd_n0104_xor<2> (theALU/n0104<2>)
     LUT1:I0->O            1   0.205   0.000  theALU/Madd__n0110_cy<2>_rt (theALU/Madd__n0110_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  theALU/Madd__n0110_cy<2> (theALU/Madd__n0110_cy<2>)
     XORCY:CI->O           4   0.180   0.912  theALU/Madd__n0110_xor<3> (theALU/_n0110<12>)
     LUT6:I3->O            2   0.205   0.961  theALU/Rdest[15]_GND_23_o_OR_144_o2 (theALU/Rdest[15]_GND_23_o_OR_144_o2)
     LUT6:I1->O            1   0.203   0.684  theALU/flags<2>1 (theALU/flags<2>)
     LUT5:I3->O            1   0.203   0.000  theALU/flags<2>7 (flags<2>)
     FD:D                      0.102          Flags/savedFlags_2
    ----------------------------------------
    Total                     10.842ns (3.954ns logic, 6.888ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            regBank/Register15/DataOut_15 (FF)
  Destination:       regOut15<15> (PAD)
  Source Clock:      clock rising

  Data Path: regBank/Register15/DataOut_15 to regOut15<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.650  regBank/Register15/DataOut_15 (regBank/Register15/DataOut_15)
     OBUF:I->O                 2.571          regOut15_15_OBUF (regOut15<15>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.985|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.71 secs
 
--> 

Total memory usage is 259840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

