#ifndef __ASM_MACH_IRQS_H
#define __ASM_MACH_IRQS_H

void __iomem *pxa1928_icu_get_base_addr(void);

#define ICU_VIRT_BASE		pxa1928_icu_get_base_addr()

#define ICU_OFFSET(x)		(x)
#define ICU_INT_CONF(n)		(ICU_VIRT_BASE + ((n) << 2))
#define ICU_INT_CONF_MASK	(0xf)

/************ PXA168/PXA910 (MMP) *********************/
#define ICU_INT_CONF_AP_INT	(1 << 6)
#define ICU_INT_CONF_CP_INT	(1 << 5)
#define ICU_INT_CONF_IRQ	(1 << 4)

#define ICU_AP_FIQ_SEL_INT_NUM	ICU_OFFSET(0x108) /* AP FIQ Selected Int*/
#define ICU_AP_IRQ_SEL_INT_NUM	ICU_OFFSET(0x10C) /* AP IRQ Selected Int*/
#define ICU_AP_GBL_IRQ_MSK	ICU_OFFSET(0x114) /* AP Global Int Mask */
#define ICU_INT_STATUS_0	ICU_OFFSET(0x128) /* Interrupt Stuats 0 */
#define ICU_INT_STATUS_1	ICU_OFFSET(0x12C) /* Interrupt Status 1 */

/************************** MMP2 ***********************/

/*
 * IRQ0/FIQ0 is routed to SP IRQ/FIQ.
 * IRQ1 is routed to PJ4 IRQ, and IRQ2 is routes to PJ4 FIQ.
 */
#define ICU_INT_ROUTE_SP_IRQ		(1 << 4)
#define ICU_INT_ROUTE_PJ4_IRQ		(1 << 5)
#define ICU_INT_ROUTE_PJ4_FIQ		(1 << 6)

#define MMP2_ICU_PJ4_IRQ_STATUS0	ICU_OFFSET(0x138)
#define MMP2_ICU_PJ4_IRQ_STATUS1	ICU_OFFSET(0x13c)
#define MMP2_ICU_PJ4_FIQ_STATUS0	ICU_OFFSET(0x140)
#define MMP2_ICU_PJ4_FIQ_STATUS1	ICU_OFFSET(0x144)

#define MMP2_ICU_INT4_STATUS		ICU_OFFSET(0x150)
#define MMP2_ICU_INT5_STATUS		ICU_OFFSET(0x154)
#define MMP2_ICU_INT17_STATUS		ICU_OFFSET(0x158)
#define MMP2_ICU_INT35_STATUS		ICU_OFFSET(0x15c)
#define MMP2_ICU_INT51_STATUS		ICU_OFFSET(0x160)

#define MMP2_ICU_INT4_MASK		ICU_OFFSET(0x168)
#define MMP2_ICU_INT5_MASK		ICU_OFFSET(0x16C)
#define MMP2_ICU_INT17_MASK		ICU_OFFSET(0x170)
#define MMP2_ICU_INT35_MASK		ICU_OFFSET(0x174)
#define MMP2_ICU_INT51_MASK		ICU_OFFSET(0x178)

#define MMP2_ICU_SP_IRQ_SEL		ICU_OFFSET(0x100)
#define MMP2_ICU_PJ4_IRQ_SEL		ICU_OFFSET(0x104)
#define MMP2_ICU_PJ4_FIQ_SEL		ICU_OFFSET(0x108)

#define MMP2_ICU_INVERT			ICU_OFFSET(0x164)

#define MMP2_ICU_INV_PMIC		(1 << 0)
#define MMP2_ICU_INV_PERF		(1 << 1)
#define MMP2_ICU_INV_COMMTX		(1 << 2)
#define MMP2_ICU_INV_COMMRX		(1 << 3)

#define PXA1928_ICU_INT_CONF_AP(n)		(1 << (6 + ((n & 0x3) << 1)))
#define PXA1928_ICU_INT_CONF_AP_MASK	(0x55 << 6)
#define PXA1928_ICU_INT_CONF_PRIO(n)	(n & 0xF)

/*
 * ICU Configuration Register Bit Definitions:
 * IRQ SP routes to SP IRQ
 * FIRQ1 routes to CA7-1 FIQ
 * IRQ1 routes to CA7-1 IRQ
 * FIRQ2 routes to CA7-2 FIQ
 * IRQ2 routes to CA7-2 IRQ
*/

#define ICU_INT_ROUTE_SP_IRQ		(1 << 4)
#define ICU_INT_ROUTE_CA7_1_FIQ		(1 << 5)
#define ICU_INT_ROUTE_CA7_1_IRQ		(1 << 6)
#define ICU_INT_ROUTE_CA7_2_FIQ		(1 << 7)
#define ICU_INT_ROUTE_CA7_2_IRQ		(1 << 8)
#define ICU_INT_ROUTE_CA7_3_FIQ		(1 << 9)
#define ICU_INT_ROUTE_CA7_3_IRQ		(1 << 10)
#define ICU_INT_ROUTE_CA7_4_FIQ		(1 << 11)
#define ICU_INT_ROUTE_CA7_4_IRQ		(1 << 12)

#define PXA1928_ICU_IRQ_SP_SEL_INT_NUM	ICU_OFFSET(0x100)
#define PXA1928_ICU_FIQ1_SEL_INT_NUM	ICU_OFFSET(0x104)
#define PXA1928_ICU_IRQ1_SEL_INT_NUM	ICU_OFFSET(0x108)
#define PXA1928_ICU_FIQ2_SEL_INT_NUM	ICU_OFFSET(0x18C)
#define PXA1928_ICU_IRQ2_SEL_INT_NUM	ICU_OFFSET(0x1d4)

#define PXA1928_ICU_GBL_IRQ_SP_MSK		ICU_OFFSET(0x10C)
#define PXA1928_ICU_GBL_FIQ1_MSK		ICU_OFFSET(0x110)
#define PXA1928_ICU_GBL_IRQ1_MSK		ICU_OFFSET(0x114)
#define PXA1928_ICU_GBL_FIQ2_MSK		ICU_OFFSET(0x190)
#define PXA1928_ICU_GBL_IRQ2_MSK		ICU_OFFSET(0x1d8)
#define PXA1928_ICU_GBL_FIQ3_MSK		ICU_OFFSET(0x1f0)
#define PXA1928_ICU_GBL_IRQ3_MSK		ICU_OFFSET(0x208)
#define PXA1928_ICU_GBL_FIQ4_MSK		ICU_OFFSET(0x220)
#define PXA1928_ICU_GBL_IRQ4_MSK		ICU_OFFSET(0x238)

#define PXA1928_ICU_CORE0_GBL_IRQ_MSK	PXA1928_ICU_GBL_IRQ1_MSK
#define PXA1928_ICU_CORE1_GBL_IRQ_MSK	PXA1928_ICU_GBL_IRQ2_MSK
#define PXA1928_ICU_CORE2_GBL_IRQ_MSK	PXA1928_ICU_GBL_IRQ3_MSK
#define PXA1928_ICU_CORE3_GBL_IRQ_MSK	PXA1928_ICU_GBL_IRQ4_MSK
#define PXA1928_ICU_CORE0_GBL_FIQ_MSK	PXA1928_ICU_GBL_FIQ1_MSK
#define PXA1928_ICU_CORE1_GBL_FIQ_MSK	PXA1928_ICU_GBL_FIQ2_MSK
#define PXA1928_ICU_CORE2_GBL_FIQ_MSK	PXA1928_ICU_GBL_FIQ3_MSK
#define PXA1928_ICU_CORE3_GBL_FIQ_MSK	PXA1928_ICU_GBL_FIQ4_MSK

#define PXA1928_ICU_DMA_IRQ_SP_MASK	ICU_OFFSET(0x118)
#define PXA1928_ICU_DMA_FIQ1_MASK		ICU_OFFSET(0x11C)
#define PXA1928_ICU_DMA_IRQ1_MASK		ICU_OFFSET(0x120)
#define PXA1928_ICU_DMA_FIQ2_MASK		ICU_OFFSET(0x194)
#define PXA1928_ICU_DMA_IRQ2_MASK		ICU_OFFSET(0x1dc)
#define PXA1928_ICU_DMA_FIQ3_MASK		ICU_OFFSET(0x1f4)
#define PXA1928_ICU_DMA_IRQ3_MASK		ICU_OFFSET(0x20c)
#define PXA1928_ICU_DMA_FIQ4_MASK		ICU_OFFSET(0x224)
#define PXA1928_ICU_DMA_IRQ4_MASK		ICU_OFFSET(0x23c)
#define CORE0_CA7_GLB_IRQ_MASK	0x114
#define CORE1_CA7_GLB_IRQ_MASK	0x1d8
#define CORE2_CA7_GLB_IRQ_MASK	0x208
#define CORE3_CA7_GLB_IRQ_MASK	0x238

#define CORE0_CA7_GLB_FIQ_MASK	0x110
#define CORE1_CA7_GLB_FIQ_MASK	0x190
#define CORE2_CA7_GLB_FIQ_MASK	0x1f0
#define CORE3_CA7_GLB_FIQ_MASK	0x220


#define PXA1928_ICU_DMA_IRQ_SP_STATUS	ICU_OFFSET(0x124)
#define PXA1928_ICU_DMA_FIQ1_STATUS	ICU_OFFSET(0x128)
#define PXA1928_ICU_DMA_IRQ1_STATUS	ICU_OFFSET(0x12C)
#define PXA1928_ICU_DMA_FIQ2_STATUS	ICU_OFFSET(0x198)
#define PXA1928_ICU_DMA_IRQ2_STATUS	ICU_OFFSET(0x1E0)
#define PXA1928_ICU_DMA_FIQ3_STATUS	ICU_OFFSET(0x1f8)
#define PXA1928_ICU_DMA_IRQ3_STATUS	ICU_OFFSET(0x210)
#define PXA1928_ICU_DMA_FIQ4_STATUS	ICU_OFFSET(0x228)
#define PXA1928_ICU_DMA_IRQ4_STATUS	ICU_OFFSET(0x240)

#define PXA1928_ICU_IRQ_SP_STATUS_0	ICU_OFFSET(0x130)
#define PXA1928_ICU_IRQ_SP_STATUS_1	ICU_OFFSET(0x134)
#define PXA1928_ICU_FIQ1_STATUS_0		ICU_OFFSET(0x138)
#define PXA1928_ICU_FIQ1_STATUS_1		ICU_OFFSET(0x13C)
#define PXA1928_ICU_IRQ1_STATUS_0		ICU_OFFSET(0x140)
#define PXA1928_ICU_IRQ1_STATUS_1		ICU_OFFSET(0x144)
#define PXA1928_ICU_FIQ2_STATUS_0		ICU_OFFSET(0x19C)
#define PXA1928_ICU_FIQ2_STATUS_1		ICU_OFFSET(0x1A0)
#define PXA1928_ICU_IRQ2_STATUS_0		ICU_OFFSET(0x1E4)
#define PXA1928_ICU_IRQ2_STATUS_1		ICU_OFFSET(0x1E8)

#define PXA1928_ICU_INT_4_STATUS		ICU_OFFSET(0x150)
#define PXA1928_ICU_INT_5_STATUS		ICU_OFFSET(0x154)
#define PXA1928_ICU_INT_6_STATUS		ICU_OFFSET(0x1BC)
#define PXA1928_ICU_INT_8_STATUS		ICU_OFFSET(0x1C0)
#define PXA1928_ICU_INT_17_STATUS		ICU_OFFSET(0x158)
#define PXA1928_ICU_INT_18_STATUS		ICU_OFFSET(0x1C4)
#define PXA1928_ICU_INT_30_STATUS		ICU_OFFSET(0x1C8)
#define PXA1928_ICU_INT_35_STATUS		ICU_OFFSET(0x15C)
#define PXA1928_ICU_INT_42_STATUS		ICU_OFFSET(0x1CC)
#define PXA1928_ICU_INT_51_STATUS		ICU_OFFSET(0x160)
#define PXA1928_ICU_INT_INVERT		ICU_OFFSET(0x164)
#define PXA1928_ICU_INT_55_STATUS		ICU_OFFSET(0x184)
#define PXA1928_ICU_INT_57_STATUS		ICU_OFFSET(0x188)
#define PXA1928_ICU_INT_58_STATUS		ICU_OFFSET(0x1D0)

#define PXA1928_ICU_INT_4_MASK		ICU_OFFSET(0x168)
#define PXA1928_ICU_INT_5_MASK		ICU_OFFSET(0x16C)
#define PXA1928_ICU_INT_6_MASK		ICU_OFFSET(0x1A4)
#define PXA1928_ICU_INT_8_MASK		ICU_OFFSET(0x1A8)
#define PXA1928_ICU_INT_17_MASK		ICU_OFFSET(0x170)
#define PXA1928_ICU_INT_18_MASK		ICU_OFFSET(0x1AC)
#define PXA1928_ICU_INT_30_MASK		ICU_OFFSET(0x1B0)
#define PXA1928_ICU_INT_35_MASK		ICU_OFFSET(0x174)
#define PXA1928_ICU_INT_42_MASK		ICU_OFFSET(0x1B4)
#define PXA1928_ICU_INT_51_MASK		ICU_OFFSET(0x178)
#define PXA1928_ICU_INT_55_MASK		ICU_OFFSET(0x17C)
#define PXA1928_ICU_INT_57_MASK		ICU_OFFSET(0x180)
#define PXA1928_ICU_INT_58_MASK		ICU_OFFSET(0x1B8)

/*
 * Interrupt numbers for PXA1928
 */

#define IRQ_PXA1928_START			32

#define IRQ_PXA1928_NONE			(-1)
#define IRQ_PXA1928_SSP1			(IRQ_PXA1928_START + 0)
#define IRQ_PXA1928_SSP2			(IRQ_PXA1928_START + 1)
#define IRQ_PXA1928_SSPA1			(IRQ_PXA1928_START + 2)
#define IRQ_PXA1928_SSPA2			(IRQ_PXA1928_START + 3)
/* PMIC & USB Charger Intr. Mux */
#define IRQ_PXA1928_INT4			(IRQ_PXA1928_START + 4)
/* RTC Intr. Mux */
#define IRQ_PXA1928_INT5			(IRQ_PXA1928_START + 5)
#define IRQ_PXA1928_TWSI1			(IRQ_PXA1928_START + 7)
/* GPU Intr. Mux */
#define IRQ_PXA1928_INT8			(IRQ_PXA1928_START + 8)
/* irq 9 is reserved for GIC only mode */
#define IRQ_PXA1928_KEYPAD_ICU		(IRQ_PXA1928_START + 9)
#define IRQ_PXA1928_ROTARY			(IRQ_PXA1928_START + 10)
#define IRQ_PXA1928_TRACKBALL		(IRQ_PXA1928_START + 11)
#define IRQ_PXA1928_ONEWIRE         (IRQ_PXA1928_START + 12)
#define IRQ_PXA1928_TIMER1			(IRQ_PXA1928_START + 13)
#define IRQ_PXA1928_TIMER2			(IRQ_PXA1928_START + 14)
#define IRQ_PXA1928_TIMER3			(IRQ_PXA1928_START + 15)
#define IRQ_PXA1928_IPC1			(IRQ_PXA1928_START + 16)
/* TWSI2 ~ TWSI6 Intr. Mux */
#define IRQ_PXA1928_INT17			(IRQ_PXA1928_START + 17)
/* Multicore cpu1 (IRQ & FIQ) Intr. */
#define IRQ_PXA1928_INT18			(IRQ_PXA1928_START + 18)
#define IRQ_PXA1928_BCMSMMU         (IRQ_PXA1928_START + 19)
#define IRQ_PXA1928_SSP3			(IRQ_PXA1928_START + 20)
#define IRQ_PXA1928_TIMER3_1        (IRQ_PXA1928_START + 21)
#define IRQ_PXA1928_USB_HS			(IRQ_PXA1928_START + 22)
#define IRQ_PXA1928_USB_SMMU		(IRQ_PXA1928_START + 23)
#define IRQ_PXA1928_UART3           (IRQ_PXA1928_START + 24)
#define IRQ_PXA1928_FLASH_DEC       (IRQ_PXA1928_START + 25)
#define IRQ_PXA1928_VPU             (IRQ_PXA1928_START + 26)
#define IRQ_PXA1928_UART1			(IRQ_PXA1928_START + 27)
#define IRQ_PXA1928_UART2			(IRQ_PXA1928_START + 28)
#define IRQ_PXA1928_MIPI_DSI		(IRQ_PXA1928_START + 29)
/* ISP & Multicore cpu0 (IRQ & FIQ) Intr. Mux */
#define IRQ_PXA1928_INT30			(IRQ_PXA1928_START + 30)
#define IRQ_PXA1928_PMU_TIMER1		(IRQ_PXA1928_START + 31)
#define IRQ_PXA1928_PMU_TIMER2		(IRQ_PXA1928_START + 32)
#define IRQ_PXA1928_PMU_TIMER3      (IRQ_PXA1928_START + 33)
#define IRQ_PXA1928_PMU_VPUSMMU     (IRQ_PXA1928_START + 34)
/* Miscellaneous Intr. Mux */
#define IRQ_PXA1928_INT35			(IRQ_PXA1928_START + 35)
#define IRQ_PXA1928_WDT1			(IRQ_PXA1928_START + 36)
#define IRQ_PXA1928_NAND_DMA        (IRQ_PXA1928_START + 37)
#define IRQ_PXA1928_TIMER3_2		(IRQ_PXA1928_START + 38)
/* irq 39 is used as CP timer 1 for GIC only mode*/
#define IRQ_PXA1928_MMC1_ICU        (IRQ_PXA1928_START + 39)
#define IRQ_PXA1928_WTM             (IRQ_PXA1928_START + 40)
#define IRQ_PXA1928_LCD             (IRQ_PXA1928_START + 41)
/* CCIC Intr. Mux */
#define IRQ_PXA1928_INT42			(IRQ_PXA1928_START + 42)
#define IRQ_PXA1928_PAD_EDGE		(IRQ_PXA1928_START + 43)
/* irq 44 is reserved for GIC only mode */
#define IRQ_PXA1928_USB_OTG_ICU     (IRQ_PXA1928_START + 44)
#define IRQ_PXA1928_NAND			(IRQ_PXA1928_START + 45)
#define IRQ_PXA1928_UART4			(IRQ_PXA1928_START + 46)
/* irq 47 & 48 are reserved for GIC only mode */
#define IRQ_PXA1928_DMA_FIQ         (IRQ_PXA1928_START + 47)
#define IRQ_PXA1928_DMA_IRQ         (IRQ_PXA1928_START + 48)
#define IRQ_PXA1928_GPIO			(IRQ_PXA1928_START + 49)
#define IRQ_PXA1928_SECURITY		(IRQ_PXA1928_START + 50)
/* SSP Intr. Mux */
#define IRQ_PXA1928_INT51			(IRQ_PXA1928_START + 51)
/* irq 52, 53 & 54 are reserved for GIC only mode */
#define IRQ_PXA1928_MMC2_ICU		(IRQ_PXA1928_START + 52)
#define IRQ_PXA1928_MMC3_ICU		(IRQ_PXA1928_START + 53)
#define IRQ_PXA1928_MMC4_ICU		(IRQ_PXA1928_START + 54)
/* irq 55 is used as MAP audio for GIC only mode */
#define IRQ_PXA1928_INT55           (IRQ_PXA1928_START + 55)
#define IRQ_PXA1928_IPC2			(IRQ_PXA1928_START + 56)
/* DSP & Thermal Intr. Mux */
#define IRQ_PXA1928_INT57			(IRQ_PXA1928_START + 57)
/* irq 58 is used as TIMER3_3 for GIC only mode */
#define IRQ_PXA1928_INT58           (IRQ_PXA1928_START + 58)
#define IRQ_PXA1928_IPC_CP			(IRQ_PXA1928_START + 59)
#define IRQ_PXA1928_FREQ_CHG		(IRQ_PXA1928_START + 60)
#define IRQ_PXA1928_PMU				(IRQ_PXA1928_START + 61)
#define IRQ_PXA1928_GSSP			(IRQ_PXA1928_START + 62)
#define IRQ_PXA1928_SMC				(IRQ_PXA1928_START + 63)

#if defined(CONFIG_GIC_BYPASS)

#define IRQ_PXA1928_MUX_START		(IRQ_PXA1928_START + 64)

/* secondary interrupt of INT #4 */
#define IRQ_PXA1928_INT4_BASE		(IRQ_PXA1928_MUX_START)
#define IRQ_PXA1928_CHARGER		(IRQ_PXA1928_INT4_BASE + 0)
#define IRQ_PXA1928_PMIC			(IRQ_PXA1928_INT4_BASE + 1)
#define IRQ_PXA1928_CHRG_DTC_OUT		(IRQ_PXA1928_INT4_BASE + 3)

/* secondary interrupt of INT #5 */
#define IRQ_PXA1928_INT5_BASE		(IRQ_PXA1928_INT4_BASE + 4)
#define IRQ_PXA1928_RTC_ALARM		(IRQ_PXA1928_INT5_BASE + 0)
#define IRQ_PXA1928_RTC			(IRQ_PXA1928_INT5_BASE + 1)

/* secondary interrupt of INT #8 */
#define IRQ_PXA1928_INT8_BASE		(IRQ_PXA1928_INT5_BASE + 2)
#define IRQ_PXA1928_GC2300			(IRQ_PXA1928_INT8_BASE + 0)
#define IRQ_PXA1928_GC320			(IRQ_PXA1928_INT8_BASE + 2)
#define IRQ_PXA1928_MULTICORE_INT_CPU3	(IRQ_PXA1928_INT8_BASE + 3)

/* secondary interrupt of INT #17 */
#define IRQ_PXA1928_INT17_BASE		(IRQ_PXA1928_INT8_BASE + 4)
#define IRQ_PXA1928_TWSI2			(IRQ_PXA1928_INT17_BASE + 0)
#define IRQ_PXA1928_TWSI3			(IRQ_PXA1928_INT17_BASE + 1)
#define IRQ_PXA1928_TWSI4			(IRQ_PXA1928_INT17_BASE + 2)
#define IRQ_PXA1928_TWSI5			(IRQ_PXA1928_INT17_BASE + 3)
#define IRQ_PXA1928_TWSI6			(IRQ_PXA1928_INT17_BASE + 4)
#define IRQ_PXA1928_MULTICORE_INT_CPU2	(IRQ_PXA1928_INT17_BASE + 5)

/* secondary interrupt of INT #18 */
#define IRQ_PXA1928_INT18_BASE		(IRQ_PXA1928_INT17_BASE + 6)
#define IRQ_PXA1928_MULTICORE_INT_CPU1	(IRQ_PXA1928_INT18_BASE + 2)

/* secondary interrupt of INT #30 */
#define IRQ_PXA1928_INT30_BASE		(IRQ_PXA1928_INT18_BASE + 3)
#define IRQ_PXA1928_ISP_DMA		(IRQ_PXA1928_INT30_BASE + 0)
#define IRQ_PXA1928_DXO_ISP		(IRQ_PXA1928_INT30_BASE + 1)
#define IRQ_PXA1928_MULTICORE_INT_CPU0	(IRQ_PXA1928_INT30_BASE + 2)

/* secondary interrupt of INT #35 */
#define IRQ_PXA1928_INT35_BASE		(IRQ_PXA1928_INT30_BASE + 3)
#define IRQ_PXA1928_MP_COMMTX0		(IRQ_PXA1928_INT35_BASE + 4)
#define IRQ_PXA1928_MP_COMMTX1		(IRQ_PXA1928_INT35_BASE + 5)
#define IRQ_PXA1928_MP_COMMTX2		(IRQ_PXA1928_INT35_BASE + 6)
#define IRQ_PXA1928_MP_COMMTX3		(IRQ_PXA1928_INT35_BASE + 7)
#define IRQ_PXA1928_MP_COMMRX0		(IRQ_PXA1928_INT35_BASE + 8)
#define IRQ_PXA1928_MP_COMMRX1		(IRQ_PXA1928_INT35_BASE + 9)
#define IRQ_PXA1928_MP_COMMRX2		(IRQ_PXA1928_INT35_BASE + 10)
#define IRQ_PXA1928_MP_COMMRX3		(IRQ_PXA1928_INT35_BASE + 11)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ0	(IRQ_PXA1928_INT35_BASE + 12)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ1	(IRQ_PXA1928_INT35_BASE + 13)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ2	(IRQ_PXA1928_INT35_BASE + 14)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ3	(IRQ_PXA1928_INT35_BASE + 15)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ0	(IRQ_PXA1928_INT35_BASE + 16)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ1	(IRQ_PXA1928_INT35_BASE + 17)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ2	(IRQ_PXA1928_INT35_BASE + 18)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ3	(IRQ_PXA1928_INT35_BASE + 19)
#define IRQ_PXA1928_CORE_MP_NAXIERRIRQ	(IRQ_PXA1928_INT35_BASE + 20)
#define IRQ_PXA1928_WDT2_INT		(IRQ_PXA1928_INT35_BASE + 21)
#define IRQ_PXA1928_MULTICORE_NCNTPNSIRQ0	(IRQ_PXA1928_INT35_BASE + 23)
#define IRQ_PXA1928_MULTICORE_NCNTPNSIRQ1	(IRQ_PXA1928_INT35_BASE + 24)
#define IRQ_PXA1928_MULTICORE_NCNTPNSIRQ2	(IRQ_PXA1928_INT35_BASE + 25)
#define IRQ_PXA1928_MULTICORE_NCNTPNSIRQ3	(IRQ_PXA1928_INT35_BASE + 26)
#define IRQ_PXA1928_MULTICORE_NCNTPSIRQ0	(IRQ_PXA1928_INT35_BASE + 27)
#define IRQ_PXA1928_MULTICORE_NCNTPSIRQ1	(IRQ_PXA1928_INT35_BASE + 28)
#define IRQ_PXA1928_MULTICORE_NCNTPSIRQ2	(IRQ_PXA1928_INT35_BASE + 29)
#define IRQ_PXA1928_MULTICORE_NCNTPSIRQ3	(IRQ_PXA1928_INT35_BASE + 30)
#define IRQ_PXA1928_MCK_PML_OVERFLOW	(IRQ_PXA1928_INT35_BASE + 31)

/* secondary interrupt of INT #42 */
#define IRQ_PXA1928_INT42_BASE		(IRQ_PXA1928_INT35_BASE + 32)
#define IRQ_PXA1928_CCIC2			(IRQ_PXA1928_INT42_BASE + 0)
#define IRQ_PXA1928_CCIC1			(IRQ_PXA1928_INT42_BASE + 1)

/* secondary interrupt of INT #48 (DMA_IRQ) */
#define IRQ_PXA1928_INT48_BASE		(IRQ_PXA1928_INT42_BASE + 2)
#define IRQ_PXA1928_DMA_CHNL_INT0		(IRQ_PXA1928_INT48_BASE + 0)
#define IRQ_PXA1928_DMA_CHNL_INT1		(IRQ_PXA1928_INT48_BASE + 1)
#define IRQ_PXA1928_DMA_CHNL_INT2		(IRQ_PXA1928_INT48_BASE + 2)
#define IRQ_PXA1928_DMA_CHNL_INT3		(IRQ_PXA1928_INT48_BASE + 3)
#define IRQ_PXA1928_DMA_CHNL_INT4		(IRQ_PXA1928_INT48_BASE + 4)
#define IRQ_PXA1928_DMA_CHNL_INT5		(IRQ_PXA1928_INT48_BASE + 5)
#define IRQ_PXA1928_DMA_CHNL_INT6		(IRQ_PXA1928_INT48_BASE + 6)
#define IRQ_PXA1928_DMA_CHNL_INT7		(IRQ_PXA1928_INT48_BASE + 7)
#define IRQ_PXA1928_DMA_CHNL_INT8		(IRQ_PXA1928_INT48_BASE + 8)
#define IRQ_PXA1928_DMA_CHNL_INT9		(IRQ_PXA1928_INT48_BASE + 9)
#define IRQ_PXA1928_DMA_CHNL_INT10		(IRQ_PXA1928_INT48_BASE + 10)
#define IRQ_PXA1928_DMA_CHNL_INT11		(IRQ_PXA1928_INT48_BASE + 11)
#define IRQ_PXA1928_DMA_CHNL_INT12		(IRQ_PXA1928_INT48_BASE + 12)
#define IRQ_PXA1928_DMA_CHNL_INT13		(IRQ_PXA1928_INT48_BASE + 13)
#define IRQ_PXA1928_DMA_CHNL_INT14		(IRQ_PXA1928_INT48_BASE + 14)
#define IRQ_PXA1928_DMA_CHNL_INT15		(IRQ_PXA1928_INT48_BASE + 15)
#define IRQ_PXA1928_MDMA_CHNL_INT0		(IRQ_PXA1928_INT48_BASE + 16)
#define IRQ_PXA1928_MDMA_CHNL_INT1		(IRQ_PXA1928_INT48_BASE + 17)
#define IRQ_PXA1928_ADMA_CHNL_INT0		(IRQ_PXA1928_INT48_BASE + 18)
#define IRQ_PXA1928_ADMA_CHNL_INT1		(IRQ_PXA1928_INT48_BASE + 19)
#define IRQ_PXA1928_ADMA_CHNL_INT2		(IRQ_PXA1928_INT48_BASE + 20)
#define IRQ_PXA1928_ADMA_CHNL_INT3		(IRQ_PXA1928_INT48_BASE + 21)
#define IRQ_PXA1928_VDMA_INT		(IRQ_PXA1928_INT48_BASE + 22)

/* secondary interrupt of INT #51 */
#define IRQ_PXA1928_INT51_BASE		(IRQ_PXA1928_INT48_BASE + 23)
#define IRQ_PXA1928_SSP1_SRDY		(IRQ_PXA1928_INT51_BASE + 0)
#define IRQ_PXA1928_SSP3_SRDY		(IRQ_PXA1928_INT51_BASE + 1)

#define IRQ_PXA1928_INT55_BASE      (IRQ_PXA1928_INT51_BASE + 2)
#define IRQ_PXA1928_MAP_AUDIO       (IRQ_PXA1928_INT55_BASE + 0)

/* secondary interrupt of INT #57 */
#define IRQ_PXA1928_INT57_BASE		(IRQ_PXA1928_INT55_BASE + 1)
#define IRQ_PXA1928_RIPC_INT0           (IRQ_PXA1928_INT57_BASE + 0)
#define IRQ_PXA1928_RIPC_INT1           (IRQ_PXA1928_INT57_BASE + 1)
#define IRQ_PXA1928_RIPC_INT2           (IRQ_PXA1928_INT57_BASE + 2)
#define IRQ_PXA1928_RIPC_INT3           (IRQ_PXA1928_INT57_BASE + 3)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ0 (IRQ_PXA1928_INT57_BASE + 4)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ1 (IRQ_PXA1928_INT57_BASE + 5)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ2 (IRQ_PXA1928_INT57_BASE + 6)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ3 (IRQ_PXA1928_INT57_BASE + 7)
#define IRQ_PXA1928_GPIO_INT            (IRQ_PXA1928_INT57_BASE + 12)
#define IRQ_PXA1928_THERMAL_SENSOR		(IRQ_PXA1928_INT57_BASE + 13)
#define IRQ_PXA1928_MAIN_PMU_INT		(IRQ_PXA1928_INT57_BASE + 14)
#define IRQ_PXA1928_MULTICORE_NCNTVIRQ0	(IRQ_PXA1928_INT57_BASE + 15)
#define IRQ_PXA1928_MULTICORE_NCNTVIRQ1	(IRQ_PXA1928_INT57_BASE + 16)
#define IRQ_PXA1928_MULTICORE_NCNTVIRQ2	(IRQ_PXA1928_INT57_BASE + 17)
#define IRQ_PXA1928_MULTICORE_NCNTVIRQ3	(IRQ_PXA1928_INT57_BASE + 18)
#define IRQ_PXA1928_MULTICORE_NCNTHPIRQ0	(IRQ_PXA1928_INT57_BASE + 19)
#define IRQ_PXA1928_MULTICORE_NCNTHPIRQ1	(IRQ_PXA1928_INT57_BASE + 20)
#define IRQ_PXA1928_MULTICORE_NCNTHPIRQ2	(IRQ_PXA1928_INT57_BASE + 21)
#define IRQ_PXA1928_MULTICORE_NCNTHPIRQ3	(IRQ_PXA1928_INT57_BASE + 22)
#define IRQ_PXA1928_APMU_INT		(IRQ_PXA1928_INT57_BASE + 23)

#define IRQ_PXA1928_INT58_BASE      (IRQ_PXA1928_INT57_BASE + 24)
#define IRQ_PXA1928_TIMER3_3        (IRQ_PXA1928_INT58_BASE + 0)

#define IRQ_PXA1928_END			(IRQ_PXA1928_INT58_BASE + 1)

#else	/* Use GIC Only Mode */

#define IRQ_PXA1928_KEYPAD_WAKEUP	(IRQ_PXA1928_START + 64)
#define IRQ_PXA1928_KEYPAD			(IRQ_PXA1928_START + 65)
#define IRQ_PXA1928_USB_OTG_WAKEUP	(IRQ_PXA1928_START + 66)
#define IRQ_PXA1928_USB_OTG			(IRQ_PXA1928_START + 67)
#define IRQ_PXA1928_MMC1_WAKEUP		(IRQ_PXA1928_START + 68)
#define IRQ_PXA1928_MMC1			(IRQ_PXA1928_START + 69)
#define IRQ_PXA1928_MMC2_WAKEUP		(IRQ_PXA1928_START + 70)
#define IRQ_PXA1928_MMC2			(IRQ_PXA1928_START + 71)
#define IRQ_PXA1928_MMC3_WAKEUP		(IRQ_PXA1928_START + 72)
#define IRQ_PXA1928_MMC3			(IRQ_PXA1928_START + 73)
#define IRQ_PXA1928_MMC4_WAKEUP		(IRQ_PXA1928_START + 74)
#define IRQ_PXA1928_MMC4			(IRQ_PXA1928_START + 75)
#define IRQ_PXA1928_CHARGER			(IRQ_PXA1928_START + 76)
#define IRQ_PXA1928_PMIC			(IRQ_PXA1928_START + 77)
#define IRQ_PXA1928_CHRG_DTC_OUT	(IRQ_PXA1928_START + 78)
#define IRQ_PXA1928_RTC_ALARM		(IRQ_PXA1928_START + 79)
#define IRQ_PXA1928_RTC				(IRQ_PXA1928_START + 80)
#define IRQ_PXA1928_GC2300			(IRQ_PXA1928_START + 81)
#define IRQ_PXA1928_GC320			(IRQ_PXA1928_START + 82)
#define IRQ_PXA1928_MULTICORE_INT_CPU3	(IRQ_PXA1928_START + 83)
#define IRQ_PXA1928_TWSI2			(IRQ_PXA1928_START + 84)
#define IRQ_PXA1928_TWSI3			(IRQ_PXA1928_START + 85)
#define IRQ_PXA1928_TWSI4			(IRQ_PXA1928_START + 86)
#define IRQ_PXA1928_TWSI5			(IRQ_PXA1928_START + 87)
#define IRQ_PXA1928_TWSI6			(IRQ_PXA1928_START + 88)
#define IRQ_PXA1928_MULTICORE_INT_CPU2	(IRQ_PXA1928_START + 89)
#define IRQ_PXA1928_MULTICORE_INT_CPU1	(IRQ_PXA1928_START + 90)
#define IRQ_PXA1928_ISP_DMA		    (IRQ_PXA1928_START + 91)
#define IRQ_PXA1928_DXO_ISP		    (IRQ_PXA1928_START + 92)
#define IRQ_PXA1928_MULTICORE_INT_CPU0	(IRQ_PXA1928_START + 93)
#define IRQ_PXA1928_MP_COMMTX0		(IRQ_PXA1928_START + 98)
#define IRQ_PXA1928_MP_COMMTX1		(IRQ_PXA1928_START + 99)
#define IRQ_PXA1928_MP_COMMTX2		(IRQ_PXA1928_START + 100)
#define IRQ_PXA1928_MP_COMMTX3		(IRQ_PXA1928_START + 101)
#define IRQ_PXA1928_MP_COMMRX0		(IRQ_PXA1928_START + 102)
#define IRQ_PXA1928_MP_COMMRX1		(IRQ_PXA1928_START + 103)
#define IRQ_PXA1928_MP_COMMRX2		(IRQ_PXA1928_START + 104)
#define IRQ_PXA1928_MP_COMMRX3		(IRQ_PXA1928_START + 105)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ0	(IRQ_PXA1928_START + 106)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ1	(IRQ_PXA1928_START + 107)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ2	(IRQ_PXA1928_START + 108)
#define IRQ_PXA1928_MULTICORE_CTI_NCTIIRQ3	(IRQ_PXA1928_START + 109)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ0	(IRQ_PXA1928_START + 110)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ1	(IRQ_PXA1928_START + 111)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ2	(IRQ_PXA1928_START + 112)
#define IRQ_PXA1928_MULTICORE_NPMUIRQ3	(IRQ_PXA1928_START + 113)
#define IRQ_PXA1928_CORE_MP_NAXIERRIRQ	(IRQ_PXA1928_START + 114)
#define IRQ_PXA1928_WDT2_INT		(IRQ_PXA1928_START + 115)
#define IRQ_PXA1928_MCK_PML_OVERFLOW	(IRQ_PXA1928_START + 118)
#define IRQ_PXA1928_CCIC2			(IRQ_PXA1928_START + 119)
#define IRQ_PXA1928_CCIC1			(IRQ_PXA1928_START + 120)
#define IRQ_PXA1928_SSP1_SRDY		(IRQ_PXA1928_START + 121)
#define IRQ_PXA1928_SSP3_SRDY		(IRQ_PXA1928_START + 122)
#define IRQ_PXA1928_RIPC_INT3		(IRQ_PXA1928_START + 123)
#define IRQ_PXA1928_RIPC_INT2		(IRQ_PXA1928_START + 124)
#define IRQ_PXA1928_RIPC_INT1		(IRQ_PXA1928_START + 125)
#define IRQ_PXA1928_RIPC_INT0		(IRQ_PXA1928_START + 126)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ0 (IRQ_PXA1928_START + 127)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ1 (IRQ_PXA1928_START + 128)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ2 (IRQ_PXA1928_START + 129)
#define IRQ_PXA1928_MULTICORE_NCOMMIRQ3 (IRQ_PXA1928_START + 130)
#define IRQ_PXA1928_GPIO_INT			(IRQ_PXA1928_START + 131)
#define IRQ_PXA1928_THERMAL_SENSOR		(IRQ_PXA1928_START + 132)
#define IRQ_PXA1928_MAIN_PMU_INT		(IRQ_PXA1928_START + 133)
#define IRQ_PXA1928_APMU_INT			(IRQ_PXA1928_START + 134)
#define IRQ_PXA1928_DMA_CHNL_INT0		(IRQ_PXA1928_START + 135)
#define IRQ_PXA1928_DMA_CHNL_INT1		(IRQ_PXA1928_START + 136)
#define IRQ_PXA1928_DMA_CHNL_INT2		(IRQ_PXA1928_START + 137)
#define IRQ_PXA1928_DMA_CHNL_INT3		(IRQ_PXA1928_START + 138)
#define IRQ_PXA1928_DMA_CHNL_INT4		(IRQ_PXA1928_START + 139)
#define IRQ_PXA1928_DMA_CHNL_INT5		(IRQ_PXA1928_START + 140)
#define IRQ_PXA1928_DMA_CHNL_INT6		(IRQ_PXA1928_START + 141)
#define IRQ_PXA1928_DMA_CHNL_INT7		(IRQ_PXA1928_START + 142)
#define IRQ_PXA1928_DMA_CHNL_INT8		(IRQ_PXA1928_START + 143)
#define IRQ_PXA1928_DMA_CHNL_INT9		(IRQ_PXA1928_START + 144)
#define IRQ_PXA1928_DMA_CHNL_INT10		(IRQ_PXA1928_START + 145)
#define IRQ_PXA1928_DMA_CHNL_INT11		(IRQ_PXA1928_START + 146)
#define IRQ_PXA1928_DMA_CHNL_INT12		(IRQ_PXA1928_START + 147)
#define IRQ_PXA1928_DMA_CHNL_INT13		(IRQ_PXA1928_START + 148)
#define IRQ_PXA1928_DMA_CHNL_INT14		(IRQ_PXA1928_START + 149)
#define IRQ_PXA1928_DMA_CHNL_INT15		(IRQ_PXA1928_START + 150)
#define IRQ_PXA1928_MDMA_CHNL_INT0		(IRQ_PXA1928_START + 151)
#define IRQ_PXA1928_MDMA_CHNL_INT1		(IRQ_PXA1928_START + 152)
#define IRQ_PXA1928_ADMA_CHNL_INT0		(IRQ_PXA1928_START + 153)
#define IRQ_PXA1928_ADMA_CHNL_INT1		(IRQ_PXA1928_START + 154)
#define IRQ_PXA1928_ADMA_CHNL_INT2		(IRQ_PXA1928_START + 155)
#define IRQ_PXA1928_ADMA_CHNL_INT3		(IRQ_PXA1928_START + 156)
#define IRQ_PXA1928_VDMA_INT			(IRQ_PXA1928_START + 157)
#define IRQ_PXA1928_PAD_EDGE_WAKEUP		(IRQ_PXA1928_START + 158)

#define IRQ_PXA1928_END			(IRQ_PXA1928_START + 160)
#endif

#if defined(CONFIG_CPU_PXA1928)
#define IRQ_GPIO_START			IRQ_PXA1928_END
#else
#define IRQ_GPIO_START			128
#endif
#define MMP_NR_BUILTIN_GPIO		192

#define IRQ_BOARD_START			(IRQ_GPIO_START + MMP_NR_BUILTIN_GPIO)
#define MMP_NR_IRQS			IRQ_BOARD_START
#define MMP_GPIO_TO_IRQ(gpio)           (IRQ_GPIO_START + (gpio))

#endif /* __ASM_MACH_IRQS_H */
