
*** Running vivado
    with args -log system_util_ad9361_adc_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_ad9361_adc_fifo_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_util_ad9361_adc_fifo_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lc35648/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_adc_fifo_0
Command: synth_design -top system_util_ad9361_adc_fifo_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12558
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.125 ; gain = 369.770 ; free physical = 134 ; free virtual = 2428
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3481.668; parent = 2457.066; children = 1024.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_fifo_0' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_wfifo' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/df0a/util_wfifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_wfifo' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/df0a/util_wfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_fifo_0' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:53]
WARNING: [Synth 8-7129] Port din_valid_4 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_5 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_6 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_7 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[0] in module util_wfifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2533.031 ; gain = 451.676 ; free physical = 325 ; free virtual = 2497
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3557.637; parent = 2533.035; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2547.875 ; gain = 466.520 ; free physical = 303 ; free virtual = 2476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3572.480; parent = 2547.879; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2547.875 ; gain = 466.520 ; free physical = 305 ; free virtual = 2478
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3572.480; parent = 2547.879; children = 1024.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.875 ; gain = 0.000 ; free physical = 304 ; free virtual = 2477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'inst'
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.609 ; gain = 0.000 ; free physical = 218 ; free virtual = 2417
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2672.609 ; gain = 0.000 ; free physical = 216 ; free virtual = 2415
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 168 ; free virtual = 2364
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 162 ; free virtual = 2355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_enable_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m2_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/dout_req_t_m3_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/din_ovf_m1_reg. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 137 ; free virtual = 2330
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 104 ; free virtual = 2299
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---RAMs : 
	             1024 Bit	(16 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port din_valid_4 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_5 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_6 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[0] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_7 in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[15] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[14] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[13] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[12] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[11] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[10] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[9] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[8] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[7] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[6] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[5] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[4] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[3] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[2] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[1] in module util_wfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[0] in module util_wfifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 166 ; free virtual = 2309
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.729; parent = 1562.724; children = 148.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1934 ; free virtual = 4143
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.220; parent = 1674.771; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1934 ; free virtual = 4143
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.397; parent = 1674.949; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1914 ; free virtual = 4123
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1978 ; free virtual = 4197
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1977 ; free virtual = 4198
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1977 ; free virtual = 4211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1977 ; free virtual = 4221
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1969 ; free virtual = 4220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1969 ; free virtual = 4220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |     5|
|3     |LUT3     |     3|
|4     |LUT4     |     4|
|5     |LUT5     |     2|
|6     |LUT6     |     2|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    23|
|9     |FDPE     |     1|
|10    |FDRE     |    77|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.609 ; gain = 591.254 ; free physical = 1969 ; free virtual = 4220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1844.415; parent = 1676.009; children = 168.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3697.215; parent = 2672.613; children = 1024.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2672.609 ; gain = 466.520 ; free physical = 1965 ; free virtual = 4218
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2672.617 ; gain = 591.254 ; free physical = 1964 ; free virtual = 4217
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.617 ; gain = 0.000 ; free physical = 2073 ; free virtual = 4326
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.617 ; gain = 0.000 ; free physical = 2049 ; free virtual = 4308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5e248ba
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2672.617 ; gain = 921.918 ; free physical = 2191 ; free virtual = 4449
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/system_util_ad9361_adc_fifo_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_util_ad9361_adc_fifo_0, cache-ID = aff175698599d062
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/system_util_ad9361_adc_fifo_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_util_ad9361_adc_fifo_0_utilization_synth.rpt -pb system_util_ad9361_adc_fifo_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 14:00:47 2025...
