$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ reset $end
  $var wire  2 & states [1:0] $end
  $var wire  1 % taken $end
  $scope module BranchPredictionFSM $end
   $var wire  1 # clk $end
   $var wire  1 $ reset $end
   $var wire  2 & states [1:0] $end
   $var wire  1 % taken $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
b00 &
#1
0#
#2
1#
0%
b01 &
#3
0#
#4
1#
1%
b00 &
#5
0#
#6
1#
b01 &
#7
0#
#8
1#
b10 &
#9
0#
#10
1#
b11 &
#11
0#
#12
1#
0%
#13
0#
#14
1#
b10 &
#15
0#
#16
1#
1%
b01 &
#17
0#
#18
1#
b10 &
#19
0#
#20
1#
0%
b11 &
#21
0#
#22
1#
1%
b10 &
#23
0#
#24
1#
0%
b11 &
#25
0#
#26
1#
1%
b10 &
#27
0#
#28
1#
b11 &
#29
0#
#30
1#
0%
#31
0#
#32
1#
b10 &
#33
0#
#34
1#
b01 &
#35
0#
#36
1#
b00 &
#37
0#
#38
1#
#39
0#
#40
1#
1%
#41
0#
#42
1#
0%
b01 &
#43
0#
#44
1#
1%
b00 &
#45
0#
#46
1#
b01 &
#47
0#
#48
1#
0%
b10 &
#49
0#
#50
1#
b01 &
#51
0#
#52
1#
b00 &
#53
0#
#54
1#
1%
#55
0#
#56
1#
b01 &
#57
0#
#58
1#
b10 &
#59
0#
#60
1#
b11 &
#61
0#
#62
1#
0%
#63
0#
#64
1#
b10 &
#65
0#
#66
1#
b01 &
#67
0#
#68
1#
1%
b00 &
#69
0#
#70
1#
b01 &
#71
0#
#72
1#
b10 &
#73
0#
#74
1#
0%
b11 &
#75
0#
#76
1#
1%
b10 &
#77
0#
#78
1#
0%
b11 &
#79
0#
#80
1#
1%
b10 &
#81
0#
#82
1#
b11 &
#83
0#
#84
1#
#85
0#
#86
1#
#87
0#
#88
1#
0%
#89
0#
#90
1#
1%
b10 &
#91
0#
#92
1#
0%
b11 &
#93
0#
#94
1#
b10 &
#95
0#
#96
1#
1%
b01 &
#97
0#
#98
1#
0%
b10 &
#99
0#
#100
1#
1%
b01 &
