Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 12 06:47:21 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Counter16Bit_timing_summary_routed.rpt -pb Counter16Bit_timing_summary_routed.pb -rpx Counter16Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter16Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   38          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (731)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (731)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter/MAXIMUM_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter/counter_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_delta_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter_mode_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.999        0.000                      0                  299        0.176        0.000                      0                  299        3.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.999        0.000                      0                  299        0.176        0.000                      0                  299        3.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.390ns (42.538%)  route 4.579ns (57.462%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.966    12.459    counter/counter2_carry__1_n_3
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.373    12.832 r  counter/counter[6]_i_2/O
                         net (fo=1, routed)           0.403    13.235    counter/counter[6]_i_2_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.359 r  counter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    13.359    counter/p_0_in1_in[6]
    SLICE_X41Y10         FDRE                                         r  counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  counter/counter_reg[6]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    15.358    counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 3.390ns (42.989%)  route 4.496ns (57.011%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.749    12.241    counter/counter2_carry__1_n_3
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.373    12.614 r  counter/counter[7]_i_3/O
                         net (fo=1, routed)           0.537    13.151    counter/counter[7]_i_3_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.275 r  counter/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    13.275    counter/p_0_in1_in[7]
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[7]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    15.360    counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 3.390ns (43.197%)  route 4.458ns (56.803%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.755    12.247    counter/counter2_carry__1_n_3
    SLICE_X40Y9          LUT4 (Prop_lut4_I2_O)        0.373    12.620 r  counter/counter[2]_i_2/O
                         net (fo=1, routed)           0.493    13.113    counter/counter[2]_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    13.237 r  counter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.237    counter/p_0_in1_in[2]
    SLICE_X40Y9          FDRE                                         r  counter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  counter/counter_reg[2]/C
                         clock pessimism              0.432    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.029    15.361    counter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 3.390ns (43.155%)  route 4.465ns (56.845%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.752    12.244    counter/counter2_carry__1_n_3
    SLICE_X40Y9          LUT4 (Prop_lut4_I2_O)        0.373    12.617 r  counter/counter[1]_i_2/O
                         net (fo=1, routed)           0.504    13.121    counter/counter[1]_i_2_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.124    13.245 r  counter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.245    counter/p_0_in1_in[1]
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
                         clock pessimism              0.454    15.389    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.029    15.383    counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 3.390ns (43.153%)  route 4.466ns (56.847%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.963    12.456    counter/counter2_carry__1_n_3
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.373    12.829 r  counter/counter[3]_i_3/O
                         net (fo=1, routed)           0.292    13.121    counter/counter[3]_i_3_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.124    13.245 r  counter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    13.245    counter/p_0_in1_in[3]
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[3]/C
                         clock pessimism              0.454    15.389    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.031    15.385    counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 4.064ns (52.061%)  route 3.742ns (47.939%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.848 r  counter/counter_reg[7]_i_2/O[1]
                         net (fo=9, routed)           1.083     8.931    counter/counter_reg[7]_i_2_n_6
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.306     9.237 r  counter/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.237    counter/i__carry__0_i_7_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.770 r  counter/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.770    counter/_inferred__1/i__carry__0_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.989 r  counter/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.581    10.569    counter/underflow_count[8]
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.295    10.864 r  counter/counter0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.864    counter/counter0_carry__1_i_4_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.396 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.396    counter/counter0_carry__1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.709 r  counter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.567    12.276    counter/counter0[15]
    SLICE_X40Y15         LUT4 (Prop_lut4_I3_O)        0.306    12.582 r  counter/counter[15]_i_6/O
                         net (fo=1, routed)           0.490    13.071    counter/counter[15]_i_6_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.195 r  counter/counter[15]_i_2/O
                         net (fo=1, routed)           0.000    13.195    counter/p_0_in1_in[15]
    SLICE_X40Y15         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.573    14.931    counter/CLK100_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter/counter_reg[15]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.031    15.356    counter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.390ns (43.962%)  route 4.321ns (56.038%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.861 f  counter/counter_reg[11]_i_2/O[0]
                         net (fo=6, routed)           1.054     8.915    counter/counter_reg[11]_i_2_n_7
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.321     9.236 f  counter/overflow_count1_carry__0_i_12/O
                         net (fo=4, routed)           0.565     9.800    counter/overflow_count1_carry__0_i_12_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.326    10.126 r  counter/counter2_carry__0_i_4/O
                         net (fo=1, routed)           0.569    10.695    counter/counter2_carry__0_i_4_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.221 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.221    counter/counter2_carry__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.492 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.684    12.177    counter/counter2_carry__1_n_3
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.373    12.550 r  counter/counter[10]_i_2/O
                         net (fo=1, routed)           0.427    12.976    counter/counter[10]_i_2_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.100 r  counter/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    13.100    counter/p_0_in1_in[10]
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.576    14.934    counter/CLK100_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[10]/C
                         clock pessimism              0.429    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X43Y11         FDRE (Setup_fdre_C_D)        0.029    15.357    counter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.127ns (40.609%)  route 4.573ns (59.391%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.642    counter/counter_reg[7]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.957 r  counter/counter_reg[11]_i_2/O[3]
                         net (fo=6, routed)           1.126     9.083    counter/counter_reg[11]_i_2_n_4
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.307     9.390 r  counter/overflow_count1_carry__0_i_11/O
                         net (fo=4, routed)           0.824    10.214    counter/overflow_count1_carry__0_i_11_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.338 r  counter/overflow_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.335    10.673    counter/overflow_count1_carry__0_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.180 r  counter/overflow_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.180    counter/overflow_count1_carry__0_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.451 r  counter/overflow_count1_carry__1/CO[0]
                         net (fo=17, routed)          1.266    12.716    counter/overflow_count1
    SLICE_X40Y10         LUT5 (Prop_lut5_I1_O)        0.373    13.089 r  counter/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    13.089    counter/p_0_in1_in[5]
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.577    14.935    counter/CLK100_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[5]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    15.358    counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 4.076ns (53.292%)  route 3.572ns (46.708%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.848 r  counter/counter_reg[7]_i_2/O[1]
                         net (fo=9, routed)           1.083     8.931    counter/counter_reg[7]_i_2_n_6
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.306     9.237 r  counter/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.237    counter/i__carry__0_i_7_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.770 r  counter/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.770    counter/_inferred__1/i__carry__0_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.989 r  counter/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.581    10.569    counter/underflow_count[8]
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.295    10.864 r  counter/counter0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.864    counter/counter0_carry__1_i_4_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.396 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.396    counter/counter0_carry__1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.730 r  counter/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.417    12.147    counter/counter0[13]
    SLICE_X37Y15         LUT4 (Prop_lut4_I3_O)        0.303    12.450 r  counter/counter[13]_i_2/O
                         net (fo=1, routed)           0.469    12.920    counter/counter[13]_i_2_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.118    13.038 r  counter/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    13.038    counter/p_0_in1_in[13]
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.572    14.930    counter/CLK100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[13]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.047    15.333    counter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 3.854ns (50.661%)  route 3.753ns (49.339%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.023     6.868    counter/counter_reg_n_0_[1]
    SLICE_X34Y9          LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  counter/counter[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    counter/counter[3]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.525 r  counter/counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    counter/counter_reg[3]_i_2_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.848 r  counter/counter_reg[7]_i_2/O[1]
                         net (fo=9, routed)           1.083     8.931    counter/counter_reg[7]_i_2_n_6
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.306     9.237 r  counter/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.237    counter/i__carry__0_i_7_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.880 r  counter/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.583    10.462    counter/underflow_count[7]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.307    10.769 r  counter/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.769    counter/counter0_carry__0_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.170    counter/counter0_carry__0_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.504 r  counter/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.572    12.076    counter/counter0[9]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.303    12.379 r  counter/counter[9]_i_2/O
                         net (fo=1, routed)           0.493    12.873    counter/counter[9]_i_2_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124    12.997 r  counter/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    12.997    counter/p_0_in1_in[9]
    SLICE_X38Y15         FDRE                                         r  counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.572    14.930    counter/CLK100_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  counter/counter_reg[9]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X38Y15         FDRE (Setup_fdre_C_D)        0.081    15.367    counter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  2.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.821%)  route 0.099ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pre_counter_delta_reg[6]/Q
                         net (fo=1, routed)           0.099     1.711    pre_counter_delta[6]
    SLICE_X40Y8          FDRE                                         r  counter_delta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  counter_delta_reg[6]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.051     1.535    counter_delta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  pre_counter_delta_reg[7]/Q
                         net (fo=1, routed)           0.054     1.653    pre_counter_delta[7]
    SLICE_X41Y8          FDRE                                         r  counter_delta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  counter_delta_reg[7]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)        -0.008     1.463    counter_delta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pre_counter_delta_reg[2]/Q
                         net (fo=1, routed)           0.169     1.781    pre_counter_delta[2]
    SLICE_X38Y9          FDRE                                         r  counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.860     1.985    CLK100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  counter_delta_reg[2]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.059     1.564    counter_delta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.291%)  route 0.162ns (49.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.564     1.442    CLK100_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  pre_counter_delta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  pre_counter_delta_reg[4]/Q
                         net (fo=1, routed)           0.162     1.768    pre_counter_delta[4]
    SLICE_X34Y9          FDRE                                         r  counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.833     1.958    CLK100_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  counter_delta_reg[4]/C
                         clock pessimism             -0.516     1.442    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.089     1.531    counter_delta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pre_counter_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.465    CLK100_IBUF_BUFG
    SLICE_X39Y16         FDRE                                         r  pre_counter_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pre_counter_mode_reg/Q
                         net (fo=1, routed)           0.170     1.776    pre_counter_mode
    SLICE_X38Y16         FDRE                                         r  counter_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.854     1.979    CLK100_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  counter_mode_reg/C
                         clock pessimism             -0.501     1.478    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.059     1.537    counter_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_inst/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.558     1.436    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  seven_seg_inst/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  seven_seg_inst/ticks_reg[3]/Q
                         net (fo=1, routed)           0.108     1.685    seven_seg_inst/ticks_reg_n_0_[3]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  seven_seg_inst/ticks_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.793    seven_seg_inst/ticks_reg[0]_i_2__0_n_4
    SLICE_X35Y18         FDRE                                         r  seven_seg_inst/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.825     1.950    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  seven_seg_inst/ticks_reg[3]/C
                         clock pessimism             -0.514     1.436    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.105     1.541    seven_seg_inst/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/MINIMUM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.555%)  route 0.215ns (60.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.471    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter/counter_reg[0]/Q
                         net (fo=22, routed)          0.215     1.827    counter/counter_reg_n_0_[0]
    SLICE_X37Y9          FDRE                                         r  counter/MINIMUM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.860     1.985    counter/CLK100_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  counter/MINIMUM_reg[0]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.070     1.575    counter/MINIMUM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.471    counter/CLK100_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  counter/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  counter/ticks_reg[2]/Q
                         net (fo=1, routed)           0.114     1.749    counter/ticks_reg_n_0_[2]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  counter/ticks_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.859    counter/ticks_reg[0]_i_2_n_5
    SLICE_X42Y7          FDRE                                         r  counter/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    counter/CLK100_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  counter/ticks_reg[2]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.134     1.605    counter/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.586     1.464    CLK100_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  pre_counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  pre_counter_delta_reg[8]/Q
                         net (fo=1, routed)           0.170     1.798    pre_counter_delta[8]
    SLICE_X39Y17         FDRE                                         r  counter_delta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.853     1.978    CLK100_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  counter_delta_reg[8]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.066     1.543    counter_delta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_inst/ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.557     1.435    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  seven_seg_inst/ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  seven_seg_inst/ticks_reg[4]/Q
                         net (fo=1, routed)           0.105     1.681    seven_seg_inst/ticks_reg_n_0_[4]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  seven_seg_inst/ticks_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.796    seven_seg_inst/ticks_reg[4]_i_1__0_n_7
    SLICE_X35Y19         FDRE                                         r  seven_seg_inst/ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.824     1.949    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  seven_seg_inst/ticks_reg[4]/C
                         clock pessimism             -0.514     1.435    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.105     1.540    seven_seg_inst/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y8     counter_delta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17    counter_delta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9     counter_delta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y9     counter_delta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9     counter_delta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9     counter_delta_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y12    counter_delta_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y8     counter_delta_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y8     counter_delta_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y8     counter_delta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y8     counter_delta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y17    counter_delta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y17    counter_delta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y9     counter_delta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y9     counter_delta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y9     counter_delta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y9     counter_delta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y9     counter_delta_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X34Y9     counter_delta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8     counter_delta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8     counter_delta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y17    counter_delta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y17    counter_delta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y9     counter_delta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y9     counter_delta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     counter_delta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     counter_delta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y9     counter_delta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y9     counter_delta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 4.687ns (41.574%)  route 6.587ns (58.426%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 f  counter/counter_reg[1]/Q
                         net (fo=22, routed)          1.888     7.733    counter/counter_reg_n_0_[1]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.857 r  counter/SS_CATHODE_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.434     8.292    counter/SS_CATHODE_OBUF[4]_inst_i_4_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.416 r  counter/SS_CATHODE_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.416    counter/SS_CATHODE_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.628 r  counter/SS_CATHODE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.264    12.892    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.771    16.663 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.663    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 4.625ns (41.273%)  route 6.580ns (58.727%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[5]/Q
                         net (fo=21, routed)          1.857     7.702    counter/sel0[1]
    SLICE_X32Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.826 r  counter/SS_CATHODE_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.886     8.712    counter/SS_CATHODE_OBUF[2]_inst_i_5_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.836 r  counter/SS_CATHODE_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.836    counter/SS_CATHODE_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I1_O)      0.214     9.050 r  counter/SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.837    12.887    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.707    16.594 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.594    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.027ns  (logic 4.419ns (40.071%)  route 6.608ns (59.929%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          2.066     7.847    counter/display_idx[1]
    SLICE_X33Y9          LUT6 (Prop_lut6_I4_O)        0.301     8.148 r  counter/SS_CATHODE_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.799     8.948    counter/SS_CATHODE_OBUF[1]_inst_i_5_n_0
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.124     9.072 r  counter/SS_CATHODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.743    12.814    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    16.330 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.330    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.894ns  (logic 4.234ns (38.868%)  route 6.660ns (61.132%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.755     5.389    counter/CLK100_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  counter/counter_reg[5]/Q
                         net (fo=21, routed)          1.872     7.717    counter/sel0[1]
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.841 r  counter/SS_CATHODE_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.810     8.651    counter/SS_CATHODE_OBUF[6]_inst_i_4_n_0
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.124     8.775 r  counter/SS_CATHODE_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.978    12.753    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    16.283 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.283    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.705ns  (logic 4.416ns (41.253%)  route 6.289ns (58.747%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          2.037     7.818    counter/display_idx[1]
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.301     8.119 f  counter/SS_CATHODE_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.848     8.967    counter/SS_CATHODE_OBUF[3]_inst_i_4_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.091 r  counter/SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.404    12.495    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    16.008 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.008    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 4.265ns (40.343%)  route 6.307ns (59.657%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.748     5.382    counter/CLK100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  counter/counter_reg[13]/Q
                         net (fo=19, routed)          1.758     7.596    counter/counter_reg_n_0_[13]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  counter/SS_CATHODE_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.831     8.551    counter/SS_CATHODE_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.675 r  counter/SS_CATHODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.718    12.393    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    15.954 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.954    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 4.424ns (41.947%)  route 6.123ns (58.053%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          2.071     7.852    counter/display_idx[1]
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.301     8.153 r  counter/SS_CATHODE_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.947     9.100    counter/SS_CATHODE_OBUF[5]_inst_i_4_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.224 r  counter/SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.105    12.329    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    15.850 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.850    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.520ns (46.332%)  route 5.236ns (53.668%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 r  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          1.195     6.976    seven_seg_inst/display_idx[1]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.327     7.303 r  seven_seg_inst/SS_ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.041    11.344    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.715    15.060 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.060    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 4.552ns (48.145%)  route 4.903ns (51.855%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 r  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          0.716     6.497    seven_seg_inst/display_idx[1]
    SLICE_X34Y16         LUT2 (Prop_lut2_I0_O)        0.327     6.824 r  seven_seg_inst/SS_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.186    11.011    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.747    14.758 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.758    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.521ns (49.219%)  route 4.665ns (50.781%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.669     5.303    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.478     5.781 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=30, routed)          0.447     6.228    seven_seg_inst/display_idx[1]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.295     6.523 r  seven_seg_inst/SS_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.217    10.741    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.748    14.489 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.489    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/MAXIMUM_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.249ns (51.711%)  route 0.233ns (48.289%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    counter/CLK100_IBUF_BUFG
    SLICE_X37Y13         FDSE                                         r  counter/MAXIMUM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  counter/MAXIMUM_reg[15]/Q
                         net (fo=6, routed)           0.233     1.839    counter/MAXIMUM[15]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.884 r  counter/overflow_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.884    counter/overflow_count0_carry__2_i_4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  counter/overflow_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.947    counter/overflow_count0_carry__2_n_4
    SLICE_X40Y14         LDCE                                         r  counter/overflow_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.249ns (49.307%)  route 0.256ns (50.693%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    counter/CLK100_IBUF_BUFG
    SLICE_X37Y13         FDSE                                         r  counter/MAXIMUM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  counter/MAXIMUM_reg[11]/Q
                         net (fo=7, routed)           0.256     1.863    counter/MAXIMUM[11]
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  counter/overflow_count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.908    counter/overflow_count0_carry__1_i_5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.971 r  counter/overflow_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.971    counter/overflow_count0_carry__1_n_4
    SLICE_X40Y13         LDCE                                         r  counter/overflow_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_occurred_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.321ns (61.581%)  route 0.200ns (38.419%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.592     1.470    counter/CLK100_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  counter/counter_reg[6]/Q
                         net (fo=21, routed)          0.200     1.811    counter/sel0[2]
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.049     1.860 r  counter/underflow_occurred0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.860    counter/underflow_occurred0_carry_i_1_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.951 r  counter/underflow_occurred0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    counter/underflow_occurred0_carry_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          0.000     1.991    counter/underflow_occurred0_carry__0_n_0
    SLICE_X38Y10         LDCE                                         r  counter/underflow_occurred_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.251ns (44.521%)  route 0.313ns (55.479%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.590     1.468    counter/CLK100_IBUF_BUFG
    SLICE_X36Y10         FDSE                                         r  counter/MAXIMUM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  counter/MAXIMUM_reg[1]/Q
                         net (fo=7, routed)           0.313     1.922    counter/MAXIMUM[1]
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  counter/overflow_count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.967    counter/overflow_count0_carry_i_7_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.032 r  counter/overflow_count0_carry/O[1]
                         net (fo=1, routed)           0.000     2.032    counter/overflow_count0_carry_n_6
    SLICE_X40Y11         LDCE                                         r  counter/overflow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.275ns (46.216%)  route 0.320ns (53.784%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.465    CLK100_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  counter_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_mode_reg/Q
                         net (fo=122, routed)         0.320     1.949    counter/counter_mode
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.994 r  counter/overflow_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     1.994    counter/overflow_count0_carry__2_i_5_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.060 r  counter/overflow_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.060    counter/overflow_count0_carry__2_n_5
    SLICE_X40Y14         LDCE                                         r  counter/overflow_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.251ns (41.474%)  route 0.354ns (58.526%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    counter/CLK100_IBUF_BUFG
    SLICE_X37Y13         FDSE                                         r  counter/MAXIMUM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  counter/MAXIMUM_reg[13]/Q
                         net (fo=7, routed)           0.354     1.961    counter/MAXIMUM[13]
    SLICE_X40Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.006 r  counter/overflow_count0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     2.006    counter/overflow_count0_carry__2_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.071 r  counter/overflow_count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.071    counter/overflow_count0_carry__2_n_6
    SLICE_X40Y14         LDCE                                         r  counter/overflow_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.355ns (58.101%)  route 0.256ns (41.899%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    counter/CLK100_IBUF_BUFG
    SLICE_X37Y13         FDSE                                         r  counter/MAXIMUM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  counter/MAXIMUM_reg[11]/Q
                         net (fo=7, routed)           0.256     1.863    counter/MAXIMUM[11]
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  counter/overflow_count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.908    counter/overflow_count0_carry__1_i_5_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.023 r  counter/overflow_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.023    counter/overflow_count0_carry__1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.077 r  counter/overflow_count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.077    counter/overflow_count0_carry__2_n_7
    SLICE_X40Y14         LDCE                                         r  counter/overflow_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.249ns (40.581%)  route 0.365ns (59.419%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.590     1.468    counter/CLK100_IBUF_BUFG
    SLICE_X36Y10         FDSE                                         r  counter/MAXIMUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  counter/MAXIMUM_reg[7]/Q
                         net (fo=7, routed)           0.365     1.974    counter/MAXIMUM[7]
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.045     2.019 r  counter/overflow_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.019    counter/overflow_count0_carry__0_i_5_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.082 r  counter/overflow_count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.082    counter/overflow_count0_carry__0_n_4
    SLICE_X40Y12         LDCE                                         r  counter/overflow_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.338ns (51.938%)  route 0.313ns (48.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.590     1.468    counter/CLK100_IBUF_BUFG
    SLICE_X36Y10         FDSE                                         r  counter/MAXIMUM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  counter/MAXIMUM_reg[1]/Q
                         net (fo=7, routed)           0.313     1.922    counter/MAXIMUM[1]
    SLICE_X40Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.967 r  counter/overflow_count0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.967    counter/overflow_count0_carry_i_7_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.119 r  counter/overflow_count0_carry/O[2]
                         net (fo=1, routed)           0.000     2.119    counter/overflow_count0_carry_n_5
    SLICE_X40Y11         LDCE                                         r  counter/overflow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/MAXIMUM_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/overflow_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.279ns (40.544%)  route 0.409ns (59.456%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.561     1.439    counter/CLK100_IBUF_BUFG
    SLICE_X34Y13         FDSE                                         r  counter/MAXIMUM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  counter/MAXIMUM_reg[8]/Q
                         net (fo=7, routed)           0.409     2.012    counter/MAXIMUM[8]
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.045     2.057 r  counter/overflow_count0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     2.057    counter/overflow_count0_carry__1_i_8_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.127 r  counter/overflow_count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.127    counter/overflow_count0_carry__1_n_7
    SLICE_X40Y13         LDCE                                         r  counter/overflow_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            pre_counter_delta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.474ns (36.417%)  route 2.574ns (63.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.574     4.048    SW_IBUF[3]
    SLICE_X34Y12         FDRE                                         r  pre_counter_delta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.499     4.857    CLK100_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  pre_counter_delta_reg[3]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            pre_match_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.476ns (36.721%)  route 2.544ns (63.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=1, routed)           2.544     4.020    PB_IBUF[3]
    SLICE_X41Y8          FDRE                                         r  pre_match_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.578     4.936    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_match_set_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            pre_counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.945ns  (logic 1.512ns (38.343%)  route 2.432ns (61.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.432     3.945    SW_IBUF[4]
    SLICE_X34Y9          FDRE                                         r  pre_counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.501     4.859    CLK100_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  pre_counter_delta_reg[4]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            pre_counter_delta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 1.491ns (38.263%)  route 2.406ns (61.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.406     3.897    SW_IBUF[6]
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.578     4.936    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[6]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pre_counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.542ns (42.496%)  route 2.086ns (57.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           2.086     3.628    SW_IBUF[9]
    SLICE_X38Y17         FDRE                                         r  pre_counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.570     4.928    CLK100_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  pre_counter_delta_reg[9]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            pre_counter_delta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 1.517ns (42.968%)  route 2.014ns (57.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    P14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.014     3.531    SW_IBUF[5]
    SLICE_X34Y12         FDRE                                         r  pre_counter_delta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.499     4.857    CLK100_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  pre_counter_delta_reg[5]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            pre_counter_delta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 1.557ns (44.222%)  route 1.964ns (55.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.964     3.522    SW_IBUF[8]
    SLICE_X38Y17         FDRE                                         r  pre_counter_delta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.570     4.928    CLK100_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  pre_counter_delta_reg[8]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 2.126ns (60.434%)  route 1.392ns (39.566%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         LDCE                         0.000     0.000 r  counter/overflow_count_reg[1]/G
    SLICE_X40Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counter/overflow_count_reg[1]/Q
                         net (fo=1, routed)           0.433     0.992    counter/overflow_count[1]
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.124     1.116 r  counter/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.116    counter/i__carry_i_3__0_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.666 r  counter/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.666    counter/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 r  counter/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.780    counter/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  counter/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.894    counter/counter0_inferred__0/i__carry__1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  counter/counter0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.959     3.187    counter/counter01_in[13]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.331     3.518 r  counter/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.518    counter/p_0_in1_in[13]
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.572     4.930    counter/CLK100_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  counter/counter_reg[13]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 1.966ns (56.368%)  route 1.522ns (43.632%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         LDCE                         0.000     0.000 r  counter/overflow_count_reg[1]/G
    SLICE_X40Y11         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  counter/overflow_count_reg[1]/Q
                         net (fo=1, routed)           0.433     0.992    counter/overflow_count[1]
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.124     1.116 r  counter/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.116    counter/i__carry_i_3__0_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.666 r  counter/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.666    counter/counter0_inferred__0/i__carry_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 r  counter/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.780    counter/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.093 r  counter/counter0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           1.089     3.182    counter/counter01_in[11]
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.306     3.488 r  counter/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     3.488    counter/p_0_in1_in[11]
    SLICE_X39Y15         FDRE                                         r  counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.572     4.930    counter/CLK100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  counter/counter_reg[11]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            pre_counter_delta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.345ns  (logic 1.484ns (44.374%)  route 1.861ns (55.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.861     3.345    SW_IBUF[7]
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.578     4.936    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.222ns (41.134%)  route 0.318ns (58.866%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.132     0.132 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.262     0.394    counter/underflow_occurred
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.439 r  counter/counter[8]_i_2/O
                         net (fo=1, routed)           0.056     0.495    counter/counter[8]_i_2_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.540 r  counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.540    counter/p_0_in1_in[8]
    SLICE_X38Y15         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.855     1.980    counter/CLK100_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  counter/counter_reg[8]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.376ns (61.014%)  route 0.240ns (38.986%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         LDCE                         0.000     0.000 r  counter/overflow_count_reg[15]/G
    SLICE_X40Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counter/overflow_count_reg[15]/Q
                         net (fo=1, routed)           0.085     0.243    counter/overflow_count[15]
    SLICE_X41Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.288 r  counter/i__carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    counter/i__carry__2_i_1__0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.351 r  counter/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.155     0.506    counter/counter01_in[15]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.110     0.616 r  counter/counter[15]_i_2/O
                         net (fo=1, routed)           0.000     0.616    counter/p_0_in1_in[15]
    SLICE_X40Y15         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.857     1.982    counter/CLK100_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter/counter_reg[15]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.219ns (34.801%)  route 0.410ns (65.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.410     0.630    SW_IBUF[2]
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  pre_counter_delta_reg[2]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.380ns (57.043%)  route 0.286ns (42.957%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         LDCE                         0.000     0.000 r  counter/overflow_count_reg[0]/G
    SLICE_X40Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counter/overflow_count_reg[0]/Q
                         net (fo=1, routed)           0.086     0.244    counter/overflow_count[0]
    SLICE_X41Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.289 r  counter/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.289    counter/i__carry_i_4__0_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.359 r  counter/counter0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.200     0.559    counter/counter01_in[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.107     0.666 r  counter/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.666    counter/p_0_in1_in[0]
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[0]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.222ns (32.524%)  route 0.461ns (67.476%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.132     0.132 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.308     0.440    counter/underflow_occurred
    SLICE_X41Y10         LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  counter/counter[10]_i_2/O
                         net (fo=1, routed)           0.153     0.638    counter/counter[10]_i_2_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  counter/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.683    counter/p_0_in1_in[10]
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.861     1.986    counter/CLK100_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_counter_delta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.215ns (31.065%)  route 0.477ns (68.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.477     0.692    SW_IBUF[0]
    SLICE_X40Y8          FDRE                                         r  pre_counter_delta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  pre_counter_delta_reg[0]/C

Slack:                    inf
  Source:                 counter/overflow_count_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.376ns (53.016%)  route 0.333ns (46.984%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  counter/overflow_count_reg[7]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  counter/overflow_count_reg[7]/Q
                         net (fo=1, routed)           0.085     0.243    counter/overflow_count[7]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.288 r  counter/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    counter/i__carry__0_i_1__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.351 r  counter/counter0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.248     0.599    counter/counter01_in[7]
    SLICE_X40Y10         LUT5 (Prop_lut5_I0_O)        0.110     0.709 r  counter/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.709    counter/p_0_in1_in[7]
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.861     1.986    counter/CLK100_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  counter/counter_reg[7]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.222ns (31.301%)  route 0.487ns (68.699%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.132     0.132 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.437     0.569    counter/underflow_occurred
    SLICE_X43Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.614 r  counter/counter[4]_i_2/O
                         net (fo=1, routed)           0.050     0.664    counter/counter[4]_i_2_n_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.709 r  counter/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.709    counter/p_0_in1_in[4]
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.861     1.986    counter/CLK100_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  counter/counter_reg[4]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.222ns (31.133%)  route 0.491ns (68.867%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.132     0.132 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.383     0.515    counter/underflow_occurred
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.560 r  counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.108     0.668    counter/counter[12]_i_2_n_0
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.713 r  counter/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.713    counter/p_0_in1_in[12]
    SLICE_X37Y14         FDRE                                         r  counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.856     1.981    counter/CLK100_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  counter/counter_reg[12]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.222ns (30.871%)  route 0.497ns (69.129%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.132     0.132 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.393     0.525    counter/underflow_occurred
    SLICE_X41Y10         LUT4 (Prop_lut4_I1_O)        0.045     0.570 r  counter/counter[3]_i_3/O
                         net (fo=1, routed)           0.104     0.674    counter/counter[3]_i_3_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.045     0.719 r  counter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.719    counter/p_0_in1_in[3]
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.862     1.987    counter/CLK100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  counter/counter_reg[3]/C





