Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:13:48 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  261         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (131)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (131)
---------------------------------
 There are 131 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.408        0.000                      0                  423        0.204        0.000                      0                  423        4.020        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.408        0.000                      0                  423        0.204        0.000                      0                  423        4.020        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.113ns (23.060%)  route 3.714ns (76.940%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     5.111    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.119     5.230 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_5/O
                         net (fo=1, routed)           0.570     5.800    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[11]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.110ns (24.202%)  route 3.476ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.069     4.753    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.116     4.869 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_13/O
                         net (fo=1, routed)           0.691     5.559    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[3]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.654    10.235    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.113ns (24.749%)  route 3.384ns (75.251%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     4.971    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.119     5.090 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_10/O
                         net (fo=1, routed)           0.380     5.470    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[6]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.111ns (24.733%)  route 3.381ns (75.267%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.283     4.967    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.117     5.084 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_9/O
                         net (fo=1, routed)           0.381     5.465    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[7]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.657    10.232    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.111ns (24.879%)  route 3.355ns (75.121%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.067     4.751    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     4.868 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_3/O
                         net (fo=1, routed)           0.571     5.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[13]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.674    10.215    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.111ns (24.881%)  route 3.354ns (75.119%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          0.901     4.584    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     4.701 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_1/O
                         net (fo=3, routed)           0.737     5.438    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[15]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.657    10.232    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.111ns (25.077%)  route 3.319ns (74.923%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.080     4.764    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.117     4.881 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_14/O
                         net (fo=1, routed)           0.523     5.403    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[2]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.674    10.215    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.113ns (25.171%)  route 3.309ns (74.829%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          0.905     4.588    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.119     4.707 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_7/O
                         net (fo=1, routed)           0.687     5.395    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[9]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.681    10.208    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.118ns (24.088%)  route 3.523ns (75.912%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     4.971    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.095 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_11/O
                         net (fo=1, routed)           0.519     5.614    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[5]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.118ns (24.097%)  route 3.521ns (75.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_clk
    SLICE_X52Y60         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg/Q
                         net (fo=16, routed)          1.112     2.603    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.150     2.753 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     3.358    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     3.684 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     5.111    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.124     5.235 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_6/O
                         net (fo=1, routed)           0.378     5.612    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[10]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  4.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[0]
    SLICE_X54Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[0]
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[10]
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[10]
    SLICE_X54Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y58         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[12]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[12]
    SLICE_X52Y58         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y58         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[14]
    SLICE_X52Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[14]
    SLICE_X52Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[15]
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[15]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[15]
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[18]
    SLICE_X50Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[18]
    SLICE_X50Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[1]
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[1]
    SLICE_X52Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[23]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[23]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[23]
    SLICE_X50Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[24]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[24]
    SLICE_X50Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/Q
                         net (fo=1, routed)           0.137     0.711    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/Q[26]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.756    bd_0_i/hls_inst/inst/c11[26]
    SLICE_X52Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_fu_76_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/empty_fu_76_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y22   bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y23   bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y60  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y58  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y58  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y58  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y58  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y58  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/cond_reg_545_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/cond_reg_545_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X56Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/cond_reg_545_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/cond_reg_545_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y60  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter1_reg_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y55  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.092ns  (logic 0.146ns (6.979%)  route 1.946ns (93.021%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X52Y60         LUT4 (Prop_lut4_I1_O)        0.146     1.119 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.973     2.092    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.043ns (4.981%)  route 0.820ns (95.019%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y61         LUT4 (Prop_lut4_I3_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.863    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.410     0.410    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X52Y60         LUT4 (Prop_lut4_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.410     0.864    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.041ns  (logic 0.642ns (12.734%)  route 4.399ns (87.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.426     4.917    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X51Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.041 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[5]_INST_0/O
                         net (fo=1, unset)            0.973     6.014    c00[5]
                                                                      r  c00[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c11[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 0.642ns (13.109%)  route 4.255ns (86.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.282     4.773    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X50Y56         LUT5 (Prop_lut5_I3_O)        0.124     4.897 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[24]_INST_0/O
                         net (fo=1, unset)            0.973     5.870    c11[24]
                                                                      r  c11[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 0.642ns (13.160%)  route 4.236ns (86.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.263     4.754    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     4.878 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c10[24]_INST_0/O
                         net (fo=1, unset)            0.973     5.851    c10[24]
                                                                      r  c10[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c01[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 0.642ns (13.328%)  route 4.175ns (86.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.202     4.693    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     4.817 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c01[11]_INST_0/O
                         net (fo=1, unset)            0.973     5.790    c01[11]
                                                                      r  c01[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.813ns  (logic 0.642ns (13.339%)  route 4.171ns (86.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.198     4.689    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[11]_INST_0/O
                         net (fo=1, unset)            0.973     5.786    c00[11]
                                                                      r  c00[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c11[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.712ns  (logic 0.642ns (13.624%)  route 4.070ns (86.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.097     4.588    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.712 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[23]_INST_0/O
                         net (fo=1, unset)            0.973     5.685    c11[23]
                                                                      r  c11[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c01[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.706ns  (logic 0.642ns (13.641%)  route 4.064ns (86.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.091     4.582    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X51Y56         LUT5 (Prop_lut5_I2_O)        0.124     4.706 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c01[5]_INST_0/O
                         net (fo=1, unset)            0.973     5.679    c01[5]
                                                                      r  c01[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c11[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.694ns  (logic 0.642ns (13.676%)  route 4.052ns (86.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.079     4.570    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.694 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c11[22]_INST_0/O
                         net (fo=1, unset)            0.973     5.667    c11[22]
                                                                      r  c11[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.693ns  (logic 0.642ns (13.679%)  route 4.051ns (86.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.078     4.569    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.693 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c10[23]_INST_0/O
                         net (fo=1, unset)            0.973     5.666    c10[23]
                                                                      r  c10[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 0.642ns (13.691%)  route 4.047ns (86.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln14_reg_530_pp0_iter2_reg_reg[0]/Q
                         net (fo=128, routed)         3.074     4.565    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/select_ln14_reg_530_pp0_iter2_reg[0]
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.124     4.689 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c10[22]_INST_0/O
                         net (fo=1, unset)            0.973     5.662    c10[22]
                                                                      r  c10[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter3_reg_reg/Q
                         net (fo=0)                   0.410     0.968    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_5_fu_80_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.186ns (25.186%)  route 0.553ns (74.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_5_fu_80_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_5_fu_80_reg[21]/Q
                         net (fo=1, routed)           0.142     0.694    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_5_fu_80_reg[31][21]
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.739 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c10[21]_INST_0/O
                         net (fo=1, unset)            0.410     1.149    c10[21]
                                                                      r  c10[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_5_fu_80_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.186ns (25.186%)  route 0.553ns (74.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_5_fu_80_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_5_fu_80_reg[25]/Q
                         net (fo=1, routed)           0.142     0.694    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_5_fu_80_reg[31][25]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.739 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c10[25]_INST_0/O
                         net (fo=1, unset)            0.410     1.149    c10[25]
                                                                      r  c10[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[13]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][13]
    SLICE_X53Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[13]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[13]
                                                                      r  c00[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[16]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][16]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[16]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[16]
                                                                      r  c00[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[19]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][19]
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[19]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[19]
                                                                      r  c00[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[20]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][20]
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[20]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[20]
                                                                      r  c00[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[21]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][21]
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[21]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[21]
                                                                      r  c00[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y55         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[22]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][22]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[22]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[22]
                                                                      r  c00[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/empty_7_fu_88_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c00[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.186ns (24.726%)  route 0.566ns (75.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y56         FDRE                                         r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_7_fu_88_reg[25]/Q
                         net (fo=1, routed)           0.156     0.707    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/empty_7_fu_88_reg[31][25]
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.752 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/c00[25]_INST_0/O
                         net (fo=1, unset)            0.410     1.162    c00[25]
                                                                      r  c00[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 0.597ns (14.310%)  route 3.575ns (85.690%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     3.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.119     3.602 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_5/O
                         net (fo=1, routed)           0.570     4.172    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[11]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 0.602ns (15.101%)  route 3.385ns (84.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.124     3.467 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_11/O
                         net (fo=1, routed)           0.519     3.987    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[5]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.602ns (15.108%)  route 3.383ns (84.892%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.427     3.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.124     3.607 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_6/O
                         net (fo=1, routed)           0.378     3.985    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[10]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 0.594ns (15.108%)  route 3.338ns (84.892%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.069     3.125    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.116     3.241 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_13/O
                         net (fo=1, routed)           0.691     3.932    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[3]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 0.602ns (15.401%)  route 3.307ns (84.599%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.069     3.125    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.124     3.249 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_16/O
                         net (fo=1, routed)           0.660     3.909    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[0]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 0.597ns (15.537%)  route 3.245ns (84.463%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.287     3.343    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.119     3.462 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_10/O
                         net (fo=1, routed)           0.380     3.842    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[6]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 0.602ns (15.679%)  route 3.238ns (84.321%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.283     3.339    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_12/O
                         net (fo=1, routed)           0.376     3.840    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[4]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 0.595ns (15.506%)  route 3.242ns (84.494%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.283     3.339    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.117     3.456 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_9/O
                         net (fo=1, routed)           0.381     3.837    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[7]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 0.595ns (15.614%)  route 3.216ns (84.386%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          1.067     3.123    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     3.240 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_3/O
                         net (fo=1, routed)           0.571     3.811    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[13]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 0.595ns (15.614%)  route 3.216ns (84.386%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/add_ln1413_fu_96[1]_i_2/O
                         net (fo=3, routed)           0.605     1.730    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_sig_allocacmp_indvar_flatten9_load1
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.326     2.056 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln20_reg_535[0]_i_1/O
                         net (fo=17, routed)          0.901     2.957    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i10_fu_72_reg[0]_0
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.117     3.074 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/m_reg_reg_i_1/O
                         net (fo=3, routed)           0.737     3.811    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0[15]
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a01[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[0] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[0]
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[0]/C

Slack:                    inf
  Source:                 a01[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[10] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[10]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[10]/C

Slack:                    inf
  Source:                 a01[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[11] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[11]
    SLICE_X42Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[11]/C

Slack:                    inf
  Source:                 a01[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[12] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[12]
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[12]/C

Slack:                    inf
  Source:                 a01[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[13] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[13]
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[13]/C

Slack:                    inf
  Source:                 a01[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[14] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[14]
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[14]/C

Slack:                    inf
  Source:                 a01[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[15] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[15]
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[15]/C

Slack:                    inf
  Source:                 a01[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[1] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[1]
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[1]/C

Slack:                    inf
  Source:                 a01[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[2]
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[2]/C

Slack:                    inf
  Source:                 a01[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a01_read_reg_525_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a01[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a01[3]
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=217, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y55         FDRE                                         r  bd_0_i/hls_inst/inst/a01_read_reg_525_reg[3]/C





