0.6
2019.1
May 24 2019
15:06:07
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1728884044,verilog,,E:/Verilog/soc/ZynqLab01/ZynqLab01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1_auto_pc_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/Vivado/2019.1/data/xilinx_vip/include,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1728805814,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,1728882077,vhdl,,,,design_1_axi_gpio_1_0,,,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd,1728882077,vhdl,,,,design_1_axi_gpio_2_0,,,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_0/sim/design_1_axi_gpio_3_0.vhd,1728884044,vhdl,,,,design_1_axi_gpio_3_0,,,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1728805812,verilog,,E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/sim/design_1.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/Vivado/2019.1/data/xilinx_vip/include,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,1728805815,vhdl,,,,design_1_rst_ps7_0_50m_0,,,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1728884044,verilog,,E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_xbar_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/Vivado/2019.1/data/xilinx_vip/include,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/sim/design_1.v,1728884044,verilog,,E:/Verilog/soc/ZynqLab01/ZynqLab01.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1;design_1_ps7_0_axi_periph_0;m00_couplers_imp_15SPJYW;m01_couplers_imp_XU9C55;m02_couplers_imp_14WQB4R;m03_couplers_imp_YFYJ3U;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/Vivado/2019.1/data/xilinx_vip/include,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
E:/Verilog/soc/ZynqLab01/ZynqLab01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1728884044,verilog,,,,design_1_wrapper,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../ZynqLab01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/Vivado/2019.1/data/xilinx_vip/include,,,,,
