HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/58||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/59||ADC_READ.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/65
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan5_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/61||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ACC_chan1_5(21 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/62||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt1up_7(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/63||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt2up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/64||ADC_READ.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/218
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/69||GS_Readout.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd'/linenumber/237
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_points_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/77||General_Controller.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/106
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_skiped_samples is floating; a simulation mismatch is possible.||Toplevel.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/78||General_Controller.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_point is floating; a simulation mismatch is possible.||Toplevel.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/79||General_Controller.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/104
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/80||General_Controller.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/103
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_no_steps is floating; a simulation mismatch is possible.||Toplevel.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/81||General_Controller.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/102
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/82||General_Controller.vhd(101);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/101
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V1 is floating; a simulation mismatch is possible.||Toplevel.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/83||General_Controller.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V0 is floating; a simulation mismatch is possible.||Toplevel.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/84||General_Controller.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/98
Implementation;Synthesis|| CL240 ||@W:Signal Bias_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/85||General_Controller.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/86||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/87||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/88||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/89||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/90||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/91||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.||Toplevel.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/92||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/99||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/100||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/101||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/102||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/103||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/104||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/105||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/106||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/107||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/108||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/109||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/110||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/111||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/112||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/113||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/114||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/115||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/116||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/117||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/118||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/119||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/120||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/121||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/122||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/123||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/124||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/125||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/126||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/127||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/128||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/129||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/130||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/131||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/142||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/145||FPGA_Buffer.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/191||FPGA_Buffer.vhd(2131);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2131
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/192||FPGA_Buffer.vhd(2109);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2109
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/193||FPGA_Buffer.vhd(2077);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2077
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/194||FPGA_Buffer.vhd(2074);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2074
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/195||FPGA_Buffer.vhd(2026);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2026
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/196||FPGA_Buffer.vhd(1947);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1947
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/197||FPGA_Buffer.vhd(1941);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1941
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/198||FPGA_Buffer.vhd(1923);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1923
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/199||FPGA_Buffer.vhd(1880);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1880
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/200||FPGA_Buffer.vhd(1847);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/201||FPGA_Buffer.vhd(1840);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1840
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/202||FPGA_Buffer.vhd(1836);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1836
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/203||FPGA_Buffer.vhd(1759);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1759
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/204||FPGA_Buffer.vhd(1725);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1725
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/205||FPGA_Buffer.vhd(1694);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1694
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/206||FPGA_Buffer.vhd(1691);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/207||FPGA_Buffer.vhd(1662);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1662
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/208||FPGA_Buffer.vhd(1659);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1659
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/209||FPGA_Buffer.vhd(1623);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1623
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/210||FPGA_Buffer.vhd(1601);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1601
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/211||FPGA_Buffer.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1593
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/212||FPGA_Buffer.vhd(1567);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1567
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/213||FPGA_Buffer.vhd(1560);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1560
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/214||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/215||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/216||FPGA_Buffer.vhd(1469);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1469
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/217||FPGA_Buffer.vhd(1396);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1396
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/218||FPGA_Buffer.vhd(1385);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1385
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/219||FPGA_Buffer.vhd(1346);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1346
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/220||FPGA_Buffer.vhd(1334);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1334
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/221||FPGA_Buffer.vhd(1330);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/222||FPGA_Buffer.vhd(1317);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/223||FPGA_Buffer.vhd(1273);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1273
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/224||FPGA_Buffer.vhd(1108);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1108
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/225||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/226||FPGA_Buffer.vhd(1032);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1032
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/227||FPGA_Buffer.vhd(982);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/982
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/228||FPGA_Buffer.vhd(978);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/978
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/229||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/230||FPGA_Buffer.vhd(961);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/961
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/231||FPGA_Buffer.vhd(958);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/958
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/232||FPGA_Buffer.vhd(938);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/938
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/233||FPGA_Buffer.vhd(926);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/234||FPGA_Buffer.vhd(891);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/891
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/235||FPGA_Buffer.vhd(824);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/824
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/236||FPGA_Buffer.vhd(813);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/237||FPGA_Buffer.vhd(799);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/799
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/238||FPGA_Buffer.vhd(732);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/732
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/239||FPGA_Buffer.vhd(729);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/240||FPGA_Buffer.vhd(726);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/726
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/241||FPGA_Buffer.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/242||FPGA_Buffer.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/650
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/243||FPGA_Buffer.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/244||FPGA_Buffer.vhd(610);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/610
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/245||FPGA_Buffer.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/584
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/246||FPGA_Buffer.vhd(565);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/247||FPGA_Buffer.vhd(451);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/248||FPGA_Buffer.vhd(440);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/440
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/249||FPGA_Buffer.vhd(436);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/250||FPGA_Buffer.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/422
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/262||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/265||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL168 ||@W:Removing instance ClockDivs_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/274||Toplevel.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd'/linenumber/673
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/296||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/297||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/298||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/299||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/300||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/301||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/302||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/303||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/304||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/305||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/306||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/307||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 14 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/358||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/359||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/360||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL169 ||@W:Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/361||General_Controller.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/229
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit chan(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/401||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of chan(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/402||ADC_READ.vhd(87);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/87
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1061 sequential elements including Communications_0.FFU_Command_Checker_0.rmu_oen. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/533||ffu_command_checker.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/534||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/535||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/536||fpga_buffer.vhd(2135);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2135
Implementation;Synthesis|| MO160 ||@W:Register bit pressure_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/717||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit gyro_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/718||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit mag_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/719||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit acc_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/720||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/721||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/722||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/723||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/724||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/725||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/726||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/727||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/728||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt2up[4:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt1up[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/740||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.ADC_READ_0.cnt1dn[7:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt2dn[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/741||adc_read.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd'/linenumber/218
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SWEEP_SPIDER2_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/747||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[31] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/755||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[30] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/756||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[29] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/757||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[28] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/758||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[26] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/759||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[24] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/760||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[23] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/761||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[22] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/762||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[21] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/763||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[20] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/764||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[19] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/765||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[18] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/766||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[17] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/767||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[16] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/768||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[15] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/769||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[14] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/770||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[13] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/771||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[12] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/772||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[11] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/773||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[10] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/774||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[9] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/775||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/776||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/777||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/778||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/779||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/780||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/781||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/782||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit Data_Saving_0.Packet_Saver_0.data_out[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/783||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[8] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(877);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/877||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(878);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/878||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(879);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/879||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/880||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[13] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/881||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit status_bits_1[35] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(882);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/882||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit status_bits_1[34] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(883);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/883||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(895);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/895||gs_readout.vhd(133);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd'/linenumber/133
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/896||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/897||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[2] is reduced to a combinational gate by constant propagation.||Toplevel.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/898||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[3] is reduced to a combinational gate by constant propagation.||Toplevel.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/899||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[4] is reduced to a combinational gate by constant propagation.||Toplevel.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/900||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[5] is reduced to a combinational gate by constant propagation.||Toplevel.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/901||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/902||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[7] is reduced to a combinational gate by constant propagation.||Toplevel.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/903||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[8] is reduced to a combinational gate by constant propagation.||Toplevel.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/904||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[9] is reduced to a combinational gate by constant propagation.||Toplevel.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/905||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[10] is reduced to a combinational gate by constant propagation.||Toplevel.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/906||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[11] is reduced to a combinational gate by constant propagation.||Toplevel.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/907||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[12] is reduced to a combinational gate by constant propagation.||Toplevel.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/908||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[13] is reduced to a combinational gate by constant propagation.||Toplevel.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/909||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[14] is reduced to a combinational gate by constant propagation.||Toplevel.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/910||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[15] is reduced to a combinational gate by constant propagation.||Toplevel.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/911||sweep_spider2.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd'/linenumber/76
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/964||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/965||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/972||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/973||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/974||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/975||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/976||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/977||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/978||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(979);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/979||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(980);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/980||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/981||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/982||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/983||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(984);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/984||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(985);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/985||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(986);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/986||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/987||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1010||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1011||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO160 ||@W:Register bit General_Controller_0.flight_state[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1015||general_controller.vhd(229);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/229
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1122||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1123||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1124||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"||Toplevel.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1125||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1141||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1143);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1143||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Toplevel.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1161||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 72 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Toplevel
