TimeQuest Timing Analyzer report for de0_tdc
Fri Jul 13 21:09:31 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 17. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 40. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 60. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 61. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 62. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Slow Corner Signal Integrity Metrics
 85. Fast Corner Signal Integrity Metrics
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; de0_tdc                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; de0_tdc.sdc   ; OK     ; Fri Jul 13 21:09:29 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000   ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] } ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 200.000 ; 5.0 MHz   ; 100.000 ; 200.000 ; 50.00      ; 10        ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] } ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 5.000   ; 200.0 MHz ; 0.000   ; 2.500   ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; CLOCK_50                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 253.04 MHz ; 253.04 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 261.64 MHz ; 261.64 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 335.12 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.048   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.351   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.016 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.306 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.357 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.357 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.252   ; 0.000         ;
; CLOCK_50                                                      ; 9.740   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.736  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.794 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.048 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.894      ;
; 1.079 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.855      ;
; 1.110 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.818      ;
; 1.120 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.814      ;
; 1.130 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.793      ;
; 1.150 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.773      ;
; 1.164 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.778      ;
; 1.166 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.768      ;
; 1.169 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.765      ;
; 1.170 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.772      ;
; 1.189 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.739      ;
; 1.190 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.744      ;
; 1.204 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.718      ;
; 1.213 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.721      ;
; 1.214 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.720      ;
; 1.215 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.719      ;
; 1.219 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.715      ;
; 1.221 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.709      ;
; 1.223 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.711      ;
; 1.224 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.710      ;
; 1.224 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.698      ;
; 1.225 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.703      ;
; 1.231 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.703      ;
; 1.240 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.683      ;
; 1.247 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.687      ;
; 1.249 ; phase_controller:ph_ctl|clk_10k                                                                                                                    ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.054     ; 1.192      ;
; 1.256 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.678      ;
; 1.277 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.657      ;
; 1.280 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.654      ;
; 1.280 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.662      ;
; 1.286 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.656      ;
; 1.288 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.646      ;
; 1.293 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.641      ;
; 1.297 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.637      ;
; 1.305 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.623      ;
; 1.313 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.610      ;
; 1.315 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][14]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.620      ;
; 1.324 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.610      ;
; 1.325 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.609      ;
; 1.326 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.608      ;
; 1.330 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.604      ;
; 1.334 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.600      ;
; 1.334 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.600      ;
; 1.335 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.599      ;
; 1.337 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.597      ;
; 1.341 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.587      ;
; 1.343 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.591      ;
; 1.346 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.588      ;
; 1.348 ; diff:diff_inst|diff_1[6]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.592      ;
; 1.356 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][13]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.579      ;
; 1.381 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.553      ;
; 1.382 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.552      ;
; 1.383 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.551      ;
; 1.387 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.547      ;
; 1.390 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.544      ;
; 1.391 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.543      ;
; 1.391 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.543      ;
; 1.392 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.542      ;
; 1.392 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.542      ;
; 1.393 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.549      ;
; 1.396 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.538      ;
; 1.396 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.546      ;
; 1.400 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.534      ;
; 1.401 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.533      ;
; 1.402 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.540      ;
; 1.404 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.530      ;
; 1.417 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.517      ;
; 1.421 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.507      ;
; 1.426 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.508      ;
; 1.455 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.473      ;
; 1.458 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.476      ;
; 1.461 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.473      ;
; 1.467 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.467      ;
; 1.470 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.464      ;
; 1.470 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.464      ;
; 1.477 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.457      ;
; 1.487 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.447      ;
; 1.490 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.444      ;
; 1.496 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.427      ;
; 1.502 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.432      ;
; 1.504 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.430      ;
; 1.507 ; phase_controller:ph_ctl|clk_max[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.427      ;
; 1.507 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.427      ;
; 1.509 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.433      ;
; 1.511 ; phase_controller:ph_ctl|clk_max[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.423      ;
; 1.512 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.430      ;
; 1.513 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.421      ;
; 1.515 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.427      ;
; 1.516 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.418      ;
; 1.518 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.416      ;
; 1.518 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.424      ;
; 1.519 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.415      ;
; 1.523 ; phase_controller:ph_ctl|clk_max[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.411      ;
; 1.528 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.406      ;
; 1.530 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.393      ;
; 1.534 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.394      ;
; 1.537 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.393      ;
; 1.541 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.382      ;
; 1.548 ; phase_controller:ph_ctl|clk_max[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.386      ;
; 1.551 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.383      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.351   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.828     ; 1.686      ;
; 2.649   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.828     ; 1.388      ;
; 2.651   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.828     ; 1.386      ;
; 3.026   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.016      ;
; 3.041   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.001      ;
; 3.044   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 0.998      ;
; 496.178 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.757      ;
; 496.631 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.304      ;
; 496.645 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 3.287      ;
; 496.743 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.192      ;
; 496.846 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.089      ;
; 496.854 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 3.079      ;
; 497.022 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.913      ;
; 497.042 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.893      ;
; 497.061 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.874      ;
; 497.067 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.868      ;
; 497.321 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.614      ;
; 497.333 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.602      ;
; 497.350 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.585      ;
; 497.365 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.570      ;
; 497.547 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.388      ;
; 497.676 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.259      ;
; 497.940 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.993      ;
; 498.033 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.899      ;
; 498.082 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.850      ;
; 498.095 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.838      ;
; 498.203 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.730      ;
; 498.313 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.620      ;
; 498.332 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.601      ;
; 498.382 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.550      ;
; 498.392 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.540      ;
; 498.392 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.541      ;
; 498.398 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.535      ;
; 498.400 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.532      ;
; 498.408 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.525      ;
; 498.460 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.472      ;
; 498.615 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.317      ;
; 498.675 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.258      ;
; 498.677 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.255      ;
; 498.686 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 1.243      ;
; 498.695 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 1.235      ;
; 498.705 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.230      ;
; 498.741 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.192      ;
; 498.793 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.142      ;
; 498.793 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.139      ;
; 498.921 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.011      ;
; 498.929 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.004      ;
; 498.938 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.994      ;
; 498.942 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.990      ;
; 498.956 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.977      ;
; 498.958 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.975      ;
; 498.967 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.965      ;
; 498.968 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.965      ;
; 498.971 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.961      ;
; 498.972 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.961      ;
; 498.974 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.959      ;
; 498.980 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.952      ;
; 499.023 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.910      ;
; 499.077 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.855      ;
; 499.078 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.854      ;
; 499.080 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.853      ;
; 499.085 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.847      ;
; 499.088 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.844      ;
; 499.088 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.845      ;
; 499.090 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.842      ;
; 499.091 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.842      ;
; 499.097 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.835      ;
; 499.114 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.818      ;
; 499.131 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.802      ;
; 499.223 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.710      ;
; 499.229 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.703      ;
; 499.230 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.702      ;
; 499.233 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.700      ;
; 499.233 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.699      ;
; 499.233 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.700      ;
; 499.235 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.697      ;
; 499.241 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.691      ;
; 499.243 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.689      ;
; 499.243 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.689      ;
; 499.244 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.688      ;
; 499.244 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.688      ;
; 499.244 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.689      ;
; 499.245 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.687      ;
; 499.246 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.686      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.246 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.688      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.685      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.360 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.574      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 199.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 1.035      ;
; 199.297 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.987      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.971      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.971      ;
; 199.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.967      ;
; 199.318 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.966      ;
; 199.319 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.965      ;
; 199.323 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.961      ;
; 199.325 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.959      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.306 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.870      ;
; 0.309 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.873      ;
; 0.316 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.881      ;
; 0.324 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.888      ;
; 0.324 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.888      ;
; 0.325 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.889      ;
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.903      ;
; 0.380 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.944      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.596 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.814      ;
; 0.702 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.920      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.073      ;
; 0.866 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.084      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.086      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.089      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.963 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.966 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.184      ;
; 0.967 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.185      ;
; 0.977 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.195      ;
; 0.978 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.196      ;
; 0.979 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.197      ;
; 0.980 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.198      ;
; 0.981 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.200      ;
; 0.984 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.202      ;
; 1.075 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.293      ;
; 1.076 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.294      ;
; 1.077 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.295      ;
; 1.078 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.296      ;
; 1.090 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.308      ;
; 1.091 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.309      ;
; 1.092 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.310      ;
; 1.093 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.311      ;
; 1.188 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.406      ;
; 1.190 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.408      ;
; 1.202 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.420      ;
; 1.204 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.422      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.886      ;
; 1.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.886      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.710 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.928      ;
; 1.710 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.928      ;
; 1.710 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.928      ;
; 1.710 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.928      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.831 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.049      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.879 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.097      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.372 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.596      ;
; 0.378 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.598      ;
; 0.380 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.600      ;
; 0.382 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.601      ;
; 0.395 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.614      ;
; 0.481 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.700      ;
; 0.486 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 0.786      ;
; 0.508 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.728      ;
; 0.518 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.738      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.744      ;
; 0.525 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.745      ;
; 0.525 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.744      ;
; 0.536 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.756      ;
; 0.536 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.757      ;
; 0.539 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 0.839      ;
; 0.551 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 0.851      ;
; 0.578 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.798      ;
; 0.584 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.804      ;
; 0.585 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.804      ;
; 0.612 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.832      ;
; 0.617 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.836      ;
; 0.619 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.839      ;
; 0.644 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.864      ;
; 0.652 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.871      ;
; 0.654 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.874      ;
; 0.654 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.873      ;
; 0.660 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.880      ;
; 0.691 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.911      ;
; 0.821 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.043      ;
; 0.831 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.051      ;
; 0.879 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.098      ;
; 0.920 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.142      ;
; 0.922 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.139      ;
; 0.930 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.147      ;
; 0.941 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.161      ;
; 0.943 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.162      ;
; 0.964 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.184      ;
; 0.985 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 1.280      ;
; 0.987 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 1.282      ;
; 1.143 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.362      ;
; 1.147 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.367      ;
; 1.180 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.400      ;
; 1.182 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.402      ;
; 1.183 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.402      ;
; 1.184 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.403      ;
; 1.188 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.407      ;
; 1.206 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.425      ;
; 1.209 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.429      ;
; 1.229 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 1.524      ;
; 1.361 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.580      ;
; 1.385 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.605      ;
; 1.387 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.606      ;
; 1.412 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.632      ;
; 1.555 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.775      ;
; 1.842 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.065      ;
; 1.953 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.175      ;
; 2.149 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.372      ;
; 2.183 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.406      ;
; 2.189 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.412      ;
; 2.191 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.413      ;
; 2.349 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.572      ;
; 2.393 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.616      ;
; 2.459 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.681      ;
; 2.477 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.699      ;
; 2.562 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 2.781      ;
; 2.649 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.871      ;
; 2.674 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 2.897      ;
; 2.788 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 3.008      ;
; 2.792 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 3.014      ;
; 3.264 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 3.486      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_10k                                                                           ; clk_10k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_20k                                                                           ; clk_20k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; clk_20m                                                                           ; clk_20m                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_40k                                                                           ; clk_40k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.589      ;
; 0.370 ; diff:diff_inst|in_buf_2[8]                                                        ; diff:diff_inst|diff[8]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.590      ;
; 0.371 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; diff:diff_inst|in_buf_2[11]                                                       ; diff:diff_inst|diff[11]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; diff:diff_inst|in_buf_2[1]                                                        ; diff:diff_inst|diff[1]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; diff:diff_inst|in_buf_2[0]                                                        ; diff:diff_inst|diff[0]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; diff:diff_inst|wr_delay[8]                                                        ; diff:diff_inst|wr_delay[9]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; diff:diff_inst|in_buf_2[10]                                                       ; diff:diff_inst|diff[10]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; diff:diff_inst|in_buf_2[5]                                                        ; diff:diff_inst|diff[5]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                            ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spi_data_transm:spi_data_transm1|clkout_prev                                      ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; diff:diff_inst|wr_delay[4]                                                        ; diff:diff_inst|wr_delay[5]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; diff:diff_inst|in_buf_2[14]                                                       ; diff:diff_inst|diff[14]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; diff:diff_inst|in_buf_2[13]                                                       ; diff:diff_inst|diff[13]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; diff:diff_inst|in_buf_2[9]                                                        ; diff:diff_inst|diff[9]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; diff:diff_inst|in_buf_2[4]                                                        ; diff:diff_inst|diff[4]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; diff:diff_inst|in_buf_2[2]                                                        ; diff:diff_inst|diff[2]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][0]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][0]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][3]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][3]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][2]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][2]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.598      ;
; 0.380 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; diff:diff_inst|wr_delay[10]                                                       ; diff:diff_inst|wr_delay[11]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[3] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[3]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; diff:diff_inst|wr_delay[13]                                                       ; diff:diff_inst|wr_delay[14]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.603      ;
; 0.383 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.385 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.605      ;
; 0.385 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.605      ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[5]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]           ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[9]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]          ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]           ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]         ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]         ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[0]         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.736  ; 99.966       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.789  ; 100.019      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk                                                ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_mosi|clk                                                        ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_ss|clk                                                          ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00000|clk                                                 ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00001|clk                                                 ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00010|clk                                                 ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00011|clk                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.122 ; 4.662 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.122 ; 4.662 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.008 ; 4.576 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.971 ; 6.623 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.947 ; 6.503 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.971 ; 6.623 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 4.187 ; 4.805 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.289 ; -3.833 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.410 ; -3.938 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -3.289 ; -3.833 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -4.085 ; -4.632 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.085 ; -4.632 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -4.173 ; -4.769 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.469 ; -4.074 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.035   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.700   ; 3.669   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 5.074   ; 5.048   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.911   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.558   ; 4.468   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 4.171   ; 4.155   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.868 ; 106.795 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.395 ; 106.290 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.868 ; 106.795 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.510 ; 106.472 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.523 ; 106.426 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.555 ; 106.436 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.627 ; 106.516 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.829 ; 106.707 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.763 ; 106.633 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.035 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.911 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 6.530   ; 6.620   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.636   ; 5.684   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.963   ; 5.964   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.383   ; 5.352   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.447   ; 4.423   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.307   ; 4.302   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.509   ; 4.456   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.348   ; 5.315   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.383   ; 5.352   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.440   ; 4.451   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.798   ; 4.726   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.787   ; 4.762   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.178   ; 6.247   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.121   ; 6.167   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.663   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.251   ; 3.216   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.565   ; 4.545   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.539   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.075   ; 3.984   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.699   ; 3.689   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.841 ; 105.736 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.841 ; 105.736 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.296 ; 106.221 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 105.952 ; 105.911 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.965 ; 105.866 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.996 ; 105.876 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.064 ; 105.953 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.258 ; 106.136 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.195 ; 106.065 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.663 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.539 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 5.969   ; 6.050   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.110   ; 5.152   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.423   ; 5.420   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.833   ; 3.822   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 3.968   ; 3.939   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.833   ; 3.822   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.026   ; 3.971   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.834   ; 4.798   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 4.867   ; 4.833   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.962   ; 3.968   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.305   ; 4.231   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.294   ; 4.265   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.923   ; 4.857   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 4.868   ; 4.780   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 6.176 ;    ;    ; 6.695 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 6.028 ;    ;    ; 6.532 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 282.97 MHz ; 282.97 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 291.46 MHz ; 291.46 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 375.09 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.386   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.630   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.334 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.299 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.312 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.312 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.245   ; 0.000         ;
; CLOCK_50                                                      ; 9.713   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.744  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.788 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.386 ; phase_controller:ph_ctl|clk_10k                                                                                                                    ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.058     ; 1.051      ;
; 1.466 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.475      ;
; 1.513 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.438      ;
; 1.535 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.406      ;
; 1.551 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.390      ;
; 1.557 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.384      ;
; 1.563 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.378      ;
; 1.565 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.372      ;
; 1.572 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.358      ;
; 1.589 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.341      ;
; 1.599 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.342      ;
; 1.601 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.340      ;
; 1.601 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.340      ;
; 1.605 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.336      ;
; 1.609 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.332      ;
; 1.610 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.331      ;
; 1.613 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.328      ;
; 1.613 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.338      ;
; 1.619 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.318      ;
; 1.620 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.321      ;
; 1.626 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 3.313      ;
; 1.631 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.320      ;
; 1.633 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 3.296      ;
; 1.640 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.301      ;
; 1.642 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.299      ;
; 1.648 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.293      ;
; 1.650 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 3.279      ;
; 1.655 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.282      ;
; 1.668 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.273      ;
; 1.669 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.261      ;
; 1.682 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.259      ;
; 1.684 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.257      ;
; 1.686 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.255      ;
; 1.686 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.255      ;
; 1.690 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.251      ;
; 1.694 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.247      ;
; 1.695 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.246      ;
; 1.704 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.237      ;
; 1.709 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.232      ;
; 1.710 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.231      ;
; 1.713 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.238      ;
; 1.719 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.218      ;
; 1.731 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.210      ;
; 1.731 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.220      ;
; 1.733 ; diff:diff_inst|diff_1[6]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 3.217      ;
; 1.737 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.204      ;
; 1.738 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.192      ;
; 1.738 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][14]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 3.207      ;
; 1.746 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.195      ;
; 1.748 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.193      ;
; 1.748 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.193      ;
; 1.749 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][13]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 3.196      ;
; 1.752 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.189      ;
; 1.753 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.188      ;
; 1.755 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.182      ;
; 1.756 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.185      ;
; 1.757 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.184      ;
; 1.773 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.168      ;
; 1.775 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.166      ;
; 1.775 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.166      ;
; 1.779 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.162      ;
; 1.783 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.158      ;
; 1.784 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.157      ;
; 1.784 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.157      ;
; 1.787 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.154      ;
; 1.810 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.141      ;
; 1.813 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.138      ;
; 1.815 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.126      ;
; 1.819 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.118      ;
; 1.823 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.118      ;
; 1.831 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.120      ;
; 1.836 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.105      ;
; 1.839 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.102      ;
; 1.842 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.099      ;
; 1.844 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.097      ;
; 1.853 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.088      ;
; 1.855 ; phase_controller:ph_ctl|clk_max[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.086      ;
; 1.856 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.085      ;
; 1.861 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.080      ;
; 1.861 ; phase_controller:ph_ctl|clk_max[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.080      ;
; 1.862 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.075      ;
; 1.867 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.074      ;
; 1.871 ; phase_controller:ph_ctl|clk_max[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.070      ;
; 1.875 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.066      ;
; 1.878 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.063      ;
; 1.881 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.060      ;
; 1.884 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.057      ;
; 1.892 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.049      ;
; 1.898 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 3.041      ;
; 1.899 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.031      ;
; 1.910 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.041      ;
; 1.913 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.028      ;
; 1.913 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.038      ;
; 1.914 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.027      ;
; 1.916 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.021      ;
; 1.917 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.024      ;
; 1.918 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.012      ;
; 1.919 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.022      ;
; 1.919 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.022      ;
; 1.920 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.021      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.630   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.735     ; 1.500      ;
; 2.893   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.735     ; 1.237      ;
; 2.896   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.735     ; 1.234      ;
; 3.232   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.731     ; 0.902      ;
; 3.244   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.731     ; 0.890      ;
; 3.247   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.731     ; 0.887      ;
; 496.569 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 3.374      ;
; 497.011 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.932      ;
; 497.021 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.920      ;
; 497.111 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.833      ;
; 497.159 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.784      ;
; 497.203 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 2.737      ;
; 497.323 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.620      ;
; 497.343 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.600      ;
; 497.357 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.587      ;
; 497.399 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.545      ;
; 497.600 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.343      ;
; 497.606 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.338      ;
; 497.614 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.330      ;
; 497.643 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.301      ;
; 497.823 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.120      ;
; 497.935 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 2.009      ;
; 498.181 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.760      ;
; 498.257 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.684      ;
; 498.299 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.642      ;
; 498.310 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.630      ;
; 498.404 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.536      ;
; 498.502 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.438      ;
; 498.518 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.422      ;
; 498.565 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.376      ;
; 498.574 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.366      ;
; 498.577 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.364      ;
; 498.579 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.361      ;
; 498.583 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.358      ;
; 498.588 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.352      ;
; 498.631 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.310      ;
; 498.771 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.170      ;
; 498.824 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.116      ;
; 498.827 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.114      ;
; 498.828 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.057     ; 1.110      ;
; 498.829 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.057     ; 1.109      ;
; 498.836 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.107      ;
; 498.881 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.059      ;
; 498.925 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.018      ;
; 498.927 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.014      ;
; 499.045 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.896      ;
; 499.048 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.893      ;
; 499.055 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.886      ;
; 499.059 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.882      ;
; 499.064 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.876      ;
; 499.066 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.874      ;
; 499.076 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.864      ;
; 499.079 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.862      ;
; 499.082 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.858      ;
; 499.083 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.858      ;
; 499.084 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.856      ;
; 499.091 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.850      ;
; 499.128 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.812      ;
; 499.173 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.768      ;
; 499.173 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.768      ;
; 499.173 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.767      ;
; 499.178 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.763      ;
; 499.180 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.760      ;
; 499.182 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.759      ;
; 499.182 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.758      ;
; 499.185 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.756      ;
; 499.191 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.750      ;
; 499.215 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.725      ;
; 499.218 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.723      ;
; 499.309 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.632      ;
; 499.310 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.631      ;
; 499.310 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.630      ;
; 499.311 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.629      ;
; 499.313 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.628      ;
; 499.319 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.621      ;
; 499.323 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.618      ;
; 499.328 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.613      ;
; 499.329 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.611      ;
; 499.330 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.611      ;
; 499.330 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.611      ;
; 499.331 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.610      ;
; 499.331 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.610      ;
; 499.332 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.609      ;
; 499.333 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.608      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.593      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.529 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.412      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.546 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.395      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.550 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.391      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.312      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 199.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.930      ;
; 199.355 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.887      ;
; 199.368 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.874      ;
; 199.369 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.873      ;
; 199.369 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.873      ;
; 199.372 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.870      ;
; 199.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.868      ;
; 199.378 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.864      ;
; 199.380 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.222      ; 0.862      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.805      ;
; 0.299 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.805      ;
; 0.307 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.813      ;
; 0.310 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.816      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.819      ;
; 0.315 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.821      ;
; 0.315 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.821      ;
; 0.329 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.835      ;
; 0.367 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.873      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.722      ;
; 0.535 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.733      ;
; 0.639 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.837      ;
; 0.764 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.769 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.967      ;
; 0.773 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.971      ;
; 0.776 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.974      ;
; 0.776 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.974      ;
; 0.780 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.978      ;
; 0.780 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.978      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.053      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.053      ;
; 0.860 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.060      ;
; 0.862 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.060      ;
; 0.865 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.063      ;
; 0.865 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.063      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.067      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.070      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.070      ;
; 0.876 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.074      ;
; 0.883 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.081      ;
; 0.949 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.147      ;
; 0.951 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.149      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.154      ;
; 0.958 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.156      ;
; 0.961 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.159      ;
; 0.961 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.159      ;
; 0.968 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.166      ;
; 0.968 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.166      ;
; 1.047 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.245      ;
; 1.054 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.252      ;
; 1.057 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.255      ;
; 1.064 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.262      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.695      ;
; 1.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.695      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.552 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.750      ;
; 1.552 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.750      ;
; 1.552 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.750      ;
; 1.552 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.750      ;
; 1.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.780      ;
; 1.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.780      ;
; 1.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.780      ;
; 1.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.780      ;
; 1.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.780      ;
; 1.661 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.859      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.899      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.335 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.534      ;
; 0.335 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.533      ;
; 0.338 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.541      ;
; 0.347 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.547      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.557      ;
; 0.428 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.627      ;
; 0.430 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.015     ; 0.709      ;
; 0.466 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.664      ;
; 0.469 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.667      ;
; 0.471 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.670      ;
; 0.472 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.671      ;
; 0.476 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.674      ;
; 0.480 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.015     ; 0.759      ;
; 0.483 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.682      ;
; 0.485 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.683      ;
; 0.486 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.684      ;
; 0.489 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.015     ; 0.768      ;
; 0.518 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.718      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.723      ;
; 0.551 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.749      ;
; 0.553 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.752      ;
; 0.556 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.754      ;
; 0.578 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.776      ;
; 0.599 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.798      ;
; 0.600 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.798      ;
; 0.601 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.800      ;
; 0.604 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.802      ;
; 0.634 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.833      ;
; 0.757 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 0.958      ;
; 0.765 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.963      ;
; 0.802 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.001      ;
; 0.843 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.041      ;
; 0.850 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.051      ;
; 0.852 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 1.047      ;
; 0.855 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.052      ; 1.051      ;
; 0.881 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.079      ;
; 0.891 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.167      ;
; 0.892 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.168      ;
; 1.036 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.235      ;
; 1.057 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.255      ;
; 1.067 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.265      ;
; 1.068 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.266      ;
; 1.068 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.267      ;
; 1.068 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.267      ;
; 1.070 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.269      ;
; 1.094 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.293      ;
; 1.095 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.293      ;
; 1.110 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.386      ;
; 1.253 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.451      ;
; 1.254 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.453      ;
; 1.256 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.455      ;
; 1.285 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.483      ;
; 1.415 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.614      ;
; 1.677 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.878      ;
; 1.784 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.985      ;
; 1.932 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.133      ;
; 1.953 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.154      ;
; 1.965 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.166      ;
; 1.976 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.177      ;
; 2.149 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.350      ;
; 2.187 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.388      ;
; 2.200 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.401      ;
; 2.214 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.415      ;
; 2.356 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 2.555      ;
; 2.398 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.599      ;
; 2.458 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.659      ;
; 2.545 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 2.743      ;
; 2.558 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.759      ;
; 2.948 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 3.149      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_10k                                                                           ; clk_10k                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20k                                                                           ; clk_20k                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20m                                                                           ; clk_20m                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_40k                                                                           ; clk_40k                                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.330 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; spi_data_transm:spi_data_transm1|clkout_prev                                      ; spi_data_transm:spi_data_transm1|spi_write                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.333 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.531      ;
; 0.335 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; diff:diff_inst|in_buf_2[0]                                                        ; diff:diff_inst|diff[0]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; diff:diff_inst|in_buf_2[8]                                                        ; diff:diff_inst|diff[8]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; diff:diff_inst|wr_delay[8]                                                        ; diff:diff_inst|wr_delay[9]                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; diff:diff_inst|in_buf_2[13]                                                       ; diff:diff_inst|diff[13]                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; diff:diff_inst|in_buf_2[11]                                                       ; diff:diff_inst|diff[11]                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; diff:diff_inst|in_buf_2[5]                                                        ; diff:diff_inst|diff[5]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; diff:diff_inst|in_buf_2[1]                                                        ; diff:diff_inst|diff[1]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                            ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; diff:diff_inst|wr_delay[4]                                                        ; diff:diff_inst|wr_delay[5]                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; diff:diff_inst|in_buf_2[14]                                                       ; diff:diff_inst|diff[14]                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; diff:diff_inst|in_buf_2[10]                                                       ; diff:diff_inst|diff[10]                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; diff:diff_inst|in_buf_2[9]                                                        ; diff:diff_inst|diff[9]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; diff:diff_inst|in_buf_2[4]                                                        ; diff:diff_inst|diff[4]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; diff:diff_inst|in_buf_2[2]                                                        ; diff:diff_inst|diff[2]                                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][3]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][3]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][0]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][2]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][2]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.344 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf1_rdy                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; clk_div2[15]                                                                      ; clk_div2[15]                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; clk_div4[15]                                                                      ; clk_div4[15]                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; clk_div3[15]                                                                      ; clk_div3[15]                                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; diff:diff_inst|wr_delay[10]                                                       ; diff:diff_inst|wr_delay[11]                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.245 ; 2.461        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.245 ; 2.461        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[9]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[5]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]           ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[0]         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.744  ; 99.974       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.748  ; 99.964       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.791  ; 100.021      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.852  ; 100.036      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.987  ; 99.987       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.012 ; 100.012      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.789 ; 249.973      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.810 ; 250.026      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01011|clk                                                ;
; 249.987 ; 249.987      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01100|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.573 ; 4.032 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.573 ; 4.032 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.468 ; 3.927 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.275 ; 5.753 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.202 ; 5.702 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.275 ; 5.753 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.643 ; 4.178 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.834 ; -3.278 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.945 ; -3.394 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -2.834 ; -3.278 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.554 ; -4.004 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.554 ; -4.004 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.651 ; -4.124 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.012 ; -3.535 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.685   ; 3.588   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.868   ; 4.940   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.464   ; 4.366   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 4.011   ; 4.092   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.546 ; 106.398 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.102 ; 105.968 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.546 ; 106.398 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.211 ; 106.121 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.235 ; 106.072 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.265 ; 106.102 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.325 ; 106.186 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.505 ; 106.331 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.445 ; 106.280 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 6.306   ; 6.245   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.455   ; 5.428   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.780   ; 5.635   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.222   ; 5.088   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.344   ; 4.254   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.206   ; 4.120   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.394   ; 4.294   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.179   ; 5.055   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.222   ; 5.088   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.336   ; 4.293   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.669   ; 4.540   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.657   ; 4.583   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 5.935   ; 5.867   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 5.877   ; 5.790   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.834   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.289   ; 3.191   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.420   ; 4.494   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.691   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.035   ; 3.936   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.596   ; 3.679   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.600 ; 105.466 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.600 ; 105.466 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.026 ; 105.879 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 105.706 ; 105.614 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.728 ; 105.566 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.757 ; 105.596 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 105.814 ; 105.676 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 105.986 ; 105.815 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 105.930 ; 105.766 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.834 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.691 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 5.806   ; 5.743   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.988   ; 4.958   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.299   ; 5.155   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.788   ; 3.700   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 3.921   ; 3.830   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.788   ; 3.700   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.969   ; 3.868   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.724   ; 4.600   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 4.765   ; 4.631   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.915   ; 3.868   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.234   ; 4.105   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.221   ; 4.146   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.798   ; 4.646   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 4.743   ; 4.572   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.740 ;    ;    ; 6.167 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.614 ;    ;    ; 6.028 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.822   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.387   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 198.338 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.155 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.185 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.186 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.269   ; 0.000         ;
; CLOCK_50                                                      ; 9.425   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.748  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.770 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.822 ; phase_controller:ph_ctl|clk_10k                                                                                                                    ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.009     ; 0.656      ;
; 2.754 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.200      ;
; 2.768 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.176      ;
; 2.805 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.139      ;
; 2.817 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.127      ;
; 2.818 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.136      ;
; 2.820 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.124      ;
; 2.822 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.132      ;
; 2.822 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.132      ;
; 2.824 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.129      ;
; 2.836 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.108      ;
; 2.850 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.093      ;
; 2.854 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.090      ;
; 2.862 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.081      ;
; 2.863 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][14]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.089      ;
; 2.870 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.078      ;
; 2.872 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.082      ;
; 2.872 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.081      ;
; 2.886 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.068      ;
; 2.887 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.067      ;
; 2.888 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.056      ;
; 2.889 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.064      ;
; 2.890 ; diff:diff_inst|diff_1[12]                                                                                                                          ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.054      ;
; 2.890 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.064      ;
; 2.891 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.062      ;
; 2.892 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.061      ;
; 2.892 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.061      ;
; 2.897 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.056      ;
; 2.902 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.051      ;
; 2.902 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.051      ;
; 2.904 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.040      ;
; 2.915 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.039      ;
; 2.917 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.036      ;
; 2.921 ; diff:diff_inst|diff_1[6]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.032      ;
; 2.922 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.032      ;
; 2.924 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.029      ;
; 2.937 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.017      ;
; 2.937 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.016      ;
; 2.948 ; phase_controller:ph_ctl|clk_div[7]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.006      ;
; 2.953 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.001      ;
; 2.954 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 2.000      ;
; 2.956 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.997      ;
; 2.956 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.988      ;
; 2.957 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.996      ;
; 2.957 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.996      ;
; 2.958 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.996      ;
; 2.962 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.991      ;
; 2.964 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][13]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.988      ;
; 2.965 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.989      ;
; 2.965 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.988      ;
; 2.967 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.986      ;
; 2.967 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.986      ;
; 2.967 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.977      ;
; 2.972 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.982      ;
; 2.972 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.981      ;
; 2.984 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.969      ;
; 2.985 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.968      ;
; 2.985 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.968      ;
; 2.990 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.963      ;
; 2.991 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.962      ;
; 2.992 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.961      ;
; 2.992 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.961      ;
; 2.995 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.958      ;
; 2.995 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.958      ;
; 2.997 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.956      ;
; 3.002 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.951      ;
; 3.002 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[5]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.951      ;
; 3.012 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.941      ;
; 3.013 ; phase_controller:ph_ctl|clk_div[3]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.941      ;
; 3.014 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.938      ;
; 3.016 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.928      ;
; 3.017 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.937      ;
; 3.019 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.925      ;
; 3.020 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.934      ;
; 3.021 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.933      ;
; 3.022 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.931      ;
; 3.022 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.932      ;
; 3.026 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.928      ;
; 3.035 ; diff:diff_inst|diff_1[7]                                                                                                                           ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.909      ;
; 3.035 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                           ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.909      ;
; 3.037 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.917      ;
; 3.040 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[3]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.904      ;
; 3.040 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.904      ;
; 3.041 ; phase_controller:ph_ctl|clk_div[6]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.913      ;
; 3.044 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.904      ;
; 3.048 ; phase_controller:ph_ctl|clk_div[4]                                                                                                                 ; phase_controller:ph_ctl|clk_max[9]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.906      ;
; 3.051 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.903      ;
; 3.052 ; phase_controller:ph_ctl|clk_div[14]                                                                                                                ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.901      ;
; 3.053 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.901      ;
; 3.055 ; phase_controller:ph_ctl|clk_div[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.898      ;
; 3.055 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[2] ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][14]      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.897      ;
; 3.056 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.898      ;
; 3.058 ; phase_controller:ph_ctl|clk_div[2]                                                                                                                 ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.895      ;
; 3.059 ; diff:diff_inst|diff_1[5]                                                                                                                           ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.885      ;
; 3.061 ; diff:diff_inst|diff_1[8]                                                                                                                           ; byass_data:byass_data1|output_buf[5]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.882      ;
; 3.062 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.891      ;
; 3.062 ; phase_controller:ph_ctl|clk_max[5]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.890      ;
; 3.065 ; diff:diff_inst|diff_1[3]                                                                                                                           ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.879      ;
; 3.070 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.033     ; 1.884      ;
; 3.070 ; phase_controller:ph_ctl|clk_div[1]                                                                                                                 ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.883      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.387   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.490     ; 0.980      ;
; 3.556   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.490     ; 0.811      ;
; 3.558   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.490     ; 0.809      ;
; 3.813   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.557      ;
; 3.820   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.550      ;
; 3.824   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.546      ;
; 497.786 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 2.166      ;
; 498.066 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.884      ;
; 498.068 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.884      ;
; 498.110 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.842      ;
; 498.172 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.778      ;
; 498.177 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.775      ;
; 498.284 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.668      ;
; 498.291 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.661      ;
; 498.306 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.646      ;
; 498.329 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.623      ;
; 498.462 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.490      ;
; 498.475 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.477      ;
; 498.476 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.476      ;
; 498.495 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.457      ;
; 498.591 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.361      ;
; 498.669 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.283      ;
; 498.845 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.105      ;
; 498.903 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.047      ;
; 498.925 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.025      ;
; 498.939 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.011      ;
; 498.990 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.960      ;
; 499.061 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.889      ;
; 499.073 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.877      ;
; 499.092 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.858      ;
; 499.102 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.848      ;
; 499.102 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.848      ;
; 499.105 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.845      ;
; 499.106 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.844      ;
; 499.108 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.842      ;
; 499.112 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.837      ;
; 499.231 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.719      ;
; 499.251 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.040     ; 0.696      ;
; 499.258 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.692      ;
; 499.259 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.691      ;
; 499.261 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.040     ; 0.686      ;
; 499.266 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 0.686      ;
; 499.302 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 0.650      ;
; 499.303 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.647      ;
; 499.334 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.615      ;
; 499.398 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.552      ;
; 499.402 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.548      ;
; 499.406 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.544      ;
; 499.408 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.542      ;
; 499.412 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.538      ;
; 499.413 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.537      ;
; 499.422 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.528      ;
; 499.429 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.521      ;
; 499.432 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.518      ;
; 499.433 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.517      ;
; 499.436 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.514      ;
; 499.437 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.513      ;
; 499.457 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.493      ;
; 499.498 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.451      ;
; 499.499 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.450      ;
; 499.500 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.450      ;
; 499.500 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.449      ;
; 499.500 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.450      ;
; 499.506 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.506 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.506 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.507 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.443      ;
; 499.508 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.441      ;
; 499.521 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.429      ;
; 499.564 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.386      ;
; 499.569 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.381      ;
; 499.572 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.378      ;
; 499.572 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.378      ;
; 499.573 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.376      ;
; 499.574 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.376      ;
; 499.575 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.374      ;
; 499.575 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.375      ;
; 499.576 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.374      ;
; 499.576 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.373      ;
; 499.576 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.374      ;
; 499.577 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.372      ;
; 499.577 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.372      ;
; 499.577 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.372      ;
; 499.577 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.373      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.479      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.455      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 199.544 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.605      ;
; 199.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.575      ;
; 199.584 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.565      ;
; 199.584 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.565      ;
; 199.588 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.561      ;
; 199.588 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.561      ;
; 199.589 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.560      ;
; 199.591 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.558      ;
; 199.596 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.140      ; 0.553      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.155 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.477      ;
; 0.155 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.477      ;
; 0.156 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.478      ;
; 0.158 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.480      ;
; 0.161 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.483      ;
; 0.163 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.485      ;
; 0.166 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.488      ;
; 0.189 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.511      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.432      ;
; 0.321 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.440      ;
; 0.371 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.490      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.580      ;
; 0.469 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.593      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.639      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.646      ;
; 0.535 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.540 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.659      ;
; 0.589 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.709      ;
; 0.592 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.711      ;
; 0.593 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.712      ;
; 0.601 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.721      ;
; 0.604 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.724      ;
; 0.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.775      ;
; 0.659 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.778      ;
; 0.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.787      ;
; 0.671 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.790      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.887 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.006      ;
; 0.887 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.006      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.907 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.026      ;
; 0.907 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.026      ;
; 0.907 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.026      ;
; 0.907 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.026      ;
; 0.945 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.064      ;
; 0.945 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.064      ;
; 0.945 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.064      ;
; 0.945 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.064      ;
; 0.945 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.064      ;
; 0.975 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.094      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.124      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; clk_40k                                                                           ; clk_40k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[5]                                                ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_10k                                                                           ; clk_10k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_20k                                                                           ; clk_20k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_20m                                                                           ; clk_20m                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; diff:diff_inst|in_buf_2[8]                                                        ; diff:diff_inst|diff[8]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; diff:diff_inst|in_buf_2[5]                                                        ; diff:diff_inst|diff[5]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; diff:diff_inst|in_buf_2[0]                                                        ; diff:diff_inst|diff[0]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; diff:diff_inst|wr_delay[8]                                                        ; diff:diff_inst|wr_delay[9]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; diff:diff_inst|in_buf_2[13]                                                       ; diff:diff_inst|diff[13]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; diff:diff_inst|in_buf_2[11]                                                       ; diff:diff_inst|diff[11]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; diff:diff_inst|in_buf_2[10]                                                       ; diff:diff_inst|diff[10]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; diff:diff_inst|in_buf_2[9]                                                        ; diff:diff_inst|diff[9]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; diff:diff_inst|in_buf_2[4]                                                        ; diff:diff_inst|diff[4]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; diff:diff_inst|in_buf_2[1]                                                        ; diff:diff_inst|diff[1]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][0]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][0]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; diff:diff_inst|wr_delay[4]                                                        ; diff:diff_inst|wr_delay[5]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; diff:diff_inst|in_buf_2[14]                                                       ; diff:diff_inst|diff[14]                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; diff:diff_inst|in_buf_2[2]                                                        ; diff:diff_inst|diff[2]                                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][3]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][3]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][2]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][2]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                            ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; diff:diff_inst|wr_delay[12]                                                       ; diff:diff_inst|wr_delay[13]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; diff:diff_inst|wr_delay[9]                                                        ; diff:diff_inst|wr_delay[10]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[7]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[4]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[3] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|ip_reg[3]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; diff:diff_inst|wr_delay[5]                                                        ; diff:diff_inst|wr_delay[6]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; diff:diff_inst|recv                                                               ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[3]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[3] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[1] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_out[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_rst    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; spi_data_transm:spi_data_transm1|clkout_prev                                      ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_data_transm:spi_data_transm|clkout_prev                                       ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; diff:diff_inst|wr_delay[10]                                                       ; diff:diff_inst|wr_delay[11]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout_prev                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; diff:diff_inst|wr_delay[13]                                                       ; diff:diff_inst|wr_delay[14]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.424      ;
; 0.191 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.326      ;
; 0.216 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.453      ;
; 0.222 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.459      ;
; 0.258 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.381      ;
; 0.268 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.390      ;
; 0.270 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.395      ;
; 0.276 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.398      ;
; 0.308 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.326 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.447      ;
; 0.331 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.452      ;
; 0.333 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.455      ;
; 0.337 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.458      ;
; 0.345 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.466      ;
; 0.352 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.473      ;
; 0.427 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.549      ;
; 0.429 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.553      ;
; 0.449 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.570      ;
; 0.449 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.000      ; 0.683      ;
; 0.451 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.000      ; 0.685      ;
; 0.483 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.607      ;
; 0.489 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.608      ;
; 0.490 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.611      ;
; 0.491 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.610      ;
; 0.491 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.612      ;
; 0.501 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.622      ;
; 0.587 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.000      ; 0.821      ;
; 0.599 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.721      ;
; 0.603 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.724      ;
; 0.620 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.741      ;
; 0.625 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.746      ;
; 0.626 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.747      ;
; 0.627 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.748      ;
; 0.637 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.758      ;
; 0.708 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.829      ;
; 0.739 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.860      ;
; 0.740 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.861      ;
; 0.741 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.862      ;
; 0.821 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.942      ;
; 0.971 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.095      ;
; 1.039 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.163      ;
; 1.139 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.263      ;
; 1.144 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.268      ;
; 1.151 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.275      ;
; 1.158 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.282      ;
; 1.251 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.375      ;
; 1.268 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.392      ;
; 1.302 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.426      ;
; 1.305 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.429      ;
; 1.373 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.494      ;
; 1.391 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.515      ;
; 1.418 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.542      ;
; 1.473 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.597      ;
; 1.474 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.595      ;
; 1.718 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.842      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------+
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]            ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]          ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][1]          ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]          ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]          ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid             ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[0]                   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[2]                   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[4]                   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[6]                   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[0]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[10]                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[11]                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[12]                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[13]                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[14]                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[1]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[2]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[3]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[4]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[5]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[6]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[7]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[8]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[9]                                 ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[0]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[10]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[11]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[12]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[13]                              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[3]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[5]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[7]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[8]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[9]                               ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[0]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[10]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[11]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[12]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[13]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[14]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[1]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[2]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[3]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[4]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[5]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[6]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[7]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[8]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[9]                             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][1]                     ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][2]                     ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][3]                     ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][0]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][3]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|data[0][7]              ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][0]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][3]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][7]         ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|lr_mod[0][0]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|lr_mod[0][1]                            ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_wr                                  ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]      ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]      ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][2]      ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][3]      ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][4]      ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[0]             ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]        ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]        ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[0]           ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[1]           ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|s_out_fr                                ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[0]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[2]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[3]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[4]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[5]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[7]   ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[0]  ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[1]  ;
; 2.270 ; 2.486        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[2]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.748  ; 99.978       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.786  ; 100.002      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.788  ; 100.018      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.770 ; 249.986      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_mosi|clk                     ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_ss|clk                       ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00000|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00001|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00010|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00011|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00100|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00101|clk              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.351 ; 3.140 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 2.351 ; 3.140 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 2.290 ; 3.095 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.415 ; 4.301 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.415 ; 4.170 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.391 ; 4.301 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 2.410 ; 3.241 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.871 ; -2.661 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.934 ; -2.715 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.871 ; -2.661 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.306 ; -3.109 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.306 ; -3.109 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.340 ; -3.184 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.990 ; -2.810 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.301   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 2.259   ; 2.290   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 3.207   ; 3.040   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.247   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.762   ; 2.860   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.608   ; 2.567   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.814 ; 103.830 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.531 ; 103.524 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.814 ; 103.830 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.635 ; 103.647 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.610 ; 103.606 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.626 ; 103.621 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.672 ; 103.676 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.771 ; 103.775 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.738 ; 103.753 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.301 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.247 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 3.907   ; 4.139   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.401   ; 3.545   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.525   ; 3.684   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.243   ; 3.366   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.717   ; 2.778   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 2.660   ; 2.685   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.727   ; 2.789   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 3.233   ; 3.345   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.243   ; 3.366   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 2.743   ; 2.804   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.904   ; 2.970   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.913   ; 2.970   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 3.628   ; 3.805   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 3.581   ; 3.747   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 1.991   ; 2.017   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.898   ; 2.741   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.473   ; 2.564   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.322   ; 2.286   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.170 ; 103.159 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.170 ; 103.159 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.442 ; 103.453 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.270 ; 103.278 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.246 ; 103.239 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.261 ; 103.254 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.305 ; 103.306 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.400 ; 103.400 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.368 ; 103.379 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 3.575   ; 3.795   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.090   ; 3.225   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.207   ; 3.356   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.375   ; 2.395   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.429   ; 2.485   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 2.375   ; 2.395   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.439   ; 2.495   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.927   ; 3.030   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 2.936   ; 3.051   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 2.456   ; 2.512   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.610   ; 2.670   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.617   ; 2.669   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.929   ; 2.996   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 2.884   ; 2.940   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.732 ;    ;    ; 4.497 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.647 ;    ;    ; 4.399 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 1.048   ; 0.155 ; N/A      ; N/A     ; 2.245               ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.351   ; 0.186 ; N/A      ; N/A     ; 249.770             ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.016 ; 0.155 ; N/A      ; N/A     ; 99.736              ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.048   ; 0.185 ; N/A      ; N/A     ; 2.245               ;
; Design-wide TNS                                                ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.122 ; 4.662 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.122 ; 4.662 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.008 ; 4.576 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.971 ; 6.623 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.947 ; 6.503 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.971 ; 6.623 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 4.187 ; 4.805 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.871 ; -2.661 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.934 ; -2.715 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.871 ; -2.661 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.306 ; -3.109 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.306 ; -3.109 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.340 ; -3.184 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.990 ; -2.810 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.700   ; 3.669   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 5.074   ; 5.048   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.558   ; 4.468   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 4.171   ; 4.155   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.868 ; 106.795 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.395 ; 106.290 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.868 ; 106.795 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.510 ; 106.472 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.523 ; 106.426 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.555 ; 106.436 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.627 ; 106.516 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.829 ; 106.707 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.763 ; 106.633 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 6.530   ; 6.620   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 5.636   ; 5.684   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.963   ; 5.964   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 5.383   ; 5.352   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.447   ; 4.423   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.307   ; 4.302   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.509   ; 4.456   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 5.348   ; 5.315   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 5.383   ; 5.352   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.440   ; 4.451   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.798   ; 4.726   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.787   ; 4.762   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.178   ; 6.247   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.121   ; 6.167   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 1.991   ; 2.017   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.898   ; 2.741   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.473   ; 2.564   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.322   ; 2.286   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.170 ; 103.159 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.170 ; 103.159 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.442 ; 103.453 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.270 ; 103.278 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.246 ; 103.239 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.261 ; 103.254 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.305 ; 103.306 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.400 ; 103.400 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.368 ; 103.379 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 3.575   ; 3.795   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.090   ; 3.225   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.207   ; 3.356   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.375   ; 2.395   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.429   ; 2.485   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 2.375   ; 2.395   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 2.439   ; 2.495   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.927   ; 3.030   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 2.936   ; 3.051   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 2.456   ; 2.512   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.610   ; 2.670   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.617   ; 2.669   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.929   ; 2.996   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 2.884   ; 2.940   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 6.176 ;    ;    ; 6.695 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.647 ;    ;    ; 4.399 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SIGNAL                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2266     ; 0        ; 1        ; 2122     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2266     ; 0        ; 1        ; 2122     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 177   ; 177  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jul 13 21:09:28 2018
Info: Command: quartus_sta de0_tdc -c de0_tdc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'de0_tdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.048               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.351               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.016               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.252               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    99.736               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.794               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.386               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.630               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.334               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.312               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.312               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.245               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    99.744               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.788               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.822               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.387               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   198.338               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.185               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.269               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    99.748               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.770               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Fri Jul 13 21:09:31 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


