Results for Benchmarks with configuration ( 64kB 128kB 64kB 4 2 2 32 ) 


****** 401.bzip2  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        6417318                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821781                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1728                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138042                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                6267847                       # number of overall misses (Count)
system.l2.overallAccesses::total              6419046                       # number of overall (read+write) accesses (Count)
****** 429.mcf  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       15648523                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293812116                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1144                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320675                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               14645185                       # number of overall misses (Count)
system.l2.overallAccesses::total             15649667                       # number of overall (read+write) accesses (Count)
****** 456.hmmer  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         771667                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    254895620                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2278                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978534                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                 479897                       # number of overall misses (Count)
system.l2.overallAccesses::total               773950                       # number of overall (read+write) accesses (Count)
****** 458.sjeng  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16799268                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271674728                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           3973                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675397881                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               16728332                       # number of overall misses (Count)
system.l2.overallAccesses::total             16803241                       # number of overall (read+write) accesses (Count)
****** 470.lbm  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13877209                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142637                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            866                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313172                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13877951                       # number of overall misses (Count)
system.l2.overallAccesses::total             13878075                       # number of overall (read+write) accesses (Count)
