#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct  4 20:10:00 2020
# Process ID: 23148
# Current directory: E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26652 E:\Code\Vivado\Lab 2\Carry_Look_Ahead_Adder\Carry_Look_Ahead_Adder.xpr
# Log file: E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/vivado.log
# Journal file: E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.500 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun Oct  4 20:14:20 2020] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.516 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.469 ; gain = 231.969
export_ip_user_files -of_objects  [get_files {{E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/new/Lab2_Team3_Carry_Look_Ahead_Adder_t.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/new/Lab2_Team3_Carry_Look_Ahead_Adder_t.v}}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct  4 20:16:58 2020] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.016 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_project {E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Code/Vivado/Lab 2/Carry_Look_Ahead_Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
