# Simulated CPU
## Instructions
1. Open Quartus 18.1
2. Start a new project
3. Add all verilog files in this repo to the project
4. Compile the project, with proc_extension as the top level module 
4. Open Modelsim, and open proc_tb to see testbench demonstration of CPU functionality. 
