INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/IN_FEA_BRAM/sim/IN_FEA_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_FEA_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/A_MATRIX_BRAM/sim/A_MATRIX_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MATRIX_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/fifo_32bx4/sim/fifo_32bx4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_32bx4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SELFADD_REG_16bx2
INFO: [VRFC 10-2458] undeclared symbol add_res_v_w, assumed default net type wire [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:135]
WARNING: [VRFC 10-3380] identifier 'addres_v' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:55]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:56]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:57]
WARNING: [VRFC 10-3380] identifier 'addres_v' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:70]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/regheap_64_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGHEAP_SELFADD_64x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/25element_wise_adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDERTREE_25WISE
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MATRIX
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_v' is not allowed [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:54]
WARNING: [VRFC 10-3380] identifier 'col_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:75]
WARNING: [VRFC 10-3380] identifier 'col_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:96]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:184]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:187]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_mxmult.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_mxmult.v:8]
INFO: [VRFC 10-311] analyzing module CONV1_LAYER1_DENSE_MXMULT
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1_LAYER1_DENSE_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/fanout_16_1024_5layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FANOUT_16_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/fanout_16_64_1layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FANOUT_16_64
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLOBAL_IN_FEA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_v' is not allowed [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:49]
WARNING: [VRFC 10-3380] identifier 'pe_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:77]
WARNING: [VRFC 10-3380] identifier 'row_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/paramult_1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PARAMULT_1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/clk_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/dyn_iss_demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DYN_ISSUE
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/simtest4paramult_regheap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB4PARAMULT_REGHEAP
