

================================================================
== Vitis HLS Report for 'fftStage_1'
================================================================
* Date:           Thu Jan 27 12:47:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                                                                                                  |                                                                                                                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                                                             Instance                                                                             |                                                                             Module                                                                            |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_U0  |fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84  |        ?|        ?|          ?|          ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
        |convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_U0                                                    |convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85                                                    |        3|        4|  12.000 ns|  16.000 ns|    3|    4|                                        no|
        |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_U0                                                                                     |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86                                                                                     |       14|       16|  56.000 ns|  64.000 ns|   14|   16|                                        no|
        +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|     1653|      993|    -|
|Instance             |        0|     -|     2134|     3914|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3787|     4921|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                                                             Instance                                                                             |                                                                             Module                                                                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_U0                                                    |convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85                                                    |        0|   0|     6|   159|    0|
    |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_U0                                                                                     |digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86                                                                                     |        0|   0|  1637|  2302|    0|
    |fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_U0  |fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84  |        0|   0|   491|  1453|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                                                                                             |                                                                                                                                                               |        0|   0|  2134|  3914|    0|
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------+---------+-----+----+-----+------+-----+---------+
    |               Name               | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------+---------+-----+----+-----+------+-----+---------+
    |fftOutData_local2_V_M_imag_V_0_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_imag_V_1_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_imag_V_2_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_imag_V_3_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_real_V_0_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_real_V_1_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_real_V_2_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local2_V_M_real_V_3_U  |        0|  109|   0|    -|     8|   32|      256|
    |fftOutData_local_U                |        0|  781|   0|    -|     8|  256|     2048|
    +----------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                             |        0| 1653|   0|    0|    72|  512|     4096|
    +----------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n  |       and|   0|  0|   2|           1|           1|
    |ap_idle                |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n  |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n  |       and|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  14|           7|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|fftOutData_local2_dout          |   in|  256|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_empty_n       |   in|    1|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_read          |  out|    1|     ap_fifo|        fftOutData_local2|       pointer|
|p_fftOutData_0_0_0_0_0_din      |  out|   32|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_01_din     |  out|   32|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_02_din     |  out|   32|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_02_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_02_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_03_din     |  out|   32|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_1_0_0_0_din      |  out|   32|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_04_din     |  out|   32|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_05_din     |  out|   32|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_05_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_05_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_05|       pointer|
|p_fftOutData_0_1_0_0_06_din     |  out|   32|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|p_fftOutData_0_1_0_0_06_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|p_fftOutData_0_1_0_0_06_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_06|       pointer|
|ap_clk                          |   in|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_ext_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_str_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
|ap_int_blocking_n               |  out|    1|  ap_ctrl_hs|               fftStage.1|  return value|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fftOutData_local = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1105]   --->   Operation 7 'alloca' 'fftOutData_local' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_0 = alloca i64 1"   --->   Operation 8 'alloca' 'fftOutData_local2_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_1 = alloca i64 1"   --->   Operation 9 'alloca' 'fftOutData_local2_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_2 = alloca i64 1"   --->   Operation 10 'alloca' 'fftOutData_local2_V_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_3 = alloca i64 1"   --->   Operation 11 'alloca' 'fftOutData_local2_V_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_0 = alloca i64 1"   --->   Operation 12 'alloca' 'fftOutData_local2_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_1 = alloca i64 1"   --->   Operation 13 'alloca' 'fftOutData_local2_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_2 = alloca i64 1"   --->   Operation 14 'alloca' 'fftOutData_local2_V_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_3 = alloca i64 1"   --->   Operation 15 'alloca' 'fftOutData_local2_V_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln1117 = call void @fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84, i256 %fftOutData_local2, i256 %fftOutData_local" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1117]   --->   Operation 16 'call' 'call_ln1117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1117 = call void @fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84, i256 %fftOutData_local2, i256 %fftOutData_local" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1117]   --->   Operation 17 'call' 'call_ln1117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln1120 = call void @convertSuperStreamToArrayNScale<1, 0, 50000, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >85, i256 %fftOutData_local, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1120]   --->   Operation 18 'call' 'call_ln1120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln1120 = call void @convertSuperStreamToArrayNScale<1, 0, 50000, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >85, i256 %fftOutData_local, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1120]   --->   Operation 19 'call' 'call_ln1120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln1123 = call void @digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >86, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_3, i32 %p_fftOutData_0_0_0_0_0, i32 %p_fftOutData_0_0_0_0_01, i32 %p_fftOutData_0_0_0_0_02, i32 %p_fftOutData_0_0_0_0_03, i32 %p_fftOutData_0_1_0_0_0, i32 %p_fftOutData_0_1_0_0_04, i32 %p_fftOutData_0_1_0_0_05, i32 %p_fftOutData_0_1_0_0_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1123]   --->   Operation 20 'call' 'call_ln1123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i256 %fftOutData_local, i256 %fftOutData_local"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln1105 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1105]   --->   Operation 33 'specmemcore' 'specmemcore_ln1105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_356 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_0"   --->   Operation 35 'specchannel' 'empty_356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_357 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_1"   --->   Operation 37 'specchannel' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_358 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_2"   --->   Operation 39 'specchannel' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_359 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_real_V_3"   --->   Operation 41 'specchannel' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_360 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_0"   --->   Operation 43 'specchannel' 'empty_360' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_361 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_1"   --->   Operation 45 'specchannel' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_362 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_2"   --->   Operation 47 'specchannel' 'empty_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_363 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %fftOutData_local2_V_M_imag_V_3, i32 %fftOutData_local2_V_M_imag_V_3"   --->   Operation 49 'specchannel' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutData_local2_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln1111 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_3, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1111]   --->   Operation 51 'specmemcore' 'specmemcore_ln1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln1123 = call void @digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >86, i32 %fftOutData_local2_V_M_real_V_0, i32 %fftOutData_local2_V_M_real_V_1, i32 %fftOutData_local2_V_M_real_V_2, i32 %fftOutData_local2_V_M_real_V_3, i32 %fftOutData_local2_V_M_imag_V_0, i32 %fftOutData_local2_V_M_imag_V_1, i32 %fftOutData_local2_V_M_imag_V_2, i32 %fftOutData_local2_V_M_imag_V_3, i32 %p_fftOutData_0_0_0_0_0, i32 %p_fftOutData_0_0_0_0_01, i32 %p_fftOutData_0_0_0_0_02, i32 %p_fftOutData_0_0_0_0_03, i32 %p_fftOutData_0_1_0_0_0, i32 %p_fftOutData_0_1_0_0_04, i32 %p_fftOutData_0_1_0_0_05, i32 %p_fftOutData_0_1_0_0_06" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1123]   --->   Operation 52 'call' 'call_ln1123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln1125 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:1125]   --->   Operation 53 'ret' 'ret_ln1125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fftOutData_local               (alloca              ) [ 0111111]
fftOutData_local2_V_M_real_V_0 (alloca              ) [ 0011111]
fftOutData_local2_V_M_real_V_1 (alloca              ) [ 0011111]
fftOutData_local2_V_M_real_V_2 (alloca              ) [ 0011111]
fftOutData_local2_V_M_real_V_3 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_0 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_1 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_2 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_3 (alloca              ) [ 0011111]
call_ln1117                    (call                ) [ 0000000]
call_ln1120                    (call                ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specdataflowpipeline_ln0       (specdataflowpipeline) [ 0000000]
specmemcore_ln0                (specmemcore         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty                          (specchannel         ) [ 0000000]
specmemcore_ln1105             (specmemcore         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_356                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_357                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_358                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_359                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_360                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_361                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_362                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_363                      (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specmemcore_ln1111             (specmemcore         ) [ 0000000]
call_ln1123                    (call                ) [ 0000000]
ret_ln1125                     (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftOutData_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_fftOutData_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_fftOutData_0_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_fftOutData_0_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_fftOutData_0_1_0_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_fftOutData_0_1_0_0_04">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_fftOutData_0_1_0_0_05">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_fftOutData_0_1_0_0_06">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convertSuperStreamToArrayNScale<1, 0, 50000, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >85"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitReversedDataReOrder<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >86"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="fftOutData_local_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fftOutData_local2_V_M_real_V_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fftOutData_local2_V_M_real_V_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="fftOutData_local2_V_M_real_V_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fftOutData_local2_V_M_real_V_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="fftOutData_local2_V_M_imag_V_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="fftOutData_local2_V_M_imag_V_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="fftOutData_local2_V_M_imag_V_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="fftOutData_local2_V_M_imag_V_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="256" slack="0"/>
<pin id="117" dir="0" index="2" bw="256" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1117/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="256" slack="2"/>
<pin id="124" dir="0" index="2" bw="32" slack="2"/>
<pin id="125" dir="0" index="3" bw="32" slack="2"/>
<pin id="126" dir="0" index="4" bw="32" slack="2"/>
<pin id="127" dir="0" index="5" bw="32" slack="2"/>
<pin id="128" dir="0" index="6" bw="32" slack="2"/>
<pin id="129" dir="0" index="7" bw="32" slack="2"/>
<pin id="130" dir="0" index="8" bw="32" slack="2"/>
<pin id="131" dir="0" index="9" bw="32" slack="2"/>
<pin id="132" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1120/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="4"/>
<pin id="137" dir="0" index="2" bw="32" slack="4"/>
<pin id="138" dir="0" index="3" bw="32" slack="4"/>
<pin id="139" dir="0" index="4" bw="32" slack="4"/>
<pin id="140" dir="0" index="5" bw="32" slack="4"/>
<pin id="141" dir="0" index="6" bw="32" slack="4"/>
<pin id="142" dir="0" index="7" bw="32" slack="4"/>
<pin id="143" dir="0" index="8" bw="32" slack="4"/>
<pin id="144" dir="0" index="9" bw="32" slack="0"/>
<pin id="145" dir="0" index="10" bw="32" slack="0"/>
<pin id="146" dir="0" index="11" bw="32" slack="0"/>
<pin id="147" dir="0" index="12" bw="32" slack="0"/>
<pin id="148" dir="0" index="13" bw="32" slack="0"/>
<pin id="149" dir="0" index="14" bw="32" slack="0"/>
<pin id="150" dir="0" index="15" bw="32" slack="0"/>
<pin id="151" dir="0" index="16" bw="32" slack="0"/>
<pin id="152" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1123/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="fftOutData_local_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="256" slack="0"/>
<pin id="164" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="fftOutData_local "/>
</bind>
</comp>

<comp id="168" class="1005" name="fftOutData_local2_V_M_real_V_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_0 "/>
</bind>
</comp>

<comp id="174" class="1005" name="fftOutData_local2_V_M_real_V_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="fftOutData_local2_V_M_real_V_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="fftOutData_local2_V_M_real_V_3_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="fftOutData_local2_V_M_imag_V_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_0 "/>
</bind>
</comp>

<comp id="198" class="1005" name="fftOutData_local2_V_M_imag_V_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="fftOutData_local2_V_M_imag_V_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="fftOutData_local2_V_M_imag_V_3_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="134" pin=9"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="134" pin=11"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="134" pin=12"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="134" pin=13"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="134" pin=14"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="134" pin=15"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="134" pin=16"/></net>

<net id="165"><net_src comp="78" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="171"><net_src comp="82" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="177"><net_src comp="86" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="183"><net_src comp="90" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="189"><net_src comp="94" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="121" pin=5"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="195"><net_src comp="98" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="121" pin=6"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="201"><net_src comp="102" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="121" pin=7"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="207"><net_src comp="106" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="121" pin=8"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="134" pin=7"/></net>

<net id="213"><net_src comp="110" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="121" pin=9"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="134" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftOutData_0_0_0_0_0 | {5 6 }
	Port: p_fftOutData_0_0_0_0_01 | {5 6 }
	Port: p_fftOutData_0_0_0_0_02 | {5 6 }
	Port: p_fftOutData_0_0_0_0_03 | {5 6 }
	Port: p_fftOutData_0_1_0_0_0 | {5 6 }
	Port: p_fftOutData_0_1_0_0_04 | {5 6 }
	Port: p_fftOutData_0_1_0_0_05 | {5 6 }
	Port: p_fftOutData_0_1_0_0_06 | {5 6 }
 - Input state : 
	Port: fftStage.1 : fftOutData_local2 | {1 2 }
	Port: fftStage.1 : p_fftOutData_0_0_0_0_0 | {}
	Port: fftStage.1 : p_fftOutData_0_0_0_0_01 | {}
	Port: fftStage.1 : p_fftOutData_0_0_0_0_02 | {}
	Port: fftStage.1 : p_fftOutData_0_0_0_0_03 | {}
	Port: fftStage.1 : p_fftOutData_0_1_0_0_0 | {}
	Port: fftStage.1 : p_fftOutData_0_1_0_0_04 | {}
	Port: fftStage.1 : p_fftOutData_0_1_0_0_05 | {}
	Port: fftStage.1 : p_fftOutData_0_1_0_0_06 | {}
  - Chain level:
	State 1
		call_ln1117 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                                                              Functional Unit                                                                             |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_fu_114 |    0    |    0    |   525   |   1327  |    0    |
|   call   |                          grp_convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_fu_121                          |    0    |    0    |    5    |    17   |    0    |
|          |                                           grp_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_fu_134                                          |    0    |   3.87  |   3046  |   419   |    0    |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                                                                                          |    0    |   3.87  |   3576  |   1763  |    0    |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|fftOutData_local2_V_M_imag_V_0_reg_192|   32   |
|fftOutData_local2_V_M_imag_V_1_reg_198|   32   |
|fftOutData_local2_V_M_imag_V_2_reg_204|   32   |
|fftOutData_local2_V_M_imag_V_3_reg_210|   32   |
|fftOutData_local2_V_M_real_V_0_reg_168|   32   |
|fftOutData_local2_V_M_real_V_1_reg_174|   32   |
|fftOutData_local2_V_M_real_V_2_reg_180|   32   |
|fftOutData_local2_V_M_real_V_3_reg_186|   32   |
|       fftOutData_local_reg_162       |   256  |
+--------------------------------------+--------+
|                 Total                |   512  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    3   |  3576  |  1763  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  4088  |  1763  |    0   |
+-----------+--------+--------+--------+--------+--------+
