<dec f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='469' type='unsigned int llvm::MCRegisterInfo::getSubRegIdxSize(unsigned int Idx) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='466'>/// Get the size of the bit range covered by a sub-register index.
  /// If the index isn&apos;t continuous, return the sum of the sizes of its parts.
  /// If the index is used to access subregisters of different sizes, return -1.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='124' u='c' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='147' u='c' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='399' u='c' c='_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='590' u='c' c='_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE'/>
<def f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='56' ll='60' type='unsigned int llvm::MCRegisterInfo::getSubRegIdxSize(unsigned int Idx) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='853' u='c' c='_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='68' u='c' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
