<h1 align="center">Hi ğŸ‘‹, I'm Abdelrahman Khaled ELsayed</h1>
<h3 align="center">ğŸš€ Electronics and Embedded Systems Engineer | Digital Design and implementation</h3>

<p align="left"> <img src="https://komarev.com/ghpvc/?username=abdelrahmankhaled826&label=Profile%20views&color=0e75b6&style=flat" alt="abdelrahmankhaled826" /> </p>

## ğŸš€ About Me

Iâ€™m ECE graduated engineer with a strong foundation in ASIC and Digital Design looking for a challenging opportunity in this field that utilizes academic background and my skills. 

ğŸ“ **Education**: Bachelor of Electronics and Communication engineering at Faculty of Engineering Shoubra, Benha University.     (2019â€“2024).

---

## ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api/top-langs/?username=abdelrahmankhaled826&theme=blue-green&hide_border=false&include_all_commits=true&count_private=true&layout=compact)


## ğŸš€ Projects

### ğŸ”· Digital Implementation of Digital Transmitter System
    (Si-Vision Academy Graduation Project)  
    â€¢ RTL synthesis using Design Compiler: flat, hierarchical top-down, and bottom-up approaches.  
    â€¢ Floorplanning, power planning, placement, CTS, and routing using IC Compiler II.  
    â€¢ Generated SDC, LEF, SPEF, and GDS files.  

### ğŸ”· RTL Implementation of RISC-V Processor & Integration into SoC  
    â€¢ Designed a full 32-bit RISC-V processor with single-cycle, multi-cycle, and pipelined architectures.  
    â€¢ Integrated with APB bridge and AHB interface.  
    â€¢ Tested using MIPS assembler; successfully executed real assembly programs.  
    â€¢ Modules included: ALU, Register File, PC, Instruction/Data Memory,FSM Control Unit, Sign Extend,
    Hazard Unit, Exception Unit,Branch Prediction, APB Bridge  
  
### ğŸ”· Digital Implementation of I2C Communication Protocol
    â€¢ RTL synthesis using Design Compiler.  
    â€¢ Formal verification.  
    â€¢ Floorplanning, power planning, placement, CTS, and routing using IC Compiler II.  
    â€¢ Signoff procedures completed.  


### ğŸ”· RTL Design of SPI Slave with Single-Port RAM  
    â€¢ Designed an SPI slave interface with a finite state machine (FSM) and integrated single-port RAM using Verilog.  
    â€¢ Developed both SPI Master and FSM-based Slave logic.  
    â€¢ Technologies used: Verilog, FSM Design, SPI Protocol, QuestaSim, Vivado, Questa Lint, FPGA.

### ğŸ”· Digital Implementation of 16-bit MIPS Processor
    â€¢ Logic synthesis using Design Compiler.  
    â€¢ Formal verification using Synopsys Formality.  
    â€¢ PNR flow using IC Compiler I.  
    â€¢ Generated GDS file as part of final signoff.  

### ğŸ”· RTL Design of Advanced Peripheral Bus (APB) 
    â€¢ Developed a fully compliant APB interface controller in Verilog.  
    â€¢ Tested and verified using simulation environments.  

### ğŸ”· Design and Implementation of AES (Advanced Encryption Standard)
    â€¢ Developed full AES algorithm in Verilog.  
    â€¢ Designed for secure data encryption with optimized RTL implementation.  

### ğŸ”· RTL Design of Frame Check Sequence 
    â€¢ Created an RTL-level CRC/FCS generator module for data integrity verification.  
    â€¢ Verified for correctness through simulations and testbenches.  



## ğŸ’» Tech Stack:
#### ğŸ‘¨â€ğŸ’» Programming & HDL Languages
![Verilog](https://img.shields.io/badge/Verilog-blue)  ![VHDL](https://img.shields.io/badge/VHDL-8A2BE2) ![HTML5](https://img.shields.io/badge/HTML-white) ![CSS3](https://img.shields.io/badge/CSS-red) ![Python](https://img.shields.io/badge/Python-ffdd54) ![C++](https://img.shields.io/badge/C++-yellow) ![c](https://img.shields.io/badge/C-pink)

#### ğŸ§  Digital Design & EDA Tools
![Questa](https://img.shields.io/badge/Questa-red)  ![ModelSim](https://img.shields.io/badge/ModelSim-green) ![Xilinx Vivado](https://img.shields.io/badge/XilinxVivado-blue) ![Intel Quartus](https://img.shields.io/badge/IntelQuartus-8A2BE2) 

#### ğŸ­ ASIC & PnR Tools
![Design compiler](https://img.shields.io/badge/Designcompiler-pink) ![IC Compiler I & II](https://img.shields.io/badge/ICCompiler&II-blue) ![Formality ](https://img.shields.io/badge/Formality-8A2BE2) 

#### âš™ï¸ Other Tools & Scripting
![Matlab](https://img.shields.io/badge/Matlab-red)  ![TCL Scripting Language](https://img.shields.io/badge/TCL-green) 


## ğŸ† GitHub Trophies
![](https://github-profile-trophy.vercel.app/?username=abdelrahmankhaled826&theme=dark&no-frame=false&no-bg=false&margin-w=4)


---
[![](https://visitcount.itsvg.in/api?id=abdelrahmankhaled826&icon=2&color=11)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->


- ğŸ‘¨â€ğŸ’» All of my projects are available at [https://github.com/AbdelrahmanKhaled826?tab=repositories](https://github.com/AbdelrahmanKhaled826?tab=repositories)

- ğŸ“« How to reach me **abdokhaled1712002@gmail.com**

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/https://www.linkedin.com/in/abdelrahman-khaled-7012ba251/" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="https://www.linkedin.com/in/abdelrahman-khaled-7012ba251/" height="30" width="40" /></a>
</p>
