\hypertarget{struct_h_a_s_h___type_def}{}\section{H\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_a_s_h___type_def}\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}{D\+IN}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}{S\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a02cdb629fbb2bfa63db818ac846847a1}{HR} \mbox{[}5\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}{I\+MR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a31675cbea6dc1b5f7de162884a4bb6eb}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}52\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a5a72a62805d5497f2b44448edd18f20f}{C\+SR} \mbox{[}51\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

Definition at line 973 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_h_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

H\+A\+SH control register, Address offset\+: 0x00 

Definition at line 975 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_a5a72a62805d5497f2b44448edd18f20f}\label{struct_h_a_s_h___type_def_a5a72a62805d5497f2b44448edd18f20f}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+SR\mbox{[}51\mbox{]}}

H\+A\+SH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+C0 

Definition at line 982 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}\label{struct_h_a_s_h___type_def_a445dd5529e7dc6a4fa2fec4f78da2692}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+IN}{DIN}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+IN}

H\+A\+SH data input register, Address offset\+: 0x04 

Definition at line 976 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_a02cdb629fbb2bfa63db818ac846847a1}\label{struct_h_a_s_h___type_def_a02cdb629fbb2bfa63db818ac846847a1}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!HR@{HR}}
\index{HR@{HR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{HR}{HR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t HR\mbox{[}5\mbox{]}}

H\+A\+SH digest registers, Address offset\+: 0x0\+C-\/0x1C 

Definition at line 978 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_h_a_s_h___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+MR}{IMR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+MR}

H\+A\+SH interrupt enable register, Address offset\+: 0x20 

Definition at line 979 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_a31675cbea6dc1b5f7de162884a4bb6eb}\label{struct_h_a_s_h___type_def_a31675cbea6dc1b5f7de162884a4bb6eb}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED\mbox{[}52\mbox{]}}

Reserved, 0x28-\/0x\+F4 

Definition at line 981 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_h_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

H\+A\+SH status register, Address offset\+: 0x24 

Definition at line 980 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}\label{struct_h_a_s_h___type_def_a7060ac1ed928ee931d7664650f2dcf75}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!S\+TR@{S\+TR}}
\index{S\+TR@{S\+TR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+TR}{STR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+TR}

H\+A\+SH start register, Address offset\+: 0x08 

Definition at line 977 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
