{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "R1_LOAD",
					"strict" : false
				},
				{
					"name" : "COUNTER[7]",
					"strict" : false
				},
				{
					"name" : "COUNTER[6]",
					"strict" : false
				},
				{
					"name" : "COUNTER[5]",
					"strict" : false
				},
				{
					"name" : "COUNTER[4]",
					"strict" : false
				},
				{
					"name" : "COUNTER[3]",
					"strict" : false
				},
				{
					"name" : "COUNTER[2]",
					"strict" : false
				},
				{
					"name" : "COUNTER[1]",
					"strict" : false
				},
				{
					"name" : "COUNTER[0]",
					"strict" : false
				},
				{
					"name" : "ULA_S[3]",
					"strict" : false
				},
				{
					"name" : "ULA_S[2]",
					"strict" : false
				},
				{
					"name" : "ULA_S[1]",
					"strict" : false
				},
				{
					"name" : "ULA_S[0]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[6]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[5]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[4]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[3]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[2]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[1]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_0[0]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[6]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[5]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[4]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[3]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[2]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[1]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_1[0]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[6]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[5]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[4]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[3]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[2]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[1]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_2[0]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[6]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[5]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[4]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[3]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[2]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[1]",
					"strict" : false
				},
				{
					"name" : "MEM_OUT_3[0]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[6]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[5]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[4]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[3]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[2]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[1]",
					"strict" : false
				},
				{
					"name" : "R1_OUT[0]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[6]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[5]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[4]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[3]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[2]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[1]",
					"strict" : false
				},
				{
					"name" : "R2_OUT[0]",
					"strict" : false
				},
				{
					"name" : "CLR_GLOBAL",
					"strict" : false
				},
				{
					"name" : "RST_DEBOUNCER",
					"strict" : false
				},
				{
					"name" : "INPUT_CLK",
					"strict" : false
				},
				{
					"name" : "CLK_FPGA",
					"strict" : false
				}
			]
		}
	]
}