+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[9][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[10][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[2][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[8][0]/D|
|               clk_fpga_0 |               clk_fpga_0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sync_reg_e_k_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
