{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 23:33:50 2013 " "Info: Processing started: Tue Dec 03 23:33:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ledy -c ledy --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ledy -c ledy --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_l " "Info: Assuming node \"clk_l\" is an undefined clock" {  } { { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_l" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:inst1\|i\[3\] register freq_div:inst1\|i\[3\] 178.67 MHz 5.597 ns Internal " "Info: Clock \"clk\" has Internal fmax of 178.67 MHz between source register \"freq_div:inst1\|i\[3\]\" and destination register \"freq_div:inst1\|i\[3\]\" (period= 5.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.383 ns + Longest register register " "Info: + Longest register to register delay is 5.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:inst1\|i\[3\] 1 REG LCFF_X29_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y7_N11; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.485 ns) 1.250 ns freq_div:inst1\|Add0~7 2 COMB LCCOMB_X30_Y8_N14 2 " "Info: 2: + IC(0.765 ns) + CELL(0.485 ns) = 1.250 ns; Loc. = LCCOMB_X30_Y8_N14; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { freq_div:inst1|i[3] freq_div:inst1|Add0~7 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns freq_div:inst1\|Add0~9 3 COMB LCCOMB_X30_Y8_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X30_Y8_N16; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.392 ns freq_div:inst1\|Add0~11 4 COMB LCCOMB_X30_Y8_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.463 ns freq_div:inst1\|Add0~13 5 COMB LCCOMB_X30_Y8_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X30_Y8_N20; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.534 ns freq_div:inst1\|Add0~15 6 COMB LCCOMB_X30_Y8_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.534 ns; Loc. = LCCOMB_X30_Y8_N22; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.605 ns freq_div:inst1\|Add0~17 7 COMB LCCOMB_X30_Y8_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.605 ns; Loc. = LCCOMB_X30_Y8_N24; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.676 ns freq_div:inst1\|Add0~19 8 COMB LCCOMB_X30_Y8_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.676 ns; Loc. = LCCOMB_X30_Y8_N26; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.747 ns freq_div:inst1\|Add0~21 9 COMB LCCOMB_X30_Y8_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.747 ns; Loc. = LCCOMB_X30_Y8_N28; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.893 ns freq_div:inst1\|Add0~23 10 COMB LCCOMB_X30_Y8_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.893 ns; Loc. = LCCOMB_X30_Y8_N30; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.964 ns freq_div:inst1\|Add0~25 11 COMB LCCOMB_X30_Y7_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.035 ns freq_div:inst1\|Add0~27 12 COMB LCCOMB_X30_Y7_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X30_Y7_N2; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.106 ns freq_div:inst1\|Add0~29 13 COMB LCCOMB_X30_Y7_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.106 ns; Loc. = LCCOMB_X30_Y7_N4; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.177 ns freq_div:inst1\|Add0~31 14 COMB LCCOMB_X30_Y7_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.177 ns; Loc. = LCCOMB_X30_Y7_N6; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.587 ns freq_div:inst1\|Add0~32 15 COMB LCCOMB_X30_Y7_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 2.587 ns; Loc. = LCCOMB_X30_Y7_N8; Fanout = 2; COMB Node = 'freq_div:inst1\|Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { freq_div:inst1|Add0~31 freq_div:inst1|Add0~32 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.398 ns) 3.928 ns freq_div:inst1\|Equal0~5 16 COMB LCCOMB_X30_Y8_N4 2 " "Info: 16: + IC(0.943 ns) + CELL(0.398 ns) = 3.928 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 2; COMB Node = 'freq_div:inst1\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { freq_div:inst1|Add0~32 freq_div:inst1|Equal0~5 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 4.457 ns freq_div:inst1\|i~0 17 COMB LCCOMB_X30_Y8_N6 3 " "Info: 17: + IC(0.258 ns) + CELL(0.271 ns) = 4.457 ns; Loc. = LCCOMB_X30_Y8_N6; Fanout = 3; COMB Node = 'freq_div:inst1\|i~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { freq_div:inst1|Equal0~5 freq_div:inst1|i~0 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.150 ns) 5.299 ns freq_div:inst1\|i~2 18 COMB LCCOMB_X29_Y7_N10 1 " "Info: 18: + IC(0.692 ns) + CELL(0.150 ns) = 5.299 ns; Loc. = LCCOMB_X29_Y7_N10; Fanout = 1; COMB Node = 'freq_div:inst1\|i~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { freq_div:inst1|i~0 freq_div:inst1|i~2 } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.383 ns freq_div:inst1\|i\[3\] 19 REG LCFF_X29_Y7_N11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.383 ns; Loc. = LCFF_X29_Y7_N11; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.725 ns ( 50.62 % ) " "Info: Total cell delay = 2.725 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.658 ns ( 49.38 % ) " "Info: Total interconnect delay = 2.658 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { freq_div:inst1|i[3] freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 freq_div:inst1|Add0~32 freq_div:inst1|Equal0~5 freq_div:inst1|i~0 freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { freq_div:inst1|i[3] {} freq_div:inst1|Add0~7 {} freq_div:inst1|Add0~9 {} freq_div:inst1|Add0~11 {} freq_div:inst1|Add0~13 {} freq_div:inst1|Add0~15 {} freq_div:inst1|Add0~17 {} freq_div:inst1|Add0~19 {} freq_div:inst1|Add0~21 {} freq_div:inst1|Add0~23 {} freq_div:inst1|Add0~25 {} freq_div:inst1|Add0~27 {} freq_div:inst1|Add0~29 {} freq_div:inst1|Add0~31 {} freq_div:inst1|Add0~32 {} freq_div:inst1|Equal0~5 {} freq_div:inst1|i~0 {} freq_div:inst1|i~2 {} freq_div:inst1|i[3] {} } { 0.000ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.943ns 0.258ns 0.692ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns freq_div:inst1\|i\[3\] 3 REG LCFF_X29_Y7_N11 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X29_Y7_N11; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns freq_div:inst1\|i\[3\] 3 REG LCFF_X29_Y7_N11 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X29_Y7_N11; Fanout = 2; REG Node = 'freq_div:inst1\|i\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { freq_div:inst1|i[3] freq_div:inst1|Add0~7 freq_div:inst1|Add0~9 freq_div:inst1|Add0~11 freq_div:inst1|Add0~13 freq_div:inst1|Add0~15 freq_div:inst1|Add0~17 freq_div:inst1|Add0~19 freq_div:inst1|Add0~21 freq_div:inst1|Add0~23 freq_div:inst1|Add0~25 freq_div:inst1|Add0~27 freq_div:inst1|Add0~29 freq_div:inst1|Add0~31 freq_div:inst1|Add0~32 freq_div:inst1|Equal0~5 freq_div:inst1|i~0 freq_div:inst1|i~2 freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { freq_div:inst1|i[3] {} freq_div:inst1|Add0~7 {} freq_div:inst1|Add0~9 {} freq_div:inst1|Add0~11 {} freq_div:inst1|Add0~13 {} freq_div:inst1|Add0~15 {} freq_div:inst1|Add0~17 {} freq_div:inst1|Add0~19 {} freq_div:inst1|Add0~21 {} freq_div:inst1|Add0~23 {} freq_div:inst1|Add0~25 {} freq_div:inst1|Add0~27 {} freq_div:inst1|Add0~29 {} freq_div:inst1|Add0~31 {} freq_div:inst1|Add0~32 {} freq_div:inst1|Equal0~5 {} freq_div:inst1|i~0 {} freq_div:inst1|i~2 {} freq_div:inst1|i[3] {} } { 0.000ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.943ns 0.258ns 0.692ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|i[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|i[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_l register register green_leds:inst\|i\[1\] green_leds:inst\|leds\[3\] 420.17 MHz Internal " "Info: Clock \"clk_l\" Internal fmax is restricted to 420.17 MHz between source register \"green_leds:inst\|i\[1\]\" and destination register \"green_leds:inst\|leds\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.952 ns + Longest register register " "Info: + Longest register to register delay is 0.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green_leds:inst\|i\[1\] 1 REG LCFF_X60_Y1_N21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y1_N21; Fanout = 13; REG Node = 'green_leds:inst\|i\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_leds:inst|i[1] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.438 ns) 0.868 ns green_leds:inst\|Decoder0~5 2 COMB LCCOMB_X60_Y1_N10 1 " "Info: 2: + IC(0.430 ns) + CELL(0.438 ns) = 0.868 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 1; COMB Node = 'green_leds:inst\|Decoder0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { green_leds:inst|i[1] green_leds:inst|Decoder0~5 } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.952 ns green_leds:inst\|leds\[3\] 3 REG LCFF_X60_Y1_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.952 ns; Loc. = LCFF_X60_Y1_N11; Fanout = 1; REG Node = 'green_leds:inst\|leds\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { green_leds:inst|Decoder0~5 green_leds:inst|leds[3] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 54.83 % ) " "Info: Total cell delay = 0.522 ns ( 54.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.430 ns ( 45.17 % ) " "Info: Total interconnect delay = 0.430 ns ( 45.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { green_leds:inst|i[1] green_leds:inst|Decoder0~5 green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { green_leds:inst|i[1] {} green_leds:inst|Decoder0~5 {} green_leds:inst|leds[3] {} } { 0.000ns 0.430ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_l destination 2.703 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_l\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_l 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'clk_l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_l~clkctrl 2 COMB CLKCTRL_G1 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G1; Fanout = 13; COMB Node = 'clk_l~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_l clk_l~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns green_leds:inst\|leds\[3\] 3 REG LCFF_X60_Y1_N11 1 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X60_Y1_N11; Fanout = 1; REG Node = 'green_leds:inst\|leds\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk_l~clkctrl green_leds:inst|leds[3] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[3] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_l source 2.703 ns - Longest register " "Info: - Longest clock path from clock \"clk_l\" to source register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_l 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'clk_l'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_l } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_l~clkctrl 2 COMB CLKCTRL_G1 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G1; Fanout = 13; COMB Node = 'clk_l~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_l clk_l~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 56 504 672 72 "clk_l" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns green_leds:inst\|i\[1\] 3 REG LCFF_X60_Y1_N21 13 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X60_Y1_N21; Fanout = 13; REG Node = 'green_leds:inst\|i\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk_l~clkctrl green_leds:inst|i[1] } "NODE_NAME" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|i[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[1] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[3] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|i[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[1] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { green_leds:inst|i[1] green_leds:inst|Decoder0~5 green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { green_leds:inst|i[1] {} green_leds:inst|Decoder0~5 {} green_leds:inst|leds[3] {} } { 0.000ns 0.430ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|leds[3] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk_l clk_l~clkctrl green_leds:inst|i[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk_l {} clk_l~combout {} clk_l~clkctrl {} green_leds:inst|i[1] {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green_leds:inst|leds[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { green_leds:inst|leds[3] {} } {  } {  } "" } } { "green_leds.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/green_leds.vhd" 52 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_clk freq_div:inst1\|clk_out 8.585 ns register " "Info: tco from clock \"clk\" to destination pin \"out_clk\" through register \"freq_div:inst1\|clk_out\" is 8.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 272 -80 88 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns freq_div:inst1\|clk_out 3 REG LCFF_X29_Y7_N9 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X29_Y7_N9; Fanout = 1; REG Node = 'freq_div:inst1\|clk_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl freq_div:inst1|clk_out } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|clk_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|clk_out {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.649 ns + Longest register pin " "Info: + Longest register to pin delay is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:inst1\|clk_out 1 REG LCFF_X29_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y7_N9; Fanout = 1; REG Node = 'freq_div:inst1\|clk_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:inst1|clk_out } "NODE_NAME" } } { "freq_div.vhd" "" { Text "C:/Users/lukasz/Desktop/kolos/ledy/freq_div.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.851 ns) + CELL(2.798 ns) 5.649 ns out_clk 2 PIN PIN_B11 0 " "Info: 2: + IC(2.851 ns) + CELL(2.798 ns) = 5.649 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { freq_div:inst1|clk_out out_clk } "NODE_NAME" } } { "ledy.bdf" "" { Schematic "C:/Users/lukasz/Desktop/kolos/ledy/ledy.bdf" { { 280 488 664 296 "out_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 49.53 % ) " "Info: Total cell delay = 2.798 ns ( 49.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.851 ns ( 50.47 % ) " "Info: Total interconnect delay = 2.851 ns ( 50.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { freq_div:inst1|clk_out out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { freq_div:inst1|clk_out {} out_clk {} } { 0.000ns 2.851ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl freq_div:inst1|clk_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} freq_div:inst1|clk_out {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { freq_div:inst1|clk_out out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { freq_div:inst1|clk_out {} out_clk {} } { 0.000ns 2.851ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 23:33:51 2013 " "Info: Processing ended: Tue Dec 03 23:33:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
