<stg><name>InvCipher</name>


<trans_list>

<trans id="624" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:33  %RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:34  %RoundKey_0_load = load i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:37  %RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:38  %RoundKey_1_load = load i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:41  %RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:42  %RoundKey_2_load = load i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:45  %RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:46  %RoundKey_3_load = load i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:49  %RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:50  %RoundKey_4_load = load i8* %RoundKey_4_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:53  %RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:54  %RoundKey_5_load = load i8* %RoundKey_5_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:57  %RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:58  %RoundKey_6_load = load i8* %RoundKey_6_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:61  %RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:62  %RoundKey_7_load = load i8* %RoundKey_7_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:65  %RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_8_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:66  %RoundKey_8_load = load i8* %RoundKey_8_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:69  %RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_9_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:70  %RoundKey_9_load = load i8* %RoundKey_9_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:73  %RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_10_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:74  %RoundKey_10_load = load i8* %RoundKey_10_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:77  %RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_11_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:78  %RoundKey_11_load = load i8* %RoundKey_11_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:81  %RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_12_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:82  %RoundKey_12_load = load i8* %RoundKey_12_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:85  %RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_13_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:86  %RoundKey_13_load = load i8* %RoundKey_13_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:89  %RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:90  %RoundKey_14_load = load i8* %RoundKey_14_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:93  %RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_15_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:94  %RoundKey_15_load = load i8* %RoundKey_15_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:34  %RoundKey_0_load = load i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:35  %state_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_0)

]]></Node>
<StgValue><ssdm name="state_0_0_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:36  %xor_ln240 = xor i8 %state_0_0_read, %RoundKey_0_load

]]></Node>
<StgValue><ssdm name="xor_ln240"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:38  %RoundKey_1_load = load i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:39  %state_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_1)

]]></Node>
<StgValue><ssdm name="state_0_1_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:40  %xor_ln240_1 = xor i8 %state_0_1_read, %RoundKey_1_load

]]></Node>
<StgValue><ssdm name="xor_ln240_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:42  %RoundKey_2_load = load i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:43  %state_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_2)

]]></Node>
<StgValue><ssdm name="state_0_2_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:44  %temp_1 = xor i8 %state_0_2_read, %RoundKey_2_load

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:46  %RoundKey_3_load = load i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:47  %state_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_3)

]]></Node>
<StgValue><ssdm name="state_0_3_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:48  %temp_3 = xor i8 %state_0_3_read, %RoundKey_3_load

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:50  %RoundKey_4_load = load i8* %RoundKey_4_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:51  %state_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_0)

]]></Node>
<StgValue><ssdm name="state_1_0_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:52  %xor_ln240_4 = xor i8 %state_1_0_read, %RoundKey_4_load

]]></Node>
<StgValue><ssdm name="xor_ln240_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:54  %RoundKey_5_load = load i8* %RoundKey_5_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:55  %state_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_1)

]]></Node>
<StgValue><ssdm name="state_1_1_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:56  %xor_ln240_5 = xor i8 %state_1_1_read, %RoundKey_5_load

]]></Node>
<StgValue><ssdm name="xor_ln240_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:58  %RoundKey_6_load = load i8* %RoundKey_6_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:59  %state_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_2)

]]></Node>
<StgValue><ssdm name="state_1_2_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:60  %temp_2 = xor i8 %state_1_2_read, %RoundKey_6_load

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:62  %RoundKey_7_load = load i8* %RoundKey_7_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:63  %state_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_3)

]]></Node>
<StgValue><ssdm name="state_1_3_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:64  %xor_ln240_7 = xor i8 %state_1_3_read, %RoundKey_7_load

]]></Node>
<StgValue><ssdm name="xor_ln240_7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:66  %RoundKey_8_load = load i8* %RoundKey_8_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:67  %state_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_0)

]]></Node>
<StgValue><ssdm name="state_2_0_read"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:68  %xor_ln240_8 = xor i8 %state_2_0_read, %RoundKey_8_load

]]></Node>
<StgValue><ssdm name="xor_ln240_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:70  %RoundKey_9_load = load i8* %RoundKey_9_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:71  %state_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_1)

]]></Node>
<StgValue><ssdm name="state_2_1_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:72  %xor_ln240_9 = xor i8 %state_2_1_read, %RoundKey_9_load

]]></Node>
<StgValue><ssdm name="xor_ln240_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:74  %RoundKey_10_load = load i8* %RoundKey_10_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:75  %state_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_2)

]]></Node>
<StgValue><ssdm name="state_2_2_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:76  %xor_ln240_10 = xor i8 %state_2_2_read, %RoundKey_10_load

]]></Node>
<StgValue><ssdm name="xor_ln240_10"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:78  %RoundKey_11_load = load i8* %RoundKey_11_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:79  %state_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_3)

]]></Node>
<StgValue><ssdm name="state_2_3_read"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:80  %xor_ln240_11 = xor i8 %state_2_3_read, %RoundKey_11_load

]]></Node>
<StgValue><ssdm name="xor_ln240_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:82  %RoundKey_12_load = load i8* %RoundKey_12_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:83  %state_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_0)

]]></Node>
<StgValue><ssdm name="state_3_0_read"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:84  %xor_ln240_12 = xor i8 %state_3_0_read, %RoundKey_12_load

]]></Node>
<StgValue><ssdm name="xor_ln240_12"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:86  %RoundKey_13_load = load i8* %RoundKey_13_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:87  %state_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_1)

]]></Node>
<StgValue><ssdm name="state_3_1_read"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:88  %temp = xor i8 %state_3_1_read, %RoundKey_13_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:90  %RoundKey_14_load = load i8* %RoundKey_14_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:91  %state_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_2)

]]></Node>
<StgValue><ssdm name="state_3_2_read"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:92  %xor_ln240_14 = xor i8 %state_3_2_read, %RoundKey_14_load

]]></Node>
<StgValue><ssdm name="xor_ln240_14"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit14:94  %RoundKey_15_load = load i8* %RoundKey_15_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:95  %state_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_3)

]]></Node>
<StgValue><ssdm name="state_3_3_read"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:96  %xor_ln240_15 = xor i8 %state_3_3_read, %RoundKey_15_load

]]></Node>
<StgValue><ssdm name="xor_ln240_15"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:97  %zext_ln388 = zext i8 %xor_ln240 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:98  %rsbox_addr = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="rsbox_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:99  %rsbox_load = load i8* %rsbox_addr, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:100  %zext_ln388_1 = zext i8 %temp to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:101  %rsbox_addr_1 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_1

]]></Node>
<StgValue><ssdm name="rsbox_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:102  %rsbox_load_1 = load i8* %rsbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:103  %zext_ln388_2 = zext i8 %xor_ln240_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:104  %rsbox_addr_2 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_2

]]></Node>
<StgValue><ssdm name="rsbox_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:105  %rsbox_load_2 = load i8* %rsbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:106  %zext_ln388_3 = zext i8 %xor_ln240_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:107  %rsbox_addr_3 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_3

]]></Node>
<StgValue><ssdm name="rsbox_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:108  %rsbox_load_3 = load i8* %rsbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:109  %zext_ln388_4 = zext i8 %xor_ln240_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:110  %rsbox_addr_4 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_4

]]></Node>
<StgValue><ssdm name="rsbox_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:111  %rsbox_load_4 = load i8* %rsbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_4"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:112  %zext_ln388_5 = zext i8 %xor_ln240_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:113  %rsbox_addr_5 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_5

]]></Node>
<StgValue><ssdm name="rsbox_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:114  %rsbox_load_5 = load i8* %rsbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:115  %zext_ln388_6 = zext i8 %xor_ln240_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:116  %rsbox_addr_6 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_6

]]></Node>
<StgValue><ssdm name="rsbox_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:117  %rsbox_load_6 = load i8* %rsbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_6"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:118  %zext_ln388_7 = zext i8 %xor_ln240_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_7"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:119  %rsbox_addr_7 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_7

]]></Node>
<StgValue><ssdm name="rsbox_addr_7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:120  %rsbox_load_7 = load i8* %rsbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_7"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:121  %zext_ln388_8 = zext i8 %xor_ln240_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_8"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:122  %rsbox_addr_8 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_8

]]></Node>
<StgValue><ssdm name="rsbox_addr_8"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:123  %rsbox_load_8 = load i8* %rsbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_8"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:124  %zext_ln388_9 = zext i8 %xor_ln240_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_9"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:125  %rsbox_addr_9 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_9

]]></Node>
<StgValue><ssdm name="rsbox_addr_9"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:126  %rsbox_load_9 = load i8* %rsbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_9"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:127  %zext_ln388_10 = zext i8 %temp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_10"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:128  %rsbox_addr_10 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_10

]]></Node>
<StgValue><ssdm name="rsbox_addr_10"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:129  %rsbox_load_10 = load i8* %rsbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_10"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:130  %zext_ln388_11 = zext i8 %xor_ln240_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_11"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:131  %rsbox_addr_11 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_11

]]></Node>
<StgValue><ssdm name="rsbox_addr_11"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:132  %rsbox_load_11 = load i8* %rsbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_11"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:133  %zext_ln388_12 = zext i8 %xor_ln240_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_12"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:134  %rsbox_addr_12 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_12

]]></Node>
<StgValue><ssdm name="rsbox_addr_12"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:135  %rsbox_load_12 = load i8* %rsbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_12"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:136  %zext_ln388_13 = zext i8 %xor_ln240_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:137  %rsbox_addr_13 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_13

]]></Node>
<StgValue><ssdm name="rsbox_addr_13"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:138  %rsbox_load_13 = load i8* %rsbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_13"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:139  %zext_ln388_14 = zext i8 %temp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_14"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:140  %rsbox_addr_14 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_14

]]></Node>
<StgValue><ssdm name="rsbox_addr_14"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:141  %rsbox_load_14 = load i8* %rsbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_14"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:142  %zext_ln388_15 = zext i8 %temp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_15"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14:143  %rsbox_addr_15 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_15

]]></Node>
<StgValue><ssdm name="rsbox_addr_15"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:144  %rsbox_load_15 = load i8* %rsbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_3), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_2), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_1), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_0), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_3), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_2), !map !79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_1), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_0), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_3), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_2), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_1), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_0), !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_3), !map !114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_2), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_1), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_0), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:16  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_15), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:17  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_14), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:18  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_13), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:19  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_12), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:20  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_11), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:21  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_10), !map !164

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:22  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_9), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:23  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_8), !map !176

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:24  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_7), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:25  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_6), !map !188

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:26  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_5), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:27  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_4), !map !200

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:28  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_3), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:29  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_2), !map !212

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:30  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_1), !map !218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AddRoundKey.exit14:31  call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_0), !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
AddRoundKey.exit14:32  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @InvCipher_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:99  %rsbox_load = load i8* %rsbox_addr, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:102  %rsbox_load_1 = load i8* %rsbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:105  %rsbox_load_2 = load i8* %rsbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:108  %rsbox_load_3 = load i8* %rsbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_3"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:111  %rsbox_load_4 = load i8* %rsbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:114  %rsbox_load_5 = load i8* %rsbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_5"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:117  %rsbox_load_6 = load i8* %rsbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_6"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:120  %rsbox_load_7 = load i8* %rsbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_7"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:123  %rsbox_load_8 = load i8* %rsbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_8"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:126  %rsbox_load_9 = load i8* %rsbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_9"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:129  %rsbox_load_10 = load i8* %rsbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_10"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:132  %rsbox_load_11 = load i8* %rsbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_11"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:135  %rsbox_load_12 = load i8* %rsbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_12"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:138  %rsbox_load_13 = load i8* %rsbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_13"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:141  %rsbox_load_14 = load i8* %rsbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_14"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14:144  %rsbox_load_15 = load i8* %rsbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_15"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.exit14:145  br label %InvSubBytes.exit27

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:0  %state_load_17_3_3 = phi i8 [ %rsbox_load_31, %hls_label_5 ], [ %rsbox_load_15, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_3_3"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:1  %state_load_17_3_2 = phi i8 [ %rsbox_load_30, %hls_label_5 ], [ %rsbox_load_14, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_3_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:2  %state_load_17_3_1 = phi i8 [ %rsbox_load_29, %hls_label_5 ], [ %rsbox_load_13, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_3_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:3  %state_load_17_3_0 = phi i8 [ %rsbox_load_28, %hls_label_5 ], [ %rsbox_load_12, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_3_0"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:4  %state_load_17_2_3 = phi i8 [ %rsbox_load_27, %hls_label_5 ], [ %rsbox_load_11, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_2_3"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:5  %state_load_17_2_2 = phi i8 [ %rsbox_load_26, %hls_label_5 ], [ %rsbox_load_10, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_2_2"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:6  %state_load_17_2_1 = phi i8 [ %rsbox_load_25, %hls_label_5 ], [ %rsbox_load_9, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_2_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:7  %state_load_17_2_0 = phi i8 [ %rsbox_load_24, %hls_label_5 ], [ %rsbox_load_8, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_2_0"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:8  %state_load_17_1_3 = phi i8 [ %rsbox_load_23, %hls_label_5 ], [ %rsbox_load_7, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_1_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:9  %state_load_17_1_2 = phi i8 [ %rsbox_load_22, %hls_label_5 ], [ %rsbox_load_6, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_1_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:10  %state_load_17_1_1 = phi i8 [ %rsbox_load_21, %hls_label_5 ], [ %rsbox_load_5, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_1_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:11  %state_load_17_1_0 = phi i8 [ %rsbox_load_20, %hls_label_5 ], [ %rsbox_load_4, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_1_0"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:12  %state_load_17_0_3 = phi i8 [ %rsbox_load_19, %hls_label_5 ], [ %rsbox_load_3, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_0_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:13  %state_load_17_0_2 = phi i8 [ %rsbox_load_18, %hls_label_5 ], [ %rsbox_load_2, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_0_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:14  %state_load_17_0_1 = phi i8 [ %rsbox_load_17, %hls_label_5 ], [ %rsbox_load_1, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_0_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:15  %state_load_17_0_0 = phi i8 [ %rsbox_load_16, %hls_label_5 ], [ %rsbox_load, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="state_load_17_0_0"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
InvSubBytes.exit27:16  %round_assign = phi i4 [ %round, %hls_label_5 ], [ -7, %AddRoundKey.exit14 ]

]]></Node>
<StgValue><ssdm name="round_assign"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
InvSubBytes.exit27:17  %icmp_ln475 = icmp eq i4 %round_assign, 0

]]></Node>
<StgValue><ssdm name="icmp_ln475"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
InvSubBytes.exit27:18  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
InvSubBytes.exit27:19  br i1 %icmp_ln475, label %AddRoundKey.exit, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="4">
<![CDATA[
hls_label_5:2  %zext_ln240 = zext i4 %round_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:3  %RoundKey_0_addr_2 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:4  %RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:6  %RoundKey_1_addr_2 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:7  %RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:9  %RoundKey_2_addr_2 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:10  %RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_2"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:12  %RoundKey_3_addr_2 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:13  %RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:15  %RoundKey_4_addr_2 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:16  %RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:18  %RoundKey_5_addr_2 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:19  %RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:21  %RoundKey_6_addr_2 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:22  %RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:24  %RoundKey_7_addr_2 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:25  %RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:27  %RoundKey_8_addr_2 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_8_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:28  %RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:30  %RoundKey_9_addr_2 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_9_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:31  %RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:33  %RoundKey_10_addr_2 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_10_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:34  %RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:36  %RoundKey_11_addr_2 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_11_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:37  %RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:39  %RoundKey_12_addr_2 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_12_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:40  %RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:42  %RoundKey_13_addr_2 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_13_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:43  %RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:45  %RoundKey_14_addr_2 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_14_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:46  %RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:48  %RoundKey_15_addr_2 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="RoundKey_15_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:49  %RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="242" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:4  %RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:5  %xor_ln240_32 = xor i8 %RoundKey_0_load_2, %state_load_17_0_0

]]></Node>
<StgValue><ssdm name="xor_ln240_32"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:7  %RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:8  %xor_ln240_33 = xor i8 %RoundKey_1_load_2, %state_load_17_0_1

]]></Node>
<StgValue><ssdm name="xor_ln240_33"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:10  %RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:11  %xor_ln240_34 = xor i8 %RoundKey_2_load_2, %state_load_17_0_2

]]></Node>
<StgValue><ssdm name="xor_ln240_34"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:13  %RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:14  %xor_ln240_35 = xor i8 %RoundKey_3_load_2, %state_load_17_0_3

]]></Node>
<StgValue><ssdm name="xor_ln240_35"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:16  %RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:17  %xor_ln240_36 = xor i8 %RoundKey_4_load_2, %state_load_17_1_0

]]></Node>
<StgValue><ssdm name="xor_ln240_36"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:19  %RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_2"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:20  %xor_ln240_37 = xor i8 %RoundKey_5_load_2, %state_load_17_1_1

]]></Node>
<StgValue><ssdm name="xor_ln240_37"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:22  %RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_2"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:23  %xor_ln240_38 = xor i8 %RoundKey_6_load_2, %state_load_17_1_2

]]></Node>
<StgValue><ssdm name="xor_ln240_38"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:25  %RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_2"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:26  %xor_ln240_39 = xor i8 %RoundKey_7_load_2, %state_load_17_1_3

]]></Node>
<StgValue><ssdm name="xor_ln240_39"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:28  %RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load_2"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:31  %RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load_2"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:34  %RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:37  %RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:40  %RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:43  %RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:46  %RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
hls_label_5:49  %RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:51  %tmp1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:52  %tmp_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:53  %tmp_5 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:54  %tmp_6 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:55  %tmp_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:56  %tmp_s = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:57  %tmp_4 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:58  %tmp_11 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:59  %tmp_14 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:60  %tmp_7 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:61  %tmp_8 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:62  %tmp_18 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:63  %xor_ln368 = xor i8 %xor_ln240_34, %xor_ln240_33

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:64  %xor_ln368_1 = xor i8 %tmp1, %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln368_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:65  %xor_ln368_2 = xor i8 %xor_ln368_1, %xor_ln240_35

]]></Node>
<StgValue><ssdm name="xor_ln368_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:66  %xor_ln368_3 = xor i8 %xor_ln368_2, %xor_ln368

]]></Node>
<StgValue><ssdm name="xor_ln368_3"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:67  %xor_ln368_4 = xor i8 %tmp_6, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln368_4"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:68  %xor_ln368_5 = xor i8 %xor_ln368_4, %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln368_5"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:69  %xor_ln368_6 = xor i8 %tmp_14, %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln368_6"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:70  %xor_ln368_7 = xor i8 %xor_ln368_6, %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln368_7"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:71  %xor_ln368_8 = xor i8 %xor_ln368_7, %xor_ln368_5

]]></Node>
<StgValue><ssdm name="xor_ln368_8"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:72  %xor_ln368_9 = xor i8 %xor_ln368_8, %xor_ln368_3

]]></Node>
<StgValue><ssdm name="xor_ln368_9"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:73  %xor_ln369 = xor i8 %xor_ln240_34, %xor_ln240_32

]]></Node>
<StgValue><ssdm name="xor_ln369"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:74  %xor_ln369_1 = xor i8 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln369_1"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:75  %xor_ln369_2 = xor i8 %xor_ln369_1, %xor_ln240_35

]]></Node>
<StgValue><ssdm name="xor_ln369_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:76  %xor_ln369_3 = xor i8 %xor_ln369_2, %xor_ln369

]]></Node>
<StgValue><ssdm name="xor_ln369_3"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:77  %xor_ln369_4 = xor i8 %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln369_4"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:78  %xor_ln369_5 = xor i8 %xor_ln369_4, %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln369_5"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:79  %xor_ln369_6 = xor i8 %tmp_8, %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln369_6"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:80  %xor_ln369_7 = xor i8 %xor_ln369_6, %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln369_7"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:81  %xor_ln369_8 = xor i8 %xor_ln369_7, %xor_ln369_5

]]></Node>
<StgValue><ssdm name="xor_ln369_8"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:82  %xor_ln369_9 = xor i8 %xor_ln369_8, %xor_ln369_3

]]></Node>
<StgValue><ssdm name="xor_ln369_9"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:83  %xor_ln370 = xor i8 %xor_ln240_33, %xor_ln240_32

]]></Node>
<StgValue><ssdm name="xor_ln370"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:84  %xor_ln370_1 = xor i8 %xor_ln240_35, %xor_ln370

]]></Node>
<StgValue><ssdm name="xor_ln370_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:85  %xor_ln370_2 = xor i8 %tmp_5, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln370_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:86  %xor_ln370_3 = xor i8 %xor_ln370_2, %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln370_3"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:87  %xor_ln370_4 = xor i8 %xor_ln370_3, %xor_ln370_1

]]></Node>
<StgValue><ssdm name="xor_ln370_4"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:88  %xor_ln370_5 = xor i8 %tmp_4, %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln370_5"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:89  %xor_ln370_6 = xor i8 %tmp_7, %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln370_6"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:90  %xor_ln370_7 = xor i8 %xor_ln370_6, %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln370_7"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:91  %xor_ln370_8 = xor i8 %xor_ln370_7, %xor_ln370_5

]]></Node>
<StgValue><ssdm name="xor_ln370_8"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:92  %temp_5 = xor i8 %xor_ln370_8, %xor_ln370_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:93  %xor_ln371 = xor i8 %xor_ln240_34, %xor_ln370

]]></Node>
<StgValue><ssdm name="xor_ln371"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:94  %xor_ln371_1 = xor i8 %tmp_5, %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln371_1"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:95  %xor_ln371_2 = xor i8 %xor_ln371_1, %tmp1

]]></Node>
<StgValue><ssdm name="xor_ln371_2"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:96  %xor_ln371_3 = xor i8 %xor_ln371_2, %xor_ln371

]]></Node>
<StgValue><ssdm name="xor_ln371_3"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:97  %xor_ln371_4 = xor i8 %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="xor_ln371_4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:98  %xor_ln371_5 = xor i8 %xor_ln369_6, %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln371_5"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:99  %xor_ln371_6 = xor i8 %xor_ln371_5, %xor_ln371_4

]]></Node>
<StgValue><ssdm name="xor_ln371_6"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:100  %temp_7 = xor i8 %xor_ln371_6, %xor_ln371_3

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:101  %tmp_1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:102  %tmp_2_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:103  %tmp_5_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:104  %tmp_6_1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:105  %tmp_9 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:106  %tmp_1_5 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:107  %tmp_10 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:108  %tmp_11_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:109  %tmp_14_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:110  %tmp_12 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:111  %tmp_13 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:112  %tmp_18_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:113  %xor_ln368_10 = xor i8 %xor_ln240_38, %xor_ln240_37

]]></Node>
<StgValue><ssdm name="xor_ln368_10"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:114  %xor_ln368_11 = xor i8 %tmp_1, %tmp_2_1

]]></Node>
<StgValue><ssdm name="xor_ln368_11"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:115  %xor_ln368_12 = xor i8 %xor_ln368_11, %xor_ln240_39

]]></Node>
<StgValue><ssdm name="xor_ln368_12"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:116  %xor_ln368_13 = xor i8 %xor_ln368_12, %xor_ln368_10

]]></Node>
<StgValue><ssdm name="xor_ln368_13"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:117  %xor_ln368_14 = xor i8 %tmp_6_1, %tmp_1_5

]]></Node>
<StgValue><ssdm name="xor_ln368_14"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:118  %xor_ln368_15 = xor i8 %xor_ln368_14, %tmp_5_1

]]></Node>
<StgValue><ssdm name="xor_ln368_15"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:119  %xor_ln368_16 = xor i8 %tmp_14_1, %tmp_18_1

]]></Node>
<StgValue><ssdm name="xor_ln368_16"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:120  %xor_ln368_17 = xor i8 %xor_ln368_16, %tmp_11_1

]]></Node>
<StgValue><ssdm name="xor_ln368_17"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:121  %xor_ln368_18 = xor i8 %xor_ln368_17, %xor_ln368_15

]]></Node>
<StgValue><ssdm name="xor_ln368_18"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:122  %xor_ln368_19 = xor i8 %xor_ln368_18, %xor_ln368_13

]]></Node>
<StgValue><ssdm name="xor_ln368_19"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:123  %xor_ln369_10 = xor i8 %xor_ln240_38, %xor_ln240_36

]]></Node>
<StgValue><ssdm name="xor_ln369_10"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:124  %xor_ln369_11 = xor i8 %tmp_5_1, %tmp_6_1

]]></Node>
<StgValue><ssdm name="xor_ln369_11"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:125  %xor_ln369_12 = xor i8 %xor_ln369_11, %xor_ln240_39

]]></Node>
<StgValue><ssdm name="xor_ln369_12"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:126  %xor_ln369_13 = xor i8 %xor_ln369_12, %xor_ln369_10

]]></Node>
<StgValue><ssdm name="xor_ln369_13"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:127  %xor_ln369_14 = xor i8 %tmp_1_5, %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln369_14"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:128  %xor_ln369_15 = xor i8 %xor_ln369_14, %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln369_15"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:129  %xor_ln369_16 = xor i8 %tmp_13, %tmp_18_1

]]></Node>
<StgValue><ssdm name="xor_ln369_16"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:130  %xor_ln369_17 = xor i8 %xor_ln369_16, %tmp_14_1

]]></Node>
<StgValue><ssdm name="xor_ln369_17"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:131  %xor_ln369_18 = xor i8 %xor_ln369_17, %xor_ln369_15

]]></Node>
<StgValue><ssdm name="xor_ln369_18"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:132  %xor_ln369_19 = xor i8 %xor_ln369_18, %xor_ln369_13

]]></Node>
<StgValue><ssdm name="xor_ln369_19"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:133  %xor_ln370_10 = xor i8 %xor_ln240_37, %xor_ln240_36

]]></Node>
<StgValue><ssdm name="xor_ln370_10"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:134  %xor_ln370_11 = xor i8 %xor_ln240_39, %xor_ln370_10

]]></Node>
<StgValue><ssdm name="xor_ln370_11"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:135  %xor_ln370_12 = xor i8 %tmp_5_1, %tmp_1_5

]]></Node>
<StgValue><ssdm name="xor_ln370_12"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:136  %xor_ln370_13 = xor i8 %xor_ln370_12, %tmp_2_1

]]></Node>
<StgValue><ssdm name="xor_ln370_13"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:137  %xor_ln370_14 = xor i8 %xor_ln370_13, %xor_ln370_11

]]></Node>
<StgValue><ssdm name="xor_ln370_14"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:138  %xor_ln370_15 = xor i8 %tmp_10, %tmp_11_1

]]></Node>
<StgValue><ssdm name="xor_ln370_15"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:139  %xor_ln370_16 = xor i8 %tmp_12, %tmp_18_1

]]></Node>
<StgValue><ssdm name="xor_ln370_16"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:140  %xor_ln370_17 = xor i8 %xor_ln370_16, %tmp_14_1

]]></Node>
<StgValue><ssdm name="xor_ln370_17"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:141  %xor_ln370_18 = xor i8 %xor_ln370_17, %xor_ln370_15

]]></Node>
<StgValue><ssdm name="xor_ln370_18"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:142  %temp_6 = xor i8 %xor_ln370_18, %xor_ln370_14

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:143  %xor_ln371_8 = xor i8 %xor_ln240_38, %xor_ln370_10

]]></Node>
<StgValue><ssdm name="xor_ln371_8"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:144  %xor_ln371_9 = xor i8 %tmp_5_1, %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln371_9"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:145  %xor_ln371_10 = xor i8 %xor_ln371_9, %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln371_10"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:146  %xor_ln371_11 = xor i8 %xor_ln371_10, %xor_ln371_8

]]></Node>
<StgValue><ssdm name="xor_ln371_11"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:147  %xor_ln371_12 = xor i8 %tmp_1_5, %tmp_14_1

]]></Node>
<StgValue><ssdm name="xor_ln371_12"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:148  %xor_ln371_13 = xor i8 %xor_ln369_16, %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln371_13"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:149  %xor_ln371_14 = xor i8 %xor_ln371_13, %xor_ln371_12

]]></Node>
<StgValue><ssdm name="xor_ln371_14"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:150  %xor_ln371_15 = xor i8 %xor_ln371_14, %xor_ln371_11

]]></Node>
<StgValue><ssdm name="xor_ln371_15"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:251  %zext_ln388_16 = zext i8 %xor_ln368_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_16"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:252  %rsbox_addr_16 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_16

]]></Node>
<StgValue><ssdm name="rsbox_addr_16"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:253  %rsbox_load_16 = load i8* %rsbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_16"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:260  %zext_ln388_19 = zext i8 %xor_ln371_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_19"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:261  %rsbox_addr_19 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_19

]]></Node>
<StgValue><ssdm name="rsbox_addr_19"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:262  %rsbox_load_19 = load i8* %rsbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_19"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:263  %zext_ln388_20 = zext i8 %xor_ln368_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_20"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:264  %rsbox_addr_20 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_20

]]></Node>
<StgValue><ssdm name="rsbox_addr_20"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:265  %rsbox_load_20 = load i8* %rsbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_20"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:266  %zext_ln388_21 = zext i8 %xor_ln369_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_21"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:267  %rsbox_addr_21 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_21

]]></Node>
<StgValue><ssdm name="rsbox_addr_21"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:268  %rsbox_load_21 = load i8* %rsbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_21"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:278  %zext_ln388_25 = zext i8 %xor_ln369_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_25"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:279  %rsbox_addr_25 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_25

]]></Node>
<StgValue><ssdm name="rsbox_addr_25"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:280  %rsbox_load_25 = load i8* %rsbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_25"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:281  %zext_ln388_26 = zext i8 %temp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_26"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:282  %rsbox_addr_26 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_26

]]></Node>
<StgValue><ssdm name="rsbox_addr_26"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:283  %rsbox_load_26 = load i8* %rsbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="384" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:29  %xor_ln240_40 = xor i8 %RoundKey_8_load_2, %state_load_17_2_0

]]></Node>
<StgValue><ssdm name="xor_ln240_40"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:32  %xor_ln240_41 = xor i8 %RoundKey_9_load_2, %state_load_17_2_1

]]></Node>
<StgValue><ssdm name="xor_ln240_41"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:35  %xor_ln240_42 = xor i8 %RoundKey_10_load_2, %state_load_17_2_2

]]></Node>
<StgValue><ssdm name="xor_ln240_42"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:38  %xor_ln240_43 = xor i8 %RoundKey_11_load_2, %state_load_17_2_3

]]></Node>
<StgValue><ssdm name="xor_ln240_43"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:41  %xor_ln240_44 = xor i8 %RoundKey_12_load_2, %state_load_17_3_0

]]></Node>
<StgValue><ssdm name="xor_ln240_44"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:44  %xor_ln240_45 = xor i8 %RoundKey_13_load_2, %state_load_17_3_1

]]></Node>
<StgValue><ssdm name="xor_ln240_45"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:47  %xor_ln240_46 = xor i8 %RoundKey_14_load_2, %state_load_17_3_2

]]></Node>
<StgValue><ssdm name="xor_ln240_46"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:50  %xor_ln240_47 = xor i8 %RoundKey_15_load_2, %state_load_17_3_3

]]></Node>
<StgValue><ssdm name="xor_ln240_47"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:151  %tmp_15 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:152  %tmp_2_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:153  %tmp_5_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:154  %tmp_6_2 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:155  %tmp_16 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:156  %tmp_2_6 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:157  %tmp_17 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:158  %tmp_11_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:159  %tmp_14_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:160  %tmp_19 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:161  %tmp_20 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:162  %tmp_18_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:163  %xor_ln368_20 = xor i8 %xor_ln240_42, %xor_ln240_41

]]></Node>
<StgValue><ssdm name="xor_ln368_20"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:164  %xor_ln368_21 = xor i8 %tmp_15, %tmp_2_2

]]></Node>
<StgValue><ssdm name="xor_ln368_21"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:165  %xor_ln368_22 = xor i8 %xor_ln368_21, %xor_ln240_43

]]></Node>
<StgValue><ssdm name="xor_ln368_22"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:166  %xor_ln368_23 = xor i8 %xor_ln368_22, %xor_ln368_20

]]></Node>
<StgValue><ssdm name="xor_ln368_23"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:167  %xor_ln368_24 = xor i8 %tmp_6_2, %tmp_2_6

]]></Node>
<StgValue><ssdm name="xor_ln368_24"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:168  %xor_ln368_25 = xor i8 %xor_ln368_24, %tmp_5_2

]]></Node>
<StgValue><ssdm name="xor_ln368_25"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:169  %xor_ln368_26 = xor i8 %tmp_14_2, %tmp_18_2

]]></Node>
<StgValue><ssdm name="xor_ln368_26"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:170  %xor_ln368_27 = xor i8 %xor_ln368_26, %tmp_11_2

]]></Node>
<StgValue><ssdm name="xor_ln368_27"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:171  %xor_ln368_28 = xor i8 %xor_ln368_27, %xor_ln368_25

]]></Node>
<StgValue><ssdm name="xor_ln368_28"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:172  %xor_ln368_29 = xor i8 %xor_ln368_28, %xor_ln368_23

]]></Node>
<StgValue><ssdm name="xor_ln368_29"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:173  %xor_ln369_20 = xor i8 %xor_ln240_42, %xor_ln240_40

]]></Node>
<StgValue><ssdm name="xor_ln369_20"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:174  %xor_ln369_21 = xor i8 %tmp_5_2, %tmp_6_2

]]></Node>
<StgValue><ssdm name="xor_ln369_21"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:175  %xor_ln369_22 = xor i8 %xor_ln369_21, %xor_ln240_43

]]></Node>
<StgValue><ssdm name="xor_ln369_22"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:176  %xor_ln369_23 = xor i8 %xor_ln369_22, %xor_ln369_20

]]></Node>
<StgValue><ssdm name="xor_ln369_23"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:177  %xor_ln369_24 = xor i8 %tmp_2_6, %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln369_24"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:178  %xor_ln369_25 = xor i8 %xor_ln369_24, %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln369_25"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:179  %xor_ln369_26 = xor i8 %tmp_20, %tmp_18_2

]]></Node>
<StgValue><ssdm name="xor_ln369_26"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:180  %xor_ln369_27 = xor i8 %xor_ln369_26, %tmp_14_2

]]></Node>
<StgValue><ssdm name="xor_ln369_27"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:181  %xor_ln369_28 = xor i8 %xor_ln369_27, %xor_ln369_25

]]></Node>
<StgValue><ssdm name="xor_ln369_28"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:182  %xor_ln369_29 = xor i8 %xor_ln369_28, %xor_ln369_23

]]></Node>
<StgValue><ssdm name="xor_ln369_29"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:183  %xor_ln370_20 = xor i8 %xor_ln240_41, %xor_ln240_40

]]></Node>
<StgValue><ssdm name="xor_ln370_20"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:184  %xor_ln370_21 = xor i8 %xor_ln240_43, %xor_ln370_20

]]></Node>
<StgValue><ssdm name="xor_ln370_21"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:185  %xor_ln370_22 = xor i8 %tmp_5_2, %tmp_2_6

]]></Node>
<StgValue><ssdm name="xor_ln370_22"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:186  %xor_ln370_23 = xor i8 %xor_ln370_22, %tmp_2_2

]]></Node>
<StgValue><ssdm name="xor_ln370_23"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:187  %xor_ln370_24 = xor i8 %xor_ln370_23, %xor_ln370_21

]]></Node>
<StgValue><ssdm name="xor_ln370_24"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:188  %xor_ln370_25 = xor i8 %tmp_17, %tmp_11_2

]]></Node>
<StgValue><ssdm name="xor_ln370_25"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:189  %xor_ln370_26 = xor i8 %tmp_19, %tmp_18_2

]]></Node>
<StgValue><ssdm name="xor_ln370_26"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:190  %xor_ln370_27 = xor i8 %xor_ln370_26, %tmp_14_2

]]></Node>
<StgValue><ssdm name="xor_ln370_27"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:191  %xor_ln370_28 = xor i8 %xor_ln370_27, %xor_ln370_25

]]></Node>
<StgValue><ssdm name="xor_ln370_28"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:192  %xor_ln370_29 = xor i8 %xor_ln370_28, %xor_ln370_24

]]></Node>
<StgValue><ssdm name="xor_ln370_29"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:193  %xor_ln371_16 = xor i8 %xor_ln240_42, %xor_ln370_20

]]></Node>
<StgValue><ssdm name="xor_ln371_16"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:194  %xor_ln371_17 = xor i8 %tmp_5_2, %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln371_17"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:195  %xor_ln371_18 = xor i8 %xor_ln371_17, %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln371_18"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:196  %xor_ln371_19 = xor i8 %xor_ln371_18, %xor_ln371_16

]]></Node>
<StgValue><ssdm name="xor_ln371_19"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:197  %xor_ln371_20 = xor i8 %tmp_2_6, %tmp_14_2

]]></Node>
<StgValue><ssdm name="xor_ln371_20"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:198  %xor_ln371_21 = xor i8 %xor_ln369_26, %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln371_21"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:199  %xor_ln371_22 = xor i8 %xor_ln371_21, %xor_ln371_20

]]></Node>
<StgValue><ssdm name="xor_ln371_22"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:200  %xor_ln371_23 = xor i8 %xor_ln371_22, %xor_ln371_19

]]></Node>
<StgValue><ssdm name="xor_ln371_23"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:201  %tmp_21 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:202  %tmp_2_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:203  %tmp_5_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:204  %tmp_6_3 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:205  %tmp_22 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:206  %tmp_3_7 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:207  %tmp_23 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:208  %tmp_11_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:209  %tmp_14_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:210  %tmp_24 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:211  %tmp_25 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:212  %tmp_18_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:213  %xor_ln368_30 = xor i8 %xor_ln240_46, %xor_ln240_45

]]></Node>
<StgValue><ssdm name="xor_ln368_30"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:214  %xor_ln368_31 = xor i8 %tmp_21, %tmp_2_3

]]></Node>
<StgValue><ssdm name="xor_ln368_31"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:215  %xor_ln368_32 = xor i8 %xor_ln368_31, %xor_ln240_47

]]></Node>
<StgValue><ssdm name="xor_ln368_32"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:216  %xor_ln368_33 = xor i8 %xor_ln368_32, %xor_ln368_30

]]></Node>
<StgValue><ssdm name="xor_ln368_33"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:217  %xor_ln368_34 = xor i8 %tmp_6_3, %tmp_3_7

]]></Node>
<StgValue><ssdm name="xor_ln368_34"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:218  %xor_ln368_35 = xor i8 %xor_ln368_34, %tmp_5_3

]]></Node>
<StgValue><ssdm name="xor_ln368_35"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:219  %xor_ln368_36 = xor i8 %tmp_14_3, %tmp_18_3

]]></Node>
<StgValue><ssdm name="xor_ln368_36"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:220  %xor_ln368_37 = xor i8 %xor_ln368_36, %tmp_11_3

]]></Node>
<StgValue><ssdm name="xor_ln368_37"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:221  %xor_ln368_38 = xor i8 %xor_ln368_37, %xor_ln368_35

]]></Node>
<StgValue><ssdm name="xor_ln368_38"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:222  %xor_ln368_39 = xor i8 %xor_ln368_38, %xor_ln368_33

]]></Node>
<StgValue><ssdm name="xor_ln368_39"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:223  %xor_ln369_30 = xor i8 %xor_ln240_46, %xor_ln240_44

]]></Node>
<StgValue><ssdm name="xor_ln369_30"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:224  %xor_ln369_31 = xor i8 %tmp_5_3, %tmp_6_3

]]></Node>
<StgValue><ssdm name="xor_ln369_31"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:225  %xor_ln369_32 = xor i8 %xor_ln369_31, %xor_ln240_47

]]></Node>
<StgValue><ssdm name="xor_ln369_32"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:226  %xor_ln369_33 = xor i8 %xor_ln369_32, %xor_ln369_30

]]></Node>
<StgValue><ssdm name="xor_ln369_33"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:227  %xor_ln369_34 = xor i8 %tmp_3_7, %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln369_34"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:228  %xor_ln369_35 = xor i8 %xor_ln369_34, %tmp_22

]]></Node>
<StgValue><ssdm name="xor_ln369_35"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:229  %xor_ln369_36 = xor i8 %tmp_25, %tmp_18_3

]]></Node>
<StgValue><ssdm name="xor_ln369_36"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:230  %xor_ln369_37 = xor i8 %xor_ln369_36, %tmp_14_3

]]></Node>
<StgValue><ssdm name="xor_ln369_37"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:231  %xor_ln369_38 = xor i8 %xor_ln369_37, %xor_ln369_35

]]></Node>
<StgValue><ssdm name="xor_ln369_38"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:232  %temp_4 = xor i8 %xor_ln369_38, %xor_ln369_33

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:233  %xor_ln370_30 = xor i8 %xor_ln240_45, %xor_ln240_44

]]></Node>
<StgValue><ssdm name="xor_ln370_30"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:234  %xor_ln370_31 = xor i8 %xor_ln240_47, %xor_ln370_30

]]></Node>
<StgValue><ssdm name="xor_ln370_31"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:235  %xor_ln370_32 = xor i8 %tmp_5_3, %tmp_3_7

]]></Node>
<StgValue><ssdm name="xor_ln370_32"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:236  %xor_ln370_33 = xor i8 %xor_ln370_32, %tmp_2_3

]]></Node>
<StgValue><ssdm name="xor_ln370_33"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:237  %xor_ln370_34 = xor i8 %xor_ln370_33, %xor_ln370_31

]]></Node>
<StgValue><ssdm name="xor_ln370_34"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:238  %xor_ln370_35 = xor i8 %tmp_23, %tmp_11_3

]]></Node>
<StgValue><ssdm name="xor_ln370_35"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:239  %xor_ln370_36 = xor i8 %tmp_24, %tmp_18_3

]]></Node>
<StgValue><ssdm name="xor_ln370_36"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:240  %xor_ln370_37 = xor i8 %xor_ln370_36, %tmp_14_3

]]></Node>
<StgValue><ssdm name="xor_ln370_37"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:241  %xor_ln370_38 = xor i8 %xor_ln370_37, %xor_ln370_35

]]></Node>
<StgValue><ssdm name="xor_ln370_38"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:242  %xor_ln370_39 = xor i8 %xor_ln370_38, %xor_ln370_34

]]></Node>
<StgValue><ssdm name="xor_ln370_39"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:243  %xor_ln371_24 = xor i8 %xor_ln240_46, %xor_ln370_30

]]></Node>
<StgValue><ssdm name="xor_ln371_24"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:244  %xor_ln371_25 = xor i8 %tmp_5_3, %tmp_22

]]></Node>
<StgValue><ssdm name="xor_ln371_25"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:245  %xor_ln371_26 = xor i8 %xor_ln371_25, %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln371_26"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:246  %xor_ln371_27 = xor i8 %xor_ln371_26, %xor_ln371_24

]]></Node>
<StgValue><ssdm name="xor_ln371_27"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:247  %xor_ln371_28 = xor i8 %tmp_3_7, %tmp_14_3

]]></Node>
<StgValue><ssdm name="xor_ln371_28"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:248  %xor_ln371_29 = xor i8 %xor_ln369_36, %tmp_24

]]></Node>
<StgValue><ssdm name="xor_ln371_29"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:249  %xor_ln371_30 = xor i8 %xor_ln371_29, %xor_ln371_28

]]></Node>
<StgValue><ssdm name="xor_ln371_30"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5:250  %xor_ln371_31 = xor i8 %xor_ln371_30, %xor_ln371_27

]]></Node>
<StgValue><ssdm name="xor_ln371_31"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:253  %rsbox_load_16 = load i8* %rsbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_16"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:254  %zext_ln388_17 = zext i8 %temp_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_17"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:255  %rsbox_addr_17 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_17

]]></Node>
<StgValue><ssdm name="rsbox_addr_17"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:256  %rsbox_load_17 = load i8* %rsbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_17"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:257  %zext_ln388_18 = zext i8 %xor_ln370_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_18"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:258  %rsbox_addr_18 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_18

]]></Node>
<StgValue><ssdm name="rsbox_addr_18"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:259  %rsbox_load_18 = load i8* %rsbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_18"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:262  %rsbox_load_19 = load i8* %rsbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_19"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:265  %rsbox_load_20 = load i8* %rsbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_20"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:268  %rsbox_load_21 = load i8* %rsbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_21"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:269  %zext_ln388_22 = zext i8 %xor_ln370_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_22"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:270  %rsbox_addr_22 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_22

]]></Node>
<StgValue><ssdm name="rsbox_addr_22"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:271  %rsbox_load_22 = load i8* %rsbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_22"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:272  %zext_ln388_23 = zext i8 %xor_ln371_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_23"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:273  %rsbox_addr_23 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_23

]]></Node>
<StgValue><ssdm name="rsbox_addr_23"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:274  %rsbox_load_23 = load i8* %rsbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_23"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:275  %zext_ln388_24 = zext i8 %xor_ln368_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_24"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:276  %rsbox_addr_24 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_24

]]></Node>
<StgValue><ssdm name="rsbox_addr_24"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:277  %rsbox_load_24 = load i8* %rsbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_24"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:280  %rsbox_load_25 = load i8* %rsbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_25"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:283  %rsbox_load_26 = load i8* %rsbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_26"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:284  %zext_ln388_27 = zext i8 %xor_ln371_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_27"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:285  %rsbox_addr_27 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_27

]]></Node>
<StgValue><ssdm name="rsbox_addr_27"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:286  %rsbox_load_27 = load i8* %rsbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_27"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_5:300  %round = add i4 %round_assign, -1

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="517" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:256  %rsbox_load_17 = load i8* %rsbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_17"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:259  %rsbox_load_18 = load i8* %rsbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_18"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:271  %rsbox_load_22 = load i8* %rsbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_22"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:274  %rsbox_load_23 = load i8* %rsbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_23"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:277  %rsbox_load_24 = load i8* %rsbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_24"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:286  %rsbox_load_27 = load i8* %rsbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_27"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:287  %zext_ln388_28 = zext i8 %xor_ln368_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_28"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:288  %rsbox_addr_28 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_28

]]></Node>
<StgValue><ssdm name="rsbox_addr_28"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:289  %rsbox_load_28 = load i8* %rsbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_28"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:290  %zext_ln388_29 = zext i8 %xor_ln369_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_29"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:291  %rsbox_addr_29 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_29

]]></Node>
<StgValue><ssdm name="rsbox_addr_29"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:292  %rsbox_load_29 = load i8* %rsbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_29"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:293  %zext_ln388_30 = zext i8 %temp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_30"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:294  %rsbox_addr_30 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_30

]]></Node>
<StgValue><ssdm name="rsbox_addr_30"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:295  %rsbox_load_30 = load i8* %rsbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_30"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5:296  %zext_ln388_31 = zext i8 %temp_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388_31"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:297  %rsbox_addr_31 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_31

]]></Node>
<StgValue><ssdm name="rsbox_addr_31"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:298  %rsbox_load_31 = load i8* %rsbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln477"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:289  %rsbox_load_28 = load i8* %rsbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_28"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:292  %rsbox_load_29 = load i8* %rsbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_29"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:295  %rsbox_load_30 = load i8* %rsbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_30"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
hls_label_5:298  %rsbox_load_31 = load i8* %rsbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="rsbox_load_31"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:299  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln475" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:301  br label %InvSubBytes.exit27

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:0  %RoundKey_0_addr_1 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_1"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:1  %RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_1"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:4  %RoundKey_1_addr_1 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_1"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:5  %RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_1"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:8  %RoundKey_2_addr_1 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_1"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:9  %RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_1"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:12  %RoundKey_3_addr_1 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:13  %RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_1"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:16  %RoundKey_4_addr_1 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_1"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:17  %RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_1"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:20  %RoundKey_5_addr_1 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_1"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:21  %RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_1"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:24  %RoundKey_6_addr_1 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_1"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:25  %RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_1"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:28  %RoundKey_7_addr_1 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_1"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:29  %RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_1"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:32  %RoundKey_8_addr_1 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_8_addr_1"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:33  %RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load_1"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:36  %RoundKey_9_addr_1 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_9_addr_1"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:37  %RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load_1"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:40  %RoundKey_10_addr_1 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_10_addr_1"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:41  %RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load_1"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:44  %RoundKey_11_addr_1 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_11_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:45  %RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load_1"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:48  %RoundKey_12_addr_1 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_12_addr_1"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:49  %RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load_1"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:52  %RoundKey_13_addr_1 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_13_addr_1"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:53  %RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load_1"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:56  %RoundKey_14_addr_1 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_14_addr_1"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:57  %RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load_1"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit:60  %RoundKey_15_addr_1 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_15_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:61  %RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="575" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:1  %RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_1"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:2  %xor_ln240_16 = xor i8 %RoundKey_0_load_1, %state_load_17_0_0

]]></Node>
<StgValue><ssdm name="xor_ln240_16"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:3  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln240_16)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:5  %RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_1"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:6  %xor_ln240_17 = xor i8 %RoundKey_1_load_1, %state_load_17_0_1

]]></Node>
<StgValue><ssdm name="xor_ln240_17"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:7  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %xor_ln240_17)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:9  %RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_1"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:10  %xor_ln240_18 = xor i8 %RoundKey_2_load_1, %state_load_17_0_2

]]></Node>
<StgValue><ssdm name="xor_ln240_18"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:11  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %xor_ln240_18)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:13  %RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_1"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:14  %xor_ln240_19 = xor i8 %RoundKey_3_load_1, %state_load_17_0_3

]]></Node>
<StgValue><ssdm name="xor_ln240_19"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:15  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %xor_ln240_19)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:17  %RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_1"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:18  %xor_ln240_20 = xor i8 %RoundKey_4_load_1, %state_load_17_1_0

]]></Node>
<StgValue><ssdm name="xor_ln240_20"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:19  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln240_20)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:21  %RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_1"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:22  %xor_ln240_21 = xor i8 %RoundKey_5_load_1, %state_load_17_1_1

]]></Node>
<StgValue><ssdm name="xor_ln240_21"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:23  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %xor_ln240_21)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:25  %RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_1"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:26  %xor_ln240_22 = xor i8 %RoundKey_6_load_1, %state_load_17_1_2

]]></Node>
<StgValue><ssdm name="xor_ln240_22"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:27  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %xor_ln240_22)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:29  %RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_1"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:30  %xor_ln240_23 = xor i8 %RoundKey_7_load_1, %state_load_17_1_3

]]></Node>
<StgValue><ssdm name="xor_ln240_23"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:31  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %xor_ln240_23)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:33  %RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_8_load_1"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:34  %xor_ln240_24 = xor i8 %RoundKey_8_load_1, %state_load_17_2_0

]]></Node>
<StgValue><ssdm name="xor_ln240_24"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:35  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln240_24)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:37  %RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_9_load_1"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:38  %xor_ln240_25 = xor i8 %RoundKey_9_load_1, %state_load_17_2_1

]]></Node>
<StgValue><ssdm name="xor_ln240_25"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:39  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %xor_ln240_25)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:41  %RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_10_load_1"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:42  %xor_ln240_26 = xor i8 %RoundKey_10_load_1, %state_load_17_2_2

]]></Node>
<StgValue><ssdm name="xor_ln240_26"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:43  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %xor_ln240_26)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:45  %RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_11_load_1"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:46  %xor_ln240_27 = xor i8 %RoundKey_11_load_1, %state_load_17_2_3

]]></Node>
<StgValue><ssdm name="xor_ln240_27"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:47  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %xor_ln240_27)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:49  %RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_12_load_1"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:50  %xor_ln240_28 = xor i8 %RoundKey_12_load_1, %state_load_17_3_0

]]></Node>
<StgValue><ssdm name="xor_ln240_28"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:51  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln240_28)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:53  %RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_13_load_1"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:54  %xor_ln240_29 = xor i8 %RoundKey_13_load_1, %state_load_17_3_1

]]></Node>
<StgValue><ssdm name="xor_ln240_29"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:55  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %xor_ln240_29)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:57  %RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_14_load_1"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:58  %xor_ln240_30 = xor i8 %RoundKey_14_load_1, %state_load_17_3_2

]]></Node>
<StgValue><ssdm name="xor_ln240_30"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:59  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %xor_ln240_30)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
AddRoundKey.exit:61  %RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_15_load_1"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AddRoundKey.exit:62  %xor_ln240_31 = xor i8 %RoundKey_15_load_1, %state_load_17_3_3

]]></Node>
<StgValue><ssdm name="xor_ln240_31"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
AddRoundKey.exit:63  call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %xor_ln240_31)

]]></Node>
<StgValue><ssdm name="write_ln240"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0">
<![CDATA[
AddRoundKey.exit:64  ret void

]]></Node>
<StgValue><ssdm name="ret_ln488"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
