
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584401 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584402 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10178904 heartbeat IPC: 1.31674 cumulative IPC: 1.31674 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17377568 heartbeat IPC: 1.38915 cumulative IPC: 1.35198 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 25380023 heartbeat IPC: 1.24962 cumulative IPC: 1.31604 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 33202392 heartbeat IPC: 1.27839 cumulative IPC: 1.30642 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 41074241 heartbeat IPC: 1.27035 cumulative IPC: 1.29904 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 49053873 heartbeat IPC: 1.25319 cumulative IPC: 1.29117 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56941195 heartbeat IPC: 1.26786 cumulative IPC: 1.28779 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 64753957 heartbeat IPC: 1.27996 cumulative IPC: 1.2868 (Simulation time: 0 hr 6 min 10 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 72833046 heartbeat IPC: 1.23776 cumulative IPC: 1.28116 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 81555593 heartbeat IPC: 1.14645 cumulative IPC: 1.26628 (Simulation time: 0 hr 7 min 37 sec) 
Finished CPU 0 instructions: 100000001 cycles: 78971192 cumulative IPC: 1.26628 (Simulation time: 0 hr 7 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26628 instructions: 100000001 cycles: 78971192
cpu0_DTLB TOTAL     ACCESS:   16196651  HIT:   16087872  MISS:     108779
cpu0_DTLB LOAD      ACCESS:   15037117  HIT:   14934281  MISS:     102836
cpu0_DTLB RFO       ACCESS:    1159534  HIT:    1153591  MISS:       5943
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.2303 cycles
cpu0_ITLB TOTAL     ACCESS:    9550343  HIT:    9550301  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9550343  HIT:    9550301  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.881 cycles
cpu0_L1I TOTAL     ACCESS:     299693  HIT:     298122  MISS:       1571
cpu0_L1I LOAD      ACCESS:     299693  HIT:     298122  MISS:       1571
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.738 cycles
cpu0_STLB TOTAL     ACCESS:     108821  HIT:      69710  MISS:      39111
cpu0_STLB LOAD      ACCESS:     102878  HIT:      64847  MISS:      38031
cpu0_STLB RFO       ACCESS:       5943  HIT:       4863  MISS:       1080
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.7438 cycles
cpu0_L1D TOTAL     ACCESS:   12011341  HIT:   10512155  MISS:    1499186
cpu0_L1D LOAD      ACCESS:   10212097  HIT:    8834012  MISS:    1378085
cpu0_L1D RFO       ACCESS:    1762276  HIT:    1641672  MISS:     120604
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      36968  HIT:      36471  MISS:        497
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.8205 cycles
cpu0_L2C TOTAL     ACCESS:    1642872  HIT:     358334  MISS:    1284538
cpu0_L2C LOAD      ACCESS:    1379643  HIT:     204293  MISS:    1175350
cpu0_L2C RFO       ACCESS:     120603  HIT:      11969  MISS:     108634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142129  HIT:     141862  MISS:        267
cpu0_L2C TRANSLATION ACCESS:        497  HIT:        210  MISS:        287
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 95.6482 cycles
LLC TOTAL     ACCESS:    1413644  HIT:     903077  MISS:     510567
LLC LOAD      ACCESS:    1175342  HIT:     682282  MISS:     493060
LLC RFO       ACCESS:     108634  HIT:     101480  MISS:       7154
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129381  HIT:     119030  MISS:      10351
LLC TRANSLATION ACCESS:        287  HIT:        285  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.816 cycles
Insertion Distribution: 
	LOAD 5610 0 0 0 0 0 0 0 0 0 66721 507944 
	RFO 489 0 0 0 0 0 0 0 0 0 6313 5302 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 10666 
	 0 0 0 0 0 0 0 0 0 0 17 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      52042  ROW_BUFFER_MISS:     448163
 DBUS AVG_CONGESTED_CYCLE:    3.77929
 WQ ROW_BUFFER_HIT:       3970  ROW_BUFFER_MISS:      10879  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 176.469
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

