Project Information                         c:\work\5210\time\generato\gen.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 05/28/97 11:28:41

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

gen       EPM7064LC44      10       20       0      48      32          75 %

User Pins:                 10       20       0  



Project Information                         c:\work\5210\time\generato\gen.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use
Warning: Node 'FHG' has assignments but doesn't exist or is a primitive array
Warning: Node 'OUTA' has assignments but doesn't exist or is a primitive array


Project Information                         c:\work\5210\time\generato\gen.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal '14M' chosen for auto global Clock


Project Information                         c:\work\5210\time\generato\gen.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

gen@20                            A0
gen@21                            A1
gen@24                            A2
gen@25                            A3
gen@26                            A4
gen@27                            A5
gen@28                            A6
gen@29                            A7
gen@41                            A8
gen@4                             A9
gen@6                             A10
gen@5                             A11
gen@31                            A12
gen@40                            A13
gen@39                            A14
gen@33                            A15
gen@34                            A16
gen@37                            A17
gen@36                            A18
gen@18                            D0
gen@9            ---------        FHG
gen@8                             FH_G
gen@12                            FH_M
gen@9                             FV_G
gen@11                            FV_M
gen@19                            G_SEL
gen@18           ---------        OUTA
gen@7                             OUTB
gen@14                            T0
gen@16                            T1
gen@17                            T2
gen@43                            14M


Project Information                         c:\work\5210\time\generato\gen.rpt

** FILE HIERARCHY **



|74161:1|
|74161:1|p74161:sub|
|74161:57|
|74161:57|p74161:sub|
|74161:8|
|74161:8|p74161:sub|
|74161:9|
|74161:9|p74161:sub|
|74161:3|
|74161:3|p74161:sub|
|74161:2|
|74161:2|p74161:sub|
|74164:4|
|74164:14|
|74164:13|
|74151:17|
|74151:17|p74151:sub|
|74157:59|


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

***** Logic for device 'gen' compiled without errors.




Device: EPM7064LC44
Turbo: ON
Security: OFF


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** ERROR SUMMARY **

Info: Chip 'gen' in device 'EPM7064LC44' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                               
                                               
                                               
                                               
                                               
              A  A     V  G  G  G  1  G     A  
              1  1  A  C  N  N  N  4  N  A  1  
              0  1  9  C  D  D  D  M  D  8  3  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    OUTB |  7                                39 | A14 
    FH_G |  8                                38 | RESERVED 
    FV_G |  9                                37 | A17 
     GND | 10                                36 | A18 
    FV_M | 11                                35 | VCC 
    FH_M | 12          EPM7064LC44           34 | A16 
RESERVED | 13                                33 | A15 
      T0 | 14                                32 | RESERVED 
     VCC | 15                                31 | A12 
      T1 | 16                                30 | GND 
      T2 | 17                                29 | A7 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              D  G  A  A  G  V  A  A  A  A  A  
              0  _  0  1  N  C  2  3  4  5  6  
                 S        D  C                 
                 E                             
                 L                             
                                               
                                               
                                               


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    14/16( 87%)   8/ 8(100%)   1/16(  6%)  18/36( 50%) 
B:    LC17 - LC32     2/16( 12%)   7/ 8( 87%)  16/16(100%)  14/36( 38%) 
C:    LC33 - LC48    16/16(100%)   7/ 8( 87%)  16/16(100%)  29/36( 80%) 
D:    LC49 - LC64    16/16(100%)   7/ 8( 87%)   0/16(  0%)  24/36( 66%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            29/32   ( 90%)
Total logic cells used:                         48/64   ( 75%)
Total shareable expanders used:                 32/64   ( 50%)
Total Turbo logic cells used:                   48/64   ( 75%)
Total shareable expanders not available (n/a):   1/64   (  1%)

Total input pins required:                      10
Total output pins required:                     20
Total bidirectional pins required:               0
Total logic cells required:                     48
Total flipflops required:                       45
Total shareable expanders in database:          32

Synthesized logic cells:                         1/  64 (  1%)



Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  18   (21)  (B)      INPUT              0      0   0    0    0    1    0  D0
   8    (5)  (A)      INPUT              0      0   0    0    0    0    1  FH_G
  12    (1)  (A)      INPUT              0      0   0    0    0    0    1  FH_M
   9    (4)  (A)      INPUT              0      0   0    0    0    0    1  FV_G
  11    (3)  (A)      INPUT              0      0   0    0    0    0    1  FV_M
  19   (20)  (B)      INPUT              0      0   0    0    0    1    2  G_SEL
  14   (30)  (B)      INPUT              0      0   0    0    0    4    0  T0
  16   (25)  (B)      INPUT              0      0   0    0    0    4    0  T1
  17   (24)  (B)      INPUT              0      0   0    0    0    4    0  T2
  43      -   -       INPUT              0      0   0    0    0    0    0  14M


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  20     19    B         FF     t        8      0   0    3   10    6    1  A0 (|74161:1|p74161:sub|:9)
  21     17    B         FF     t        8      0   0    3   11    5    0  A1 (|74161:1|p74161:sub|:8)
  24     33    C         FF     t        8      0   0    3   12    4    1  A2 (|74161:1|p74161:sub|:7)
  25     35    C         FF     t        8      0   0    3   13    3    1  A3 (|74161:1|p74161:sub|:6)
  26     36    C         FF     t        0      0   0    0    6    2    1  A4 (|74161:3|p74161:sub|:9)
  27     37    C         FF     t        0      0   0    0    7    1    0  A5 (|74161:3|p74161:sub|:8)
  28     40    C         FF     t        0      0   0    0    8    0    1  A6 (|74161:3|p74161:sub|:7)
  29     41    C         FF     t        0      0   0    0    1   10    0  A7 (|74161:8|p74161:sub|:9)
  41     64    D         FF     t        0      0   0    0    2    9    0  A8 (|74161:8|p74161:sub|:8)
   4     16    A         FF     t        0      0   0    0    3    8    0  A9 (|74161:8|p74161:sub|:7)
   6     11    A         FF     t        0      0   0    0    4    7    0  A10 (|74161:8|p74161:sub|:6)
   5     14    A         FF     t        0      0   0    0    5    6    0  A11 (|74161:9|p74161:sub|:9)
  31     46    C         FF     t        0      0   0    0    6    5    0  A12 (|74161:9|p74161:sub|:8)
  40     62    D         FF     t        0      0   0    0    7    4    0  A13 (|74161:9|p74161:sub|:7)
  39     57    D         FF     t        0      0   0    0    8    3    0  A14 (|74161:9|p74161:sub|:6)
  33     49    D         FF     t        0      0   0    0    9    2    0  A15 (|74161:57|p74161:sub|:9)
  34     51    D         FF     t        0      0   0    0   10    1    0  A16 (|74161:57|p74161:sub|:8)
  37     53    D         FF     t        0      0   0    0   11    0    0  A17 (|74161:57|p74161:sub|:7)
  36     52    D     OUTPUT     t        0      0   0    1    0    0    0  A18
   7      8    A     OUTPUT     t !      0      0   0    1    2    1    0  OUTB


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     38    C      LCELL   s t        0      0   0    3    6    7   27  ~65~1
   -     50    D       DFFE     t        0      0   0    3    1   11    0  :72
   -     13    A       DFFE  +  t        1      0   1    0    4    8   25  |74161:2.QC (|74161:2|p74161:sub|:7)
 (11)     3    A       DFFE  +  t        0      0   0    0    3    0    2  |74161:2.QB (|74161:2|p74161:sub|:8)
   -      6    A       DFFE  +  t        0      0   0    0    2    0    3  |74161:2.QA (|74161:2|p74161:sub|:9)
   -     44    C       DFFE     t        0      0   0    0    2    0    1  |74164:4.QA (|74164:4|:3)
   -     54    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QB (|74164:4|:4)
 (38)    56    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QC (|74164:4|:5)
   -     59    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QD (|74164:4|:6)
   -     58    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QE (|74164:4|:7)
   -     55    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QF (|74164:4|:8)
   -     61    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QG (|74164:4|:9)
   -     60    D       DFFE     t        0      0   0    0    3    0    1  |74164:4.QH (|74164:4|:10)
  (8)     5    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QA (|74164:13|:3)
   -     63    D       DFFE     t        0      0   0    0    3    0    1  |74164:13.QB (|74164:13|:4)
   -      9    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QC (|74164:13|:5)
  (9)     4    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QD (|74164:13|:6)
 (12)     1    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QE (|74164:13|:7)
   -     15    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QF (|74164:13|:8)
   -      7    A       DFFE     t        0      0   0    0    3    0    1  |74164:13.QG (|74164:13|:9)
   -      2    A       DFFE     t        0      0   0    0    3    4    1  |74164:13.QH (|74164:13|:10)
   -     34    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QA (|74164:14|:3)
   -     39    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QB (|74164:14|:4)
   -     42    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QC (|74164:14|:5)
   -     45    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QD (|74164:14|:6)
   -     47    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QE (|74164:14|:7)
 (32)    48    C       DFFE     t        0      0   0    0    3    4    1  |74164:14.QF (|74164:14|:8)
   -     43    C       DFFE     t        0      0   0    0    3    4    0  |74164:14.QG (|74164:14|:9)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                     Logic cells placed in LAB 'A'
        +--------------------------- LC16 A9
        | +------------------------- LC11 A10
        | | +----------------------- LC14 A11
        | | | +--------------------- LC8 OUTB
        | | | | +------------------- LC13 |74161:2.QC
        | | | | | +----------------- LC3 |74161:2.QB
        | | | | | | +--------------- LC6 |74161:2.QA
        | | | | | | | +------------- LC5 |74164:13.QA
        | | | | | | | | +----------- LC9 |74164:13.QC
        | | | | | | | | | +--------- LC4 |74164:13.QD
        | | | | | | | | | | +------- LC1 |74164:13.QE
        | | | | | | | | | | | +----- LC15 |74164:13.QF
        | | | | | | | | | | | | +--- LC7 |74164:13.QG
        | | | | | | | | | | | | | +- LC2 |74164:13.QH
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC16 -> * * * - - - - - - - - - - - | * - * * | <-- A9
LC11 -> - * * - - - - - - - - - - - | * - * * | <-- A10
LC8  -> - - - * - - - - - - - - - - | * - - - | <-- OUTB
LC13 -> - - - * * - - * * * * * * * | * * * * | <-- |74161:2.QC
LC3  -> - - - - * * - - - - - - - - | * - - - | <-- |74161:2.QB
LC6  -> - - - - * * * - - - - - - - | * - - - | <-- |74161:2.QA
LC9  -> - - - - - - - - - * - - - - | * - - - | <-- |74164:13.QC
LC4  -> - - - - - - - - - - * - - - | * - - - | <-- |74164:13.QD
LC1  -> - - - - - - - - - - - * - - | * - - - | <-- |74164:13.QE
LC15 -> - - - - - - - - - - - - * - | * - - - | <-- |74164:13.QF
LC7  -> - - - - - - - - - - - - - * | * - - - | <-- |74164:13.QG

Pin
18   -> - - - * - - - - - - - - - - | * - - - | <-- D0
43   -> - - - - - - - - - - - - - - | - - - - | <-- 14M
LC41 -> * * * - - - - - - - - - - - | * - * * | <-- A7
LC64 -> * * * - - - - - - - - - - - | * - * * | <-- A8
LC38 -> - - - - * * * * * * * * * * | * * * * | <-- ~65~1
LC50 -> * * * - - - - - - - - - - - | * - * * | <-- :72
LC60 -> - - - - - - - * - - - - - - | * - - - | <-- |74164:4.QH
LC63 -> - - - - - - - - * - - - - - | * - - - | <-- |74164:13.QB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

             Logic cells placed in LAB 'B'
        +--- LC19 A0
        | +- LC17 A1
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'B'
LC      | | | A B C D |     Logic cells that feed LAB 'B':
LC19 -> * * | - * * - | <-- A0

Pin
14   -> * * | - * * - | <-- T0
16   -> * * | - * * - | <-- T1
17   -> * * | - * * - | <-- T2
43   -> - - | - - - - | <-- 14M
LC38 -> * * | * * * * | <-- ~65~1
LC13 -> * * | * * * * | <-- |74161:2.QC
LC2  -> * * | - * * - | <-- |74164:13.QH
LC34 -> * * | - * * - | <-- |74164:14.QA
LC39 -> * * | - * * - | <-- |74164:14.QB
LC42 -> * * | - * * - | <-- |74164:14.QC
LC45 -> * * | - * * - | <-- |74164:14.QD
LC47 -> * * | - * * - | <-- |74164:14.QE
LC48 -> * * | - * * - | <-- |74164:14.QF
LC43 -> * * | - * * - | <-- |74164:14.QG


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC33 A2
        | +----------------------------- LC35 A3
        | | +--------------------------- LC36 A4
        | | | +------------------------- LC37 A5
        | | | | +----------------------- LC40 A6
        | | | | | +--------------------- LC41 A7
        | | | | | | +------------------- LC46 A12
        | | | | | | | +----------------- LC38 ~65~1
        | | | | | | | | +--------------- LC44 |74164:4.QA
        | | | | | | | | | +------------- LC34 |74164:14.QA
        | | | | | | | | | | +----------- LC39 |74164:14.QB
        | | | | | | | | | | | +--------- LC42 |74164:14.QC
        | | | | | | | | | | | | +------- LC45 |74164:14.QD
        | | | | | | | | | | | | | +----- LC47 |74164:14.QE
        | | | | | | | | | | | | | | +--- LC48 |74164:14.QF
        | | | | | | | | | | | | | | | +- LC43 |74164:14.QG
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC33 -> * * * * * - - * - - - - - - - - | - - * - | <-- A2
LC35 -> - * * * * - - * - - - - - - - - | - - * - | <-- A3
LC36 -> - - * * * - - * - - - - - - - - | - - * - | <-- A4
LC37 -> - - - * * - - - - - - - - - - - | - - * - | <-- A5
LC40 -> - - - - * - - * - - - - - - - - | - - * - | <-- A6
LC41 -> - - - - - * * - - - - - - - - - | * - * * | <-- A7
LC38 -> * * * * * - - * * * * * * * * * | * * * * | <-- ~65~1
LC34 -> * * - - - - - - - - * - - - - - | - * * - | <-- |74164:14.QA
LC39 -> * * - - - - - - - - - * - - - - | - * * - | <-- |74164:14.QB
LC42 -> * * - - - - - - - - - - * - - - | - * * - | <-- |74164:14.QC
LC45 -> * * - - - - - - - - - - - * - - | - * * - | <-- |74164:14.QD
LC47 -> * * - - - - - - - - - - - - * - | - * * - | <-- |74164:14.QE
LC48 -> * * - - - - - - - - - - - - - * | - * * - | <-- |74164:14.QF
LC43 -> * * - - - - - - - - - - - - - - | - * * - | <-- |74164:14.QG

Pin
8    -> - - - - - - - * - - - - - - - - | - - * - | <-- FH_G
12   -> - - - - - - - * - - - - - - - - | - - * - | <-- FH_M
19   -> - - - - - - - * - - - - - - - - | - - * * | <-- G_SEL
14   -> * * - - - - - - - - - - - - - - | - * * - | <-- T0
16   -> * * - - - - - - - - - - - - - - | - * * - | <-- T1
17   -> * * - - - - - - - - - - - - - - | - * * - | <-- T2
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- 14M
LC19 -> * * * * * - - * - - - - - - - - | - * * - | <-- A0
LC17 -> * * * * * - - - - - - - - - - - | - - * - | <-- A1
LC64 -> - - - - - - * - - - - - - - - - | * - * * | <-- A8
LC16 -> - - - - - - * - - - - - - - - - | * - * * | <-- A9
LC11 -> - - - - - - * - - - - - - - - - | * - * * | <-- A10
LC14 -> - - - - - - * - - - - - - - - - | - - * * | <-- A11
LC50 -> - - - - - * * - - - - - - - - - | * - * * | <-- :72
LC13 -> * * * * * - - - * * * * * * * * | * * * * | <-- |74161:2.QC
LC2  -> * * - - - - - - - * - - - - - - | - * * - | <-- |74164:13.QH


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC64 A8
        | +----------------------------- LC62 A13
        | | +--------------------------- LC57 A14
        | | | +------------------------- LC49 A15
        | | | | +----------------------- LC51 A16
        | | | | | +--------------------- LC53 A17
        | | | | | | +------------------- LC52 A18
        | | | | | | | +----------------- LC50 :72
        | | | | | | | | +--------------- LC54 |74164:4.QB
        | | | | | | | | | +------------- LC56 |74164:4.QC
        | | | | | | | | | | +----------- LC59 |74164:4.QD
        | | | | | | | | | | | +--------- LC58 |74164:4.QE
        | | | | | | | | | | | | +------- LC55 |74164:4.QF
        | | | | | | | | | | | | | +----- LC61 |74164:4.QG
        | | | | | | | | | | | | | | +--- LC60 |74164:4.QH
        | | | | | | | | | | | | | | | +- LC63 |74164:13.QB
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC64 -> * * * * * * - - - - - - - - - - | * - * * | <-- A8
LC62 -> - * * * * * - - - - - - - - - - | - - - * | <-- A13
LC57 -> - - * * * * - - - - - - - - - - | - - - * | <-- A14
LC49 -> - - - * * * - - - - - - - - - - | - - - * | <-- A15
LC51 -> - - - - * * - - - - - - - - - - | - - - * | <-- A16
LC50 -> * * * * * * - - - - - - - - - - | * - * * | <-- :72
LC54 -> - - - - - - - - - * - - - - - - | - - - * | <-- |74164:4.QB
LC56 -> - - - - - - - - - - * - - - - - | - - - * | <-- |74164:4.QC
LC59 -> - - - - - - - - - - - * - - - - | - - - * | <-- |74164:4.QD
LC58 -> - - - - - - - - - - - - * - - - | - - - * | <-- |74164:4.QE
LC55 -> - - - - - - - - - - - - - * - - | - - - * | <-- |74164:4.QF
LC61 -> - - - - - - - - - - - - - - * - | - - - * | <-- |74164:4.QG

Pin
9    -> - - - - - - - * - - - - - - - - | - - - * | <-- FV_G
11   -> - - - - - - - * - - - - - - - - | - - - * | <-- FV_M
19   -> - - - - - - * * - - - - - - - - | - - * * | <-- G_SEL
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- 14M
LC41 -> * * * * * * - - - - - - - - - - | * - * * | <-- A7
LC16 -> - * * * * * - - - - - - - - - - | * - * * | <-- A9
LC11 -> - * * * * * - - - - - - - - - - | * - * * | <-- A10
LC14 -> - * * * * * - - - - - - - - - - | - - * * | <-- A11
LC46 -> - * * * * * - - - - - - - - - - | - - - * | <-- A12
LC38 -> - - - - - - - - * * * * * * * * | * * * * | <-- ~65~1
LC13 -> - - - - - - - * * * * * * * * * | * * * * | <-- |74161:2.QC
LC44 -> - - - - - - - - * - - - - - - - | - - - * | <-- |74164:4.QA
LC5  -> - - - - - - - - - - - - - - - * | - - - * | <-- |74164:13.QA


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\work\5210\time\generato\gen.rpt
gen

** EQUATIONS **

D0       : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
FV_G     : INPUT;
FV_M     : INPUT;
G_SEL    : INPUT;
T0       : INPUT;
T1       : INPUT;
T2       : INPUT;
14M      : INPUT;

-- Node name is 'A0' = '|74161:1.QA' 
-- Equation name is 'A0', type is output 
 A0      = TFFE(!_EQ001,  _LC013,  _LC038,  VCC,  VCC);
  _EQ001 =  _X001 &  _X002 &  _X003 &  _X004 &  _X005 &  _X006 &  _X007 & 
              _X008;
  _X001  = EXP( _LC048 & !T0 &  T1 &  T2);
  _X002  = EXP( _LC043 &  T0 &  T1 &  T2);
  _X003  = EXP( _LC047 &  T0 & !T1 &  T2);
  _X004  = EXP( _LC042 &  T0 &  T1 & !T2);
  _X005  = EXP( _LC045 & !T0 & !T1 &  T2);
  _X006  = EXP( _LC039 & !T0 &  T1 & !T2);
  _X007  = EXP( _LC034 &  T0 & !T1 & !T2);
  _X008  = EXP( _LC002 & !T0 & !T1 & !T2);

-- Node name is 'A1' = '|74161:1.QB' 
-- Equation name is 'A1', type is output 
 A1      = TFFE(!_EQ002,  _LC013,  _LC038,  VCC,  VCC);
  _EQ002 =  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014 &  _X015 & 
              _X016;
  _X009  = EXP( A0 &  _LC048 & !T0 &  T1 &  T2);
  _X010  = EXP( A0 &  _LC043 &  T0 &  T1 &  T2);
  _X011  = EXP( A0 &  _LC047 &  T0 & !T1 &  T2);
  _X012  = EXP( A0 &  _LC042 &  T0 &  T1 & !T2);
  _X013  = EXP( A0 &  _LC045 & !T0 & !T1 &  T2);
  _X014  = EXP( A0 &  _LC039 & !T0 &  T1 & !T2);
  _X015  = EXP( A0 &  _LC034 &  T0 & !T1 & !T2);
  _X016  = EXP( A0 &  _LC002 & !T0 & !T1 & !T2);

-- Node name is 'A2' = '|74161:1.QC' 
-- Equation name is 'A2', type is output 
 A2      = TFFE(!_EQ003,  _LC013,  _LC038,  VCC,  VCC);
  _EQ003 =  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024;
  _X017  = EXP( A0 &  A1 &  _LC048 & !T0 &  T1 &  T2);
  _X018  = EXP( A0 &  A1 &  _LC043 &  T0 &  T1 &  T2);
  _X019  = EXP( A0 &  A1 &  _LC047 &  T0 & !T1 &  T2);
  _X020  = EXP( A0 &  A1 &  _LC042 &  T0 &  T1 & !T2);
  _X021  = EXP( A0 &  A1 &  _LC045 & !T0 & !T1 &  T2);
  _X022  = EXP( A0 &  A1 &  _LC039 & !T0 &  T1 & !T2);
  _X023  = EXP( A0 &  A1 &  _LC034 &  T0 & !T1 & !T2);
  _X024  = EXP( A0 &  A1 &  _LC002 & !T0 & !T1 & !T2);

-- Node name is 'A3' = '|74161:1.QD' 
-- Equation name is 'A3', type is output 
 A3      = TFFE(!_EQ004,  _LC013,  _LC038,  VCC,  VCC);
  _EQ004 =  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X025  = EXP( A0 &  A1 &  A2 &  _LC048 & !T0 &  T1 &  T2);
  _X026  = EXP( A0 &  A1 &  A2 &  _LC043 &  T0 &  T1 &  T2);
  _X027  = EXP( A0 &  A1 &  A2 &  _LC047 &  T0 & !T1 &  T2);
  _X028  = EXP( A0 &  A1 &  A2 &  _LC042 &  T0 &  T1 & !T2);
  _X029  = EXP( A0 &  A1 &  A2 &  _LC045 & !T0 & !T1 &  T2);
  _X030  = EXP( A0 &  A1 &  A2 &  _LC039 & !T0 &  T1 & !T2);
  _X031  = EXP( A0 &  A1 &  A2 &  _LC034 &  T0 & !T1 & !T2);
  _X032  = EXP( A0 &  A1 &  A2 &  _LC002 & !T0 & !T1 & !T2);

-- Node name is 'A4' = '|74161:3.QA' 
-- Equation name is 'A4', type is output 
 A4      = TFFE( _EQ005,  _LC013,  _LC038,  VCC,  VCC);
  _EQ005 =  A0 &  A1 &  A2 &  A3;

-- Node name is 'A5' = '|74161:3.QB' 
-- Equation name is 'A5', type is output 
 A5      = TFFE( _EQ006,  _LC013,  _LC038,  VCC,  VCC);
  _EQ006 =  A0 &  A1 &  A2 &  A3 &  A4;

-- Node name is 'A6' = '|74161:3.QC' 
-- Equation name is 'A6', type is output 
 A6      = TFFE( _EQ007,  _LC013,  _LC038,  VCC,  VCC);
  _EQ007 =  A0 &  A1 &  A2 &  A3 &  A4 &  A5;

-- Node name is 'A7' = '|74161:8.QA' 
-- Equation name is 'A7', type is output 
 A7      = TFFE( VCC,  _LC050,  VCC,  VCC,  VCC);

-- Node name is 'A8' = '|74161:8.QB' 
-- Equation name is 'A8', type is output 
 A8      = TFFE( A7,  _LC050,  VCC,  VCC,  VCC);

-- Node name is 'A9' = '|74161:8.QC' 
-- Equation name is 'A9', type is output 
 A9      = TFFE( _EQ008,  _LC050,  VCC,  VCC,  VCC);
  _EQ008 =  A7 &  A8;

-- Node name is 'A10' = '|74161:8.QD' 
-- Equation name is 'A10', type is output 
 A10     = TFFE( _EQ009,  _LC050,  VCC,  VCC,  VCC);
  _EQ009 =  A7 &  A8 &  A9;

-- Node name is 'A11' = '|74161:9.QA' 
-- Equation name is 'A11', type is output 
 A11     = TFFE( _EQ010,  _LC050,  VCC,  VCC,  VCC);
  _EQ010 =  A7 &  A8 &  A9 &  A10;

-- Node name is 'A12' = '|74161:9.QB' 
-- Equation name is 'A12', type is output 
 A12     = TFFE( _EQ011,  _LC050,  VCC,  VCC,  VCC);
  _EQ011 =  A7 &  A8 &  A9 &  A10 &  A11;

-- Node name is 'A13' = '|74161:9.QC' 
-- Equation name is 'A13', type is output 
 A13     = TFFE( _EQ012,  _LC050,  VCC,  VCC,  VCC);
  _EQ012 =  A7 &  A8 &  A9 &  A10 &  A11 &  A12;

-- Node name is 'A14' = '|74161:9.QD' 
-- Equation name is 'A14', type is output 
 A14     = TFFE( _EQ013,  _LC050,  VCC,  VCC,  VCC);
  _EQ013 =  A7 &  A8 &  A9 &  A10 &  A11 &  A12 &  A13;

-- Node name is 'A15' = '|74161:57.QA' 
-- Equation name is 'A15', type is output 
 A15     = TFFE( _EQ014,  _LC050,  VCC,  VCC,  VCC);
  _EQ014 =  A7 &  A8 &  A9 &  A10 &  A11 &  A12 &  A13 &  A14;

-- Node name is 'A16' = '|74161:57.QB' 
-- Equation name is 'A16', type is output 
 A16     = TFFE( _EQ015,  _LC050,  VCC,  VCC,  VCC);
  _EQ015 =  A7 &  A8 &  A9 &  A10 &  A11 &  A12 &  A13 &  A14 &  A15;

-- Node name is 'A17' = '|74161:57.QC' 
-- Equation name is 'A17', type is output 
 A17     = TFFE( _EQ016,  _LC050,  VCC,  VCC,  VCC);
  _EQ016 =  A7 &  A8 &  A9 &  A10 &  A11 &  A12 &  A13 &  A14 &  A15 &  A16;

-- Node name is 'A18' 
-- Equation name is 'A18', location is LC052, type is output.
 A18     = LCELL( G_SEL $  GND);

-- Node name is 'OUTB' = ':56' 
-- Equation name is 'OUTB', type is output 
OUTB     = _LC008~NOT;
_LC008~NOT = LCELL( _EQ017 $  VCC);
  _EQ017 =  D0 &  _LC013
         #  D0 & !OUTB
         # !_LC013 & !OUTB;

-- Node name is '|74161:2|p74161:sub|:9' = '|74161:2.QA' 
-- Equation name is '_LC006', type is buried 
_LC006   = DFFE( _EQ018 $  _LC038, GLOBAL( 14M),  _LC038,  VCC,  VCC);
  _EQ018 =  _LC006 &  _LC038;

-- Node name is '|74161:2|p74161:sub|:8' = '|74161:2.QB' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFFE( _EQ019 $  GND, GLOBAL( 14M),  _LC038,  VCC,  VCC);
  _EQ019 =  _LC003 & !_LC006 &  _LC038
         # !_LC003 &  _LC006 &  _LC038;

-- Node name is '|74161:2|p74161:sub|:7' = '|74161:2.QC' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( _EQ020 $ !_LC038, GLOBAL( 14M),  _LC038,  VCC,  VCC);
  _EQ020 = !_LC006 &  _LC013 &  _LC038
         # !_LC003 &  _LC013 &  _LC038
         #  _LC003 &  _LC006 & !_LC013 &  _LC038;

-- Node name is '|74164:4|:3' = '|74164:4.QA' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( GND $  VCC,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:4' = '|74164:4.QB' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( _LC044 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:5' = '|74164:4.QC' 
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( _LC054 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:6' = '|74164:4.QD' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( _LC056 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:7' = '|74164:4.QE' 
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _LC059 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:8' = '|74164:4.QF' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _LC058 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:9' = '|74164:4.QG' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _LC055 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:4|:10' = '|74164:4.QH' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( _LC061 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:3' = '|74164:13.QA' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFFE( _LC060 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:4' = '|74164:13.QB' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( _LC005 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:5' = '|74164:13.QC' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( _LC063 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:6' = '|74164:13.QD' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFFE( _LC009 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:7' = '|74164:13.QE' 
-- Equation name is '_LC001', type is buried 
_LC001   = DFFE( _LC004 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:8' = '|74164:13.QF' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFFE( _LC001 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:9' = '|74164:13.QG' 
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( _LC015 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:13|:10' = '|74164:13.QH' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _LC007 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:3' = '|74164:14.QA' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _LC002 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:4' = '|74164:14.QB' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _LC034 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:5' = '|74164:14.QC' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _LC039 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:6' = '|74164:14.QD' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _LC042 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:7' = '|74164:14.QE' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _LC045 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:8' = '|74164:14.QF' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _LC047 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '|74164:14|:9' = '|74164:14.QG' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( _LC048 $  GND,  _LC013,  _LC038,  VCC,  VCC);

-- Node name is '~65~1' 
-- Equation name is '~65~1', location is LC038, type is buried.
-- synthesized logic cell 
_LC038   = LCELL( _EQ021 $  VCC);
  _EQ021 =  A0 &  A2 &  A3 &  A4 &  A6 & !FH_G &  G_SEL
         #  A0 &  A2 &  A3 &  A4 &  A6 & !FH_M & !G_SEL
         # !FH_G &  G_SEL & !_LC038
         # !FH_M & !G_SEL & !_LC038;

-- Node name is ':72' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( _EQ022 $  GND,  _LC013,  VCC,  VCC,  VCC);
  _EQ022 =  FV_G &  G_SEL
         #  FV_M & !G_SEL;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                         c:\work\5210\time\generato\gen.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:02
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:11


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,262K
