$date
	Thu Nov 21 21:54:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_posedge_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 2 $ jk [1:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 % jk [1:0] $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
1#
x"
x!
$end
#100
0#
b10 $
b10 %
#200
0!
1"
1#
#300
0#
#400
1!
0"
1#
b1 $
b1 %
#500
0#
#600
0!
1"
1#
b10 $
b10 %
#700
0#
#800
1#
#900
0#
b0 $
b0 %
#1000
1#
#1100
0#
#1200
1!
0"
1#
b11 $
b11 %
#1300
0#
#1400
0!
1"
1#
#1500
