<?xml version="1.0" encoding="utf-8"?>
<module description="TIMER" id="TIMER">
	<register acronym="T24CNTDAT" description="T24 Counter Data Register" id="T24CNTDAT" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Counter data" end="0" id="CNT_DAT" rwaccess="R" width="24">
		</bitfield>
	</register>
	<register acronym="T24CNTCTRL" description="T24 Counter Control/Status Register" id="T24CNTCTRL" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Prescale value" end="8" id="PRESCALE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="2" description="External clock select" end="2" id="EXT_CLK_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Overflow interrupt enable" end="1" id="OV_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Overflow event flag" end="0" id="OV_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T24CAPDAT" description="T24 Capture Data Register" id="T24CAPDAT" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Counter data" end="0" id="CAP_DAT" rwaccess="R" width="24">
		</bitfield>
	</register>
	<register acronym="T24CAPCTRL" description="T24 Capture Control Register" id="T24CAPCTRL" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="26">
		</bitfield>
		<bitfield begin="5" description="Capture Pin Select" end="4" id="CAP_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Edge select" end="2" id="EDGE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="1" description="Capture interrupt enable" end="1" id="CAP_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Capture event flag" end="0" id="CAP_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T24CAPIO" description="T24 I/O Control and Data Register" id="T24CAPIO" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="29">
		</bitfield>
		<bitfield begin="2" description="TCAP0 pin input data" end="2" id="TCAP_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="TCAP0 pin output data" end="1" id="TCAP_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="TCAP0 pin direction" end="0" id="TCAP_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T24CMPDAT0" description="T24 Compare Data Register" id="T24CMPDAT0" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="T24CMPDAT1" description="T24 Compare Data Register" id="T24CMPDAT1" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="T24CMPCTRL0" description="T24 Compare Control Register" id="T24CMPCTRL0" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="Compare interrupt enable" end="1" id="CMP_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare event flag" end="0" id="CMP_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T24CMPCTRL1" description="T24 Compare Control Register" id="T24CMPCTRL1" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="Compare interrupt enable" end="1" id="CMP_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare event flag" end="0" id="CMP_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM0CNTDAT" description="PWM0 Counter Data Register" id="T16PWM0CNTDAT" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Counter data" end="0" id="CNT_DAT" rwaccess="R" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM0CNTCTRL" description="PWM0 Counter Control Register" id="T16PWM0CNTCTRL" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Prescale value" end="8" id="PRESCALE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Counter Sync Select" end="5" id="SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Counter Sync Enable" end="4" id="SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Software reset" end="3" id="SW_RESET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Counter reset from compare action enable" end="2" id="CMP_RESET_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Overflow interrupt enable" end="1" id="OV_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Overflow interrupt flag" end="0" id="OV_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM0CMP0DAT" description="PWM0 Compare Channel 0 Data Register" id="T16PWM0CMP0DAT" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM0CMP1DAT" description="PWM0 Compare Channel 1 Data Register" id="T16PWM0CMP1DAT" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM0CMPCTRL" description="PWM0 Compare Control Register" id="T16PWM0CMPCTRL" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="19">
		</bitfield>
		<bitfield begin="12" description="PWM update control" end="12" id="SHADOW" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="TPWMx pin state" end="11" id="PWM_IN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="TPWMx pin output data" end="10" id="PWM_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="TPWMx pin output enable" end="9" id="PWM_OUT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="TPMWx pin output control" end="8" id="PWM_OUT_DRV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="TPWMx pin output action on T16CMP1DR match" end="6" id="PWM_OUT_ACTION1" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="TPWMx pin output action on T16CMP0DR match" end="4" id="PWM_OUT_ACTION0" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Compare 1 interrupt enable" end="3" id="CMP1_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Compare 1 interrupt flag" end="2" id="CMP1_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Compare 0 interrupt enable" end="1" id="CMP0_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare 0 interrupt flag" end="0" id="CMP0_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM1CNTDAT" description="PWM1 Counter Data Register" id="T16PWM1CNTDAT" offset="0x58" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Counter data" end="0" id="CNT_DAT" rwaccess="R" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM1CNTCTRL" description="PWM1 Counter Control Register" id="T16PWM1CNTCTRL" offset="0x5C" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Prescale value" end="8" id="PRESCALE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Counter Sync Select" end="5" id="SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Counter Sync Enable" end="4" id="SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Software reset" end="3" id="SW_RESET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Counter reset from compare action enable" end="2" id="CMP_RESET_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Overflow interrupt enable" end="1" id="OV_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Overflow interrupt flag" end="0" id="OV_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM1CMP0DAT" description="PWM1 Compare Channel 0 Data Register" id="T16PWM1CMP0DAT" offset="0x60" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM1CMP1DAT" description="PWM1 Compare Channel 1 Data Register" id="T16PWM1CMP1DAT" offset="0x64" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM1CMPCTRL" description="PWM1 Compare Control Register" id="T16PWM1CMPCTRL" offset="0x68" width="32">
		<bitfield begin="31" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="19">
		</bitfield>
		<bitfield begin="12" description="PWM update control" end="12" id="SHADOW" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="TPWMx pin state" end="11" id="PWM_IN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="TPWMx pin output data" end="10" id="PWM_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="TPWMx pin output enable" end="9" id="PWM_OUT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="TPMWx pin output control" end="8" id="PWM_OUT_DRV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="TPWMx pin output action on T16CMP1DR match" end="6" id="PWM_OUT_ACTION1" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="TPWMx pin output action on T16CMP0DR match" end="4" id="PWM_OUT_ACTION0" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Compare 1 interrupt enable" end="3" id="CMP1_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Compare 1 interrupt flag" end="2" id="CMP1_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Compare 0 interrupt enable" end="1" id="CMP0_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare 0 interrupt flag" end="0" id="CMP0_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM2CNTDAT" description="PWM2 Counter Data Register" id="T16PWM2CNTDAT" offset="0x6C" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Counter data" end="0" id="CNT_DAT" rwaccess="R" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM2CNTCTRL" description="PWM2 Counter Control Register" id="T16PWM2CNTCTRL" offset="0x70" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Prescale value" end="8" id="PRESCALE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Counter Sync Select" end="5" id="SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Counter Sync Enable" end="4" id="SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Software reset" end="3" id="SW_RESET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Counter reset from compare action enable" end="2" id="CMP_RESET_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Overflow interrupt enable" end="1" id="OV_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Overflow interrupt flag" end="0" id="OV_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM2CMP0DAT" description="PWM2 Compare Channel 0 Data Register" id="T16PWM2CMP0DAT" offset="0x74" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM2CMP1DAT" description="PWM2 Compare Channel 1 Data Register" id="T16PWM2CMP1DAT" offset="0x78" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM2CMPCTRL" description="PWM2 Compare Control Register" id="T16PWM2CMPCTRL" offset="0x7C" width="32">
		<bitfield begin="31" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="19">
		</bitfield>
		<bitfield begin="12" description="PWM update control" end="12" id="SHADOW" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="TPWMx pin state" end="11" id="PWM_IN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="TPWMx pin output data" end="10" id="PWM_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="TPWMx pin output enable" end="9" id="PWM_OUT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="TPMWx pin output control" end="8" id="PWM_OUT_DRV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="TPWMx pin output action on T16CMP1DR match" end="6" id="PWM_OUT_ACTION1" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="TPWMx pin output action on T16CMP0DR match" end="4" id="PWM_OUT_ACTION0" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Compare 1 interrupt enable" end="3" id="CMP1_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Compare 1 interrupt flag" end="2" id="CMP1_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Compare 0 interrupt enable" end="1" id="CMP0_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare 0 interrupt flag" end="0" id="CMP0_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM3CNTDAT" description="PWM3 Counter Data Register" id="T16PWM3CNTDAT" offset="0x80" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Counter data" end="0" id="CNT_DAT" rwaccess="R" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM3CNTCTRL" description="PWM3 Counter Control Register" id="T16PWM3CNTCTRL" offset="0x84" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Prescale value" end="8" id="PRESCALE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Counter Sync Select" end="5" id="SYNC_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Counter Sync Enable" end="4" id="SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Software reset" end="3" id="SW_RESET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Counter reset from compare action enable" end="2" id="CMP_RESET_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Overflow interrupt enable" end="1" id="OV_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Overflow interrupt flag" end="0" id="OV_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="T16PWM3CMP0DAT" description="PWM3 Compare Channel 0 Data Register" id="T16PWM3CMP0DAT" offset="0x88" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM3CMP1DAT" description="PWM3 Compare Channel 1 Data Register" id="T16PWM3CMP1DAT" offset="0x8C" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Compare data" end="0" id="CMP_DAT" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="T16PWM3CMPCTRL" description="PWM3 Compare Control Register" id="T16PWM3CMPCTRL" offset="0x90" width="32">
		<bitfield begin="31" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="19">
		</bitfield>
		<bitfield begin="12" description="PWM update control" end="12" id="SHADOW" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="TPWMx pin state" end="11" id="PWM_IN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="TPWMx pin output data" end="10" id="PWM_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="TPWMx pin output enable" end="9" id="PWM_OUT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="TPMWx pin output control" end="8" id="PWM_OUT_DRV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="TPWMx pin output action on T16CMP1DR match" end="6" id="PWM_OUT_ACTION1" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="TPWMx pin output action on T16CMP0DR match" end="4" id="PWM_OUT_ACTION0" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Compare 1 interrupt enable" end="3" id="CMP1_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Compare 1 interrupt flag" end="2" id="CMP1_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Compare 0 interrupt enable" end="1" id="CMP0_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Compare 0 interrupt flag" end="0" id="CMP0_INT_FLAG" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="WDST" description="Watchdog Status Register" id="WDST" offset="0x94" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="Watchdog Wake Event Raw Status" end="3" id="WAKE_EV_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Watchdog Event Raw Status" end="2" id="WD_EV_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Watchdog Wake Event Interrupt Status" end="1" id="WAKE_EV_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Watchdog Event Interrupt Status" end="0" id="WD_EV_INT" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="WDCTRL" description="Watchdog Control Register" id="WDCTRL" offset="0x98" width="32">
		<bitfield begin="31" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="17">
		</bitfield>
		<bitfield begin="14" description="WD period" end="8" id="PERIOD" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Watchdog protect bit - active low" end="6" id="PROTECT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="WD reset of CPU enable" end="5" id="CPU_RESET_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="WD reset event interrupt enable" end="4" id="WDRST_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="WD wake event interrupt enable" end="3" id="WKEV_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="WD wake event enable" end="2" id="WKEV_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="WD reset event enable" end="1" id="WDRST_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="WD reset" end="0" id="CNT_RESET" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>