
---------- Begin Simulation Statistics ----------
final_tick                                25254462500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    387                       # Simulator instruction rate (inst/s)
host_mem_usage                               12922592                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 70343.54                       # Real time elapsed on the host
host_tick_rate                                 151170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27213847                       # Number of instructions simulated
sim_ops                                      27894691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010634                       # Number of seconds simulated
sim_ticks                                 10633851250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.641011                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  737915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               763563                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                195                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9556                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            761572                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11556                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1642                       # Number of indirect misses.
system.cpu.branchPred.lookups                  858352                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31401                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2440                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5080292                       # Number of instructions committed
system.cpu.committedOps                       5167721                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.215204                       # CPI: cycles per instruction
system.cpu.discardedOps                         27268                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2765254                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            247491                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1384687                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5417855                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311022                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       90                       # number of quiesce instructions executed
system.cpu.numCycles                         16334177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        90                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3484211     67.42%     67.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4969      0.10%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 255531      4.94%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1423010     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5167721                       # Class of committed instruction
system.cpu.quiesceCycles                       679985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10916322                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1271657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              467037                       # Transaction distribution
system.membus.trans_dist::ReadResp             472737                       # Transaction distribution
system.membus.trans_dist::WriteReq             174216                       # Transaction distribution
system.membus.trans_dist::WriteResp            174216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1092                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4883                       # Transaction distribution
system.membus.trans_dist::ReadExReq               459                       # Transaction distribution
system.membus.trans_dist::ReadExResp              460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1185                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       629760                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        629760                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1264410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1287440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1259520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1259520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2560320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       288960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       288960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       173952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       208678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40802278                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1907343                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000297                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017224                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1906777     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     566      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1907343                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3014166469                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              28.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            23357000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12965609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4435250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           21717740                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2732352898                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22989750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14417920                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      2490368                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     17235968                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      7995392                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3604480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        77824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3692544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       249856                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2232320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     30814800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1355851202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    234192480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1620858482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    745718161                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    751881121                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1497599282                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     30814800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2101569363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    986073602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3118457765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3629056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2207744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     18488880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      6162960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1331199362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    246518400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1602369602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    739555201                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    727229281                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1466784482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     18488880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      6162960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   2070754563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    973747681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3069154085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       372736                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       372736                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       986155                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       986155                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         2212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        18518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       651264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       675840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       684032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       675840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       647168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2717782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24574                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10420224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10813440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     10944512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     10813440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     43212798                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4613958375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3796630992                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2104363000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       163840                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       163840                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       317440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       315392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1259520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     10158080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     10092544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       907614                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       907614    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       907614                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1726602375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2493440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14090240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3522560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3618816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2207744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1325036402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    252681360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     12325920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      6162960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     18488880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1614695522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    739555201                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    727229281                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1466784482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2064591603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    979910641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     12325920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      6162960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     18488880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3081480005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     13959168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     17104896                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3489792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       243712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2193408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     18488880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1312710482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    252681360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     18488880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma      6162960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1608532562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    733392241                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    733392241                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1466784482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     18488880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2046102723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    986073602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     18488880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma      6162960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3075317045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       288960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       290176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       288960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       288960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4515                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4534                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27173598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       114352                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27287950                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27173598                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27173598                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27173598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       114352                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27287950                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      7667712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      7471104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29922880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        69888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10555648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       119808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       116736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              467545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    690251521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    690251521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    721066321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    702577441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9780088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2813926892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6572219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    252681360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    252681360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    234192480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    246518400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            992645821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6572219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    942932881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    942932881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    955258801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    949095841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9780088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3806572713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    156656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    158720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    157591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000840733680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1272                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1272                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              851666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      467545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164932                       # Number of write requests accepted
system.mem_ctrls.readBursts                    467545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   164932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15052176255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2336945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27321137505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32204.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58454.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   435655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  152979                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                467545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               164932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.245090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.751871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.600439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1354      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1454      3.33%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          622      1.42%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          720      1.65%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          702      1.61%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          696      1.59%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          471      1.08%     13.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          915      2.09%     15.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36756     84.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     367.457547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1621.190849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1172     92.14%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.31%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.08%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           24      1.89%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.08%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.71%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.08%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.31%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.47%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.08%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.47%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.16%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.31%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      0.24%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            3      0.24%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      0.16%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            5      0.39%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            2      0.16%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.08%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.08%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            6      0.47%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.08%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.16%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            2      0.16%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11008-11263            1      0.08%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.08%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.08%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            5      0.39%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     129.668239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.018545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    131.321097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            237     18.63%     18.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            86      6.76%     25.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           383     30.11%     55.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          257     20.20%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           22      1.73%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      1.34%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      1.02%     79.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           36      2.83%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           77      6.05%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           53      4.17%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           28      2.20%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           11      0.86%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           14      1.10%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            8      0.63%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.79%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.08%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.24%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.08%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.08%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.08%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.24%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.08%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.08%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1272                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29912896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10556032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29922880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10555648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2812.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2813.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    992.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10633705625                       # Total gap between requests
system.mem_ctrls.avgGap                      16812.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7337856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      7339008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      7667712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      7464384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      2489408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 690046891.524836778641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 690155224.806252598763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 721066321.103560686111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 701945496.933672070503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9774069.389958789572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6698607.900876928121                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 252681360.386717855930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 252681360.386717855930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 234102202.623908251524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 246518400.377285718918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       119808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1092                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6682218705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   6713966900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   7008791580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   6802080185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114080135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  74509256465                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  31460833750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  33851930090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  26525745000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  71906973230                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58264.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58541.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58500.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58268.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     70203.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68231919.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    749352.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    806305.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    681685.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1755541.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2524203085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    575190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7535229415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 180                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            90                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4722497.222222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1681092.431526                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        69625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      8235750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              90                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     24829437750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    425024750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2464315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2464315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2464315                       # number of overall hits
system.cpu.icache.overall_hits::total         2464315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4515                       # number of overall misses
system.cpu.icache.overall_misses::total          4515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196394375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196394375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196394375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196394375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2468830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2468830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2468830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2468830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001829                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001829                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001829                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001829                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43498.200443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43498.200443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43498.200443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43498.200443                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189435500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189435500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189435500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189435500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001829                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001829                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001829                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001829                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.921373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.921373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.921373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.921373                       # average overall mshr miss latency
system.cpu.icache.replacements                   4330                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2464315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2464315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196394375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196394375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2468830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2468830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43498.200443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43498.200443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189435500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189435500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001829                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001829                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.921373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.921373                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.547470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2671816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            617.047575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.547470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4942175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4942175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       402570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           402570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       402570                       # number of overall hits
system.cpu.dcache.overall_hits::total          402570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2107                       # number of overall misses
system.cpu.dcache.overall_misses::total          2107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    220978875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220978875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220978875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220978875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       404677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       404677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       404677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       404677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104878.440911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104878.440911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104878.440911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104878.440911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1092                       # number of writebacks
system.cpu.dcache.writebacks::total              1092                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        11493                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        11493                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    168824125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    168824125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    168824125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    168824125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     24299750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     24299750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102691.073601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102691.073601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102691.073601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102691.073601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.308710                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.308710                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1645                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       252120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    126567250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    126567250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       253319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       253319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105560.675563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105560.675563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1117                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1117                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    122303375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122303375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     24299750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     24299750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103209.599156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103209.599156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.476276                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.476276                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       150450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         150450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     94411625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     94411625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       151358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       151358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 103977.560573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103977.560573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        10376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101352.396514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101352.396514                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       629760                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       629760                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6589127750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6589127750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10462.918810                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10462.918810                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       245037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       245037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       384723                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       384723                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6477287344                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6477287344                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16836.236315                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16836.236315                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1645                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.931915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6658433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6658433                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25254462500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25254641250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    387                       # Simulator instruction rate (inst/s)
host_mem_usage                               12922592                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 70343.64                       # Real time elapsed on the host
host_tick_rate                                 151173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27213856                       # Number of instructions simulated
sim_ops                                      27894706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010634                       # Number of seconds simulated
sim_ticks                                 10634030000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.640256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  737916                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               763570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                196                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9558                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            761572                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11556                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1642                       # Number of indirect misses.
system.cpu.branchPred.lookups                  858360                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31402                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2440                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5080301                       # Number of instructions committed
system.cpu.committedOps                       5167736                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.215255                       # CPI: cycles per instruction
system.cpu.discardedOps                         27273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2765273                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            247491                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1384687                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5418089                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311017                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       90                       # number of quiesce instructions executed
system.cpu.numCycles                         16334463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        90                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3484219     67.42%     67.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4969      0.10%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 255537      4.94%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1423010     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5167736                       # Class of committed instruction
system.cpu.quiesceCycles                       679985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10916374                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1271665                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              467037                       # Transaction distribution
system.membus.trans_dist::ReadResp             472741                       # Transaction distribution
system.membus.trans_dist::WriteReq             174216                       # Transaction distribution
system.membus.trans_dist::WriteResp            174216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1094                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4885                       # Transaction distribution
system.membus.trans_dist::ReadExReq               459                       # Transaction distribution
system.membus.trans_dist::ReadExResp              460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1187                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       629760                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        629760                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1264416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        18518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1287446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1259520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1259520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2560332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       174208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       208934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40802662                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1907347                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000297                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017224                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1906781     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     566      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1907347                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3014179719                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              28.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            23357000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12970984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4435250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           21728615                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2732352898                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22999750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14417920                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      2490368                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     17235968                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      7995392                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3604480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        77824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3692544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       249856                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2232320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     30814282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1355828411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    234188544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1620831237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    745705626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    751868483                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1497574109                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     30814282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2101534037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    986057026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3118405346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3629056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2207744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     18488569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      6162856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1331176986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    246514257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1602342668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    739542770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    727217057                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1466759827                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     18488569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      6162856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   2070719755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    973731314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3069102495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       372736                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       372736                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       986155                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       986155                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         2212                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        18518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       651264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       675840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       684032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       675840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       647168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2717782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24574                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10420224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10813440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     10944512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     10813440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     43212798                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4613958375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3796630992                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2104363000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       163840                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       163840                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       317440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       315392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1259520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     10158080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     10092544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     40304640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       907614                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       907614    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       907614                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1726602375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2493440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14090240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3522560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3618816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2207744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1325014129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    252677113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     12325713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      6162856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     18488569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1614668381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    739542770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    727217057                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1466759827                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2064556899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    979894170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     12325713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      6162856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     18488569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3081428207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     13959168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     17104896                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     15597568                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3489792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3588096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       243712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2193408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     18488569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1312688416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    252677113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     18488569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma      6162856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1608505524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    733379913                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    733379913                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1466759827                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     18488569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2046068330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    986057026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     18488569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma      6162856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3075265351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       289088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       290304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       289088                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       289088                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4517                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4536                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27185178                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       114350                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27299528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27185178                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27185178                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27185178                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       114350                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27299528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      7667712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      7471104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29923008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        70016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10555776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       114688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       119808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       116736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              467547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164934                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    690239918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    690239918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    721054201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    702565631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9791960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2813891629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6584145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    252677113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    252677113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    234188544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    246514257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            992641172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6584145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    942917031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    942917031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    955242744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    949079888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9791960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3806532801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    156656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    158720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    157591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000840733680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1272                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1272                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              851672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      467547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164934                       # Number of write requests accepted
system.mem_ctrls.readBursts                    467547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   164934                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15052184880                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2336955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27321198630                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32204.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58454.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   435657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  152979                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                467547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               164934                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.245090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.751871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.600439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1354      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1454      3.33%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          622      1.42%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          720      1.65%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          702      1.61%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          696      1.59%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          471      1.08%     13.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          915      2.09%     15.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36756     84.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     367.457547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1621.190849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1172     92.14%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.31%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.08%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           24      1.89%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.08%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.71%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.08%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.31%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      0.47%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.08%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.47%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.16%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.31%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      0.24%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            3      0.24%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      0.16%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            5      0.39%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            2      0.16%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.08%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.08%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            6      0.47%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.08%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.16%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            2      0.16%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11008-11263            1      0.08%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.08%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.08%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            5      0.39%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     129.668239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.018545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    131.321097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            237     18.63%     18.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            86      6.76%     25.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           383     30.11%     55.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          257     20.20%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           22      1.73%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      1.34%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      1.02%     79.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           36      2.83%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           77      6.05%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           53      4.17%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           28      2.20%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           11      0.86%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           14      1.10%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            8      0.63%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.79%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.08%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.24%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.08%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.08%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.08%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.24%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.08%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.08%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1272                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29913024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10556032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29923008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10555776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2812.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2813.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    992.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10633975000                       # Total gap between requests
system.mem_ctrls.avgGap                      16813.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7337856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      7339008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      7667712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      7464384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       104064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      2489408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 690035292.358588457108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 690143623.819003820419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 721054200.524166345596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 701933697.760867714882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9785941.924181142822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6698495.302345395088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 252677113.004195034504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 252677113.004195034504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 234098267.542972922325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 246514256.589458584785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       114688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       119808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1094                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6682218705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   6713966900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   7008791580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   6802080185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114141260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  74509256465                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  31460833750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  33851930090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  26525745000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  71906973230                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58264.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58541.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58500.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58268.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     70154.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68107181.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    749352.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    806305.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    681685.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1755541.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2524203085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    575190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7535408165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 180                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            90                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4722497.222222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1681092.431526                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        69625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      8235750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              90                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     24829616500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    425024750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2464323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2464323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2464323                       # number of overall hits
system.cpu.icache.overall_hits::total         2464323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4517                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4517                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4517                       # number of overall misses
system.cpu.icache.overall_misses::total          4517                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196481250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196481250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196481250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196481250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2468840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2468840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2468840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2468840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001830                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43498.173567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43498.173567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43498.173567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43498.173567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189518875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189518875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189518875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189518875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001830                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001830                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001830                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001830                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.802081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.802081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.802081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.802081                       # average overall mshr miss latency
system.cpu.icache.replacements                   4332                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2464323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2464323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4517                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4517                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196481250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196481250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2468840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2468840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43498.173567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43498.173567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189518875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189518875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.802081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.802081                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.547528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9297424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1990.030822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.547528                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4942197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4942197                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       402574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           402574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       402574                       # number of overall hits
system.cpu.dcache.overall_hits::total          402574                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2109                       # number of overall misses
system.cpu.dcache.overall_misses::total          2109                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    221107625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    221107625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    221107625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    221107625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       404683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       404683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       404683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       404683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104840.030820                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104840.030820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104840.030820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104840.030820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1094                       # number of writebacks
system.cpu.dcache.writebacks::total              1094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        11493                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        11493                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    168949750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    168949750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    168949750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    168949750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     24299750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     24299750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004067                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004067                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102642.618469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102642.618469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102642.618469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102642.618469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.308710                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.308710                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       252124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    126696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    126696000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       253325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       253325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105492.089925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105492.089925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1117                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1117                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    122429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     24299750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     24299750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103141.533277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103141.533277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.476276                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.476276                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       150450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         150450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     94411625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     94411625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       151358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       151358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 103977.560573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103977.560573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        10376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10376                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101352.396514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101352.396514                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       629760                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       629760                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6589127750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6589127750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10462.918810                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10462.918810                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       245037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       245037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       384723                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       384723                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6477287344                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6477287344                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16836.236315                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16836.236315                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              405692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.907365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6658459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6658459                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25254641250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
