// Seed: 464602195
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8;
  assign id_5 = -1;
  logic id_9;
  tri   id_10 = 1;
  assign id_10 = -1'b0;
  reg id_11;
  ;
  always @(posedge (1)) id_11 = id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd4,
    parameter id_7  = 32'd71
) (
    input wor id_0,
    output uwire id_1,
    output tri id_2,
    output tri id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input supply0 _id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input wire _id_12,
    input tri id_13,
    input uwire id_14,
    output tri0 id_15
);
  wire [{  id_12  /  1  } : id_7] id_17;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_3,
      id_9,
      id_3,
      id_15
  );
  assign modCall_1.id_4 = 0;
endmodule
