

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_141_8'
================================================================
* Date:           Mon Feb  2 23:38:42 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_141_8  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      48|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      48|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_24_1_1_U389  |sparsemux_33_4_24_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln141_fu_364_p2        |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln141_fu_358_p2       |      icmp|   0|  0|  23|          15|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  49|          32|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   15|         30|
    |i_fu_120                 |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   33|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_120                          |  15|   0|   15|          0|
    |tmp_s_reg_591                     |  24|   0|   24|          0|
    |trunc_ln141_reg_506               |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_141_8|  return value|
|m_axi_C_0_AWVALID   |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWREADY   |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWADDR    |  out|   64|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWID      |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWLEN     |  out|   32|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWSIZE    |  out|    3|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWBURST   |  out|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWLOCK    |  out|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWCACHE   |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWPROT    |  out|    3|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWQOS     |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWREGION  |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_AWUSER    |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_WVALID    |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_WREADY    |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_WDATA     |  out|   32|       m_axi|                                     C|       pointer|
|m_axi_C_0_WSTRB     |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_WLAST     |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_WID       |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_WUSER     |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARVALID   |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARREADY   |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARADDR    |  out|   64|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARID      |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARLEN     |  out|   32|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARSIZE    |  out|    3|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARBURST   |  out|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARLOCK    |  out|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARCACHE   |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARPROT    |  out|    3|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARQOS     |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARREGION  |  out|    4|       m_axi|                                     C|       pointer|
|m_axi_C_0_ARUSER    |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RVALID    |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RREADY    |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RDATA     |   in|   32|       m_axi|                                     C|       pointer|
|m_axi_C_0_RLAST     |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RID       |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RFIFONUM  |   in|    9|       m_axi|                                     C|       pointer|
|m_axi_C_0_RUSER     |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_RRESP     |   in|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_BVALID    |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_BREADY    |  out|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_BRESP     |   in|    2|       m_axi|                                     C|       pointer|
|m_axi_C_0_BID       |   in|    1|       m_axi|                                     C|       pointer|
|m_axi_C_0_BUSER     |   in|    1|       m_axi|                                     C|       pointer|
|sext_ln141          |   in|   62|     ap_none|                            sext_ln141|        scalar|
|C_1_address0        |  out|    7|   ap_memory|                                   C_1|         array|
|C_1_ce0             |  out|    1|   ap_memory|                                   C_1|         array|
|C_1_q0              |   in|   24|   ap_memory|                                   C_1|         array|
|C_2_address0        |  out|    7|   ap_memory|                                   C_2|         array|
|C_2_ce0             |  out|    1|   ap_memory|                                   C_2|         array|
|C_2_q0              |   in|   24|   ap_memory|                                   C_2|         array|
|C_3_address0        |  out|    7|   ap_memory|                                   C_3|         array|
|C_3_ce0             |  out|    1|   ap_memory|                                   C_3|         array|
|C_3_q0              |   in|   24|   ap_memory|                                   C_3|         array|
|C_4_address0        |  out|    7|   ap_memory|                                   C_4|         array|
|C_4_ce0             |  out|    1|   ap_memory|                                   C_4|         array|
|C_4_q0              |   in|   24|   ap_memory|                                   C_4|         array|
|C_5_address0        |  out|    7|   ap_memory|                                   C_5|         array|
|C_5_ce0             |  out|    1|   ap_memory|                                   C_5|         array|
|C_5_q0              |   in|   24|   ap_memory|                                   C_5|         array|
|C_6_address0        |  out|    7|   ap_memory|                                   C_6|         array|
|C_6_ce0             |  out|    1|   ap_memory|                                   C_6|         array|
|C_6_q0              |   in|   24|   ap_memory|                                   C_6|         array|
|C_7_address0        |  out|    7|   ap_memory|                                   C_7|         array|
|C_7_ce0             |  out|    1|   ap_memory|                                   C_7|         array|
|C_7_q0              |   in|   24|   ap_memory|                                   C_7|         array|
|C_8_address0        |  out|    7|   ap_memory|                                   C_8|         array|
|C_8_ce0             |  out|    1|   ap_memory|                                   C_8|         array|
|C_8_q0              |   in|   24|   ap_memory|                                   C_8|         array|
|C_9_address0        |  out|    7|   ap_memory|                                   C_9|         array|
|C_9_ce0             |  out|    1|   ap_memory|                                   C_9|         array|
|C_9_q0              |   in|   24|   ap_memory|                                   C_9|         array|
|C_10_address0       |  out|    7|   ap_memory|                                  C_10|         array|
|C_10_ce0            |  out|    1|   ap_memory|                                  C_10|         array|
|C_10_q0             |   in|   24|   ap_memory|                                  C_10|         array|
|C_11_address0       |  out|    7|   ap_memory|                                  C_11|         array|
|C_11_ce0            |  out|    1|   ap_memory|                                  C_11|         array|
|C_11_q0             |   in|   24|   ap_memory|                                  C_11|         array|
|C_12_address0       |  out|    7|   ap_memory|                                  C_12|         array|
|C_12_ce0            |  out|    1|   ap_memory|                                  C_12|         array|
|C_12_q0             |   in|   24|   ap_memory|                                  C_12|         array|
|C_13_address0       |  out|    7|   ap_memory|                                  C_13|         array|
|C_13_ce0            |  out|    1|   ap_memory|                                  C_13|         array|
|C_13_q0             |   in|   24|   ap_memory|                                  C_13|         array|
|C_14_address0       |  out|    7|   ap_memory|                                  C_14|         array|
|C_14_ce0            |  out|    1|   ap_memory|                                  C_14|         array|
|C_14_q0             |   in|   24|   ap_memory|                                  C_14|         array|
|C_15_address0       |  out|    7|   ap_memory|                                  C_15|         array|
|C_15_ce0            |  out|    1|   ap_memory|                                  C_15|         array|
|C_15_q0             |   in|   24|   ap_memory|                                  C_15|         array|
|C_16_address0       |  out|    7|   ap_memory|                                  C_16|         array|
|C_16_ce0            |  out|    1|   ap_memory|                                  C_16|         array|
|C_16_q0             |   in|   24|   ap_memory|                                  C_16|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:141]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln141"   --->   Operation 7 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i62 %sext_ln141_read"   --->   Operation 8 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln141 = store i15 0, i15 %i" [top.cpp:141]   --->   Operation 10 'store' 'store_ln141' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc95"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [top.cpp:141]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln141 = icmp_eq  i15 %i_2, i15 16384" [top.cpp:141]   --->   Operation 14 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln141 = add i15 %i_2, i15 1" [top.cpp:141]   --->   Operation 15 'add' 'add_ln141' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc95.split, void %for.end97.exitStub" [top.cpp:141]   --->   Operation 16 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i15 %i_2" [top.cpp:141]   --->   Operation 17 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %i_2, i32 4, i32 10" [top.cpp:141]   --->   Operation 18 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %lshr_ln4" [top.cpp:141]   --->   Operation 19 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 20 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 21 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 22 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 23 'getelementptr' 'C_4_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 24 'getelementptr' 'C_5_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 25 'getelementptr' 'C_6_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 26 'getelementptr' 'C_7_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 27 'getelementptr' 'C_8_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 28 'getelementptr' 'C_9_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 29 'getelementptr' 'C_10_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 30 'getelementptr' 'C_11_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 31 'getelementptr' 'C_12_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 32 'getelementptr' 'C_13_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 33 'getelementptr' 'C_14_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 34 'getelementptr' 'C_15_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 35 'getelementptr' 'C_16_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%C_1_load = load i7 %C_1_addr" [top.cpp:143]   --->   Operation 36 'load' 'C_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%C_2_load = load i7 %C_2_addr" [top.cpp:143]   --->   Operation 37 'load' 'C_2_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%C_3_load = load i7 %C_3_addr" [top.cpp:143]   --->   Operation 38 'load' 'C_3_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%C_4_load = load i7 %C_4_addr" [top.cpp:143]   --->   Operation 39 'load' 'C_4_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%C_5_load = load i7 %C_5_addr" [top.cpp:143]   --->   Operation 40 'load' 'C_5_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%C_6_load = load i7 %C_6_addr" [top.cpp:143]   --->   Operation 41 'load' 'C_6_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%C_7_load = load i7 %C_7_addr" [top.cpp:143]   --->   Operation 42 'load' 'C_7_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%C_8_load = load i7 %C_8_addr" [top.cpp:143]   --->   Operation 43 'load' 'C_8_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%C_9_load = load i7 %C_9_addr" [top.cpp:143]   --->   Operation 44 'load' 'C_9_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%C_10_load = load i7 %C_10_addr" [top.cpp:143]   --->   Operation 45 'load' 'C_10_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%C_11_load = load i7 %C_11_addr" [top.cpp:143]   --->   Operation 46 'load' 'C_11_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%C_12_load = load i7 %C_12_addr" [top.cpp:143]   --->   Operation 47 'load' 'C_12_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%C_13_load = load i7 %C_13_addr" [top.cpp:143]   --->   Operation 48 'load' 'C_13_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 49 [2/2] (1.35ns)   --->   "%C_14_load = load i7 %C_14_addr" [top.cpp:143]   --->   Operation 49 'load' 'C_14_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%C_15_load = load i7 %C_15_addr" [top.cpp:143]   --->   Operation 50 'load' 'C_15_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%C_16_load = load i7 %C_16_addr" [top.cpp:143]   --->   Operation 51 'load' 'C_16_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln141 = store i15 %add_ln141, i15 %i" [top.cpp:141]   --->   Operation 52 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i7 %C_1_addr" [top.cpp:143]   --->   Operation 53 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i7 %C_2_addr" [top.cpp:143]   --->   Operation 54 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i7 %C_3_addr" [top.cpp:143]   --->   Operation 55 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_4_load = load i7 %C_4_addr" [top.cpp:143]   --->   Operation 56 'load' 'C_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_5_load = load i7 %C_5_addr" [top.cpp:143]   --->   Operation 57 'load' 'C_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 58 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_6_load = load i7 %C_6_addr" [top.cpp:143]   --->   Operation 58 'load' 'C_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 59 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_7_load = load i7 %C_7_addr" [top.cpp:143]   --->   Operation 59 'load' 'C_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 60 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_8_load = load i7 %C_8_addr" [top.cpp:143]   --->   Operation 60 'load' 'C_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 61 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_9_load = load i7 %C_9_addr" [top.cpp:143]   --->   Operation 61 'load' 'C_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 62 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_10_load = load i7 %C_10_addr" [top.cpp:143]   --->   Operation 62 'load' 'C_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_11_load = load i7 %C_11_addr" [top.cpp:143]   --->   Operation 63 'load' 'C_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 64 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_12_load = load i7 %C_12_addr" [top.cpp:143]   --->   Operation 64 'load' 'C_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 65 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_13_load = load i7 %C_13_addr" [top.cpp:143]   --->   Operation 65 'load' 'C_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 66 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_14_load = load i7 %C_14_addr" [top.cpp:143]   --->   Operation 66 'load' 'C_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 67 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_15_load = load i7 %C_15_addr" [top.cpp:143]   --->   Operation 67 'load' 'C_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 68 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_16_load = load i7 %C_16_addr" [top.cpp:143]   --->   Operation 68 'load' 'C_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 69 [1/1] (0.57ns)   --->   "%tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_1_load, i4 1, i24 %C_2_load, i4 2, i24 %C_3_load, i4 3, i24 %C_4_load, i4 4, i24 %C_5_load, i4 5, i24 %C_6_load, i4 6, i24 %C_7_load, i4 7, i24 %C_8_load, i4 8, i24 %C_9_load, i4 9, i24 %C_10_load, i4 10, i24 %C_11_load, i4 11, i24 %C_12_load, i4 12, i24 %C_13_load, i4 13, i24 %C_14_load, i4 14, i24 %C_15_load, i4 15, i24 %C_16_load, i24 0, i4 %trunc_ln141" [top.cpp:143]   --->   Operation 69 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln141_cast" [top.cpp:141]   --->   Operation 70 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:142]   --->   Operation 71 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:141]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [top.cpp:141]   --->   Operation 73 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i24 %tmp_s" [top.cpp:143]   --->   Operation 74 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln143, i4 15" [top.cpp:143]   --->   Operation 75 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc95" [top.cpp:141]   --->   Operation 76 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
sext_ln141_read         (read             ) [ 0000]
sext_ln141_cast         (sext             ) [ 0111]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln141             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_2                     (load             ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
icmp_ln141              (icmp             ) [ 0110]
add_ln141               (add              ) [ 0000]
br_ln141                (br               ) [ 0000]
trunc_ln141             (trunc            ) [ 0110]
lshr_ln4                (partselect       ) [ 0000]
zext_ln141              (zext             ) [ 0000]
C_1_addr                (getelementptr    ) [ 0110]
C_2_addr                (getelementptr    ) [ 0110]
C_3_addr                (getelementptr    ) [ 0110]
C_4_addr                (getelementptr    ) [ 0110]
C_5_addr                (getelementptr    ) [ 0110]
C_6_addr                (getelementptr    ) [ 0110]
C_7_addr                (getelementptr    ) [ 0110]
C_8_addr                (getelementptr    ) [ 0110]
C_9_addr                (getelementptr    ) [ 0110]
C_10_addr               (getelementptr    ) [ 0110]
C_11_addr               (getelementptr    ) [ 0110]
C_12_addr               (getelementptr    ) [ 0110]
C_13_addr               (getelementptr    ) [ 0110]
C_14_addr               (getelementptr    ) [ 0110]
C_15_addr               (getelementptr    ) [ 0110]
C_16_addr               (getelementptr    ) [ 0110]
store_ln141             (store            ) [ 0000]
C_1_load                (load             ) [ 0000]
C_2_load                (load             ) [ 0000]
C_3_load                (load             ) [ 0000]
C_4_load                (load             ) [ 0000]
C_5_load                (load             ) [ 0000]
C_6_load                (load             ) [ 0000]
C_7_load                (load             ) [ 0000]
C_8_load                (load             ) [ 0000]
C_9_load                (load             ) [ 0000]
C_10_load               (load             ) [ 0000]
C_11_load               (load             ) [ 0000]
C_12_load               (load             ) [ 0000]
C_13_load               (load             ) [ 0000]
C_14_load               (load             ) [ 0000]
C_15_load               (load             ) [ 0000]
C_16_load               (load             ) [ 0000]
tmp_s                   (sparsemux        ) [ 0101]
C_addr                  (getelementptr    ) [ 0000]
specpipeline_ln142      (specpipeline     ) [ 0000]
speclooptripcount_ln141 (speclooptripcount) [ 0000]
specloopname_ln141      (specloopname     ) [ 0000]
zext_ln143              (zext             ) [ 0000]
write_ln143             (write            ) [ 0000]
br_ln141                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln141">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i24.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln141_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="62" slack="0"/>
<pin id="127" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="C_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="C_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_3_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="C_4_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="24" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="C_5_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="C_6_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="C_7_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="C_8_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_8_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="C_9_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_9_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="C_10_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_10_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_11_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_11_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="C_12_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_12_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="C_13_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_13_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="C_14_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_14_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="C_15_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_15_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="C_16_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_16_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_2_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_3_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_4_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_5_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_6_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_7_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_8_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_9_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_10_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_11_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_12_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_13_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_14_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_15_load/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_16_load/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln143_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="24" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln141_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln141_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_2_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln141_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="15" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln141_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln141_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="15" slack="0"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="lshr_ln4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="15" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="0" index="3" bw="5" slack="0"/>
<pin id="379" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln141_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln141_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="0"/>
<pin id="406" dir="0" index="1" bw="15" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_s_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="24" slack="0"/>
<pin id="413" dir="0" index="3" bw="4" slack="0"/>
<pin id="414" dir="0" index="4" bw="24" slack="0"/>
<pin id="415" dir="0" index="5" bw="4" slack="0"/>
<pin id="416" dir="0" index="6" bw="24" slack="0"/>
<pin id="417" dir="0" index="7" bw="4" slack="0"/>
<pin id="418" dir="0" index="8" bw="24" slack="0"/>
<pin id="419" dir="0" index="9" bw="4" slack="0"/>
<pin id="420" dir="0" index="10" bw="24" slack="0"/>
<pin id="421" dir="0" index="11" bw="4" slack="0"/>
<pin id="422" dir="0" index="12" bw="24" slack="0"/>
<pin id="423" dir="0" index="13" bw="4" slack="0"/>
<pin id="424" dir="0" index="14" bw="24" slack="0"/>
<pin id="425" dir="0" index="15" bw="4" slack="0"/>
<pin id="426" dir="0" index="16" bw="24" slack="0"/>
<pin id="427" dir="0" index="17" bw="4" slack="0"/>
<pin id="428" dir="0" index="18" bw="24" slack="0"/>
<pin id="429" dir="0" index="19" bw="4" slack="0"/>
<pin id="430" dir="0" index="20" bw="24" slack="0"/>
<pin id="431" dir="0" index="21" bw="4" slack="0"/>
<pin id="432" dir="0" index="22" bw="24" slack="0"/>
<pin id="433" dir="0" index="23" bw="4" slack="0"/>
<pin id="434" dir="0" index="24" bw="24" slack="0"/>
<pin id="435" dir="0" index="25" bw="4" slack="0"/>
<pin id="436" dir="0" index="26" bw="24" slack="0"/>
<pin id="437" dir="0" index="27" bw="4" slack="0"/>
<pin id="438" dir="0" index="28" bw="24" slack="0"/>
<pin id="439" dir="0" index="29" bw="4" slack="0"/>
<pin id="440" dir="0" index="30" bw="24" slack="0"/>
<pin id="441" dir="0" index="31" bw="4" slack="0"/>
<pin id="442" dir="0" index="32" bw="24" slack="0"/>
<pin id="443" dir="0" index="33" bw="24" slack="0"/>
<pin id="444" dir="0" index="34" bw="4" slack="1"/>
<pin id="445" dir="1" index="35" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="C_addr_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="2"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln143_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="0"/>
<pin id="492" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln141_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="2"/>
<pin id="499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln141_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="icmp_ln141_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="506" class="1005" name="trunc_ln141_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="511" class="1005" name="C_1_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="C_2_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="1"/>
<pin id="518" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="C_3_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="1"/>
<pin id="523" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="C_4_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="1"/>
<pin id="528" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="C_5_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="C_6_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="C_7_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="1"/>
<pin id="543" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="C_8_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="1"/>
<pin id="548" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_8_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="C_9_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="1"/>
<pin id="553" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_9_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="C_10_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="1"/>
<pin id="558" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_10_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="C_11_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="1"/>
<pin id="563" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_11_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="C_12_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="1"/>
<pin id="568" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_12_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="C_13_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="1"/>
<pin id="573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_13_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="C_14_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_14_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="C_15_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="1"/>
<pin id="583" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_15_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="C_16_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="1"/>
<pin id="588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_16_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_s_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="1"/>
<pin id="593" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="130" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="137" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="144" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="151" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="158" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="165" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="172" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="179" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="186" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="193" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="200" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="207" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="214" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="221" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="228" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="235" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="118" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="104" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="349"><net_src comp="124" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="355" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="355" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="397"><net_src comp="384" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="399"><net_src comp="384" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="400"><net_src comp="384" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="401"><net_src comp="384" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="402"><net_src comp="384" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="403"><net_src comp="384" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="408"><net_src comp="364" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="448"><net_src comp="242" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="450"><net_src comp="248" pin="3"/><net_sink comp="409" pin=4"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="409" pin=5"/></net>

<net id="452"><net_src comp="254" pin="3"/><net_sink comp="409" pin=6"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="409" pin=7"/></net>

<net id="454"><net_src comp="260" pin="3"/><net_sink comp="409" pin=8"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="409" pin=9"/></net>

<net id="456"><net_src comp="266" pin="3"/><net_sink comp="409" pin=10"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="409" pin=11"/></net>

<net id="458"><net_src comp="272" pin="3"/><net_sink comp="409" pin=12"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="409" pin=13"/></net>

<net id="460"><net_src comp="278" pin="3"/><net_sink comp="409" pin=14"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="409" pin=15"/></net>

<net id="462"><net_src comp="284" pin="3"/><net_sink comp="409" pin=16"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="409" pin=17"/></net>

<net id="464"><net_src comp="290" pin="3"/><net_sink comp="409" pin=18"/></net>

<net id="465"><net_src comp="92" pin="0"/><net_sink comp="409" pin=19"/></net>

<net id="466"><net_src comp="296" pin="3"/><net_sink comp="409" pin=20"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="409" pin=21"/></net>

<net id="468"><net_src comp="302" pin="3"/><net_sink comp="409" pin=22"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="409" pin=23"/></net>

<net id="470"><net_src comp="308" pin="3"/><net_sink comp="409" pin=24"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="409" pin=25"/></net>

<net id="472"><net_src comp="314" pin="3"/><net_sink comp="409" pin=26"/></net>

<net id="473"><net_src comp="100" pin="0"/><net_sink comp="409" pin=27"/></net>

<net id="474"><net_src comp="320" pin="3"/><net_sink comp="409" pin=28"/></net>

<net id="475"><net_src comp="102" pin="0"/><net_sink comp="409" pin=29"/></net>

<net id="476"><net_src comp="326" pin="3"/><net_sink comp="409" pin=30"/></net>

<net id="477"><net_src comp="104" pin="0"/><net_sink comp="409" pin=31"/></net>

<net id="478"><net_src comp="332" pin="3"/><net_sink comp="409" pin=32"/></net>

<net id="479"><net_src comp="106" pin="0"/><net_sink comp="409" pin=33"/></net>

<net id="484"><net_src comp="0" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="480" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="493"><net_src comp="120" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="500"><net_src comp="346" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="505"><net_src comp="358" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="370" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="409" pin=34"/></net>

<net id="514"><net_src comp="130" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="519"><net_src comp="137" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="524"><net_src comp="144" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="529"><net_src comp="151" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="534"><net_src comp="158" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="539"><net_src comp="165" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="544"><net_src comp="172" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="549"><net_src comp="179" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="554"><net_src comp="186" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="559"><net_src comp="193" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="564"><net_src comp="200" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="569"><net_src comp="207" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="574"><net_src comp="214" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="579"><net_src comp="221" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="584"><net_src comp="228" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="589"><net_src comp="235" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="594"><net_src comp="409" pin="35"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : sext_ln141 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_8 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_9 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_10 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_11 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_12 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_13 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_14 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_15 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_141_8 : C_16 | {1 2 }
  - Chain level:
	State 1
		store_ln141 : 1
		i_2 : 1
		icmp_ln141 : 2
		add_ln141 : 2
		br_ln141 : 3
		trunc_ln141 : 2
		lshr_ln4 : 2
		zext_ln141 : 3
		C_1_addr : 4
		C_2_addr : 4
		C_3_addr : 4
		C_4_addr : 4
		C_5_addr : 4
		C_6_addr : 4
		C_7_addr : 4
		C_8_addr : 4
		C_9_addr : 4
		C_10_addr : 4
		C_11_addr : 4
		C_12_addr : 4
		C_13_addr : 4
		C_14_addr : 4
		C_15_addr : 4
		C_16_addr : 4
		C_1_load : 5
		C_2_load : 5
		C_3_load : 5
		C_4_load : 5
		C_5_load : 5
		C_6_load : 5
		C_7_load : 5
		C_8_load : 5
		C_9_load : 5
		C_10_load : 5
		C_11_load : 5
		C_12_load : 5
		C_13_load : 5
		C_14_load : 5
		C_15_load : 5
		C_16_load : 5
		store_ln141 : 3
	State 2
		tmp_s : 1
	State 3
		write_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
| sparsemux|         tmp_s_fu_409        |    0    |    65   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln141_fu_358      |    0    |    22   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln141_fu_364      |    0    |    22   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln141_read_read_fu_124 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln143_write_fu_338  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln141_cast_fu_346   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln141_fu_370     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln4_fu_374       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln141_fu_384      |    0    |    0    |
|          |      zext_ln143_fu_486      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   109   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   C_10_addr_reg_556   |    7   |
|   C_11_addr_reg_561   |    7   |
|   C_12_addr_reg_566   |    7   |
|   C_13_addr_reg_571   |    7   |
|   C_14_addr_reg_576   |    7   |
|   C_15_addr_reg_581   |    7   |
|   C_16_addr_reg_586   |    7   |
|    C_1_addr_reg_511   |    7   |
|    C_2_addr_reg_516   |    7   |
|    C_3_addr_reg_521   |    7   |
|    C_4_addr_reg_526   |    7   |
|    C_5_addr_reg_531   |    7   |
|    C_6_addr_reg_536   |    7   |
|    C_7_addr_reg_541   |    7   |
|    C_8_addr_reg_546   |    7   |
|    C_9_addr_reg_551   |    7   |
|       i_reg_490       |   15   |
|   icmp_ln141_reg_502  |    1   |
|sext_ln141_cast_reg_497|   64   |
|     tmp_s_reg_591     |   24   |
|  trunc_ln141_reg_506  |    4   |
+-----------------------+--------+
|         Total         |   220  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_242 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_248 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_254 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_260 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_272 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_284 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_296 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_308 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_314 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_320 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_326 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_332 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   224  ||  7.824  ||    0    ||   144   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   144  |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   220  |   253  |
+-----------+--------+--------+--------+
