[2025-09-17 10:40:12] START suite=qualcomm_srv trace=srv120_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv120_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2726898 heartbeat IPC: 3.667 cumulative IPC: 3.667 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5194938 cumulative IPC: 3.85 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5194938 cumulative IPC: 3.85 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5194939 heartbeat IPC: 4.052 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14998055 heartbeat IPC: 1.02 cumulative IPC: 1.02 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 24781490 heartbeat IPC: 1.022 cumulative IPC: 1.021 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 34250947 heartbeat IPC: 1.056 cumulative IPC: 1.032 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 43480086 heartbeat IPC: 1.084 cumulative IPC: 1.045 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 52912858 heartbeat IPC: 1.06 cumulative IPC: 1.048 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 62547487 heartbeat IPC: 1.038 cumulative IPC: 1.046 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 72218018 heartbeat IPC: 1.034 cumulative IPC: 1.044 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 82066274 heartbeat IPC: 1.015 cumulative IPC: 1.041 (Simulation time: 00 hr 11 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv120_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 91443964 heartbeat IPC: 1.066 cumulative IPC: 1.043 (Simulation time: 00 hr 12 min 34 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 95520505 cumulative IPC: 1.047 (Simulation time: 00 hr 13 min 47 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 95520505 cumulative IPC: 1.047 (Simulation time: 00 hr 13 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv120_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.047 instructions: 100000002 cycles: 95520505
CPU 0 Branch Prediction Accuracy: 94.28% MPKI: 10.27 Average ROB Occupancy at Mispredict: 41.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1323
BRANCH_INDIRECT: 0.1742
BRANCH_CONDITIONAL: 9.399
BRANCH_DIRECT_CALL: 0.2424
BRANCH_INDIRECT_CALL: 0.07887
BRANCH_RETURN: 0.2442


====Backend Stall Breakdown====
ROB_STALL: 1823668
LQ_STALL: 12642
SQ_STALL: 284292


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 192.44485
REPLAY_LOAD: 75.98575
NON_REPLAY_LOAD: 15.225867

== Total ==
ADDR_TRANS: 410100
REPLAY_LOAD: 250601
NON_REPLAY_LOAD: 1162967

== Counts ==
ADDR_TRANS: 2131
REPLAY_LOAD: 3298
NON_REPLAY_LOAD: 76381

cpu0->cpu0_STLB TOTAL        ACCESS:    1634080 HIT:    1474644 MISS:     159436 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1634080 HIT:    1474644 MISS:     159436 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 116.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4711212 HIT:    2849353 MISS:    1861859 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3672797 HIT:    2189389 MISS:    1483408 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     174280 HIT:      82222 MISS:      92058 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     530433 HIT:     528340 MISS:       2093 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     333702 HIT:      49402 MISS:     284300 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14353756 HIT:   10784348 MISS:    3569408 MSHR_MERGE:    1016199
cpu0->cpu0_L1I LOAD         ACCESS:   14353756 HIT:   10784348 MISS:    3569408 MSHR_MERGE:    1016199
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24786592 HIT:   22490840 MISS:    2295752 MSHR_MERGE:     668174
cpu0->cpu0_L1D LOAD         ACCESS:   14457752 HIT:   12942745 MISS:    1515007 MSHR_MERGE:     395419
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9962175 HIT:    9518231 MISS:     443944 MSHR_MERGE:     269656
cpu0->cpu0_L1D TRANSLATION  ACCESS:     366665 HIT:      29864 MISS:     336801 MSHR_MERGE:       3099
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11778464 HIT:   10971225 MISS:     807239 MSHR_MERGE:     427476
cpu0->cpu0_ITLB LOAD         ACCESS:   11778464 HIT:   10971225 MISS:     807239 MSHR_MERGE:     427476
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23302728 HIT:   21641408 MISS:    1661320 MSHR_MERGE:     407003
cpu0->cpu0_DTLB LOAD         ACCESS:   23302728 HIT:   21641408 MISS:    1661320 MSHR_MERGE:     407003
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.57 cycles
cpu0->LLC TOTAL        ACCESS:    2141743 HIT:    1941151 MISS:     200592 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1483408 HIT:    1345579 MISS:     137829 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92058 HIT:      66998 MISS:      25060 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     281977 HIT:     281693 MISS:        284 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     284300 HIT:     246881 MISS:      37419 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4446
  ROW_BUFFER_MISS:     195861
  AVG DBUS CONGESTED CYCLE: 7.426
Channel 0 WQ ROW_BUFFER_HIT:      16823
  ROW_BUFFER_MISS:      94087
  FULL:          0
Channel 0 REFRESHES ISSUED:       7960

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       913070       271299       140047         6419
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          565         7363        36637         7579
  STLB miss resolved @ L2C                0         1201        13850        35447         3617
  STLB miss resolved @ LLC                0          962        28849       129440        14509
  STLB miss resolved @ MEM                0          133         3867        17267        22189

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             100093        17053       358748       126775         1962
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          257         1843        11847          628
  STLB miss resolved @ L2C                0           88         4962        14818          269
  STLB miss resolved @ LLC                0          389        14848        85530         1468
  STLB miss resolved @ MEM                0           41         2026         7921         2081
[2025-09-17 10:53:59] END   suite=qualcomm_srv trace=srv120_ap (rc=0)
