// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain
// SPDX-FileCopyrightText: 2026 Antmicro
// SPDX-License-Identifier: CC0-1.0

// verilog_format: off
`define stop $stop
`define checkd(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d:  got=%0d exp=%0d\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0);
`define check_range(gotv,minv,maxv) do if ((gotv) < (minv) || (gotv) > (maxv)) begin $write("%%Error: %s:%0d:  got=%0d exp=%0d-%0d\n", `__FILE__,`__LINE__, (gotv), (minv), (maxv)); `stop; end while(0);
`define checkd_ne(gotv,expv) do if ((gotv) === (expv)) begin $write("%%Error: %s:%0d:  got=%0d expected any other value\n", `__FILE__,`__LINE__, (gotv)); `stop; end while(0);
// verilog_format: on

typedef int int_arr_t[];

class A;
  rand int x;
endclass

class Cls;
  rand int_arr_t arr;
  function int foo();
    return arr[0];
  endfunction
  task body();
    int ok;
    A a;
    int prev = -1;
    a = new;
    arr = new[2];
    arr[0] = 111112300;
    arr[1] = 123000000;
    repeat (40) begin
      ok = a.randomize() with {
        x >= 0;
        x <= arr[1];
      };
      `checkd(ok, 1);
      `check_range(a.x, 0, 123000000);
      `checkd_ne(a.x, prev);
      prev = a.x;
    end
    prev = -1;
    repeat (40) begin
      ok = a.randomize() with {
        x >= 0;
        x <= foo();
      };
      `checkd(ok, 1);
      `check_range(a.x, 0, 111112300);
      `checkd_ne(a.x, prev);
      prev = a.x;
    end
  endtask
endclass

class B;
  rand int x;
  rand int_arr_t arr;
endclass

class C;
  rand int x;
  rand bit [1:0] foo;
endclass

class Cls2;
  task body();
    int ok;
    B b;
    int prev = -1;
    b = new;
    b.arr = new[2];
    b.x = 1;
    b.arr[1] = 200000;
    repeat (40) begin
      ok = b.randomize() with {x == arr[1];};
      `checkd(ok, 1);
      `checkd(b.x, b.arr[1]);
      `checkd_ne(b.x, prev);
      prev = b.x;
    end
  endtask
endclass

class Cls3;
  rand int_arr_t arr;
  task body();
    int ok;
    B b;
    int prev = -1;
    b = new;
    b.arr = new[2];
    b.x = 1;
    b.arr[1] = 30000000;
    arr = new[2];
    arr[1] = 3;
    repeat (40) begin
      ok = b.randomize() with {x == arr[1];};
      `checkd(ok, 1);
      `checkd(arr[1], 3);
      `checkd(b.x, b.arr[1]);
      `checkd_ne(b.x, prev);
      prev = b.x;
    end
  endtask
endclass

// Non-random arrays indexed by a random variable
class Cls4;
  int_arr_t arr;
  task body();
    C c;
    c = new;
    arr = new[2];
    arr[0] = 123;
    arr[1] = 124;
    repeat (40) begin
      if (c.randomize() with {
            solve foo before x;
            x == arr[foo];
            foo <= 1;
          } != 1)
        $stop;
      `checkd(c.x, arr[c.foo]);
    end
  endtask
endclass

class StateHolder;
  bit [6:0] arr[] = '{7'h0, 7'h0, 7'h0};
endclass

class Cls5;
  rand int idx;
  int unsigned desc[3:1];
  bit [64:0] wide[$];
  int unsigned empty[];
  StateHolder holder = new;
  constraint c_desc {desc[idx] != 0;}
endclass

class Cls6;
  task body();
    Cls5 c5;
    int ok;
    c5 = new;
    for (int pos = 0; pos < 3; ++pos) begin
      c5.desc = '{0, 0, 0};
      c5.desc[pos+1] = pos + 1;
      c5.wide = {65'h0, 65'h0, 65'h0, 65'h0};
      c5.wide[pos] = 65'h1_0000_0000_0000_0000;
      c5.holder.arr[pos] = 7'h41;
      repeat (4) begin
        c5.c_desc.constraint_mode(1);
        ok = c5.randomize() with {idx inside {[1 : 3]};};
        `checkd(ok, 1);
        `checkd(c5.idx, pos + 1);
        c5.c_desc.constraint_mode(0);
        // Out of range indices read as zero
        ok = c5.randomize() with {
          idx inside {[-2 : 5]};
          wide[idx] != 0;
        };
        `checkd(ok, 1);
        `checkd(c5.idx, pos);
        ok = c5.randomize() with {
          idx inside {[-2 : 5]};
          holder.arr[idx] == 7'h41;
        };
        `checkd(ok, 1);
        `checkd(c5.idx, pos);
      end
      c5.holder.arr[pos] = 7'h0;
    end
    ok = c5.randomize() with {empty[idx] != 0;};
    `checkd(ok, 0);
  endtask
endclass

module t;
  Cls c;
  Cls2 c2;
  Cls3 c3;
  Cls4 c4;
  Cls6 c6;
  initial begin
    c = new;
    c2 = new;
    c3 = new;
    c4 = new;
    c6 = new;
    c.body();
    c2.body();
    c3.body();
    c4.body();
    c6.body();
    $write("*-* All Finished *-*\n");
    $finish;
  end
endmodule
