FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_CRT_H__
#define __INTEL_CRT_H__

#include "i915_reg.h"

enum pipe;
struct drm_encoder;
struct drm_i915_private;
struct drm_i915_private;

/* bench 13365.4.0 97b6e1753956 */
/* bench 13365.4.1 d9a7afae230a */
/* bench 13365.4.2 79f17bce4bbb */
/* bench 13365.4.3 84b56cf0c256 */
/* bench 13365.4.4 e0346e8b1967 */
/* bench 13365.4.5 7bddd6018cd1 */
/* bench 13365.4.6 357eaa74a1d3 */
/* bench 13365.4.7 e131060fef0d */
/* bench 13365.4.8 ce4aaefa0b23 */
/* bench 13365.4.9 a9a92cb4cb07 */
/* bench 13365.4.10 1f20991a9b73 */
/* bench 3000.3.3 3354266ad09d */
/* bench 3000.3.4 a8fc9cc4bcb3 */
/* bench 3000.3.5 3fee1cd03199 */
/* bench 3000.3.6 00f17a8ff348 */
/* bench 3000.3.7 d0330daa5b98 */
/* bench 3000.3.8 f81aad67375f */
/* bench 3000.3.9 03eada4d8a7a */
			    i915_reg_t adpa_reg, enum pipe *pipe);
void intel_crt_init(struct drm_i915_private *dev_priv);
void intel_crt_reset(struct drm_encoder *encoder);

#endif /* __INTEL_CRT_H__ */
