Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 13 01:08:11 2022
| Host         : DESKTOP-JAMES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.758        0.000                      0                  220        0.147        0.000                      0                  220        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.758        0.000                      0                  220        0.147        0.000                      0                  220       19.146        0.000                       0                   190  
  clk_out2_clk_wiz_0                                                                                                                                                    6.408        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.758ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.115ns (22.620%)  route 3.814ns (77.380%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.913     0.905    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.239     1.144 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.547     1.692    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.105     1.797 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.629     2.426    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.126     2.552 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.211     3.763    vga_to_hdmi/inst/encb/dout_reg[4]_2
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.297     4.060 r  vga_to_hdmi/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.514     4.573    vga_to_hdmi/inst/encr/D[0]
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.459    39.620    
                         clock uncertainty           -0.095    39.526    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)       -0.194    39.332    vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.332    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 34.758    

Slack (MET) :             34.972ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.843ns (37.327%)  route 3.094ns (62.673%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     1.007 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.615     2.622    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.105     2.727 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.135     3.862    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.119     3.981 f  vga_to_hdmi/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.345     4.326    vga_to_hdmi/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y8          LUT4 (Prop_lut4_I3_O)        0.274     4.600 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.600    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.459    39.634    
                         clock uncertainty           -0.095    39.540    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.032    39.572    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         39.572    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 34.972    

Slack (MET) :             35.185ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.660ns (35.150%)  route 3.063ns (64.850%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     1.007 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.615     2.622    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.105     2.727 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.135     3.862    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.105     3.967 f  vga_to_hdmi/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.313     4.280    vga_to_hdmi/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y8          LUT4 (Prop_lut4_I3_O)        0.105     4.385 r  vga_to_hdmi/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.385    vga_to_hdmi/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C
                         clock pessimism              0.459    39.634    
                         clock uncertainty           -0.095    39.540    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.030    39.570    vga_to_hdmi/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.570    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                 35.185    

Slack (MET) :             35.618ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.101ns (25.625%)  route 3.196ns (74.375%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 39.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 f  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.913     0.905    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.239     1.144 f  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.547     1.692    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.105     1.797 r  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.629     2.426    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.126     2.552 f  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           1.106     3.658    vga_to_hdmi/inst/encr/q_m_reg_reg[8]_0
    SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.283     3.941 r  vga_to_hdmi/inst/encr/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000     3.941    vga_to_hdmi/inst/encr/dout[9]_i_1__1_n_0
    SLICE_X43Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    39.162    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.459    39.621    
                         clock uncertainty           -0.095    39.527    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)        0.032    39.559    vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 35.618    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.905ns (21.297%)  route 3.344ns (78.703%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.481    -0.340    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y9          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.348     0.008 f  vga_to_hdmi/inst/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          1.154     1.163    vga_to_hdmi/inst/encb/vdin_q_reg_n_0_[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I2_O)        0.242     1.405 r  vga_to_hdmi/inst/encb/q_m_reg[7]_i_2/O
                         net (fo=8, routed)           0.675     2.080    vga_to_hdmi/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.105     2.185 r  vga_to_hdmi/inst/encb/n1q_m[2]_i_2/O
                         net (fo=6, routed)           0.968     3.153    vga_to_hdmi/inst/encb/n1q_m[2]_i_2_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.105     3.258 r  vga_to_hdmi/inst/encb/n1q_m[3]_i_2/O
                         net (fo=1, routed)           0.547     3.805    vga_to_hdmi/inst/encb/n1q_m[3]_i_2_n_0
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.105     3.910 r  vga_to_hdmi/inst/encb/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000     3.910    vga_to_hdmi/inst/encb/n1q_m0[3]
    SLICE_X40Y8          FDRE                                         r  vga_to_hdmi/inst/encb/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    39.175    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y8          FDRE                                         r  vga_to_hdmi/inst/encb/n1q_m_reg[3]/C
                         clock pessimism              0.424    39.599    
                         clock uncertainty           -0.095    39.505    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.032    39.537    vga_to_hdmi/inst/encb/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         39.537    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.885ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.101ns (27.581%)  route 2.891ns (72.419%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.913     0.905    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.239     1.144 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.547     1.692    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.105     1.797 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.629     2.426    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.126     2.552 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.801     3.353    vga_to_hdmi/inst/encr/q_m_reg_reg[8]_0
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.283     3.636 r  vga_to_hdmi/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.636    vga_to_hdmi/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X39Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X39Y23         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.424    39.585    
                         clock uncertainty           -0.095    39.491    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.030    39.521    vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.521    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                 35.885    

Slack (MET) :             35.899ns  (required time - arrival time)
  Source:                 VGA/Vertical_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.694ns (17.772%)  route 3.211ns (82.228%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 39.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.483    -0.338    VGA/CLK
    SLICE_X37Y5          FDCE                                         r  VGA/Vertical_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.379     0.041 r  VGA/Vertical_Count_reg[0]/Q
                         net (fo=14, routed)          0.877     0.918    VGA/PY[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.105     1.023 r  VGA/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.542     1.565    VGA/vga_to_hdmi_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I4_O)        0.105     1.670 r  VGA/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.654     2.324    VGA/vga_to_hdmi_i_7_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.105     2.429 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.138     3.567    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    39.162    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.424    39.586    
                         clock uncertainty           -0.095    39.492    
    SLICE_X42Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    39.467    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         39.467    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                 35.899    

Slack (MET) :             35.939ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.101ns (27.693%)  route 2.875ns (72.307%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.913     0.905    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.239     1.144 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.547     1.692    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.105     1.797 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.629     2.426    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.126     2.552 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.785     3.337    vga_to_hdmi/inst/encr/q_m_reg_reg[8]_0
    SLICE_X43Y24         LUT4 (Prop_lut4_I1_O)        0.283     3.620 r  vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     3.620    vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.459    39.620    
                         clock uncertainty           -0.095    39.526    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.033    39.559    vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 35.939    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.101ns (27.721%)  route 2.871ns (72.279%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 39.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.913     0.905    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.239     1.144 r  vga_to_hdmi/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.547     1.692    vga_to_hdmi/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I0_O)        0.105     1.797 f  vga_to_hdmi/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.629     2.426    vga_to_hdmi/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.126     2.552 r  vga_to_hdmi/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.781     3.333    vga_to_hdmi/inst/encr/q_m_reg_reg[8]_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.283     3.616 r  vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.616    vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.310    39.161    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.459    39.620    
                         clock uncertainty           -0.095    39.526    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.032    39.558    vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         39.558    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.902ns (23.023%)  route 3.016ns (76.977%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 39.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.465    -0.356    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X40Y24         FDRE                                         r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.348    -0.008 r  vga_to_hdmi/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.043     1.036    vga_to_hdmi/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.239     1.275 f  vga_to_hdmi/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.670     1.945    vga_to_hdmi/inst/encr/cnt[3]_i_8_n_0
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.105     2.050 r  vga_to_hdmi/inst/encr/cnt[3]_i_5__1/O
                         net (fo=2, routed)           0.569     2.619    vga_to_hdmi/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.105     2.724 f  vga_to_hdmi/inst/encr/cnt[4]_i_6__1/O
                         net (fo=1, routed)           0.733     3.457    vga_to_hdmi/inst/encr/cnt[4]_i_6__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.105     3.562 r  vga_to_hdmi/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.562    vga_to_hdmi/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X37Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    41.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    36.430 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.774    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.851 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.309    39.160    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X37Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.424    39.584    
                         clock uncertainty           -0.095    39.490    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.032    39.522    vga_to_hdmi/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.522    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 35.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.580%)  route 0.098ns (34.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.502    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  vga_to_hdmi/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.263    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[7]
    SLICE_X42Y8          LUT4 (Prop_lut4_I0_O)        0.045    -0.218 r  vga_to_hdmi/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_to_hdmi/inst/encb/dout[7]_i_1_n_0
    SLICE_X42Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.121    -0.365    vga_to_hdmi/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.157%)  route 0.068ns (26.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594    -0.501    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_to_hdmi/inst/encg/n1d_reg[3]/Q
                         net (fo=4, routed)           0.068    -0.291    vga_to_hdmi/inst/encg/n1d[3]
    SLICE_X40Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  vga_to_hdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    vga_to_hdmi/inst/encg/q_m_1
    SLICE_X40Y3          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.396    vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VGA/Vertical_Sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.373%)  route 0.163ns (53.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592    -0.503    VGA/CLK
    SLICE_X36Y6          FDCE                                         r  VGA/Vertical_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  VGA/Vertical_Sync_reg/Q
                         net (fo=1, routed)           0.163    -0.199    vga_to_hdmi/inst/srldly_0/data_i[2]
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.356    vga_to_hdmi/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.159%)  route 0.118ns (38.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.581    -0.514    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X41Y25         FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.254    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X43Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.209    vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y24         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.269    -0.481    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092    -0.389    vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.040%)  route 0.152ns (44.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.502    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X40Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.152    -0.209    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[4]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.164 r  vga_to_hdmi/inst/encb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    vga_to_hdmi/inst/encb/dout[4]_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X38Y8          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/C
                         clock pessimism              0.269    -0.468    
    SLICE_X38Y8          FDCE (Hold_fdce_C_D)         0.121    -0.347    vga_to_hdmi/inst/encb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591    -0.504    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y9          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.127    -0.235    vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.190 r  vga_to_hdmi/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_to_hdmi/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.092    -0.374    vga_to_hdmi/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.201%)  route 0.128ns (40.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591    -0.504    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X39Y9          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.128    -0.234    vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.189 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.735    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.375    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.708%)  route 0.136ns (42.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.500    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X40Y2          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.136    -0.222    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.045    -0.177 r  vga_to_hdmi/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.177    vga_to_hdmi/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X42Y2          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864    -0.733    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X42Y2          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[5]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X42Y2          FDCE (Hold_fdce_C_D)         0.121    -0.363    vga_to_hdmi/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.528%)  route 0.107ns (36.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591    -0.504    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X36Y9          FDRE                                         r  vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=4, routed)           0.107    -0.256    vga_to_hdmi/inst/encb/n1d[2]
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  vga_to_hdmi/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    vga_to_hdmi/inst/encb/q_m_1
    SLICE_X37Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X37Y9          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.246    -0.491    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.092    -0.399    vga_to_hdmi/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA/Horizontal_Sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.224%)  route 0.156ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592    -0.503    VGA/CLK
    SLICE_X38Y6          FDCE                                         r  VGA/Horizontal_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.339 r  VGA/Horizontal_Sync_reg/Q
                         net (fo=1, routed)           0.156    -0.182    vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863    -0.734    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[3].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.371    vga_to_hdmi/inst/srldly_0/srl[3].srl16_i
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y4      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y4      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y4      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y4      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X42Y23     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y8      vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y7      vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y26     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y25     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 2.079ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.661     1.760 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.760    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 2.078ns (99.952%)  route 0.001ns (0.048%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.660     1.759 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.759    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 2.044ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.626     1.741 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.741    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 2.043ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    -0.304    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.114 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.115    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.625     1.740 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.740    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.041ns  (logic 2.040ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.622     1.722 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.722    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 2.039ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.501    -0.320    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.098 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.099    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.621     1.721 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.721    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.025ns  (logic 2.024ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.606     1.719 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.719    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 2.023ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.887    -3.389 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.483    -1.906    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.515    -0.306    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     0.112 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.113    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.605     1.718 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.718    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     0.475 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.475    HDMI_D_P[0]
    V17                                                               r  HDMI_D_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.511    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.334 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.333    vga_to_hdmi/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     0.476 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.476    HDMI_D_N[0]
    V18                                                               r  HDMI_D_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     0.484 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.484    HDMI_D_P[2]
    N18                                                               r  HDMI_D_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     0.485 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.485    HDMI_D_N[2]
    P19                                                               r  HDMI_D_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     0.496 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.496    HDMI_D_P[1]
    N17                                                               r  HDMI_D_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_D_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.585    -0.510    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.333 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.332    vga_to_hdmi/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     0.497 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.497    HDMI_D_N[1]
    P18                                                               r  HDMI_D_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     0.522 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.522    HDMI_CLK_P
    U18                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.577    -0.518    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.341 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.340    vga_to_hdmi/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     0.523 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.523    HDMI_CLK_N
    U19                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.993ns  (logic 0.085ns (2.840%)  route 2.908ns (97.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     6.388 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     7.498    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.887     1.611 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.483     3.094    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.179 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.425     4.604    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.077ns (2.870%)  route 2.606ns (97.130%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.261    -0.888    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.706ns (29.108%)  route 4.155ns (70.892%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.138     5.861    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.706ns (29.108%)  route 4.155ns (70.892%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.138     5.861    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 1.706ns (29.607%)  route 4.056ns (70.393%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.040     5.763    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X42Y3          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 1.706ns (29.607%)  route 4.056ns (70.393%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.040     5.763    vga_to_hdmi/inst/srldly_0/data_i[29]
    SLICE_X42Y3          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.325    -0.824    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.737ns  (logic 1.706ns (29.740%)  route 4.031ns (70.260%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          1.014     5.737    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.619ns (28.265%)  route 4.109ns (71.736%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.096     5.727    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X36Y1          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X36Y1          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.619ns (28.265%)  route 4.109ns (71.736%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.514     1.514 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.013     2.527    vga_to_hdmi/inst/encr/rst
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.632 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.096     5.727    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X36Y1          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.324    -0.825    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X36Y1          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.706ns (29.834%)  route 4.012ns (70.166%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.996     5.719    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.706ns (29.834%)  route 4.012ns (70.166%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.996     5.719    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.706ns (29.834%)  route 4.012ns (70.166%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.334     3.830    VGA/sw_IBUF[10]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.105     3.935 r  VGA/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.682     4.618    VGA/vga_to_hdmi_i_4_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.105     4.723 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.996     5.719    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.326    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    -3.570 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    -2.226    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.149 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         1.311    -0.838    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X42Y23         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.383     0.975    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X43Y25         FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.750    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X43Y25         FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.045ns (4.358%)  route 0.988ns (95.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.440     1.033    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X38Y26         FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.846    -0.751    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X38Y26         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.045ns (4.351%)  route 0.989ns (95.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.442     1.034    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.045ns (4.091%)  route 1.055ns (95.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.508     1.100    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.305ns (26.574%)  route 0.843ns (73.426%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.433     0.648    VGA/sw_IBUF[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.693 r  VGA/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.219     0.912    VGA/vga_to_hdmi_i_5_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.957 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.191     1.148    vga_to_hdmi/inst/srldly_0/data_i[34]
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.045ns (3.885%)  route 1.113ns (96.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.566     1.158    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X37Y25         FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.752    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X37Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.045ns (3.872%)  route 1.117ns (96.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.570     1.162    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X36Y25         FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.752    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X36Y25         FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.045ns (3.820%)  route 1.133ns (96.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.547     0.547    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.586     1.178    vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.848    -0.749    vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.305ns (25.851%)  route 0.875ns (74.149%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.433     0.648    VGA/sw_IBUF[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.693 r  VGA/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.219     0.912    VGA/vga_to_hdmi_i_5_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.957 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.223     1.180    vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.305ns (25.851%)  route 0.875ns (74.149%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.433     0.648    VGA/sw_IBUF[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.693 r  VGA/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.219     0.912    VGA/vga_to_hdmi_i_5_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.957 r  VGA/vga_to_hdmi_i_1/O
                         net (fo=24, routed)          0.223     1.180    vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  inst/inst/clkout1_buf/O
                         net (fo=188, routed)         0.860    -0.737    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK





