# Timing .lib :
![WhatsApp Image 2025-06-15 at 11 14 53 AM](https://github.com/user-attachments/assets/9793d460-78d5-485a-87f3-dcf2e1ddfbe3)
![WhatsApp Image 2025-06-15 at 11 13 41 AM](https://github.com/user-attachments/assets/f05cfa46-518f-434d-8234-a2974483b3d3)

---

# .lib contains Different flavours of different cells and different flavours of same cell as well :
![WhatsApp Image 2025-06-15 at 11 16 12 AM](https://github.com/user-attachments/assets/289efa93-a281-4022-acd7-784dcb620ac4)
![WhatsApp Image 2025-06-15 at 11 17 19 AM](https://github.com/user-attachments/assets/b5f661fd-f3db-4f85-b1f7-7fb062384703)

---

# Verilog model file of a cell :
![WhatsApp Image 2025-06-15 at 11 19 02 AM](https://github.com/user-attachments/assets/5ba94dd0-a87c-4ea0-8d26-431d1c0e7c32)

# Comparision of different flavours of and2 cell :
![WhatsApp Image 2025-06-15 at 11 23 17 AM](https://github.com/user-attachments/assets/ec8c6990-5d67-4117-a297-06e5c0e32798)

---

# Hierarchical Synthesis :
![WhatsApp Image 2025-06-15 at 11 29 46 AM](https://github.com/user-attachments/assets/7a491e8a-5848-4fc9-92fb-462fa10fb4fe)
![WhatsApp Image 2025-06-15 at 11 30 47 AM](https://github.com/user-attachments/assets/102d6fc6-09a1-4205-82ef-3cea4d20c18d)

---

# Flat Synthesis :
![WhatsApp Image 2025-06-15 at 11 32 57 AM](https://github.com/user-attachments/assets/a7ef247f-46fc-4ab8-bba0-81005abd837a)
![WhatsApp Image 2025-06-15 at 11 33 50 AM](https://github.com/user-attachments/assets/e9bac0be-60f0-40f4-9092-49d1fd72c935)
![WhatsApp Image 2025-06-15 at 11 36 27 AM](https://github.com/user-attachments/assets/b5587621-c4d4-4988-a11d-4a40f3dc4182)

---

# Various Flop Coding Styles :
![WhatsApp Image 2025-06-15 at 11 46 20 AM](https://github.com/user-attachments/assets/11061062-feb6-47e3-9b30-8ef98d8bd881)




