
*** Running vivado
    with args -log StreamingMultiprocesser.vds -m64 -mode batch -messageDb vivado.pb -notrace -source StreamingMultiprocesser.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source StreamingMultiprocesser.tcl -notrace
Command: synth_design -top StreamingMultiprocesser -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 285.410 ; gain = 114.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StreamingMultiprocesser' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
INFO: [Synth 8-638] synthesizing module 'StreamProcessor' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:4]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:208]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:254]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:277]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:345]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:389]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:457]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:480]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:526]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:549]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:572]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:595]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:43]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (1#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'FloatAdder' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:3]
WARNING: [Synth 8-567] referenced signal 'expa' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:27]
WARNING: [Synth 8-567] referenced signal 'expb' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:27]
WARNING: [Synth 8-567] referenced signal 'taila' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:27]
WARNING: [Synth 8-567] referenced signal 'tailb' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:27]
INFO: [Synth 8-256] done synthesizing module 'FloatAdder' (2#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'FpMultiplier' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:51]
WARNING: [Synth 8-567] referenced signal 'tempExpA' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:25]
WARNING: [Synth 8-567] referenced signal 'tempExpB' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:25]
WARNING: [Synth 8-3848] Net tempExpA in module/entity FpMultiplier does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:17]
WARNING: [Synth 8-3848] Net tempExpB in module/entity FpMultiplier does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:17]
INFO: [Synth 8-256] done synthesizing module 'FpMultiplier' (3#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-567] referenced signal 'FloatAdder_result' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'FloatSub_result' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'FloatMul_result' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'expa' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'expb' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'taila' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'tailb' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:60]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (5#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:3]
WARNING: [Synth 8-3848] Net MemoryWriteData in module/entity StreamProcessor does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:11]
WARNING: [Synth 8-3848] Net ReadData1 in module/entity StreamProcessor does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:30]
WARNING: [Synth 8-3848] Net ReadData2 in module/entity StreamProcessor does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:31]
INFO: [Synth 8-256] done synthesizing module 'StreamProcessor' (6#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:4]
INFO: [Synth 8-638] synthesizing module 'Instruction_Cache' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [Synth 8-3876] $readmem data file '../../../Ins.txt' is read successfully [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:15]
WARNING: [Synth 8-567] referenced signal 'InsReal' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:19]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Cache' (7#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [Synth 8-638] synthesizing module 'MultithreadInstructionUnit' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [Synth 8-256] done synthesizing module 'MultithreadInstructionUnit' (8#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'MulticastNetwork' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:29]
WARNING: [Synth 8-567] referenced signal 'RequestVectorReal' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:21]
WARNING: [Synth 8-567] referenced signal 'DataInReal' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:21]
WARNING: [Synth 8-567] referenced signal 'DataOutReal' should be on the sensitivity list [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:21]
INFO: [Synth 8-256] done synthesizing module 'MulticastNetwork' (9#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [Synth 8-638] synthesizing module 'ShareMemory' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'banks_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "banks_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net conflicts in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:38]
WARNING: [Synth 8-3848] Net Data[31] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[30] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[29] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[28] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[27] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[26] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[25] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[24] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[23] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[22] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[21] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[20] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[19] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[18] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[17] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [Synth 8-3848] Net Data[16] in module/entity ShareMemory does not have driver. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
INFO: [Synth 8-256] done synthesizing module 'ShareMemory' (10#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
INFO: [Synth 8-256] done synthesizing module 'StreamingMultiprocesser' (11#1) [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 581.410 ; gain = 410.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 581.410 ; gain = 410.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 581.410 ; gain = 410.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "InsMem" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "BarrierNum" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[15]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[14]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[13]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[12]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[11]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[10]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[9]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[8]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[7]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[6]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[5]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[4]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[3]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[2]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[1]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'DataReal_reg[0]' and it is trimmed from '32' to '16' bits. [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataReal_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemoryWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemoryWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcB" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcB" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:34]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'InsPtr_reg' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'InsPtr_reg_rep' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[0]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[1]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[2]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[3]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[4]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[5]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[6]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'DataOutReal_reg[7]' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 748.473 ; gain = 577.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |ShareMemory__GB0             |           1|     37259|
|2     |ShareMemory__GB1             |           1|     12011|
|3     |ShareMemory__GB2             |           1|     10200|
|4     |ShareMemory__GB3             |           1|     12294|
|5     |ShareMemory__GB4             |           1|     21731|
|6     |ShareMemory__GB5             |           1|     48128|
|7     |ShareMemory__GB6             |           1|     18204|
|8     |ShareMemory__GB7             |           1|      9718|
|9     |ShareMemory__GB8             |           1|     17244|
|10    |ShareMemory__GB9             |           1|      7661|
|11    |ShareMemory__GB10            |           1|     32969|
|12    |ShareMemory__GB11            |           1|     49358|
|13    |ShareMemory__GB12            |           1|     16580|
|14    |ShareMemory__GB13            |           1|     32969|
|15    |StreamProcessor              |           8|      8092|
|16    |StreamingMultiprocesser__GC0 |           1|     21861|
+------+-----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 139   
	   3 Input     32 Bit       Adders := 8     
	   3 Input     25 Bit       Adders := 16    
	   2 Input     25 Bit       Adders := 16    
	   2 Input     24 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 34    
	   3 Input      8 Bit       Adders := 96    
	   3 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 265   
	                4 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---RAMs : 
	              31K Bit         RAMs := 8     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 9     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 257   
	   2 Input     24 Bit        Muxes := 32    
	   2 Input     23 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 256   
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8283  
	   3 Input      8 Bit        Muxes := 11    
	  11 Input      8 Bit        Muxes := 1     
	 193 Input      8 Bit        Muxes := 64    
	  27 Input      5 Bit        Muxes := 8     
	  24 Input      5 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 20    
	  16 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 8     
	  27 Input      3 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 11    
	  27 Input      2 Bit        Muxes := 40    
	   2 Input      1 Bit        Muxes := 505   
	  16 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 96    
	   5 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 8     
	  19 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ShareMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 26    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 265   
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 256   
	   2 Input      8 Bit        Muxes := 8235  
	   3 Input      8 Bit        Muxes := 11    
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      4 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 345   
	  16 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 5     
	  27 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module FloatAdder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  24 Input      5 Bit        Muxes := 2     
Module FloatAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  24 Input      5 Bit        Muxes := 2     
Module FpMultiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     23 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module StreamProcessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module Instruction_Cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 7     
	 193 Input      8 Bit        Muxes := 64    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 1     
Module MultithreadInstructionUnit 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module MulticastNetwork 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 748.473 ; gain = 577.215
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Result4, operation Mode is: A*B.
DSP Report: operator Result4 is absorbed into DSP Result4.
DSP Report: operator Result4 is absorbed into DSP Result4.
DSP Report: Generating DSP Result4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result4 is absorbed into DSP Result4.
DSP Report: operator Result4 is absorbed into DSP Result4.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RequestVectorReal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 805.184 ; gain = 633.926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 805.184 ; gain = 633.926

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |ShareMemory__GB0             |           1|     43973|
|2     |ShareMemory__GB1             |           1|     11257|
|3     |ShareMemory__GB2             |           1|     10200|
|4     |ShareMemory__GB3             |           1|     12294|
|5     |ShareMemory__GB4             |           1|     23196|
|6     |ShareMemory__GB5             |           1|     68128|
|7     |ShareMemory__GB6             |           1|     21065|
|8     |ShareMemory__GB7             |           1|      8293|
|9     |ShareMemory__GB8             |           1|     15975|
|10    |ShareMemory__GB9             |           1|      5374|
|11    |ShareMemory__GB10            |           1|     38929|
|12    |ShareMemory__GB11            |           1|     63990|
|13    |ShareMemory__GB12            |           1|     15916|
|14    |ShareMemory__GB13            |           1|     38929|
|15    |StreamProcessor              |           8|      8848|
|16    |StreamingMultiprocesser__GC0 |           1|     19053|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+----------------+----------------+-----------+----------------------+-------------------------------+------------------------+
|Module Name     | RTL Object     | Inference | Size (Depth x Width) | Primitives                    | Hierarchical Name      | 
+----------------+----------------+-----------+----------------------+-------------------------------+------------------------+
|StreamProcessor | RF/regFile_reg | Implied   | 1 K x 32             | RAM64X1D x 64  RAM64M x 320   | StreamProcessor/ram__1 | 
+----------------+----------------+-----------+----------------------+-------------------------------+------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+-------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FpMultiplier | A*B            | No           | 24     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|FpMultiplier | (PCIN>>17)+A*B | No           | 24     | 7      | 29     | 25     | 29     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU          | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU          | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU          | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU          | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+-------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\head_reg[4] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[5] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[6] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[7] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[8] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[9] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[10] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[11] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[12] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[13] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[14] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[15] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[16] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[17] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[18] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[19] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[20] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[21] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[22] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[23] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[24] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[25] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[26] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[27] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[28] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[29] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3886] merging instance '\head_reg[30] ' (FDE) to '\head_reg[31] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Return_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CU/Occupied_reg )
WARNING: [Synth 8-3332] Sequential element (\CU/Occupied_reg ) is unused and will be removed from module StreamProcessor.
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[7] ' (LD) to 'InsCache/\InsPtr_reg_rep[7] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[6] ' (LD) to 'InsCache/\InsPtr_reg_rep[6] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[5] ' (LD) to 'InsCache/\InsPtr_reg_rep[5] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[3] ' (LD) to 'InsCache/\InsPtr_reg_rep[3] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[2] ' (LD) to 'InsCache/\InsPtr_reg_rep[2] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[4] ' (LD) to 'InsCache/\InsPtr_reg_rep[4] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[0] ' (LD) to 'InsCache/\InsPtr_reg_rep[0] '
INFO: [Synth 8-3886] merging instance 'InsCache/\InsPtr_reg[1] ' (LD) to 'InsCache/\InsPtr_reg_rep[1] '
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[31] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[30] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[29] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[28] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[27] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[26] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[25] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[24] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[23] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[22] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[21] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[20] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[19] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[18] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[17] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[16] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[15] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[14] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[13] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[12] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[11] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[10] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[9] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[8] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg_rep[9] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg_rep[8] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[7] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[6] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[5] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[3] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[2] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[4] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[0] ) is unused and will be removed from module Instruction_Cache.
WARNING: [Synth 8-3332] Sequential element (\InsPtr_reg[1] ) is unused and will be removed from module Instruction_Cache.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:50 . Memory (MB): peak = 950.434 ; gain = 779.176
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:50 . Memory (MB): peak = 950.434 ; gain = 779.176

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |ShareMemory__GB0             |           1|     23317|
|2     |ShareMemory__GB1             |           1|      3551|
|3     |ShareMemory__GB2             |           1|     10200|
|4     |ShareMemory__GB3             |           1|     12294|
|5     |ShareMemory__GB4             |           1|      6020|
|6     |ShareMemory__GB5             |           1|     24460|
|7     |ShareMemory__GB6             |           1|      5739|
|8     |ShareMemory__GB7             |           1|      1566|
|9     |ShareMemory__GB8             |           1|      3460|
|10    |ShareMemory__GB9             |           1|       504|
|11    |ShareMemory__GB10            |           1|     13233|
|12    |ShareMemory__GB11            |           1|     22462|
|13    |ShareMemory__GB12            |           1|      4209|
|14    |ShareMemory__GB13            |           1|     13233|
|15    |StreamProcessor              |           8|      7108|
|16    |StreamingMultiprocesser__GC0 |           1|      8824|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:50 . Memory (MB): peak = 950.434 ; gain = 779.176
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:50 . Memory (MB): peak = 950.434 ; gain = 779.176

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |ShareMemory__GB0             |           1|     23317|
|2     |ShareMemory__GB1             |           1|      3551|
|3     |ShareMemory__GB2             |           1|     10200|
|4     |ShareMemory__GB3             |           1|     12294|
|5     |ShareMemory__GB4             |           1|      6020|
|6     |ShareMemory__GB5             |           1|     24460|
|7     |ShareMemory__GB6             |           1|      5739|
|8     |ShareMemory__GB7             |           1|      1566|
|9     |ShareMemory__GB8             |           1|      3460|
|10    |ShareMemory__GB9             |           1|       504|
|11    |ShareMemory__GB10            |           1|     13233|
|12    |ShareMemory__GB11            |           1|     22462|
|13    |ShareMemory__GB12            |           1|      4209|
|14    |ShareMemory__GB13            |           1|     13233|
|15    |StreamProcessor              |           8|      7108|
|16    |StreamingMultiprocesser__GC0 |           1|      8824|
+------+-----------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:50 . Memory (MB): peak = 950.434 ; gain = 779.176
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[0][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[1][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[2][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[3][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[4][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[5][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[6][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][7] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][6] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][5] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][4] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][3] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][2] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][1] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[7][0] ) is unused and will be removed from module StreamingMultiprocesser.
WARNING: [Synth 8-3332] Sequential element (\SharedMem/banks_reg[8][7] ) is unused and will be removed from module StreamingMultiprocesser.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:04:07 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:04:03 . Memory (MB): peak = 1079.473 ; gain = 871.297
Synthesis Optimization Complete : Time (s): cpu = 00:03:43 ; elapsed = 00:04:08 . Memory (MB): peak = 1079.473 ; gain = 908.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:04:06 . Memory (MB): peak = 1079.473 ; gain = 875.152
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1079.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 02 00:30:44 2018...
