$version Generated by VerilatedVcd $end
$date Sun Mar 17 23:26:21 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % en $end
  $var wire  8 & out [7:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  8 ' count_reg [7:0] $end
   $var wire  1 % en $end
   $var wire  8 ( next_count_reg [7:0] $end
   $var wire  8 & out [7:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#5
0#
0$
0%
b00000000 &
b00000000 '
b00000000 (
#10
