#! /home/haiyan/Research/yosys-sta/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-53-g30f1de906)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555ed2a4c0 .scope module, "tb_adder_16bit" "tb_adder_16bit" 2 3;
 .timescale -9 -12;
v0x55555eda4940_0 .var "a", 15 0;
v0x55555eda4a20_0 .var "b", 15 0;
v0x55555eda4ac0_0 .var "cin", 0 0;
v0x55555eda4b60_0 .var "clk", 0 0;
v0x55555eda4c00_0 .net "cout", 0 0, L_0x55555edbb3c0;  1 drivers
v0x55555eda4ca0_0 .var/i "i", 31 0;
v0x55555eda4d40_0 .net "overflow", 0 0, L_0x55555edbb990;  1 drivers
v0x55555eda4e10_0 .var "rst_n", 0 0;
v0x55555eda4eb0_0 .net "sum", 15 0, L_0x55555edb82d0;  1 drivers
S_0x55555ed2a650 .scope module, "uut" "adder_16bit" 2 35, 3 1 0, S_0x55555ed2a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x55555edbb2b0 .functor BUFZ 1, v0x55555eda4ac0_0, C4<0>, C4<0>, C4<0>;
L_0x55555edbaf30 .functor XNOR 1, L_0x55555edbb4b0, L_0x55555edbae90, C4<0>, C4<0>;
L_0x55555edbb180 .functor XOR 1, L_0x55555edbb040, L_0x55555edbb0e0, C4<0>, C4<0>;
L_0x55555edbb990 .functor AND 1, L_0x55555edbaf30, L_0x55555edbb180, C4<1>, C4<1>;
v0x55555eda3c50_0 .net *"_ivl_197", 0 0, L_0x55555edbb2b0;  1 drivers
v0x55555eda3d50_0 .net *"_ivl_201", 0 0, L_0x55555edbb4b0;  1 drivers
v0x55555eda3e30_0 .net *"_ivl_203", 0 0, L_0x55555edbae90;  1 drivers
v0x55555eda3ef0_0 .net *"_ivl_204", 0 0, L_0x55555edbaf30;  1 drivers
v0x55555eda3fb0_0 .net *"_ivl_207", 0 0, L_0x55555edbb040;  1 drivers
v0x55555eda4090_0 .net *"_ivl_209", 0 0, L_0x55555edbb0e0;  1 drivers
v0x55555eda4170_0 .net *"_ivl_210", 0 0, L_0x55555edbb180;  1 drivers
v0x55555eda4230_0 .net "a", 15 0, v0x55555eda4940_0;  1 drivers
v0x55555eda4310_0 .net "b", 15 0, v0x55555eda4a20_0;  1 drivers
v0x55555eda4480_0 .net "carry", 16 0, L_0x55555edba850;  1 drivers
v0x55555eda4560_0 .net "cin", 0 0, v0x55555eda4ac0_0;  1 drivers
v0x55555eda4620_0 .net "cout", 0 0, L_0x55555edbb3c0;  alias, 1 drivers
v0x55555eda46e0_0 .net "overflow", 0 0, L_0x55555edbb990;  alias, 1 drivers
v0x55555eda47a0_0 .net "sum", 15 0, L_0x55555edb82d0;  alias, 1 drivers
L_0x55555eda5010 .part v0x55555eda4940_0, 0, 1;
L_0x55555eda50e0 .part v0x55555eda4a20_0, 0, 1;
L_0x55555eda5270 .part L_0x55555edba850, 0, 1;
L_0x55555eda53e0 .part v0x55555eda4940_0, 0, 1;
L_0x55555eda54b0 .part v0x55555eda4a20_0, 0, 1;
L_0x55555eda5690 .part L_0x55555edba850, 0, 1;
L_0x55555eda57c0 .part v0x55555eda4940_0, 0, 1;
L_0x55555eda58f0 .part v0x55555eda4a20_0, 0, 1;
L_0x55555eda5d70 .part v0x55555eda4940_0, 1, 1;
L_0x55555eda5e10 .part v0x55555eda4a20_0, 1, 1;
L_0x55555eda5fd0 .part L_0x55555edba850, 1, 1;
L_0x55555eda6180 .part v0x55555eda4940_0, 1, 1;
L_0x55555eda6290 .part v0x55555eda4a20_0, 1, 1;
L_0x55555eda6440 .part L_0x55555edba850, 1, 1;
L_0x55555eda65f0 .part v0x55555eda4940_0, 1, 1;
L_0x55555eda6690 .part v0x55555eda4a20_0, 1, 1;
L_0x55555eda6ad0 .part v0x55555eda4940_0, 2, 1;
L_0x55555eda6b70 .part v0x55555eda4a20_0, 2, 1;
L_0x55555eda6dc0 .part L_0x55555edba850, 2, 1;
L_0x55555eda6f70 .part v0x55555eda4940_0, 2, 1;
L_0x55555eda6c10 .part v0x55555eda4a20_0, 2, 1;
L_0x55555eda71d0 .part L_0x55555edba850, 2, 1;
L_0x55555eda7330 .part v0x55555eda4940_0, 2, 1;
L_0x55555eda73d0 .part v0x55555eda4a20_0, 2, 1;
L_0x55555eda7910 .part v0x55555eda4940_0, 3, 1;
L_0x55555eda79b0 .part v0x55555eda4a20_0, 3, 1;
L_0x55555eda7c40 .part L_0x55555edba850, 3, 1;
L_0x55555eda7df0 .part v0x55555eda4940_0, 3, 1;
L_0x55555eda7f80 .part v0x55555eda4a20_0, 3, 1;
L_0x55555eda8130 .part L_0x55555edba850, 3, 1;
L_0x55555eda83e0 .part v0x55555eda4940_0, 3, 1;
L_0x55555eda8480 .part v0x55555eda4a20_0, 3, 1;
L_0x55555eda8a00 .part v0x55555eda4940_0, 4, 1;
L_0x55555eda8aa0 .part v0x55555eda4a20_0, 4, 1;
L_0x55555eda8d70 .part L_0x55555edba850, 4, 1;
L_0x55555eda8f20 .part v0x55555eda4940_0, 4, 1;
L_0x55555eda90f0 .part v0x55555eda4a20_0, 4, 1;
L_0x55555eda92a0 .part L_0x55555edba850, 4, 1;
L_0x55555eda9480 .part v0x55555eda4940_0, 4, 1;
L_0x55555eda9520 .part v0x55555eda4a20_0, 4, 1;
L_0x55555eda9cf0 .part v0x55555eda4940_0, 5, 1;
L_0x55555eda9d90 .part v0x55555eda4a20_0, 5, 1;
L_0x55555edaa0a0 .part L_0x55555edba850, 5, 1;
L_0x55555edaa250 .part v0x55555eda4940_0, 5, 1;
L_0x55555edaa460 .part v0x55555eda4a20_0, 5, 1;
L_0x55555edaa610 .part L_0x55555edba850, 5, 1;
L_0x55555edaa830 .part v0x55555eda4940_0, 5, 1;
L_0x55555edaa8d0 .part v0x55555eda4a20_0, 5, 1;
L_0x55555edaaed0 .part v0x55555eda4940_0, 6, 1;
L_0x55555edaaf70 .part v0x55555eda4a20_0, 6, 1;
L_0x55555edab2c0 .part L_0x55555edba850, 6, 1;
L_0x55555edab470 .part v0x55555eda4940_0, 6, 1;
L_0x55555edab6c0 .part v0x55555eda4a20_0, 6, 1;
L_0x55555edab870 .part L_0x55555edba850, 6, 1;
L_0x55555edabad0 .part v0x55555eda4940_0, 6, 1;
L_0x55555edabb70 .part v0x55555eda4a20_0, 6, 1;
L_0x55555edac1b0 .part v0x55555eda4940_0, 7, 1;
L_0x55555edac250 .part v0x55555eda4a20_0, 7, 1;
L_0x55555edac5e0 .part L_0x55555edba850, 7, 1;
L_0x55555edac790 .part v0x55555eda4940_0, 7, 1;
L_0x55555edaca20 .part v0x55555eda4a20_0, 7, 1;
L_0x55555edacbd0 .part L_0x55555edba850, 7, 1;
L_0x55555edad080 .part v0x55555eda4940_0, 7, 1;
L_0x55555edad120 .part v0x55555eda4a20_0, 7, 1;
L_0x55555edad7a0 .part v0x55555eda4940_0, 8, 1;
L_0x55555edad840 .part v0x55555eda4a20_0, 8, 1;
L_0x55555edadc10 .part L_0x55555edba850, 8, 1;
L_0x55555edaddc0 .part v0x55555eda4940_0, 8, 1;
L_0x55555edae090 .part v0x55555eda4a20_0, 8, 1;
L_0x55555edae240 .part L_0x55555edba850, 8, 1;
L_0x55555edae520 .part v0x55555eda4940_0, 8, 1;
L_0x55555edae5c0 .part v0x55555eda4a20_0, 8, 1;
L_0x55555edaec80 .part v0x55555eda4940_0, 9, 1;
L_0x55555edaed20 .part v0x55555eda4a20_0, 9, 1;
L_0x55555edaf130 .part L_0x55555edba850, 9, 1;
L_0x55555edaf2e0 .part v0x55555eda4940_0, 9, 1;
L_0x55555edaf5f0 .part v0x55555eda4a20_0, 9, 1;
L_0x55555edaf7a0 .part L_0x55555edba850, 9, 1;
L_0x55555edafac0 .part v0x55555eda4940_0, 9, 1;
L_0x55555edafb60 .part v0x55555eda4a20_0, 9, 1;
L_0x55555edb0260 .part v0x55555eda4940_0, 10, 1;
L_0x55555edb0300 .part v0x55555eda4a20_0, 10, 1;
L_0x55555edb0b60 .part L_0x55555edba850, 10, 1;
L_0x55555edb0d10 .part v0x55555eda4940_0, 10, 1;
L_0x55555edb1060 .part v0x55555eda4a20_0, 10, 1;
L_0x55555edb1210 .part L_0x55555edba850, 10, 1;
L_0x55555edb1570 .part v0x55555eda4940_0, 10, 1;
L_0x55555edb1610 .part v0x55555eda4a20_0, 10, 1;
L_0x55555edb1d50 .part v0x55555eda4940_0, 11, 1;
L_0x55555edb1df0 .part v0x55555eda4a20_0, 11, 1;
L_0x55555edb2280 .part L_0x55555edba850, 11, 1;
L_0x55555edb2430 .part v0x55555eda4940_0, 11, 1;
L_0x55555edb27c0 .part v0x55555eda4a20_0, 11, 1;
L_0x55555edb2970 .part L_0x55555edba850, 11, 1;
L_0x55555edb2d10 .part v0x55555eda4940_0, 11, 1;
L_0x55555edb2db0 .part v0x55555eda4a20_0, 11, 1;
L_0x55555edb3530 .part v0x55555eda4940_0, 12, 1;
L_0x55555edb35d0 .part v0x55555eda4a20_0, 12, 1;
L_0x55555edb3aa0 .part L_0x55555edba850, 12, 1;
L_0x55555edb3c50 .part v0x55555eda4940_0, 12, 1;
L_0x55555edb4020 .part v0x55555eda4a20_0, 12, 1;
L_0x55555edb41d0 .part L_0x55555edba850, 12, 1;
L_0x55555edb45b0 .part v0x55555eda4940_0, 12, 1;
L_0x55555edb4650 .part v0x55555eda4a20_0, 12, 1;
L_0x55555edb4e10 .part v0x55555eda4940_0, 13, 1;
L_0x55555edb4eb0 .part v0x55555eda4a20_0, 13, 1;
L_0x55555edb53c0 .part L_0x55555edba850, 13, 1;
L_0x55555edb5570 .part v0x55555eda4940_0, 13, 1;
L_0x55555edb5980 .part v0x55555eda4a20_0, 13, 1;
L_0x55555edb5b30 .part L_0x55555edba850, 13, 1;
L_0x55555edb5f50 .part v0x55555eda4940_0, 13, 1;
L_0x55555edb5ff0 .part v0x55555eda4a20_0, 13, 1;
L_0x55555edb67f0 .part v0x55555eda4940_0, 14, 1;
L_0x55555edb6890 .part v0x55555eda4a20_0, 14, 1;
L_0x55555edb6de0 .part L_0x55555edba850, 14, 1;
L_0x55555edb6f90 .part v0x55555eda4940_0, 14, 1;
L_0x55555edb73e0 .part v0x55555eda4a20_0, 14, 1;
L_0x55555edb7590 .part L_0x55555edba850, 14, 1;
L_0x55555edb79f0 .part v0x55555eda4940_0, 14, 1;
L_0x55555edb7a90 .part v0x55555eda4a20_0, 14, 1;
LS_0x55555edb82d0_0_0 .concat8 [ 1 1 1 1], L_0x55555ed73e30, L_0x55555eda6070, L_0x55555eda6e60, L_0x55555eda7ce0;
LS_0x55555edb82d0_0_4 .concat8 [ 1 1 1 1], L_0x55555eda8e10, L_0x55555edaa140, L_0x55555edab360, L_0x55555edac680;
LS_0x55555edb82d0_0_8 .concat8 [ 1 1 1 1], L_0x55555edadcb0, L_0x55555edaf1d0, L_0x55555edb0c00, L_0x55555edb2320;
LS_0x55555edb82d0_0_12 .concat8 [ 1 1 1 1], L_0x55555edb3b40, L_0x55555edb5460, L_0x55555edb6e80, L_0x55555edb9330;
L_0x55555edb82d0 .concat8 [ 4 4 4 4], LS_0x55555edb82d0_0_0, LS_0x55555edb82d0_0_4, LS_0x55555edb82d0_0_8, LS_0x55555edb82d0_0_12;
L_0x55555edb8870 .part v0x55555eda4940_0, 15, 1;
L_0x55555edb8cf0 .part v0x55555eda4a20_0, 15, 1;
L_0x55555edb8ea0 .part L_0x55555edba850, 15, 1;
L_0x55555edb9490 .part v0x55555eda4940_0, 15, 1;
L_0x55555edb9530 .part v0x55555eda4a20_0, 15, 1;
L_0x55555edb9ae0 .part L_0x55555edba850, 15, 1;
L_0x55555edb9f90 .part v0x55555eda4940_0, 15, 1;
L_0x55555edba440 .part v0x55555eda4a20_0, 15, 1;
LS_0x55555edba850_0_0 .concat8 [ 1 1 1 1], L_0x55555edbb2b0, L_0x55555eda5c20, L_0x55555eda6980, L_0x55555eda77c0;
LS_0x55555edba850_0_4 .concat8 [ 1 1 1 1], L_0x55555eda88b0, L_0x55555eda9ba0, L_0x55555edaad80, L_0x55555edac060;
LS_0x55555edba850_0_8 .concat8 [ 1 1 1 1], L_0x55555edad650, L_0x55555edaeb30, L_0x55555edb0110, L_0x55555edb1c00;
LS_0x55555edba850_0_12 .concat8 [ 1 1 1 1], L_0x55555edb33e0, L_0x55555edb4cc0, L_0x55555edb66a0, L_0x55555edb8180;
LS_0x55555edba850_0_16 .concat8 [ 1 0 0 0], L_0x55555edba700;
LS_0x55555edba850_1_0 .concat8 [ 4 4 4 4], LS_0x55555edba850_0_0, LS_0x55555edba850_0_4, LS_0x55555edba850_0_8, LS_0x55555edba850_0_12;
LS_0x55555edba850_1_4 .concat8 [ 1 0 0 0], LS_0x55555edba850_0_16;
L_0x55555edba850 .concat8 [ 16 1 0 0], LS_0x55555edba850_1_0, LS_0x55555edba850_1_4;
L_0x55555edbb3c0 .part L_0x55555edba850, 16, 1;
L_0x55555edbb4b0 .part v0x55555eda4940_0, 15, 1;
L_0x55555edbae90 .part v0x55555eda4a20_0, 15, 1;
L_0x55555edbb040 .part v0x55555eda4940_0, 15, 1;
L_0x55555edbb0e0 .part L_0x55555edb82d0, 15, 1;
S_0x55555eceddc0 .scope generate, "full_adder_stage[0]" "full_adder_stage[0]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ecedfa0 .param/l "i" 1 3 16, +C4<00>;
L_0x55555ed73dc0 .functor XOR 1, L_0x55555eda5010, L_0x55555eda50e0, C4<0>, C4<0>;
L_0x55555ed73e30 .functor XOR 1, L_0x55555ed73dc0, L_0x55555eda5270, C4<0>, C4<0>;
L_0x55555eda5550 .functor AND 1, L_0x55555eda53e0, L_0x55555eda54b0, C4<1>, C4<1>;
L_0x55555eda5a70 .functor XOR 1, L_0x55555eda57c0, L_0x55555eda58f0, C4<0>, C4<0>;
L_0x55555eda5b10 .functor AND 1, L_0x55555eda5690, L_0x55555eda5a70, C4<1>, C4<1>;
L_0x55555eda5c20 .functor OR 1, L_0x55555eda5550, L_0x55555eda5b10, C4<0>, C4<0>;
v0x55555ed74030_0 .net *"_ivl_0", 0 0, L_0x55555eda5010;  1 drivers
v0x55555ed740d0_0 .net *"_ivl_1", 0 0, L_0x55555eda50e0;  1 drivers
v0x55555ed94850_0 .net *"_ivl_11", 0 0, L_0x55555eda5690;  1 drivers
v0x55555ed94910_0 .net *"_ivl_12", 0 0, L_0x55555eda57c0;  1 drivers
v0x55555ed949f0_0 .net *"_ivl_13", 0 0, L_0x55555eda58f0;  1 drivers
v0x55555ed94b20_0 .net *"_ivl_14", 0 0, L_0x55555eda5a70;  1 drivers
v0x55555ed94c00_0 .net *"_ivl_16", 0 0, L_0x55555eda5b10;  1 drivers
v0x55555ed94ce0_0 .net *"_ivl_18", 0 0, L_0x55555eda5c20;  1 drivers
v0x55555ed94dc0_0 .net *"_ivl_2", 0 0, L_0x55555ed73dc0;  1 drivers
v0x55555ed94ea0_0 .net *"_ivl_4", 0 0, L_0x55555eda5270;  1 drivers
v0x55555ed94f80_0 .net *"_ivl_5", 0 0, L_0x55555ed73e30;  1 drivers
v0x55555ed95060_0 .net *"_ivl_7", 0 0, L_0x55555eda53e0;  1 drivers
v0x55555ed95140_0 .net *"_ivl_8", 0 0, L_0x55555eda54b0;  1 drivers
v0x55555ed95220_0 .net *"_ivl_9", 0 0, L_0x55555eda5550;  1 drivers
S_0x55555ed95300 .scope generate, "full_adder_stage[1]" "full_adder_stage[1]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed954d0 .param/l "i" 1 3 16, +C4<01>;
L_0x55555eda5f10 .functor XOR 1, L_0x55555eda5d70, L_0x55555eda5e10, C4<0>, C4<0>;
L_0x55555eda6070 .functor XOR 1, L_0x55555eda5f10, L_0x55555eda5fd0, C4<0>, C4<0>;
L_0x55555eda6330 .functor AND 1, L_0x55555eda6180, L_0x55555eda6290, C4<1>, C4<1>;
L_0x55555eda6220 .functor XOR 1, L_0x55555eda65f0, L_0x55555eda6690, C4<0>, C4<0>;
L_0x55555eda6870 .functor AND 1, L_0x55555eda6440, L_0x55555eda6220, C4<1>, C4<1>;
L_0x55555eda6980 .functor OR 1, L_0x55555eda6330, L_0x55555eda6870, C4<0>, C4<0>;
v0x55555ed95590_0 .net *"_ivl_0", 0 0, L_0x55555eda5d70;  1 drivers
v0x55555ed95670_0 .net *"_ivl_1", 0 0, L_0x55555eda5e10;  1 drivers
v0x55555ed95750_0 .net *"_ivl_11", 0 0, L_0x55555eda6440;  1 drivers
v0x55555ed95810_0 .net *"_ivl_12", 0 0, L_0x55555eda65f0;  1 drivers
v0x55555ed958f0_0 .net *"_ivl_13", 0 0, L_0x55555eda6690;  1 drivers
v0x55555ed95a20_0 .net *"_ivl_14", 0 0, L_0x55555eda6220;  1 drivers
v0x55555ed95b00_0 .net *"_ivl_16", 0 0, L_0x55555eda6870;  1 drivers
v0x55555ed95be0_0 .net *"_ivl_18", 0 0, L_0x55555eda6980;  1 drivers
v0x55555ed95cc0_0 .net *"_ivl_2", 0 0, L_0x55555eda5f10;  1 drivers
v0x55555ed95da0_0 .net *"_ivl_4", 0 0, L_0x55555eda5fd0;  1 drivers
v0x55555ed95e80_0 .net *"_ivl_5", 0 0, L_0x55555eda6070;  1 drivers
v0x55555ed95f60_0 .net *"_ivl_7", 0 0, L_0x55555eda6180;  1 drivers
v0x55555ed96040_0 .net *"_ivl_8", 0 0, L_0x55555eda6290;  1 drivers
v0x55555ed96120_0 .net *"_ivl_9", 0 0, L_0x55555eda6330;  1 drivers
S_0x55555ed96200 .scope generate, "full_adder_stage[2]" "full_adder_stage[2]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed963b0 .param/l "i" 1 3 16, +C4<010>;
L_0x55555eda6cb0 .functor XOR 1, L_0x55555eda6ad0, L_0x55555eda6b70, C4<0>, C4<0>;
L_0x55555eda6e60 .functor XOR 1, L_0x55555eda6cb0, L_0x55555eda6dc0, C4<0>, C4<0>;
L_0x55555eda70c0 .functor AND 1, L_0x55555eda6f70, L_0x55555eda6c10, C4<1>, C4<1>;
L_0x55555eda7540 .functor XOR 1, L_0x55555eda7330, L_0x55555eda73d0, C4<0>, C4<0>;
L_0x55555eda76b0 .functor AND 1, L_0x55555eda71d0, L_0x55555eda7540, C4<1>, C4<1>;
L_0x55555eda77c0 .functor OR 1, L_0x55555eda70c0, L_0x55555eda76b0, C4<0>, C4<0>;
v0x55555ed96470_0 .net *"_ivl_0", 0 0, L_0x55555eda6ad0;  1 drivers
v0x55555ed96550_0 .net *"_ivl_1", 0 0, L_0x55555eda6b70;  1 drivers
v0x55555ed96630_0 .net *"_ivl_11", 0 0, L_0x55555eda71d0;  1 drivers
v0x55555ed966f0_0 .net *"_ivl_12", 0 0, L_0x55555eda7330;  1 drivers
v0x55555ed967d0_0 .net *"_ivl_13", 0 0, L_0x55555eda73d0;  1 drivers
v0x55555ed96900_0 .net *"_ivl_14", 0 0, L_0x55555eda7540;  1 drivers
v0x55555ed969e0_0 .net *"_ivl_16", 0 0, L_0x55555eda76b0;  1 drivers
v0x55555ed96ac0_0 .net *"_ivl_18", 0 0, L_0x55555eda77c0;  1 drivers
v0x55555ed96ba0_0 .net *"_ivl_2", 0 0, L_0x55555eda6cb0;  1 drivers
v0x55555ed96d10_0 .net *"_ivl_4", 0 0, L_0x55555eda6dc0;  1 drivers
v0x55555ed96df0_0 .net *"_ivl_5", 0 0, L_0x55555eda6e60;  1 drivers
v0x55555ed96ed0_0 .net *"_ivl_7", 0 0, L_0x55555eda6f70;  1 drivers
v0x55555ed96fb0_0 .net *"_ivl_8", 0 0, L_0x55555eda6c10;  1 drivers
v0x55555ed97090_0 .net *"_ivl_9", 0 0, L_0x55555eda70c0;  1 drivers
S_0x55555ed97170 .scope generate, "full_adder_stage[3]" "full_adder_stage[3]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed97320 .param/l "i" 1 3 16, +C4<011>;
L_0x55555eda7b30 .functor XOR 1, L_0x55555eda7910, L_0x55555eda79b0, C4<0>, C4<0>;
L_0x55555eda7ce0 .functor XOR 1, L_0x55555eda7b30, L_0x55555eda7c40, C4<0>, C4<0>;
L_0x55555eda8020 .functor AND 1, L_0x55555eda7df0, L_0x55555eda7f80, C4<1>, C4<1>;
L_0x55555eda8630 .functor XOR 1, L_0x55555eda83e0, L_0x55555eda8480, C4<0>, C4<0>;
L_0x55555eda87a0 .functor AND 1, L_0x55555eda8130, L_0x55555eda8630, C4<1>, C4<1>;
L_0x55555eda88b0 .functor OR 1, L_0x55555eda8020, L_0x55555eda87a0, C4<0>, C4<0>;
v0x55555ed97400_0 .net *"_ivl_0", 0 0, L_0x55555eda7910;  1 drivers
v0x55555ed974e0_0 .net *"_ivl_1", 0 0, L_0x55555eda79b0;  1 drivers
v0x55555ed975c0_0 .net *"_ivl_11", 0 0, L_0x55555eda8130;  1 drivers
v0x55555ed97680_0 .net *"_ivl_12", 0 0, L_0x55555eda83e0;  1 drivers
v0x55555ed97760_0 .net *"_ivl_13", 0 0, L_0x55555eda8480;  1 drivers
v0x55555ed97890_0 .net *"_ivl_14", 0 0, L_0x55555eda8630;  1 drivers
v0x55555ed97970_0 .net *"_ivl_16", 0 0, L_0x55555eda87a0;  1 drivers
v0x55555ed97a50_0 .net *"_ivl_18", 0 0, L_0x55555eda88b0;  1 drivers
v0x55555ed97b30_0 .net *"_ivl_2", 0 0, L_0x55555eda7b30;  1 drivers
v0x55555ed97ca0_0 .net *"_ivl_4", 0 0, L_0x55555eda7c40;  1 drivers
v0x55555ed97d80_0 .net *"_ivl_5", 0 0, L_0x55555eda7ce0;  1 drivers
v0x55555ed97e60_0 .net *"_ivl_7", 0 0, L_0x55555eda7df0;  1 drivers
v0x55555ed97f40_0 .net *"_ivl_8", 0 0, L_0x55555eda7f80;  1 drivers
v0x55555ed98020_0 .net *"_ivl_9", 0 0, L_0x55555eda8020;  1 drivers
S_0x55555ed98100 .scope generate, "full_adder_stage[4]" "full_adder_stage[4]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed98300 .param/l "i" 1 3 16, +C4<0100>;
L_0x55555eda8c60 .functor XOR 1, L_0x55555eda8a00, L_0x55555eda8aa0, C4<0>, C4<0>;
L_0x55555eda8e10 .functor XOR 1, L_0x55555eda8c60, L_0x55555eda8d70, C4<0>, C4<0>;
L_0x55555eda9190 .functor AND 1, L_0x55555eda8f20, L_0x55555eda90f0, C4<1>, C4<1>;
L_0x55555eda9920 .functor XOR 1, L_0x55555eda9480, L_0x55555eda9520, C4<0>, C4<0>;
L_0x55555eda9a90 .functor AND 1, L_0x55555eda92a0, L_0x55555eda9920, C4<1>, C4<1>;
L_0x55555eda9ba0 .functor OR 1, L_0x55555eda9190, L_0x55555eda9a90, C4<0>, C4<0>;
v0x55555ed983e0_0 .net *"_ivl_0", 0 0, L_0x55555eda8a00;  1 drivers
v0x55555ed984c0_0 .net *"_ivl_1", 0 0, L_0x55555eda8aa0;  1 drivers
v0x55555ed985a0_0 .net *"_ivl_11", 0 0, L_0x55555eda92a0;  1 drivers
v0x55555ed98660_0 .net *"_ivl_12", 0 0, L_0x55555eda9480;  1 drivers
v0x55555ed98740_0 .net *"_ivl_13", 0 0, L_0x55555eda9520;  1 drivers
v0x55555ed98870_0 .net *"_ivl_14", 0 0, L_0x55555eda9920;  1 drivers
v0x55555ed98950_0 .net *"_ivl_16", 0 0, L_0x55555eda9a90;  1 drivers
v0x55555ed98a30_0 .net *"_ivl_18", 0 0, L_0x55555eda9ba0;  1 drivers
v0x55555ed98b10_0 .net *"_ivl_2", 0 0, L_0x55555eda8c60;  1 drivers
v0x55555ed98c80_0 .net *"_ivl_4", 0 0, L_0x55555eda8d70;  1 drivers
v0x55555ed98d60_0 .net *"_ivl_5", 0 0, L_0x55555eda8e10;  1 drivers
v0x55555ed98e40_0 .net *"_ivl_7", 0 0, L_0x55555eda8f20;  1 drivers
v0x55555ed98f20_0 .net *"_ivl_8", 0 0, L_0x55555eda90f0;  1 drivers
v0x55555ed99000_0 .net *"_ivl_9", 0 0, L_0x55555eda9190;  1 drivers
S_0x55555ed990e0 .scope generate, "full_adder_stage[5]" "full_adder_stage[5]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed99290 .param/l "i" 1 3 16, +C4<0101>;
L_0x55555eda9f90 .functor XOR 1, L_0x55555eda9cf0, L_0x55555eda9d90, C4<0>, C4<0>;
L_0x55555edaa140 .functor XOR 1, L_0x55555eda9f90, L_0x55555edaa0a0, C4<0>, C4<0>;
L_0x55555edaa500 .functor AND 1, L_0x55555edaa250, L_0x55555edaa460, C4<1>, C4<1>;
L_0x55555edaab00 .functor XOR 1, L_0x55555edaa830, L_0x55555edaa8d0, C4<0>, C4<0>;
L_0x55555edaac70 .functor AND 1, L_0x55555edaa610, L_0x55555edaab00, C4<1>, C4<1>;
L_0x55555edaad80 .functor OR 1, L_0x55555edaa500, L_0x55555edaac70, C4<0>, C4<0>;
v0x55555ed99370_0 .net *"_ivl_0", 0 0, L_0x55555eda9cf0;  1 drivers
v0x55555ed99450_0 .net *"_ivl_1", 0 0, L_0x55555eda9d90;  1 drivers
v0x55555ed99530_0 .net *"_ivl_11", 0 0, L_0x55555edaa610;  1 drivers
v0x55555ed995f0_0 .net *"_ivl_12", 0 0, L_0x55555edaa830;  1 drivers
v0x55555ed996d0_0 .net *"_ivl_13", 0 0, L_0x55555edaa8d0;  1 drivers
v0x55555ed99800_0 .net *"_ivl_14", 0 0, L_0x55555edaab00;  1 drivers
v0x55555ed998e0_0 .net *"_ivl_16", 0 0, L_0x55555edaac70;  1 drivers
v0x55555ed999c0_0 .net *"_ivl_18", 0 0, L_0x55555edaad80;  1 drivers
v0x55555ed99aa0_0 .net *"_ivl_2", 0 0, L_0x55555eda9f90;  1 drivers
v0x55555ed99c10_0 .net *"_ivl_4", 0 0, L_0x55555edaa0a0;  1 drivers
v0x55555ed99cf0_0 .net *"_ivl_5", 0 0, L_0x55555edaa140;  1 drivers
v0x55555ed99dd0_0 .net *"_ivl_7", 0 0, L_0x55555edaa250;  1 drivers
v0x55555ed99eb0_0 .net *"_ivl_8", 0 0, L_0x55555edaa460;  1 drivers
v0x55555ed99f90_0 .net *"_ivl_9", 0 0, L_0x55555edaa500;  1 drivers
S_0x55555ed9a070 .scope generate, "full_adder_stage[6]" "full_adder_stage[6]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9a220 .param/l "i" 1 3 16, +C4<0110>;
L_0x55555edab1b0 .functor XOR 1, L_0x55555edaaed0, L_0x55555edaaf70, C4<0>, C4<0>;
L_0x55555edab360 .functor XOR 1, L_0x55555edab1b0, L_0x55555edab2c0, C4<0>, C4<0>;
L_0x55555edab760 .functor AND 1, L_0x55555edab470, L_0x55555edab6c0, C4<1>, C4<1>;
L_0x55555edabde0 .functor XOR 1, L_0x55555edabad0, L_0x55555edabb70, C4<0>, C4<0>;
L_0x55555edabf50 .functor AND 1, L_0x55555edab870, L_0x55555edabde0, C4<1>, C4<1>;
L_0x55555edac060 .functor OR 1, L_0x55555edab760, L_0x55555edabf50, C4<0>, C4<0>;
v0x55555ed9a300_0 .net *"_ivl_0", 0 0, L_0x55555edaaed0;  1 drivers
v0x55555ed9a3e0_0 .net *"_ivl_1", 0 0, L_0x55555edaaf70;  1 drivers
v0x55555ed9a4c0_0 .net *"_ivl_11", 0 0, L_0x55555edab870;  1 drivers
v0x55555ed9a580_0 .net *"_ivl_12", 0 0, L_0x55555edabad0;  1 drivers
v0x55555ed9a660_0 .net *"_ivl_13", 0 0, L_0x55555edabb70;  1 drivers
v0x55555ed9a790_0 .net *"_ivl_14", 0 0, L_0x55555edabde0;  1 drivers
v0x55555ed9a870_0 .net *"_ivl_16", 0 0, L_0x55555edabf50;  1 drivers
v0x55555ed9a950_0 .net *"_ivl_18", 0 0, L_0x55555edac060;  1 drivers
v0x55555ed9aa30_0 .net *"_ivl_2", 0 0, L_0x55555edab1b0;  1 drivers
v0x55555ed9aba0_0 .net *"_ivl_4", 0 0, L_0x55555edab2c0;  1 drivers
v0x55555ed9ac80_0 .net *"_ivl_5", 0 0, L_0x55555edab360;  1 drivers
v0x55555ed9ad60_0 .net *"_ivl_7", 0 0, L_0x55555edab470;  1 drivers
v0x55555ed9ae40_0 .net *"_ivl_8", 0 0, L_0x55555edab6c0;  1 drivers
v0x55555ed9af20_0 .net *"_ivl_9", 0 0, L_0x55555edab760;  1 drivers
S_0x55555ed9b000 .scope generate, "full_adder_stage[7]" "full_adder_stage[7]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9b1b0 .param/l "i" 1 3 16, +C4<0111>;
L_0x55555edac4d0 .functor XOR 1, L_0x55555edac1b0, L_0x55555edac250, C4<0>, C4<0>;
L_0x55555edac680 .functor XOR 1, L_0x55555edac4d0, L_0x55555edac5e0, C4<0>, C4<0>;
L_0x55555edacac0 .functor AND 1, L_0x55555edac790, L_0x55555edaca20, C4<1>, C4<1>;
L_0x55555edad3d0 .functor XOR 1, L_0x55555edad080, L_0x55555edad120, C4<0>, C4<0>;
L_0x55555edad540 .functor AND 1, L_0x55555edacbd0, L_0x55555edad3d0, C4<1>, C4<1>;
L_0x55555edad650 .functor OR 1, L_0x55555edacac0, L_0x55555edad540, C4<0>, C4<0>;
v0x55555ed9b290_0 .net *"_ivl_0", 0 0, L_0x55555edac1b0;  1 drivers
v0x55555ed9b370_0 .net *"_ivl_1", 0 0, L_0x55555edac250;  1 drivers
v0x55555ed9b450_0 .net *"_ivl_11", 0 0, L_0x55555edacbd0;  1 drivers
v0x55555ed9b510_0 .net *"_ivl_12", 0 0, L_0x55555edad080;  1 drivers
v0x55555ed9b5f0_0 .net *"_ivl_13", 0 0, L_0x55555edad120;  1 drivers
v0x55555ed9b720_0 .net *"_ivl_14", 0 0, L_0x55555edad3d0;  1 drivers
v0x55555ed9b800_0 .net *"_ivl_16", 0 0, L_0x55555edad540;  1 drivers
v0x55555ed9b8e0_0 .net *"_ivl_18", 0 0, L_0x55555edad650;  1 drivers
v0x55555ed9b9c0_0 .net *"_ivl_2", 0 0, L_0x55555edac4d0;  1 drivers
v0x55555ed9bb30_0 .net *"_ivl_4", 0 0, L_0x55555edac5e0;  1 drivers
v0x55555ed9bc10_0 .net *"_ivl_5", 0 0, L_0x55555edac680;  1 drivers
v0x55555ed9bcf0_0 .net *"_ivl_7", 0 0, L_0x55555edac790;  1 drivers
v0x55555ed9bdd0_0 .net *"_ivl_8", 0 0, L_0x55555edaca20;  1 drivers
v0x55555ed9beb0_0 .net *"_ivl_9", 0 0, L_0x55555edacac0;  1 drivers
S_0x55555ed9bf90 .scope generate, "full_adder_stage[8]" "full_adder_stage[8]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed982b0 .param/l "i" 1 3 16, +C4<01000>;
L_0x55555edadb00 .functor XOR 1, L_0x55555edad7a0, L_0x55555edad840, C4<0>, C4<0>;
L_0x55555edadcb0 .functor XOR 1, L_0x55555edadb00, L_0x55555edadc10, C4<0>, C4<0>;
L_0x55555edae130 .functor AND 1, L_0x55555edaddc0, L_0x55555edae090, C4<1>, C4<1>;
L_0x55555edae8b0 .functor XOR 1, L_0x55555edae520, L_0x55555edae5c0, C4<0>, C4<0>;
L_0x55555edaea20 .functor AND 1, L_0x55555edae240, L_0x55555edae8b0, C4<1>, C4<1>;
L_0x55555edaeb30 .functor OR 1, L_0x55555edae130, L_0x55555edaea20, C4<0>, C4<0>;
v0x55555ed9c260_0 .net *"_ivl_0", 0 0, L_0x55555edad7a0;  1 drivers
v0x55555ed9c340_0 .net *"_ivl_1", 0 0, L_0x55555edad840;  1 drivers
v0x55555ed9c420_0 .net *"_ivl_11", 0 0, L_0x55555edae240;  1 drivers
v0x55555ed9c4e0_0 .net *"_ivl_12", 0 0, L_0x55555edae520;  1 drivers
v0x55555ed9c5c0_0 .net *"_ivl_13", 0 0, L_0x55555edae5c0;  1 drivers
v0x55555ed9c6f0_0 .net *"_ivl_14", 0 0, L_0x55555edae8b0;  1 drivers
v0x55555ed9c7d0_0 .net *"_ivl_16", 0 0, L_0x55555edaea20;  1 drivers
v0x55555ed9c8b0_0 .net *"_ivl_18", 0 0, L_0x55555edaeb30;  1 drivers
v0x55555ed9c990_0 .net *"_ivl_2", 0 0, L_0x55555edadb00;  1 drivers
v0x55555ed9cb00_0 .net *"_ivl_4", 0 0, L_0x55555edadc10;  1 drivers
v0x55555ed9cbe0_0 .net *"_ivl_5", 0 0, L_0x55555edadcb0;  1 drivers
v0x55555ed9ccc0_0 .net *"_ivl_7", 0 0, L_0x55555edaddc0;  1 drivers
v0x55555ed9cda0_0 .net *"_ivl_8", 0 0, L_0x55555edae090;  1 drivers
v0x55555ed9ce80_0 .net *"_ivl_9", 0 0, L_0x55555edae130;  1 drivers
S_0x55555ed9cf60 .scope generate, "full_adder_stage[9]" "full_adder_stage[9]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9d110 .param/l "i" 1 3 16, +C4<01001>;
L_0x55555edaf020 .functor XOR 1, L_0x55555edaec80, L_0x55555edaed20, C4<0>, C4<0>;
L_0x55555edaf1d0 .functor XOR 1, L_0x55555edaf020, L_0x55555edaf130, C4<0>, C4<0>;
L_0x55555edaf690 .functor AND 1, L_0x55555edaf2e0, L_0x55555edaf5f0, C4<1>, C4<1>;
L_0x55555edafe90 .functor XOR 1, L_0x55555edafac0, L_0x55555edafb60, C4<0>, C4<0>;
L_0x55555edb0000 .functor AND 1, L_0x55555edaf7a0, L_0x55555edafe90, C4<1>, C4<1>;
L_0x55555edb0110 .functor OR 1, L_0x55555edaf690, L_0x55555edb0000, C4<0>, C4<0>;
v0x55555ed9d1f0_0 .net *"_ivl_0", 0 0, L_0x55555edaec80;  1 drivers
v0x55555ed9d2d0_0 .net *"_ivl_1", 0 0, L_0x55555edaed20;  1 drivers
v0x55555ed9d3b0_0 .net *"_ivl_11", 0 0, L_0x55555edaf7a0;  1 drivers
v0x55555ed9d470_0 .net *"_ivl_12", 0 0, L_0x55555edafac0;  1 drivers
v0x55555ed9d550_0 .net *"_ivl_13", 0 0, L_0x55555edafb60;  1 drivers
v0x55555ed9d680_0 .net *"_ivl_14", 0 0, L_0x55555edafe90;  1 drivers
v0x55555ed9d760_0 .net *"_ivl_16", 0 0, L_0x55555edb0000;  1 drivers
v0x55555ed9d840_0 .net *"_ivl_18", 0 0, L_0x55555edb0110;  1 drivers
v0x55555ed9d920_0 .net *"_ivl_2", 0 0, L_0x55555edaf020;  1 drivers
v0x55555ed9da90_0 .net *"_ivl_4", 0 0, L_0x55555edaf130;  1 drivers
v0x55555ed9db70_0 .net *"_ivl_5", 0 0, L_0x55555edaf1d0;  1 drivers
v0x55555ed9dc50_0 .net *"_ivl_7", 0 0, L_0x55555edaf2e0;  1 drivers
v0x55555ed9dd30_0 .net *"_ivl_8", 0 0, L_0x55555edaf5f0;  1 drivers
v0x55555ed9de10_0 .net *"_ivl_9", 0 0, L_0x55555edaf690;  1 drivers
S_0x55555ed9def0 .scope generate, "full_adder_stage[10]" "full_adder_stage[10]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9e0a0 .param/l "i" 1 3 16, +C4<01010>;
L_0x55555edb0a50 .functor XOR 1, L_0x55555edb0260, L_0x55555edb0300, C4<0>, C4<0>;
L_0x55555edb0c00 .functor XOR 1, L_0x55555edb0a50, L_0x55555edb0b60, C4<0>, C4<0>;
L_0x55555edb1100 .functor AND 1, L_0x55555edb0d10, L_0x55555edb1060, C4<1>, C4<1>;
L_0x55555edb1980 .functor XOR 1, L_0x55555edb1570, L_0x55555edb1610, C4<0>, C4<0>;
L_0x55555edb1af0 .functor AND 1, L_0x55555edb1210, L_0x55555edb1980, C4<1>, C4<1>;
L_0x55555edb1c00 .functor OR 1, L_0x55555edb1100, L_0x55555edb1af0, C4<0>, C4<0>;
v0x55555ed9e180_0 .net *"_ivl_0", 0 0, L_0x55555edb0260;  1 drivers
v0x55555ed9e260_0 .net *"_ivl_1", 0 0, L_0x55555edb0300;  1 drivers
v0x55555ed9e340_0 .net *"_ivl_11", 0 0, L_0x55555edb1210;  1 drivers
v0x55555ed9e400_0 .net *"_ivl_12", 0 0, L_0x55555edb1570;  1 drivers
v0x55555ed9e4e0_0 .net *"_ivl_13", 0 0, L_0x55555edb1610;  1 drivers
v0x55555ed9e610_0 .net *"_ivl_14", 0 0, L_0x55555edb1980;  1 drivers
v0x55555ed9e6f0_0 .net *"_ivl_16", 0 0, L_0x55555edb1af0;  1 drivers
v0x55555ed9e7d0_0 .net *"_ivl_18", 0 0, L_0x55555edb1c00;  1 drivers
v0x55555ed9e8b0_0 .net *"_ivl_2", 0 0, L_0x55555edb0a50;  1 drivers
v0x55555ed9ea20_0 .net *"_ivl_4", 0 0, L_0x55555edb0b60;  1 drivers
v0x55555ed9eb00_0 .net *"_ivl_5", 0 0, L_0x55555edb0c00;  1 drivers
v0x55555ed9ebe0_0 .net *"_ivl_7", 0 0, L_0x55555edb0d10;  1 drivers
v0x55555ed9ecc0_0 .net *"_ivl_8", 0 0, L_0x55555edb1060;  1 drivers
v0x55555ed9eda0_0 .net *"_ivl_9", 0 0, L_0x55555edb1100;  1 drivers
S_0x55555ed9ee80 .scope generate, "full_adder_stage[11]" "full_adder_stage[11]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9f030 .param/l "i" 1 3 16, +C4<01011>;
L_0x55555edb2170 .functor XOR 1, L_0x55555edb1d50, L_0x55555edb1df0, C4<0>, C4<0>;
L_0x55555edb2320 .functor XOR 1, L_0x55555edb2170, L_0x55555edb2280, C4<0>, C4<0>;
L_0x55555edb2860 .functor AND 1, L_0x55555edb2430, L_0x55555edb27c0, C4<1>, C4<1>;
L_0x55555edb3160 .functor XOR 1, L_0x55555edb2d10, L_0x55555edb2db0, C4<0>, C4<0>;
L_0x55555edb32d0 .functor AND 1, L_0x55555edb2970, L_0x55555edb3160, C4<1>, C4<1>;
L_0x55555edb33e0 .functor OR 1, L_0x55555edb2860, L_0x55555edb32d0, C4<0>, C4<0>;
v0x55555ed9f110_0 .net *"_ivl_0", 0 0, L_0x55555edb1d50;  1 drivers
v0x55555ed9f1f0_0 .net *"_ivl_1", 0 0, L_0x55555edb1df0;  1 drivers
v0x55555ed9f2d0_0 .net *"_ivl_11", 0 0, L_0x55555edb2970;  1 drivers
v0x55555ed9f390_0 .net *"_ivl_12", 0 0, L_0x55555edb2d10;  1 drivers
v0x55555ed9f470_0 .net *"_ivl_13", 0 0, L_0x55555edb2db0;  1 drivers
v0x55555ed9f5a0_0 .net *"_ivl_14", 0 0, L_0x55555edb3160;  1 drivers
v0x55555ed9f680_0 .net *"_ivl_16", 0 0, L_0x55555edb32d0;  1 drivers
v0x55555ed9f760_0 .net *"_ivl_18", 0 0, L_0x55555edb33e0;  1 drivers
v0x55555ed9f840_0 .net *"_ivl_2", 0 0, L_0x55555edb2170;  1 drivers
v0x55555ed9f9b0_0 .net *"_ivl_4", 0 0, L_0x55555edb2280;  1 drivers
v0x55555ed9fa90_0 .net *"_ivl_5", 0 0, L_0x55555edb2320;  1 drivers
v0x55555ed9fb70_0 .net *"_ivl_7", 0 0, L_0x55555edb2430;  1 drivers
v0x55555ed9fc50_0 .net *"_ivl_8", 0 0, L_0x55555edb27c0;  1 drivers
v0x55555ed9fd30_0 .net *"_ivl_9", 0 0, L_0x55555edb2860;  1 drivers
S_0x55555ed9fe10 .scope generate, "full_adder_stage[12]" "full_adder_stage[12]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555ed9ffc0 .param/l "i" 1 3 16, +C4<01100>;
L_0x55555edb3990 .functor XOR 1, L_0x55555edb3530, L_0x55555edb35d0, C4<0>, C4<0>;
L_0x55555edb3b40 .functor XOR 1, L_0x55555edb3990, L_0x55555edb3aa0, C4<0>, C4<0>;
L_0x55555edb40c0 .functor AND 1, L_0x55555edb3c50, L_0x55555edb4020, C4<1>, C4<1>;
L_0x55555edb4a40 .functor XOR 1, L_0x55555edb45b0, L_0x55555edb4650, C4<0>, C4<0>;
L_0x55555edb4bb0 .functor AND 1, L_0x55555edb41d0, L_0x55555edb4a40, C4<1>, C4<1>;
L_0x55555edb4cc0 .functor OR 1, L_0x55555edb40c0, L_0x55555edb4bb0, C4<0>, C4<0>;
v0x55555eda00a0_0 .net *"_ivl_0", 0 0, L_0x55555edb3530;  1 drivers
v0x55555eda0180_0 .net *"_ivl_1", 0 0, L_0x55555edb35d0;  1 drivers
v0x55555eda0260_0 .net *"_ivl_11", 0 0, L_0x55555edb41d0;  1 drivers
v0x55555eda0320_0 .net *"_ivl_12", 0 0, L_0x55555edb45b0;  1 drivers
v0x55555eda0400_0 .net *"_ivl_13", 0 0, L_0x55555edb4650;  1 drivers
v0x55555eda0530_0 .net *"_ivl_14", 0 0, L_0x55555edb4a40;  1 drivers
v0x55555eda0610_0 .net *"_ivl_16", 0 0, L_0x55555edb4bb0;  1 drivers
v0x55555eda06f0_0 .net *"_ivl_18", 0 0, L_0x55555edb4cc0;  1 drivers
v0x55555eda07d0_0 .net *"_ivl_2", 0 0, L_0x55555edb3990;  1 drivers
v0x55555eda0940_0 .net *"_ivl_4", 0 0, L_0x55555edb3aa0;  1 drivers
v0x55555eda0a20_0 .net *"_ivl_5", 0 0, L_0x55555edb3b40;  1 drivers
v0x55555eda0b00_0 .net *"_ivl_7", 0 0, L_0x55555edb3c50;  1 drivers
v0x55555eda0be0_0 .net *"_ivl_8", 0 0, L_0x55555edb4020;  1 drivers
v0x55555eda0cc0_0 .net *"_ivl_9", 0 0, L_0x55555edb40c0;  1 drivers
S_0x55555eda0da0 .scope generate, "full_adder_stage[13]" "full_adder_stage[13]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555eda0f50 .param/l "i" 1 3 16, +C4<01101>;
L_0x55555edb52b0 .functor XOR 1, L_0x55555edb4e10, L_0x55555edb4eb0, C4<0>, C4<0>;
L_0x55555edb5460 .functor XOR 1, L_0x55555edb52b0, L_0x55555edb53c0, C4<0>, C4<0>;
L_0x55555edb5a20 .functor AND 1, L_0x55555edb5570, L_0x55555edb5980, C4<1>, C4<1>;
L_0x55555edb6420 .functor XOR 1, L_0x55555edb5f50, L_0x55555edb5ff0, C4<0>, C4<0>;
L_0x55555edb6590 .functor AND 1, L_0x55555edb5b30, L_0x55555edb6420, C4<1>, C4<1>;
L_0x55555edb66a0 .functor OR 1, L_0x55555edb5a20, L_0x55555edb6590, C4<0>, C4<0>;
v0x55555eda1030_0 .net *"_ivl_0", 0 0, L_0x55555edb4e10;  1 drivers
v0x55555eda1110_0 .net *"_ivl_1", 0 0, L_0x55555edb4eb0;  1 drivers
v0x55555eda11f0_0 .net *"_ivl_11", 0 0, L_0x55555edb5b30;  1 drivers
v0x55555eda12b0_0 .net *"_ivl_12", 0 0, L_0x55555edb5f50;  1 drivers
v0x55555eda1390_0 .net *"_ivl_13", 0 0, L_0x55555edb5ff0;  1 drivers
v0x55555eda14c0_0 .net *"_ivl_14", 0 0, L_0x55555edb6420;  1 drivers
v0x55555eda15a0_0 .net *"_ivl_16", 0 0, L_0x55555edb6590;  1 drivers
v0x55555eda1680_0 .net *"_ivl_18", 0 0, L_0x55555edb66a0;  1 drivers
v0x55555eda1760_0 .net *"_ivl_2", 0 0, L_0x55555edb52b0;  1 drivers
v0x55555eda18d0_0 .net *"_ivl_4", 0 0, L_0x55555edb53c0;  1 drivers
v0x55555eda19b0_0 .net *"_ivl_5", 0 0, L_0x55555edb5460;  1 drivers
v0x55555eda1a90_0 .net *"_ivl_7", 0 0, L_0x55555edb5570;  1 drivers
v0x55555eda1b70_0 .net *"_ivl_8", 0 0, L_0x55555edb5980;  1 drivers
v0x55555eda1c50_0 .net *"_ivl_9", 0 0, L_0x55555edb5a20;  1 drivers
S_0x55555eda1d30 .scope generate, "full_adder_stage[14]" "full_adder_stage[14]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555eda1ee0 .param/l "i" 1 3 16, +C4<01110>;
L_0x55555edb6cd0 .functor XOR 1, L_0x55555edb67f0, L_0x55555edb6890, C4<0>, C4<0>;
L_0x55555edb6e80 .functor XOR 1, L_0x55555edb6cd0, L_0x55555edb6de0, C4<0>, C4<0>;
L_0x55555edb7480 .functor AND 1, L_0x55555edb6f90, L_0x55555edb73e0, C4<1>, C4<1>;
L_0x55555edb7f00 .functor XOR 1, L_0x55555edb79f0, L_0x55555edb7a90, C4<0>, C4<0>;
L_0x55555edb8070 .functor AND 1, L_0x55555edb7590, L_0x55555edb7f00, C4<1>, C4<1>;
L_0x55555edb8180 .functor OR 1, L_0x55555edb7480, L_0x55555edb8070, C4<0>, C4<0>;
v0x55555eda1fc0_0 .net *"_ivl_0", 0 0, L_0x55555edb67f0;  1 drivers
v0x55555eda20a0_0 .net *"_ivl_1", 0 0, L_0x55555edb6890;  1 drivers
v0x55555eda2180_0 .net *"_ivl_11", 0 0, L_0x55555edb7590;  1 drivers
v0x55555eda2240_0 .net *"_ivl_12", 0 0, L_0x55555edb79f0;  1 drivers
v0x55555eda2320_0 .net *"_ivl_13", 0 0, L_0x55555edb7a90;  1 drivers
v0x55555eda2450_0 .net *"_ivl_14", 0 0, L_0x55555edb7f00;  1 drivers
v0x55555eda2530_0 .net *"_ivl_16", 0 0, L_0x55555edb8070;  1 drivers
v0x55555eda2610_0 .net *"_ivl_18", 0 0, L_0x55555edb8180;  1 drivers
v0x55555eda26f0_0 .net *"_ivl_2", 0 0, L_0x55555edb6cd0;  1 drivers
v0x55555eda2860_0 .net *"_ivl_4", 0 0, L_0x55555edb6de0;  1 drivers
v0x55555eda2940_0 .net *"_ivl_5", 0 0, L_0x55555edb6e80;  1 drivers
v0x55555eda2a20_0 .net *"_ivl_7", 0 0, L_0x55555edb6f90;  1 drivers
v0x55555eda2b00_0 .net *"_ivl_8", 0 0, L_0x55555edb73e0;  1 drivers
v0x55555eda2be0_0 .net *"_ivl_9", 0 0, L_0x55555edb7480;  1 drivers
S_0x55555eda2cc0 .scope generate, "full_adder_stage[15]" "full_adder_stage[15]" 3 16, 3 16 0, S_0x55555ed2a650;
 .timescale 0 0;
P_0x55555eda2e70 .param/l "i" 1 3 16, +C4<01111>;
L_0x55555edb8d90 .functor XOR 1, L_0x55555edb8870, L_0x55555edb8cf0, C4<0>, C4<0>;
L_0x55555edb9330 .functor XOR 1, L_0x55555edb8d90, L_0x55555edb8ea0, C4<0>, C4<0>;
L_0x55555edb99d0 .functor AND 1, L_0x55555edb9490, L_0x55555edb9530, C4<1>, C4<1>;
L_0x55555edba4e0 .functor XOR 1, L_0x55555edb9f90, L_0x55555edba440, C4<0>, C4<0>;
L_0x55555edba5f0 .functor AND 1, L_0x55555edb9ae0, L_0x55555edba4e0, C4<1>, C4<1>;
L_0x55555edba700 .functor OR 1, L_0x55555edb99d0, L_0x55555edba5f0, C4<0>, C4<0>;
v0x55555eda2f50_0 .net *"_ivl_0", 0 0, L_0x55555edb8870;  1 drivers
v0x55555eda3030_0 .net *"_ivl_1", 0 0, L_0x55555edb8cf0;  1 drivers
v0x55555eda3110_0 .net *"_ivl_11", 0 0, L_0x55555edb9ae0;  1 drivers
v0x55555eda31d0_0 .net *"_ivl_12", 0 0, L_0x55555edb9f90;  1 drivers
v0x55555eda32b0_0 .net *"_ivl_13", 0 0, L_0x55555edba440;  1 drivers
v0x55555eda33e0_0 .net *"_ivl_14", 0 0, L_0x55555edba4e0;  1 drivers
v0x55555eda34c0_0 .net *"_ivl_16", 0 0, L_0x55555edba5f0;  1 drivers
v0x55555eda35a0_0 .net *"_ivl_18", 0 0, L_0x55555edba700;  1 drivers
v0x55555eda3680_0 .net *"_ivl_2", 0 0, L_0x55555edb8d90;  1 drivers
v0x55555eda37f0_0 .net *"_ivl_4", 0 0, L_0x55555edb8ea0;  1 drivers
v0x55555eda38d0_0 .net *"_ivl_5", 0 0, L_0x55555edb9330;  1 drivers
v0x55555eda39b0_0 .net *"_ivl_7", 0 0, L_0x55555edb9490;  1 drivers
v0x55555eda3a90_0 .net *"_ivl_8", 0 0, L_0x55555edb9530;  1 drivers
v0x55555eda3b70_0 .net *"_ivl_9", 0 0, L_0x55555edb99d0;  1 drivers
    .scope S_0x55555ed2a4c0;
T_0 ;
    %vpi_call 2 19 "$dumpfile", "tb_adder_16bit.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555ed2a4c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55555ed2a4c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x55555eda4b60_0;
    %inv;
    %store/vec4 v0x55555eda4b60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555ed2a4c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4e10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555eda4e10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55555ed2a4c0;
T_3 ;
    %vpi_call 2 49 "$display", "=== Starting Testbench for adder_16bit ===" {0 0 0};
    %vpi_call 2 52 "$display", "=== Basic Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 59 "$display", "=== Carry Propagation Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 67 "$display", "=== Overflow Detection Test ===" {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 74 "$display", "=== Boundary Values Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 81 "$display", "=== Random Data Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555eda4ca0_0, 0, 32;
T_3.0 ; Top of for-loop
    %load/vec4 v0x55555eda4ca0_0;
    %cmpi/s 100, 0, 32;
	  %jmp/0xz T_3.1, 5;
    %vpi_func 2 83 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x55555eda4940_0, 0, 16;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x55555eda4a20_0, 0, 16;
    %vpi_func 2 85 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x55555eda4ac0_0, 0, 1;
    %delay 20000, 0;
T_3.2 ; for-loop step statement
    %load/vec4 v0x55555eda4ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555eda4ca0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ; for-loop exit label
    %vpi_call 2 90 "$display", "=== Testbench Finished ===" {0 0 0};
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55555ed2a4c0;
T_4 ;
    %vpi_call 2 96 "$monitor", "Time=%0t, a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b", $time, v0x55555eda4940_0, v0x55555eda4a20_0, v0x55555eda4ac0_0, v0x55555eda4eb0_0, v0x55555eda4c00_0, v0x55555eda4d40_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "file_workspace/testbenches/testbench_adder_16bit.v";
    "file_workspace/designs/adder_16bit.v";
