
OPTIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f784  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000175c  0800f924  0800f924  00010924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011080  08011080  000135b8  2**0
                  CONTENTS
  4 .ARM          00000008  08011080  08011080  00012080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011088  08011088  000135b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011088  08011088  00012088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801108c  0801108c  0001208c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005b8  20000000  08011090  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000040c4  200005b8  08011648  000135b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000467c  08011648  0001367c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000135b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000242f0  00000000  00000000  000135e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d2b  00000000  00000000  000378d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d30  00000000  00000000  0003d608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000165f  00000000  00000000  0003f338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8b0  00000000  00000000  00040997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028953  00000000  00000000  0005d247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e5b4  00000000  00000000  00085b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012414e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000806c  00000000  00000000  00124194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0012c200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005b8 	.word	0x200005b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f90c 	.word	0x0800f90c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005bc 	.word	0x200005bc
 80001dc:	0800f90c 	.word	0x0800f90c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <int_to_str>:
  * @brief  Convert an Integer to a string
  * @param  p_str: The string output pointer
  * @param  intnum: The integer to be converted
  * @retval None
  */
void int_to_str(uint8_t* p_str, uint32_t intNum) {
 8000580:	b480      	push	{r7}
 8000582:	b087      	sub	sp, #28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]
	uint32_t i = 0, divider = 1000000000,pos = 0, status = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
 800058e:	4b21      	ldr	r3, [pc, #132]	@ (8000614 <int_to_str+0x94>)
 8000590:	613b      	str	r3, [r7, #16]
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
 8000596:	2300      	movs	r3, #0
 8000598:	60bb      	str	r3, [r7, #8]

	for (i = 0;i < 10;i++) {
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	e02e      	b.n	80005fe <int_to_str+0x7e>
		p_str[pos++] = (intNum/divider) + 48;
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	693b      	ldr	r3, [r7, #16]
 80005a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	1c59      	adds	r1, r3, #1
 80005ae:	60f9      	str	r1, [r7, #12]
 80005b0:	6879      	ldr	r1, [r7, #4]
 80005b2:	440b      	add	r3, r1
 80005b4:	3230      	adds	r2, #48	@ 0x30
 80005b6:	b2d2      	uxtb	r2, r2
 80005b8:	701a      	strb	r2, [r3, #0]
		intNum %= divider;
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	693a      	ldr	r2, [r7, #16]
 80005be:	fbb3 f2f2 	udiv	r2, r3, r2
 80005c2:	6939      	ldr	r1, [r7, #16]
 80005c4:	fb01 f202 	mul.w	r2, r1, r2
 80005c8:	1a9b      	subs	r3, r3, r2
 80005ca:	603b      	str	r3, [r7, #0]
		divider /= 10;
 80005cc:	693b      	ldr	r3, [r7, #16]
 80005ce:	4a12      	ldr	r2, [pc, #72]	@ (8000618 <int_to_str+0x98>)
 80005d0:	fba2 2303 	umull	r2, r3, r2, r3
 80005d4:	08db      	lsrs	r3, r3, #3
 80005d6:	613b      	str	r3, [r7, #16]
		if ((p_str[pos-1] == '0') || (status == 0)) {
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	3b01      	subs	r3, #1
 80005dc:	687a      	ldr	r2, [r7, #4]
 80005de:	4413      	add	r3, r2
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b30      	cmp	r3, #48	@ 0x30
 80005e4:	d002      	beq.n	80005ec <int_to_str+0x6c>
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d102      	bne.n	80005f2 <int_to_str+0x72>
			pos = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	e002      	b.n	80005f8 <int_to_str+0x78>
		}
		else {
			status++;
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	3301      	adds	r3, #1
 80005f6:	60bb      	str	r3, [r7, #8]
	for (i = 0;i < 10;i++) {
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	2b09      	cmp	r3, #9
 8000602:	d9cd      	bls.n	80005a0 <int_to_str+0x20>
		}
	}
}
 8000604:	bf00      	nop
 8000606:	bf00      	nop
 8000608:	371c      	adds	r7, #28
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	3b9aca00 	.word	0x3b9aca00
 8000618:	cccccccd 	.word	0xcccccccd

0800061c <str_to_int>:
  * @param  p_intnum: The integer value
  * @retval 1: Correct
  *         0: Error
  */

uint32_t str_to_int(uint8_t *p_inputStr, uint32_t* p_intNum) {
 800061c:	b480      	push	{r7}
 800061e:	b087      	sub	sp, #28
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
	uint32_t i = 0, res = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	617b      	str	r3, [r7, #20]
 800062a:	2300      	movs	r3, #0
 800062c:	613b      	str	r3, [r7, #16]
	  uint32_t val = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	60fb      	str	r3, [r7, #12]

	  if ((p_inputStr[0] == '0') && ((p_inputStr[1] == 'x') || (p_inputStr[1] == 'X')))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b30      	cmp	r3, #48	@ 0x30
 8000638:	f040 80d7 	bne.w	80007ea <str_to_int+0x1ce>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3301      	adds	r3, #1
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b78      	cmp	r3, #120	@ 0x78
 8000644:	d005      	beq.n	8000652 <str_to_int+0x36>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	3301      	adds	r3, #1
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b58      	cmp	r3, #88	@ 0x58
 800064e:	f040 80cc 	bne.w	80007ea <str_to_int+0x1ce>
	  {
	    i = 2;
 8000652:	2302      	movs	r3, #2
 8000654:	617b      	str	r3, [r7, #20]
	    while ( ( i < 11 ) && ( p_inputStr[i] != '\0' ) )
 8000656:	e057      	b.n	8000708 <str_to_int+0xec>
	    {
	      if (IS_VALID_HEX(p_inputStr[i]))
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	4413      	add	r3, r2
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b40      	cmp	r3, #64	@ 0x40
 8000662:	d905      	bls.n	8000670 <str_to_int+0x54>
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	4413      	add	r3, r2
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b46      	cmp	r3, #70	@ 0x46
 800066e:	d917      	bls.n	80006a0 <str_to_int+0x84>
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b60      	cmp	r3, #96	@ 0x60
 800067a:	d905      	bls.n	8000688 <str_to_int+0x6c>
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	4413      	add	r3, r2
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b66      	cmp	r3, #102	@ 0x66
 8000686:	d90b      	bls.n	80006a0 <str_to_int+0x84>
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	4413      	add	r3, r2
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b2f      	cmp	r3, #47	@ 0x2f
 8000692:	d936      	bls.n	8000702 <str_to_int+0xe6>
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	4413      	add	r3, r2
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b39      	cmp	r3, #57	@ 0x39
 800069e:	d830      	bhi.n	8000702 <str_to_int+0xe6>
	      {
	        val = (val << 4) + CONVERTHEX(p_inputStr[i]);
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	011b      	lsls	r3, r3, #4
 80006a4:	6879      	ldr	r1, [r7, #4]
 80006a6:	697a      	ldr	r2, [r7, #20]
 80006a8:	440a      	add	r2, r1
 80006aa:	7812      	ldrb	r2, [r2, #0]
 80006ac:	2a2f      	cmp	r2, #47	@ 0x2f
 80006ae:	d90b      	bls.n	80006c8 <str_to_int+0xac>
 80006b0:	6879      	ldr	r1, [r7, #4]
 80006b2:	697a      	ldr	r2, [r7, #20]
 80006b4:	440a      	add	r2, r1
 80006b6:	7812      	ldrb	r2, [r2, #0]
 80006b8:	2a39      	cmp	r2, #57	@ 0x39
 80006ba:	d805      	bhi.n	80006c8 <str_to_int+0xac>
 80006bc:	6879      	ldr	r1, [r7, #4]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	440a      	add	r2, r1
 80006c2:	7812      	ldrb	r2, [r2, #0]
 80006c4:	3a30      	subs	r2, #48	@ 0x30
 80006c6:	e016      	b.n	80006f6 <str_to_int+0xda>
 80006c8:	6879      	ldr	r1, [r7, #4]
 80006ca:	697a      	ldr	r2, [r7, #20]
 80006cc:	440a      	add	r2, r1
 80006ce:	7812      	ldrb	r2, [r2, #0]
 80006d0:	2a40      	cmp	r2, #64	@ 0x40
 80006d2:	d90b      	bls.n	80006ec <str_to_int+0xd0>
 80006d4:	6879      	ldr	r1, [r7, #4]
 80006d6:	697a      	ldr	r2, [r7, #20]
 80006d8:	440a      	add	r2, r1
 80006da:	7812      	ldrb	r2, [r2, #0]
 80006dc:	2a46      	cmp	r2, #70	@ 0x46
 80006de:	d805      	bhi.n	80006ec <str_to_int+0xd0>
 80006e0:	6879      	ldr	r1, [r7, #4]
 80006e2:	697a      	ldr	r2, [r7, #20]
 80006e4:	440a      	add	r2, r1
 80006e6:	7812      	ldrb	r2, [r2, #0]
 80006e8:	3a37      	subs	r2, #55	@ 0x37
 80006ea:	e004      	b.n	80006f6 <str_to_int+0xda>
 80006ec:	6879      	ldr	r1, [r7, #4]
 80006ee:	697a      	ldr	r2, [r7, #20]
 80006f0:	440a      	add	r2, r1
 80006f2:	7812      	ldrb	r2, [r2, #0]
 80006f4:	3a57      	subs	r2, #87	@ 0x57
 80006f6:	4413      	add	r3, r2
 80006f8:	60fb      	str	r3, [r7, #12]
	      {
	        /* Return 0, Invalid input */
	        res = 0;
	        break;
	      }
	      i++;
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	3301      	adds	r3, #1
 80006fe:	617b      	str	r3, [r7, #20]
 8000700:	e002      	b.n	8000708 <str_to_int+0xec>
	        res = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
	        break;
 8000706:	e008      	b.n	800071a <str_to_int+0xfe>
	    while ( ( i < 11 ) && ( p_inputStr[i] != '\0' ) )
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b0a      	cmp	r3, #10
 800070c:	d805      	bhi.n	800071a <str_to_int+0xfe>
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	4413      	add	r3, r2
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d19e      	bne.n	8000658 <str_to_int+0x3c>
	    }

	    /* valid result */
	    if (p_inputStr[i] == '\0')
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	4413      	add	r3, r2
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d167      	bne.n	80007f6 <str_to_int+0x1da>
	    {
	      *p_intNum= val;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	68fa      	ldr	r2, [r7, #12]
 800072a:	601a      	str	r2, [r3, #0]
	      res = 1;
 800072c:	2301      	movs	r3, #1
 800072e:	613b      	str	r3, [r7, #16]
	    if (p_inputStr[i] == '\0')
 8000730:	e061      	b.n	80007f6 <str_to_int+0x1da>
	  }
	  else /* max 10-digit decimal input */
	  {
	    while ( ( i < 11 ) && ( res != 1 ) )
	    {
	      if (p_inputStr[i] == '\0')
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	4413      	add	r3, r2
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d105      	bne.n	800074a <str_to_int+0x12e>
	      {
	        *p_intNum = val;
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	68fa      	ldr	r2, [r7, #12]
 8000742:	601a      	str	r2, [r3, #0]
	        /* return 1 */
	        res = 1;
 8000744:	2301      	movs	r3, #1
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	e04c      	b.n	80007e4 <str_to_int+0x1c8>
	      }
	      else if (((p_inputStr[i] == 'k') || (p_inputStr[i] == 'K')) && (i > 0))
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	4413      	add	r3, r2
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	2b6b      	cmp	r3, #107	@ 0x6b
 8000754:	d005      	beq.n	8000762 <str_to_int+0x146>
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	4413      	add	r3, r2
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b4b      	cmp	r3, #75	@ 0x4b
 8000760:	d10b      	bne.n	800077a <str_to_int+0x15e>
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d008      	beq.n	800077a <str_to_int+0x15e>
	      {
	        val = val << 10;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	029b      	lsls	r3, r3, #10
 800076c:	60fb      	str	r3, [r7, #12]
	        *p_intNum = val;
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	601a      	str	r2, [r3, #0]
	        res = 1;
 8000774:	2301      	movs	r3, #1
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	e034      	b.n	80007e4 <str_to_int+0x1c8>
	      }
	      else if (((p_inputStr[i] == 'm') || (p_inputStr[i] == 'M')) && (i > 0))
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	4413      	add	r3, r2
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b6d      	cmp	r3, #109	@ 0x6d
 8000784:	d005      	beq.n	8000792 <str_to_int+0x176>
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	4413      	add	r3, r2
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	2b4d      	cmp	r3, #77	@ 0x4d
 8000790:	d10b      	bne.n	80007aa <str_to_int+0x18e>
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d008      	beq.n	80007aa <str_to_int+0x18e>
	      {
	        val = val << 20;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	051b      	lsls	r3, r3, #20
 800079c:	60fb      	str	r3, [r7, #12]
	        *p_intNum = val;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	601a      	str	r2, [r3, #0]
	        res = 1;
 80007a4:	2301      	movs	r3, #1
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	e01c      	b.n	80007e4 <str_to_int+0x1c8>
	      }
	      else if (ISVALIDDEC(p_inputStr[i]))
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	4413      	add	r3, r2
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80007b4:	d913      	bls.n	80007de <str_to_int+0x1c2>
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	4413      	add	r3, r2
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2b39      	cmp	r3, #57	@ 0x39
 80007c0:	d80d      	bhi.n	80007de <str_to_int+0x1c2>
	      {
	        val = val * 10 + CONVERTDEC(p_inputStr[i]);
 80007c2:	68fa      	ldr	r2, [r7, #12]
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	4619      	mov	r1, r3
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	4413      	add	r3, r2
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	440b      	add	r3, r1
 80007d8:	3b30      	subs	r3, #48	@ 0x30
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	e002      	b.n	80007e4 <str_to_int+0x1c8>
	      }
	      else
	      {
	        /* return 0, Invalid input */
	        res = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
	        break;
 80007e2:	e008      	b.n	80007f6 <str_to_int+0x1da>
	      }
	      i++;
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	3301      	adds	r3, #1
 80007e8:	617b      	str	r3, [r7, #20]
	    while ( ( i < 11 ) && ( res != 1 ) )
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	2b0a      	cmp	r3, #10
 80007ee:	d802      	bhi.n	80007f6 <str_to_int+0x1da>
 80007f0:	693b      	ldr	r3, [r7, #16]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d19d      	bne.n	8000732 <str_to_int+0x116>
	    }
	  }

	  return res;
 80007f6:	693b      	ldr	r3, [r7, #16]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	371c      	adds	r7, #28
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <serial_put_string>:
  * @brief  Print a string on the HyperTerminal
  * @param  p_string: The string to be printed
  * @retval None
  */

void serial_put_string(uint8_t* p_string) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	 uint16_t length = 0;
 800080c:	2300      	movs	r3, #0
 800080e:	81fb      	strh	r3, [r7, #14]

	  while (p_string[length] != '\0')
 8000810:	e002      	b.n	8000818 <serial_put_string+0x14>
	  {
	    length++;
 8000812:	89fb      	ldrh	r3, [r7, #14]
 8000814:	3301      	adds	r3, #1
 8000816:	81fb      	strh	r3, [r7, #14]
	  while (p_string[length] != '\0')
 8000818:	89fb      	ldrh	r3, [r7, #14]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d1f6      	bne.n	8000812 <serial_put_string+0xe>
	  }
	  HAL_UART_Transmit(&UartHandle, p_string, length, TX_TIMEOUT);
 8000824:	89fa      	ldrh	r2, [r7, #14]
 8000826:	2364      	movs	r3, #100	@ 0x64
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	4803      	ldr	r0, [pc, #12]	@ (8000838 <serial_put_string+0x34>)
 800082c:	f00c fe68 	bl	800d500 <HAL_UART_Transmit>
}
 8000830:	bf00      	nop
 8000832:	3710      	adds	r7, #16
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000678 	.word	0x20000678

0800083c <serial_put_byte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */

HAL_StatusTypeDef serial_put_byte(uint8_t param) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	/* May be timeouted... */
	  if ( UartHandle.gState == HAL_UART_STATE_TIMEOUT )
 8000846:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <serial_put_byte+0x34>)
 8000848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800084c:	b2db      	uxtb	r3, r3
 800084e:	2ba0      	cmp	r3, #160	@ 0xa0
 8000850:	d103      	bne.n	800085a <serial_put_byte+0x1e>
	  {
	    UartHandle.gState = HAL_UART_STATE_READY;
 8000852:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <serial_put_byte+0x34>)
 8000854:	2220      	movs	r2, #32
 8000856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	  }
	  return HAL_UART_Transmit(&UartHandle, &param, 1, TX_TIMEOUT);
 800085a:	1df9      	adds	r1, r7, #7
 800085c:	2364      	movs	r3, #100	@ 0x64
 800085e:	2201      	movs	r2, #1
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <serial_put_byte+0x34>)
 8000862:	f00c fe4d 	bl	800d500 <HAL_UART_Transmit>
 8000866:	4603      	mov	r3, r0
}
 8000868:	4618      	mov	r0, r3
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000678 	.word	0x20000678

08000874 <get_sector>:
#include "ymodem/flash_if.h"



uint32_t get_sector(uint32_t Address)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  if (Address < 0x08004000) return FLASH_SECTOR_0;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <get_sector+0x78>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d201      	bcs.n	8000888 <get_sector+0x14>
 8000884:	2300      	movs	r3, #0
 8000886:	e02a      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08008000) return FLASH_SECTOR_1;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <get_sector+0x7c>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d201      	bcs.n	8000894 <get_sector+0x20>
 8000890:	2301      	movs	r3, #1
 8000892:	e024      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x0800C000) return FLASH_SECTOR_2;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	4a17      	ldr	r2, [pc, #92]	@ (80008f4 <get_sector+0x80>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d201      	bcs.n	80008a0 <get_sector+0x2c>
 800089c:	2302      	movs	r3, #2
 800089e:	e01e      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08010000) return FLASH_SECTOR_3;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a15      	ldr	r2, [pc, #84]	@ (80008f8 <get_sector+0x84>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d801      	bhi.n	80008ac <get_sector+0x38>
 80008a8:	2303      	movs	r3, #3
 80008aa:	e018      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08020000) return FLASH_SECTOR_4;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4a13      	ldr	r2, [pc, #76]	@ (80008fc <get_sector+0x88>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d801      	bhi.n	80008b8 <get_sector+0x44>
 80008b4:	2304      	movs	r3, #4
 80008b6:	e012      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08040000) return FLASH_SECTOR_5;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <get_sector+0x8c>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d801      	bhi.n	80008c4 <get_sector+0x50>
 80008c0:	2305      	movs	r3, #5
 80008c2:	e00c      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08060000) return FLASH_SECTOR_6;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000904 <get_sector+0x90>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d801      	bhi.n	80008d0 <get_sector+0x5c>
 80008cc:	2306      	movs	r3, #6
 80008ce:	e006      	b.n	80008de <get_sector+0x6a>
  else if (Address < 0x08080000) return FLASH_SECTOR_7;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a0d      	ldr	r2, [pc, #52]	@ (8000908 <get_sector+0x94>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d801      	bhi.n	80008dc <get_sector+0x68>
 80008d8:	2307      	movs	r3, #7
 80008da:	e000      	b.n	80008de <get_sector+0x6a>
  else return FLASH_SECTOR_7; // fallback
 80008dc:	2307      	movs	r3, #7
}
 80008de:	4618      	mov	r0, r3
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	08004000 	.word	0x08004000
 80008f0:	08008000 	.word	0x08008000
 80008f4:	0800c000 	.word	0x0800c000
 80008f8:	0800ffff 	.word	0x0800ffff
 80008fc:	0801ffff 	.word	0x0801ffff
 8000900:	0803ffff 	.word	0x0803ffff
 8000904:	0805ffff 	.word	0x0805ffff
 8000908:	0807ffff 	.word	0x0807ffff

0800090c <FLASH_IF_init>:
/**
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_IF_init(void) {
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
/* Unlocking hte program memroy*/
	 __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |
 8000910:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <FLASH_IF_init+0x14>)
 8000912:	2293      	movs	r2, #147	@ 0x93
 8000914:	60da      	str	r2, [r3, #12]
	                         FLASH_FLAG_PGSERR);


}
 8000916:	bf00      	nop
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	40023c00 	.word	0x40023c00

08000924 <FLASH_IF_erase>:
  * @param  start: start of user flash area
  * @retval FLASHIF_OK : user flash area successfully erased
  *         FLASHIF_ERASEKO : error occurred
  */

uint32_t FLASH_IF_erase(uint32_t StartSector) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b096      	sub	sp, #88	@ 0x58
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef desc;
	uint32_t result = FLASHIF_OK;
 800092c:	2300      	movs	r3, #0
 800092e:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t sectorError;
	uint32_t userStartSector;

	  /* Unlock the Flash to enable the flash control register access *************/

	if (HAL_FLASH_Unlock() != HAL_OK) {
 8000930:	f008 f88a 	bl	8008a48 <HAL_FLASH_Unlock>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d004      	beq.n	8000944 <FLASH_IF_erase+0x20>
		serial_put_string((uint8_t*)"Erase failed at unlock itself 1");
 800093a:	481c      	ldr	r0, [pc, #112]	@ (80009ac <FLASH_IF_erase+0x88>)
 800093c:	f7ff ff62 	bl	8000804 <serial_put_string>
		result = FLASHIF_ERASEKO;
 8000940:	2301      	movs	r3, #1
 8000942:	657b      	str	r3, [r7, #84]	@ 0x54
	}
	FLASH_IF_init();
 8000944:	f7ff ffe2 	bl	800090c <FLASH_IF_init>


	desc.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000948:	2300      	movs	r3, #0
 800094a:	643b      	str	r3, [r7, #64]	@ 0x40
	desc.Sector = get_sector(StartSector);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f7ff ff91 	bl	8000874 <get_sector>
 8000952:	4603      	mov	r3, r0
 8000954:	64bb      	str	r3, [r7, #72]	@ 0x48
	desc.NbSectors = 3;
 8000956:	2303      	movs	r3, #3
 8000958:	64fb      	str	r3, [r7, #76]	@ 0x4c
	desc.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800095a:	2302      	movs	r3, #2
 800095c:	653b      	str	r3, [r7, #80]	@ 0x50

	if (StartSector < USER_FLASH_END_ADDRESS) {
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a13      	ldr	r2, [pc, #76]	@ (80009b0 <FLASH_IF_erase+0x8c>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d219      	bcs.n	800099a <FLASH_IF_erase+0x76>
		if (HAL_FLASHEx_Erase(&desc, &sectorError) != HAL_OK) {
 8000966:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800096a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800096e:	4611      	mov	r1, r2
 8000970:	4618      	mov	r0, r3
 8000972:	f008 fa1b 	bl	8008dac <HAL_FLASHEx_Erase>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d010      	beq.n	800099e <FLASH_IF_erase+0x7a>
			char msg[50];
			sprintf(msg, "Erase failed at sector: %lu\n", sectorError);
 800097c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800097e:	f107 0308 	add.w	r3, r7, #8
 8000982:	490c      	ldr	r1, [pc, #48]	@ (80009b4 <FLASH_IF_erase+0x90>)
 8000984:	4618      	mov	r0, r3
 8000986:	f00d feeb 	bl	800e760 <siprintf>
			serial_put_string((uint8_t*)msg);
 800098a:	f107 0308 	add.w	r3, r7, #8
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff ff38 	bl	8000804 <serial_put_string>
			result = FLASHIF_ERASEKO;
 8000994:	2301      	movs	r3, #1
 8000996:	657b      	str	r3, [r7, #84]	@ 0x54
 8000998:	e001      	b.n	800099e <FLASH_IF_erase+0x7a>
		}


	}
	else result = FLASHIF_ERASEKO;
 800099a:	2301      	movs	r3, #1
 800099c:	657b      	str	r3, [r7, #84]	@ 0x54
	HAL_FLASH_Lock();
 800099e:	f008 f875 	bl	8008a8c <HAL_FLASH_Lock>
	return result;
 80009a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3758      	adds	r7, #88	@ 0x58
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	0800f924 	.word	0x0800f924
 80009b0:	0807ffff 	.word	0x0807ffff
 80009b4:	0800f944 	.word	0x0800f944

080009b8 <FLASH_IF_disable_all_protection>:


void FLASH_IF_disable_all_protection(void) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b088      	sub	sp, #32
 80009bc:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 80009be:	f008 f843 	bl	8008a48 <HAL_FLASH_Unlock>
    HAL_FLASH_OB_Unlock();
 80009c2:	f008 f873 	bl	8008aac <HAL_FLASH_OB_Unlock>

    FLASH_OBProgramInitTypeDef OBInit;
    HAL_FLASHEx_OBGetConfig(&OBInit);
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	4618      	mov	r0, r3
 80009ca:	f008 facb 	bl	8008f64 <HAL_FLASHEx_OBGetConfig>

    // Set RDP to Level 0 (no protection)
    OBInit.OptionType = OPTIONBYTE_RDP | OPTIONBYTE_WRP;
 80009ce:	2303      	movs	r3, #3
 80009d0:	607b      	str	r3, [r7, #4]
    OBInit.RDPLevel = OB_RDP_LEVEL_0;
 80009d2:	23aa      	movs	r3, #170	@ 0xaa
 80009d4:	617b      	str	r3, [r7, #20]
    OBInit.WRPSector = 0xFFF; // All sectors
 80009d6:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80009da:	60fb      	str	r3, [r7, #12]
    OBInit.Banks = FLASH_BANK_1;
 80009dc:	2301      	movs	r3, #1
 80009de:	613b      	str	r3, [r7, #16]
    OBInit.WRPState = OB_WRPSTATE_DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	60bb      	str	r3, [r7, #8]

    if (HAL_FLASHEx_OBProgram(&OBInit) != HAL_OK) {
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	4618      	mov	r0, r3
 80009e8:	f008 fa4e 	bl	8008e88 <HAL_FLASHEx_OBProgram>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d002      	beq.n	80009f8 <FLASH_IF_disable_all_protection+0x40>
        serial_put_string("Option byte programming failed!");
 80009f2:	4808      	ldr	r0, [pc, #32]	@ (8000a14 <FLASH_IF_disable_all_protection+0x5c>)
 80009f4:	f7ff ff06 	bl	8000804 <serial_put_string>
    }

    // Launch Option Bytes programming
    if (HAL_FLASH_OB_Launch() != HAL_OK) {
 80009f8:	f008 f884 	bl	8008b04 <HAL_FLASH_OB_Launch>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d002      	beq.n	8000a08 <FLASH_IF_disable_all_protection+0x50>
    	serial_put_string((uint8_t*)"OB launch failed!");
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <FLASH_IF_disable_all_protection+0x60>)
 8000a04:	f7ff fefe 	bl	8000804 <serial_put_string>
    }

    HAL_FLASH_OB_Lock();
 8000a08:	f008 f86c 	bl	8008ae4 <HAL_FLASH_OB_Lock>
}
 8000a0c:	bf00      	nop
 8000a0e:	3720      	adds	r7, #32
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	0800f964 	.word	0x0800f964
 8000a18:	0800f984 	.word	0x0800f984

08000a1c <FLASH_IF_write>:
  * @retval uint32_t 0: Data successfully written to Flash memory
  *         1: Error occurred while writing data in Flash memory
  *         2: Written Data in flash memory is different from expected one
  */

uint32_t FLASH_IF_write(uint32_t destination, uint32_t* p_source, uint32_t length) {
 8000a1c:	b5b0      	push	{r4, r5, r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	60f8      	str	r0, [r7, #12]
 8000a24:	60b9      	str	r1, [r7, #8]
 8000a26:	607a      	str	r2, [r7, #4]
	uint32_t status = FLASHIF_OK;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]
	uint32_t i = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock();
 8000a30:	f008 f80a 	bl	8008a48 <HAL_FLASH_Unlock>

	for (i = 0; (i < length) && (destination <= USER_FLASH_END_ADDRESS - 4); i++) {
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	e026      	b.n	8000a88 <FLASH_IF_write+0x6c>
	        /* Word programming (32-bit) */
	        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, destination, *(p_source + i)) == HAL_OK) {
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	4413      	add	r3, r2
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2200      	movs	r2, #0
 8000a46:	461c      	mov	r4, r3
 8000a48:	4615      	mov	r5, r2
 8000a4a:	4622      	mov	r2, r4
 8000a4c:	462b      	mov	r3, r5
 8000a4e:	68f9      	ldr	r1, [r7, #12]
 8000a50:	2002      	movs	r0, #2
 8000a52:	f007 ffa7 	bl	80089a4 <HAL_FLASH_Program>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d10f      	bne.n	8000a7c <FLASH_IF_write+0x60>
	            /* Check the written value */
	            if (*(uint32_t*)destination != *(p_source + i)) {
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	68b9      	ldr	r1, [r7, #8]
 8000a66:	440b      	add	r3, r1
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d002      	beq.n	8000a74 <FLASH_IF_write+0x58>
	                status = FLASHIF_WRITINGCTRL_ERROR;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	617b      	str	r3, [r7, #20]
	                break;
 8000a72:	e011      	b.n	8000a98 <FLASH_IF_write+0x7c>
	            }
	            destination += 4; // Move to next word
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	3304      	adds	r3, #4
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	e002      	b.n	8000a82 <FLASH_IF_write+0x66>
	        } else {
	            status = FLASHIF_WRITING_ERROR;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	617b      	str	r3, [r7, #20]
	            break;
 8000a80:	e00a      	b.n	8000a98 <FLASH_IF_write+0x7c>
	for (i = 0; (i < length) && (destination <= USER_FLASH_END_ADDRESS - 4); i++) {
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	3301      	adds	r3, #1
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d203      	bcs.n	8000a98 <FLASH_IF_write+0x7c>
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4a05      	ldr	r2, [pc, #20]	@ (8000aa8 <FLASH_IF_write+0x8c>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d9d0      	bls.n	8000a3a <FLASH_IF_write+0x1e>
	        }
	    }
	HAL_FLASH_Lock();
 8000a98:	f007 fff8 	bl	8008a8c <HAL_FLASH_Lock>

	return status;
 8000a9c:	697b      	ldr	r3, [r7, #20]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bdb0      	pop	{r4, r5, r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	0807fffb 	.word	0x0807fffb

08000aac <FLASH_IF_get_write_protection_status>:
  * @param  None
  * @retval If a sector in application area is write-protected returned value is a combination
            of the possible values : FLASHIF_PROTECTION_WRPENABLED, FLASHIF_PROTECTION_PCROPENABLED, ...
  *         If no sector is write-protected FLASHIF_PROTECTION_NONE is returned.
  */
uint32_t FLASH_IF_get_write_protection_status(void) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef config;
	uint32_t protected = FLASHIF_PROTECTION_NONE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
	 /* Get the current configuration */
	HAL_FLASHEx_OBGetConfig(&config);
 8000ab6:	463b      	mov	r3, r7
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f008 fa53 	bl	8008f64 <HAL_FLASHEx_OBGetConfig>

	 /* Get pages already write protected ****************************************/
	 /* Check if write protection is enabled for any sectors */
	if ((config.WRPState == OB_WRPSTATE_ENABLE) && (config.WRPSector & FLASH_SECTOR_TO_BE_PROTECTED)) {
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d106      	bne.n	8000ad2 <FLASH_IF_get_write_protection_status+0x26>
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <FLASH_IF_get_write_protection_status+0x26>
		protected = FLASHIF_PROTECTION_WRPENABLED;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61fb      	str	r3, [r7, #28]
	}
	return protected;
 8000ad2:	69fb      	ldr	r3, [r7, #28]

}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3720      	adds	r7, #32
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <FLASH_IF_write_protection_config>:
  * @param  protectionstate : FLASHIF_WRP_DISABLE or FLASHIF_WRP_ENABLE the protection
  * @retval uint32_t FLASHIF_OK if change is applied.
  */

uint32_t FLASH_IF_write_protection_config(uint32_t protectionState)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	@ 0x28
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    FLASH_OBProgramInitTypeDef config;
    HAL_StatusTypeDef status;

    // Unlock the Flash to enable the flash control register access
    if (HAL_FLASH_Unlock() != HAL_OK) {
 8000ae4:	f007 ffb0 	bl	8008a48 <HAL_FLASH_Unlock>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d004      	beq.n	8000af8 <FLASH_IF_write_protection_config+0x1c>
        serial_put_string((uint8_t *)"Error: Failed to unlock Flash control register\r\n");
 8000aee:	4827      	ldr	r0, [pc, #156]	@ (8000b8c <FLASH_IF_write_protection_config+0xb0>)
 8000af0:	f7ff fe88 	bl	8000804 <serial_put_string>
        return FLASHIF_PROTECTION_ERROR;
 8000af4:	2304      	movs	r3, #4
 8000af6:	e045      	b.n	8000b84 <FLASH_IF_write_protection_config+0xa8>
    }

    // Unlock the Option Bytes
    if (HAL_FLASH_OB_Unlock() != HAL_OK) {
 8000af8:	f007 ffd8 	bl	8008aac <HAL_FLASH_OB_Unlock>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d006      	beq.n	8000b10 <FLASH_IF_write_protection_config+0x34>
        serial_put_string((uint8_t *)"Error: Failed to unlock Option Bytes\r\n");
 8000b02:	4823      	ldr	r0, [pc, #140]	@ (8000b90 <FLASH_IF_write_protection_config+0xb4>)
 8000b04:	f7ff fe7e 	bl	8000804 <serial_put_string>
        HAL_FLASH_Lock(); // Lock flash back before returning
 8000b08:	f007 ffc0 	bl	8008a8c <HAL_FLASH_Lock>
        return FLASHIF_PROTECTION_ERROR;
 8000b0c:	2304      	movs	r3, #4
 8000b0e:	e039      	b.n	8000b84 <FLASH_IF_write_protection_config+0xa8>
    }

    // Prepare Option Bytes configuration
    config.OptionType = OPTIONBYTE_WRP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	60bb      	str	r3, [r7, #8]
    config.Banks = FLASH_BANK_1;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
    config.WRPSector = FLASH_SECTOR_TO_BE_PROTECTED;
 8000b18:	23e0      	movs	r3, #224	@ 0xe0
 8000b1a:	613b      	str	r3, [r7, #16]

    if (protectionState == FLASHIF_WRP_ENABLE) {
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d102      	bne.n	8000b28 <FLASH_IF_write_protection_config+0x4c>
        config.WRPState = OB_WRPSTATE_ENABLE;
 8000b22:	2301      	movs	r3, #1
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	e001      	b.n	8000b2c <FLASH_IF_write_protection_config+0x50>
    } else {
        config.WRPState = OB_WRPSTATE_DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
    }

    // Program the Option Bytes
    status = HAL_FLASHEx_OBProgram(&config);
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	4618      	mov	r0, r3
 8000b32:	f008 f9a9 	bl	8008e88 <HAL_FLASHEx_OBProgram>
 8000b36:	4603      	mov	r3, r0
 8000b38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8000b3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d008      	beq.n	8000b56 <FLASH_IF_write_protection_config+0x7a>
        serial_put_string((uint8_t *)"Error: Failed to program Option Bytes\r\n");
 8000b44:	4813      	ldr	r0, [pc, #76]	@ (8000b94 <FLASH_IF_write_protection_config+0xb8>)
 8000b46:	f7ff fe5d 	bl	8000804 <serial_put_string>
        HAL_FLASH_OB_Lock();
 8000b4a:	f007 ffcb 	bl	8008ae4 <HAL_FLASH_OB_Lock>
        HAL_FLASH_Lock();
 8000b4e:	f007 ff9d 	bl	8008a8c <HAL_FLASH_Lock>
        return FLASHIF_PROTECTION_ERROR;
 8000b52:	2304      	movs	r3, #4
 8000b54:	e016      	b.n	8000b84 <FLASH_IF_write_protection_config+0xa8>
    }

    // Launch Option Bytes loading (causes a system reset)
    status = HAL_FLASH_OB_Launch();
 8000b56:	f007 ffd5 	bl	8008b04 <HAL_FLASH_OB_Launch>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8000b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d008      	beq.n	8000b7a <FLASH_IF_write_protection_config+0x9e>
        serial_put_string((uint8_t *)"Error: Failed to launch Option Bytes reload\r\n");
 8000b68:	480b      	ldr	r0, [pc, #44]	@ (8000b98 <FLASH_IF_write_protection_config+0xbc>)
 8000b6a:	f7ff fe4b 	bl	8000804 <serial_put_string>
        HAL_FLASH_OB_Lock();
 8000b6e:	f007 ffb9 	bl	8008ae4 <HAL_FLASH_OB_Lock>
        HAL_FLASH_Lock();
 8000b72:	f007 ff8b 	bl	8008a8c <HAL_FLASH_Lock>
        return FLASHIF_PROTECTION_ERROR;
 8000b76:	2304      	movs	r3, #4
 8000b78:	e004      	b.n	8000b84 <FLASH_IF_write_protection_config+0xa8>
    }

    HAL_FLASH_OB_Lock();
 8000b7a:	f007 ffb3 	bl	8008ae4 <HAL_FLASH_OB_Lock>
    HAL_FLASH_Lock();
 8000b7e:	f007 ff85 	bl	8008a8c <HAL_FLASH_Lock>

    return FLASHIF_OK;
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3728      	adds	r7, #40	@ 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	0800f998 	.word	0x0800f998
 8000b90:	0800f9cc 	.word	0x0800f9cc
 8000b94:	0800f9f4 	.word	0x0800f9f4
 8000b98:	0800fa1c 	.word	0x0800fa1c

08000b9c <ifx_i2c_open>:
                                                          uint8_t slave_address,
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000ba4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000ba8:	81fb      	strh	r3, [r7, #14]

    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000bb0:	2b03      	cmp	r3, #3
 8000bb2:	d027      	beq.n	8000c04 <ifx_i2c_open+0x68>
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	605a      	str	r2, [r3, #4]
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f883 24be 	strb.w	r2, [r3, #1214]	@ 0x4be
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d818      	bhi.n	8000c02 <ifx_i2c_open+0x66>
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	22b1      	movs	r2, #177	@ 0xb1
 8000bd4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
            p_ctx->do_pal_init = TRUE;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f883 24bf 	strb.w	r2, [r3, #1215]	@ 0x4bf
            p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2201      	movs	r2, #1
 8000be4:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb

            api_status = ifx_i2c_init(p_ctx);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f000 f8f5 	bl	8000dd8 <ifx_i2c_init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	81fb      	strh	r3, [r7, #14]
            if (IFX_I2C_STACK_SUCCESS == api_status)
 8000bf2:	89fb      	ldrh	r3, [r7, #14]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d105      	bne.n	8000c04 <ifx_i2c_open+0x68>
            {
                p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
 8000c00:	e000      	b.n	8000c04 <ifx_i2c_open+0x68>
                break;
 8000c02:	bf00      	nop
            }
        }while(FALSE);
    }
    return (api_status);
 8000c04:	89fb      	ldrh	r3, [r7, #14]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <ifx_i2c_transceive>:
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b088      	sub	sp, #32
 8000c12:	af02      	add	r7, sp, #8
 8000c14:	60f8      	str	r0, [r7, #12]
 8000c16:	60b9      	str	r1, [r7, #8]
 8000c18:	603b      	str	r3, [r7, #0]
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000c1e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000c22:	82fb      	strh	r3, [r7, #22]
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d122      	bne.n	8000c74 <ifx_i2c_transceive+0x66>
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000c34:	2b03      	cmp	r3, #3
 8000c36:	d01d      	beq.n	8000c74 <ifx_i2c_transceive+0x66>
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	6a3a      	ldr	r2, [r7, #32]
 8000c44:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
        if (IFX_I2C_STACK_SUCCESS == api_status)
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
#else
        api_status = ifx_i2c_prl_transceive(p_ctx,
 8000c48:	88fa      	ldrh	r2, [r7, #6]
 8000c4a:	6a3b      	ldr	r3, [r7, #32]
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	68b9      	ldr	r1, [r7, #8]
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f001 fb5c 	bl	8002310 <ifx_i2c_prl_transceive>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	82fb      	strh	r3, [r7, #22]
                                         (uint8_t * )p_tx_data,
                                         tx_data_length,
                                         (uint8_t * )p_rx_buffer,
                                         p_rx_buffer_len);
#endif
        if ((IFX_I2C_STACK_SUCCESS == api_status) && (IFX_I2C_STACK_SUCCESS == p_ctx->close_state))
 8000c5c:	8afb      	ldrh	r3, [r7, #22]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d108      	bne.n	8000c74 <ifx_i2c_transceive+0x66>
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d103      	bne.n	8000c74 <ifx_i2c_transceive+0x66>
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2203      	movs	r2, #3
 8000c70:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        }
    }
    return (api_status);
 8000c74:	8afb      	ldrh	r3, [r7, #22]
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3718      	adds	r7, #24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <ifx_i2c_close>:


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000c88:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000c8c:	81fb      	strh	r3, [r7, #14]
    // Proceed, if not busy and in idle state
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000c94:	2b03      	cmp	r3, #3
 8000c96:	d02a      	beq.n	8000cee <ifx_i2c_close+0x6e>
    {
        api_status = IFX_I2C_STACK_SUCCESS;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	81fb      	strh	r3, [r7, #14]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000ca2:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 8000cae:	4912      	ldr	r1, [pc, #72]	@ (8000cf8 <ifx_i2c_close+0x78>)
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f001 faeb 	bl	800228c <ifx_i2c_prl_close>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_ERROR == api_status)
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000cc0:	d115      	bne.n	8000cee <ifx_i2c_close+0x6e>
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f006 f996 	bl	8006ffa <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f006 f931 	bl	8006f3c <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f006 f92b 	bl	8006f3c <pal_gpio_set_low>
            p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2204      	movs	r2, #4
 8000cea:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        p_ctx->state = IFX_I2C_STATE_UNINIT;
        p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
#endif

    }
    return (api_status);
 8000cee:	89fb      	ldrh	r3, [r7, #14]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	08000d65 	.word	0x08000d65

08000cfc <ifx_i2c_tl_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	461a      	mov	r2, r3
 8000d08:	460b      	mov	r3, r1
 8000d0a:	817b      	strh	r3, [r7, #10]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	813b      	strh	r3, [r7, #8]
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d008      	beq.n	8000d2c <ifx_i2c_tl_event_handler+0x30>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000d26:	8979      	ldrh	r1, [r7, #10]
 8000d28:	4610      	mov	r0, r2
 8000d2a:	4798      	blx	r3
    }
    p_ctx->close_state = event;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	897a      	ldrh	r2, [r7, #10]
 8000d30:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2204      	movs	r2, #4
 8000d38:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d107      	bne.n	8000d56 <ifx_i2c_tl_event_handler+0x5a>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            if (IFX_I2C_STACK_SUCCESS == event)
 8000d46:	897b      	ldrh	r3, [r7, #10]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d106      	bne.n	8000d5a <ifx_i2c_tl_event_handler+0x5e>
            {
                p_ctx->state = IFX_I2C_STATE_IDLE;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2202      	movs	r2, #2
 8000d50:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
            }
            break;
 8000d54:	e001      	b.n	8000d5a <ifx_i2c_tl_event_handler+0x5e>
        }
        default:
            break;
 8000d56:	bf00      	nop
 8000d58:	e000      	b.n	8000d5c <ifx_i2c_tl_event_handler+0x60>
            break;
 8000d5a:	bf00      	nop
    }
}
 8000d5c:	bf00      	nop
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <ifx_i2c_prl_close_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	460b      	mov	r3, r1
 8000d72:	817b      	strh	r3, [r7, #10]
 8000d74:	4613      	mov	r3, r2
 8000d76:	813b      	strh	r3, [r7, #8]
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2204      	movs	r2, #4
 8000d7c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d112      	bne.n	8000db0 <ifx_i2c_prl_close_event_handler+0x4c>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000d90:	4618      	mov	r0, r3
 8000d92:	f006 f932 	bl	8006ffa <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f006 f8cd 	bl	8006f3c <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000da8:	4618      	mov	r0, r3
 8000daa:	f006 f8c7 	bl	8006f3c <pal_gpio_set_low>
            break;
 8000dae:	e000      	b.n	8000db2 <ifx_i2c_prl_close_event_handler+0x4e>
        }
        default:
            break;
 8000db0:	bf00      	nop
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d008      	beq.n	8000dce <ifx_i2c_prl_close_event_handler+0x6a>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000dc8:	8979      	ldrh	r1, [r7, #10]
 8000dca:	4610      	mov	r0, r2
 8000dcc:	4798      	blx	r3
    }
}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <ifx_i2c_init>:
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;
 8000de0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000de4:	81fb      	strh	r3, [r7, #14]

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d004      	beq.n	8000dfa <ifx_i2c_init+0x22>
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d156      	bne.n	8000ea8 <ifx_i2c_init+0xd0>
    {
        switch (p_ifx_i2c_context->reset_state)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8000e00:	2bb3      	cmp	r3, #179	@ 0xb3
 8000e02:	d048      	beq.n	8000e96 <ifx_i2c_init+0xbe>
 8000e04:	2bb3      	cmp	r3, #179	@ 0xb3
 8000e06:	dc4d      	bgt.n	8000ea4 <ifx_i2c_init+0xcc>
 8000e08:	2bb1      	cmp	r3, #177	@ 0xb1
 8000e0a:	d002      	beq.n	8000e12 <ifx_i2c_init+0x3a>
 8000e0c:	2bb2      	cmp	r3, #178	@ 0xb2
 8000e0e:	d021      	beq.n	8000e54 <ifx_i2c_init+0x7c>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#endif
                break;
            }
            default:
                break;
 8000e10:	e048      	b.n	8000ea4 <ifx_i2c_init+0xcc>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d105      	bne.n	8000e28 <ifx_i2c_init+0x50>
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000e22:	4618      	mov	r0, r3
 8000e24:	f006 f88a 	bl	8006f3c <pal_gpio_set_low>
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f006 f884 	bl	8006f3c <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	22b2      	movs	r2, #178	@ 0xb2
 8000e38:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000e42:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	4923      	ldr	r1, [pc, #140]	@ (8000ed8 <ifx_i2c_init+0x100>)
 8000e4a:	f006 fac9 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	81fb      	strh	r3, [r7, #14]
                break;
 8000e52:	e028      	b.n	8000ea6 <ifx_i2c_init+0xce>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d105      	bne.n	8000e6a <ifx_i2c_init+0x92>
                    pal_gpio_set_high(p_ifx_i2c_context->p_slave_vdd_pin);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000e64:	4618      	mov	r0, r3
 8000e66:	f006 f859 	bl	8006f1c <pal_gpio_set_high>
                pal_gpio_set_high(p_ifx_i2c_context->p_slave_reset_pin);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000e70:	4618      	mov	r0, r3
 8000e72:	f006 f853 	bl	8006f1c <pal_gpio_set_high>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_INIT;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	22b3      	movs	r2, #179	@ 0xb3
 8000e7a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000e84:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	4913      	ldr	r1, [pc, #76]	@ (8000ed8 <ifx_i2c_init+0x100>)
 8000e8c:	f006 faa8 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000e90:	2300      	movs	r3, #0
 8000e92:	81fb      	strh	r3, [r7, #14]
                break;
 8000e94:	e007      	b.n	8000ea6 <ifx_i2c_init+0xce>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000e96:	4911      	ldr	r1, [pc, #68]	@ (8000edc <ifx_i2c_init+0x104>)
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f001 f9af 	bl	80021fc <ifx_i2c_prl_init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	81fb      	strh	r3, [r7, #14]
                break;
 8000ea2:	e000      	b.n	8000ea6 <ifx_i2c_init+0xce>
                break;
 8000ea4:	bf00      	nop
        switch (p_ifx_i2c_context->reset_state)
 8000ea6:	e009      	b.n	8000ebc <ifx_i2c_init+0xe4>
        }
    }
    //soft reset
    else
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000eb0:	490a      	ldr	r1, [pc, #40]	@ (8000edc <ifx_i2c_init+0x104>)
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f001 f9a2 	bl	80021fc <ifx_i2c_prl_init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	81fb      	strh	r3, [r7, #14]
#endif
    }
    if (api_status != IFX_I2C_STACK_SUCCESS)
 8000ebc:	89fb      	ldrh	r3, [r7, #14]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <ifx_i2c_init+0xf6>
    {
        ifx_i2c_tl_event_handler(p_ifx_i2c_context, api_status, 0, 0);
 8000ec2:	89f9      	ldrh	r1, [r7, #14]
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff ff17 	bl	8000cfc <ifx_i2c_tl_event_handler>
    }
    return (api_status);
 8000ece:	89fb      	ldrh	r3, [r7, #14]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	08000dd9 	.word	0x08000dd9
 8000edc:	08000cfd 	.word	0x08000cfd

08000ee0 <ifx_i2c_dl_init>:
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8000ef2:	4919      	ldr	r1, [pc, #100]	@ (8000f58 <ifx_i2c_dl_init+0x78>)
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f000 fc93 	bl	8001820 <ifx_i2c_pl_init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <ifx_i2c_dl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8000f00:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000f04:	e024      	b.n	8000f50 <ifx_i2c_dl_init+0x70>
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	683a      	ldr	r2, [r7, #0]
 8000f0a:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    p_ctx->dl.state = DL_STATE_IDLE;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2201      	movs	r2, #1
 8000f12:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2203      	movs	r2, #3
 8000f1a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2203      	movs	r2, #3
 8000f22:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 0;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    p_ctx->dl.error = 0;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f203 228e 	addw	r2, r3, #654	@ 0x28e
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

    return IFX_I2C_STACK_SUCCESS;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	08001361 	.word	0x08001361

08000f5c <ifx_i2c_dl_send_frame>:

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	807b      	strh	r3, [r7, #2]
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d102      	bne.n	8000f78 <ifx_i2c_dl_send_frame+0x1c>
 8000f72:	887b      	ldrh	r3, [r7, #2]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d102      	bne.n	8000f7e <ifx_i2c_dl_send_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 8000f78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000f7c:	e01a      	b.n	8000fb4 <ifx_i2c_dl_send_frame+0x58>
    }

    p_ctx->dl.state = DL_STATE_TX;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2202      	movs	r2, #2
 8000f82:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 0;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.tx_buffer_size = frame_len;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	887a      	ldrh	r2, [r7, #2]
 8000f9a:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	220a      	movs	r2, #10
 8000fa2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
 8000fa6:	8879      	ldrh	r1, [r7, #2]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	2200      	movs	r2, #0
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f000 f88b 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
 8000fb2:	4603      	mov	r3, r0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <ifx_i2c_dl_receive_frame>:

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    LOG_DL("[IFX-DL]: Start RX Frame\n");

    if (DL_STATE_IDLE != p_ctx->dl.state)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d002      	beq.n	8000fd4 <ifx_i2c_dl_receive_frame+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8000fce:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000fd2:	e019      	b.n	8001008 <ifx_i2c_dl_receive_frame+0x4c>
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 1;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8000fec:	f006 faa3 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a05      	ldr	r2, [pc, #20]	@ (8001010 <ifx_i2c_dl_receive_frame+0x54>)
 8000ffc:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 fc86 	bl	8001912 <ifx_i2c_pl_receive_frame>
 8001006:	4603      	mov	r3, r0
}
 8001008:	4618      	mov	r0, r3
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	0002bf20 	.word	0x0002bf20

08001014 <ifx_i2c_dl_calc_crc_byte>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc_byte(uint16_t seed, uint8_t byte)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	460a      	mov	r2, r1
 800101e:	80fb      	strh	r3, [r7, #6]
 8001020:	4613      	mov	r3, r2
 8001022:	717b      	strb	r3, [r7, #5]
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8001024:	797b      	ldrb	r3, [r7, #5]
 8001026:	b29a      	uxth	r2, r3
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	4053      	eors	r3, r2
 800102c:	b29b      	uxth	r3, r3
 800102e:	b2db      	uxtb	r3, r3
 8001030:	81fb      	strh	r3, [r7, #14]
    h2 = h1 & 0x0F;
 8001032:	89fb      	ldrh	r3, [r7, #14]
 8001034:	f003 030f 	and.w	r3, r3, #15
 8001038:	81bb      	strh	r3, [r7, #12]
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 800103a:	89bb      	ldrh	r3, [r7, #12]
 800103c:	011b      	lsls	r3, r3, #4
 800103e:	b29a      	uxth	r2, r3
 8001040:	89fb      	ldrh	r3, [r7, #14]
 8001042:	4053      	eors	r3, r2
 8001044:	817b      	strh	r3, [r7, #10]
    h4 = h3 >> 4;
 8001046:	897b      	ldrh	r3, [r7, #10]
 8001048:	091b      	lsrs	r3, r3, #4
 800104a:	813b      	strh	r3, [r7, #8]

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 800104c:	897b      	ldrh	r3, [r7, #10]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	893b      	ldrh	r3, [r7, #8]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	011b      	lsls	r3, r3, #4
 800105a:	b29a      	uxth	r2, r3
 800105c:	89bb      	ldrh	r3, [r7, #12]
 800105e:	4053      	eors	r3, r2
 8001060:	b29b      	uxth	r3, r3
 8001062:	00db      	lsls	r3, r3, #3
 8001064:	b29a      	uxth	r2, r3
 8001066:	893b      	ldrh	r3, [r7, #8]
 8001068:	4053      	eors	r3, r2
 800106a:	b29a      	uxth	r2, r3
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	0a1b      	lsrs	r3, r3, #8
 8001070:	b29b      	uxth	r3, r3
 8001072:	4053      	eors	r3, r2
 8001074:	b29b      	uxth	r3, r3
}
 8001076:	4618      	mov	r0, r3
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <ifx_i2c_dl_calc_crc>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b084      	sub	sp, #16
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	460b      	mov	r3, r1
 800108c:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    uint16_t crc = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	81bb      	strh	r3, [r7, #12]

    for (i = 0; i < data_len; i++)
 8001092:	2300      	movs	r3, #0
 8001094:	81fb      	strh	r3, [r7, #14]
 8001096:	e00d      	b.n	80010b4 <ifx_i2c_dl_calc_crc+0x32>
    {
        crc = ifx_i2c_dl_calc_crc_byte(crc, p_data[i]);
 8001098:	89fb      	ldrh	r3, [r7, #14]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	89bb      	ldrh	r3, [r7, #12]
 80010a2:	4611      	mov	r1, r2
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ffb5 	bl	8001014 <ifx_i2c_dl_calc_crc_byte>
 80010aa:	4603      	mov	r3, r0
 80010ac:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < data_len; i++)
 80010ae:	89fb      	ldrh	r3, [r7, #14]
 80010b0:	3301      	adds	r3, #1
 80010b2:	81fb      	strh	r3, [r7, #14]
 80010b4:	89fa      	ldrh	r2, [r7, #14]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d3ed      	bcc.n	8001098 <ifx_i2c_dl_calc_crc+0x16>
    }

    return (crc);
 80010bc:	89bb      	ldrh	r3, [r7, #12]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <ifx_i2c_dl_send_frame_internal>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_send_frame_internal(ifx_i2c_context_t * p_ctx,
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	4608      	mov	r0, r1
 80010d2:	4611      	mov	r1, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	807b      	strh	r3, [r7, #2]
 80010da:	460b      	mov	r3, r1
 80010dc:	707b      	strb	r3, [r7, #1]
 80010de:	4613      	mov	r3, r2
 80010e0:	703b      	strb	r3, [r7, #0]
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80010e8:	82fb      	strh	r3, [r7, #22]
    uint8_t * p_buffer;

    LOG_DL("[IFX-DL]: TX Frame len %d\n", frame_len);
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
 80010ea:	787b      	ldrb	r3, [r7, #1]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d107      	bne.n	8001100 <ifx_i2c_dl_send_frame_internal+0x38>
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80010f6:	3301      	adds	r3, #1
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	82fb      	strh	r3, [r7, #22]
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8001106:	613b      	str	r3, [r7, #16]
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
 8001108:	787b      	ldrb	r3, [r7, #1]
 800110a:	2b02      	cmp	r3, #2
 800110c:	d105      	bne.n	800111a <ifx_i2c_dl_send_frame_internal+0x52>
    {
        ack_nr = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	82fb      	strh	r3, [r7, #22]
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001118:	613b      	str	r3, [r7, #16]
    }
    // Use tx buffer when discarding a frame and send nakc for later received frame
    if ((DL_FCTR_SEQCTR_VALUE_ACK == seqctr_value) && (DL_STATE_DISCARD == p_ctx->dl.state))
 800111a:	787b      	ldrb	r3, [r7, #1]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d108      	bne.n	8001132 <ifx_i2c_dl_send_frame_internal+0x6a>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001126:	2b09      	cmp	r3, #9
 8001128:	d103      	bne.n	8001132 <ifx_i2c_dl_send_frame_internal+0x6a>
    {
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001130:	613b      	str	r3, [r7, #16]
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 8001132:	8afb      	ldrh	r3, [r7, #22]
 8001134:	b2da      	uxtb	r2, r3
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	701a      	strb	r2, [r3, #0]
    p_buffer[0] |= (uint8_t)(seqctr_value << DL_FCTR_SEQCTR_OFFSET);
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	781a      	ldrb	r2, [r3, #0]
 800113e:	787b      	ldrb	r3, [r7, #1]
 8001140:	015b      	lsls	r3, r3, #5
 8001142:	b2db      	uxtb	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	b2da      	uxtb	r2, r3
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	701a      	strb	r2, [r3, #0]

    if (0 != frame_len) // Data frame
 800114c:	887b      	ldrh	r3, [r7, #2]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d027      	beq.n	80011a2 <ifx_i2c_dl_send_frame_internal+0xda>
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
 8001152:	783b      	ldrb	r3, [r7, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d004      	beq.n	8001162 <ifx_i2c_dl_send_frame_internal+0x9a>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800115e:	2b00      	cmp	r3, #0
 8001160:	d00a      	beq.n	8001178 <ifx_i2c_dl_send_frame_internal+0xb0>
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001168:	3301      	adds	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	b2da      	uxtb	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	781a      	ldrb	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b2da      	uxtb	r2, r3
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	701a      	strb	r2, [r3, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
 8001196:	4a31      	ldr	r2, [pc, #196]	@ (800125c <ifx_i2c_dl_send_frame_internal+0x194>)
 8001198:	4931      	ldr	r1, [pc, #196]	@ (8001260 <ifx_i2c_dl_send_frame_internal+0x198>)
 800119a:	4832      	ldr	r0, [pc, #200]	@ (8001264 <ifx_i2c_dl_send_frame_internal+0x19c>)
 800119c:	f005 fc32 	bl	8006a04 <optiga_lib_print_message>
 80011a0:	e006      	b.n	80011b0 <ifx_i2c_dl_send_frame_internal+0xe8>
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	701a      	strb	r2, [r3, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 80011b0:	887b      	ldrh	r3, [r7, #2]
 80011b2:	0a1b      	lsrs	r3, r3, #8
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	3301      	adds	r3, #1
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	701a      	strb	r2, [r3, #0]
    p_buffer[2] = (uint8_t)frame_len;
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	3302      	adds	r3, #2
 80011c2:	887a      	ldrh	r2, [r7, #2]
 80011c4:	b2d2      	uxtb	r2, r2
 80011c6:	701a      	strb	r2, [r3, #0]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 80011c8:	887b      	ldrh	r3, [r7, #2]
 80011ca:	3303      	adds	r3, #3
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	6938      	ldr	r0, [r7, #16]
 80011d2:	f7ff ff56 	bl	8001082 <ifx_i2c_dl_calc_crc>
 80011d6:	4603      	mov	r3, r0
 80011d8:	81fb      	strh	r3, [r7, #14]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 80011da:	89fb      	ldrh	r3, [r7, #14]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	b29a      	uxth	r2, r3
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	3303      	adds	r3, #3
 80011e4:	4619      	mov	r1, r3
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	440b      	add	r3, r1
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 80011ee:	887b      	ldrh	r3, [r7, #2]
 80011f0:	3304      	adds	r3, #4
 80011f2:	461a      	mov	r2, r3
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4413      	add	r3, r2
 80011f8:	89fa      	ldrh	r2, [r7, #14]
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	701a      	strb	r2, [r3, #0]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
 80011fe:	887b      	ldrh	r3, [r7, #2]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d01e      	beq.n	8001242 <ifx_i2c_dl_send_frame_internal+0x17a>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	2b01      	cmp	r3, #1
 8001210:	d006      	beq.n	8001220 <ifx_i2c_dl_send_frame_internal+0x158>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8001218:	f003 030f 	and.w	r3, r3, #15
 800121c:	2b03      	cmp	r3, #3
 800121e:	d108      	bne.n	8001232 <ifx_i2c_dl_send_frame_internal+0x16a>
 8001220:	887b      	ldrh	r3, [r7, #2]
 8001222:	3305      	adds	r3, #5
 8001224:	b29b      	uxth	r3, r3
 8001226:	4a10      	ldr	r2, [pc, #64]	@ (8001268 <ifx_i2c_dl_send_frame_internal+0x1a0>)
 8001228:	4619      	mov	r1, r3
 800122a:	6938      	ldr	r0, [r7, #16]
 800122c:	f005 fc4c 	bl	8006ac8 <optiga_lib_print_array_hex_format>
 8001230:	e007      	b.n	8001242 <ifx_i2c_dl_send_frame_internal+0x17a>
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	3305      	adds	r3, #5
 8001236:	b29b      	uxth	r3, r3
 8001238:	4a0c      	ldr	r2, [pc, #48]	@ (800126c <ifx_i2c_dl_send_frame_internal+0x1a4>)
 800123a:	4619      	mov	r1, r3
 800123c:	6938      	ldr	r0, [r7, #16]
 800123e:	f005 fc43 	bl	8006ac8 <optiga_lib_print_array_hex_format>
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	3305      	adds	r3, #5
 8001246:	b29b      	uxth	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	6939      	ldr	r1, [r7, #16]
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 fb37 	bl	80018c0 <ifx_i2c_pl_send_frame>
 8001252:	4603      	mov	r3, r0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	0800fa4c 	.word	0x0800fa4c
 8001260:	0800fa54 	.word	0x0800fa54
 8001264:	0800fa6c 	.word	0x0800fa6c
 8001268:	0800fa74 	.word	0x0800fa74
 800126c:	0800fa7c 	.word	0x0800fa7c

08001270 <ifx_i2c_dl_resync>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2203      	movs	r2, #3
 800127c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2203      	movs	r2, #3
 8001284:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 1;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2201      	movs	r2, #1
 800128c:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2205      	movs	r2, #5
 8001294:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    api_status = ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_RESYNC, 0);
 8001298:	2300      	movs	r3, #0
 800129a:	2202      	movs	r2, #2
 800129c:	2100      	movs	r1, #0
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ff12 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
 80012a4:	4603      	mov	r3, r0
 80012a6:	81fb      	strh	r3, [r7, #14]
    return (api_status);
 80012a8:	89fb      	ldrh	r3, [r7, #14]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <ifx_i2c_dl_resend_frame>:

_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
 80012c0:	f006 f939 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 80012c4:	60f8      	str	r0, [r7, #12]
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	613b      	str	r3, [r7, #16]

    if (p_ctx->tl.api_start_time > current_time_stamp)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d205      	bcs.n	80012ea <ifx_i2c_dl_resend_frame+0x36>
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	613b      	str	r3, [r7, #16]
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4a1b      	ldr	r2, [pc, #108]	@ (800135c <ifx_i2c_dl_resend_frame+0xa8>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d82c      	bhi.n	800134c <ifx_i2c_dl_resend_frame+0x98>
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d109      	bne.n	8001310 <ifx_i2c_dl_resend_frame+0x5c>
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            status = ifx_i2c_dl_resync(p_ctx);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ffb3 	bl	8001270 <ifx_i2c_dl_resync>
 800130a:	4603      	mov	r3, r0
 800130c:	82fb      	strh	r3, [r7, #22]
 800130e:	e015      	b.n	800133c <ifx_i2c_dl_resend_frame+0x88>
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001316:	3301      	adds	r3, #1
 8001318:	b2da      	uxtb	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            p_ctx->dl.state = DL_STATE_TX;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2202      	movs	r2, #2
 8001324:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f8b3 112c 	ldrh.w	r1, [r3, #300]	@ 0x12c
 800132e:	78fa      	ldrb	r2, [r7, #3]
 8001330:	2301      	movs	r3, #1
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff fec8 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
 8001338:	4603      	mov	r3, r0
 800133a:	82fb      	strh	r3, [r7, #22]
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 800133c:	8afb      	ldrh	r3, [r7, #22]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d008      	beq.n	8001354 <ifx_i2c_dl_resend_frame+0xa0>
        {
            p_ctx->dl.state  = DL_STATE_NACK;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2206      	movs	r2, #6
 8001346:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    else
    {
        p_ctx->dl.state = DL_STATE_ERROR;
    }
}
 800134a:	e003      	b.n	8001354 <ifx_i2c_dl_resend_frame+0xa0>
        p_ctx->dl.state = DL_STATE_ERROR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2208      	movs	r2, #8
 8001350:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	0002bf1f 	.word	0x0002bf1f

08001360 <ifx_i2c_pl_event_handler>:

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b089      	sub	sp, #36	@ 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	461a      	mov	r2, r3
 800136c:	460b      	mov	r3, r1
 800136e:	817b      	strh	r3, [r7, #10]
 8001370:	4613      	mov	r3, r2
 8001372:	813b      	strh	r3, [r7, #8]
    uint8_t fctr = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	757b      	strb	r3, [r7, #21]
    uint8_t fr_nr = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	77fb      	strb	r3, [r7, #31]
    uint8_t ack_nr = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	77bb      	strb	r3, [r7, #30]
    uint8_t seqctr = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	777b      	strb	r3, [r7, #29]
    uint8_t current_event;
    uint8_t ftype = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	753b      	strb	r3, [r7, #20]
    uint8_t continue_state_machine = TRUE;
 8001388:	2301      	movs	r3, #1
 800138a:	773b      	strb	r3, [r7, #28]
    uint16_t packet_len = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	837b      	strh	r3, [r7, #26]
    uint16_t crc_received = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	833b      	strh	r3, [r7, #24]
    uint16_t crc_calculated = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	82fb      	strh	r3, [r7, #22]
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 8001398:	897b      	ldrh	r3, [r7, #10]
 800139a:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800139e:	d108      	bne.n	80013b2 <ifx_i2c_pl_event_handler+0x52>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d003      	beq.n	80013b2 <ifx_i2c_pl_event_handler+0x52>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2208      	movs	r2, #8
 80013ae:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        }
        switch (p_ctx->dl.state)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80013b8:	3b01      	subs	r3, #1
 80013ba:	2b0a      	cmp	r3, #10
 80013bc:	f200 820d 	bhi.w	80017da <ifx_i2c_pl_event_handler+0x47a>
 80013c0:	a201      	add	r2, pc, #4	@ (adr r2, 80013c8 <ifx_i2c_pl_event_handler+0x68>)
 80013c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c6:	bf00      	nop
 80013c8:	080013f5 	.word	0x080013f5
 80013cc:	0800141b 	.word	0x0800141b
 80013d0:	0800145d 	.word	0x0800145d
 80013d4:	080016ef 	.word	0x080016ef
 80013d8:	08001771 	.word	0x08001771
 80013dc:	08001757 	.word	0x08001757
 80013e0:	080017db 	.word	0x080017db
 80013e4:	08001789 	.word	0x08001789
 80013e8:	080016db 	.word	0x080016db
 80013ec:	08001509 	.word	0x08001509
 80013f0:	08001619 	.word	0x08001619
        {
            case DL_STATE_IDLE:
            {
                current_event = (event != IFX_I2C_STACK_SUCCESS) ? IFX_I2C_DL_EVENT_ERROR : IFX_I2C_DL_EVENT_TX_SUCCESS;
 80013f4:	897b      	ldrh	r3, [r7, #10]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <ifx_i2c_pl_event_handler+0x9e>
 80013fa:	2301      	movs	r3, #1
 80013fc:	e000      	b.n	8001400 <ifx_i2c_pl_event_handler+0xa0>
 80013fe:	2302      	movs	r3, #2
 8001400:	74fb      	strb	r3, [r7, #19]
                continue_state_machine = FALSE;
 8001402:	2300      	movs	r3, #0
 8001404:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx,current_event, 0, 0);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 800140c:	7cfb      	ldrb	r3, [r7, #19]
 800140e:	b299      	uxth	r1, r3
 8001410:	2300      	movs	r3, #0
 8001412:	2200      	movs	r2, #0
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	47a0      	blx	r4
            }
            break;
 8001418:	e1ef      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 800141a:	897b      	ldrh	r3, [r7, #10]
 800141c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001420:	d104      	bne.n	800142c <ifx_i2c_pl_event_handler+0xcc>
                {
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2205      	movs	r2, #5
 8001426:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800142a:	e1e6      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 800142c:	f006 f883 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 8001430:	4602      	mov	r2, r0
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                p_ctx->dl.state = DL_STATE_RX;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2203      	movs	r2, #3
 800143c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                if (0 != ifx_i2c_pl_receive_frame(p_ctx))
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f000 fa66 	bl	8001912 <ifx_i2c_pl_receive_frame>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d004      	beq.n	8001456 <ifx_i2c_pl_event_handler+0xf6>
                {
                    p_ctx->dl.state  = DL_STATE_NACK;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2206      	movs	r2, #6
 8001450:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                else
                {
                    continue_state_machine = FALSE;
                }
            }
            break;
 8001454:	e1d1      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                    continue_state_machine = FALSE;
 8001456:	2300      	movs	r3, #0
 8001458:	773b      	strb	r3, [r7, #28]
            break;
 800145a:	e1ce      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_RX:
            {
                if (IFX_I2C_STACK_ERROR == event)
 800145c:	897b      	ldrh	r3, [r7, #10]
 800145e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001462:	d104      	bne.n	800146e <ifx_i2c_pl_event_handler+0x10e>
                {    // If no frame was received retry sending
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2205      	movs	r2, #5
 8001468:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800146c:	e1c5      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                // Received frame from device, start analyzing
                LOG_DL("[IFX-DL]: Received Frame of length %d\n",data_len);

                if (data_len < DL_HEADER_SIZE)
 800146e:	893b      	ldrh	r3, [r7, #8]
 8001470:	2b04      	cmp	r3, #4
 8001472:	d804      	bhi.n	800147e <ifx_i2c_pl_event_handler+0x11e>
                {    // Received length is less than minimum size
                    LOG_DL("[IFX-DL]: received data_len < DL_HEADER_SIZE\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2206      	movs	r2, #6
 8001478:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800147c:	e1bd      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	757b      	strb	r3, [r7, #21]
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
 8001484:	7d7b      	ldrb	r3, [r7, #21]
 8001486:	09db      	lsrs	r3, r3, #7
 8001488:	753b      	strb	r3, [r7, #20]
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 800148a:	7d7b      	ldrb	r3, [r7, #21]
 800148c:	115b      	asrs	r3, r3, #5
 800148e:	b2db      	uxtb	r3, r3
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	777b      	strb	r3, [r7, #29]
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 8001496:	7d7b      	ldrb	r3, [r7, #21]
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	77bb      	strb	r3, [r7, #30]
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
 800149e:	7d7b      	ldrb	r3, [r7, #21]
 80014a0:	109b      	asrs	r3, r3, #2
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	f003 0303 	and.w	r3, r3, #3
 80014a8:	77fb      	strb	r3, [r7, #31]
                packet_len = (p_data[1] << 8) | p_data[2];
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3301      	adds	r3, #1
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	021b      	lsls	r3, r3, #8
 80014b2:	b21a      	sxth	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3302      	adds	r3, #2
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	837b      	strh	r3, [r7, #26]

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 80014c2:	893b      	ldrh	r3, [r7, #8]
 80014c4:	3b02      	subs	r3, #2
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	021b      	lsls	r3, r3, #8
 80014ce:	b21a      	sxth	r2, r3
 80014d0:	893b      	ldrh	r3, [r7, #8]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	6879      	ldr	r1, [r7, #4]
 80014d6:	440b      	add	r3, r1
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	b21b      	sxth	r3, r3
 80014dc:	4313      	orrs	r3, r2
 80014de:	b21b      	sxth	r3, r3
 80014e0:	833b      	strh	r3, [r7, #24]
                crc_calculated = ifx_i2c_dl_calc_crc(p_data, data_len - 2);
 80014e2:	893b      	ldrh	r3, [r7, #8]
 80014e4:	3b02      	subs	r3, #2
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4619      	mov	r1, r3
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fdc9 	bl	8001082 <ifx_i2c_dl_calc_crc>
 80014f0:	4603      	mov	r3, r0
 80014f2:	82fb      	strh	r3, [r7, #22]
                p_ctx->dl.state = (ftype == DL_FCTR_VALUE_CONTROL_FRAME) ? DL_STATE_RX_CF : DL_STATE_RX_DF;
 80014f4:	7d3b      	ldrb	r3, [r7, #20]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d101      	bne.n	80014fe <ifx_i2c_pl_event_handler+0x19e>
 80014fa:	220b      	movs	r2, #11
 80014fc:	e000      	b.n	8001500 <ifx_i2c_pl_event_handler+0x1a0>
 80014fe:	220a      	movs	r2, #10
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            break;
 8001506:	e178      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 8001508:	8b3a      	ldrh	r2, [r7, #24]
 800150a:	8afb      	ldrh	r3, [r7, #22]
 800150c:	429a      	cmp	r2, r3
 800150e:	d10d      	bne.n	800152c <ifx_i2c_pl_event_handler+0x1cc>
 8001510:	8b7b      	ldrh	r3, [r7, #26]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00a      	beq.n	800152c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001516:	893a      	ldrh	r2, [r7, #8]
 8001518:	8b7b      	ldrh	r3, [r7, #26]
 800151a:	3305      	adds	r3, #5
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 800151c:	429a      	cmp	r2, r3
 800151e:	d105      	bne.n	800152c <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001520:	7f7b      	ldrb	r3, [r7, #29]
 8001522:	2b03      	cmp	r3, #3
 8001524:	d002      	beq.n	800152c <ifx_i2c_pl_event_handler+0x1cc>
 8001526:	7f7b      	ldrb	r3, [r7, #29]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d104      	bne.n	8001536 <ifx_i2c_pl_event_handler+0x1d6>
                    (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2206      	movs	r2, #6
 8001530:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001534:	e161      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
 8001536:	7ffa      	ldrb	r2, [r7, #31]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800153e:	3301      	adds	r3, #1
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	429a      	cmp	r2, r3
 8001546:	d00c      	beq.n	8001562 <ifx_i2c_pl_event_handler+0x202>
                {
                    LOG_DL("[IFX-DL]: Data frame number not expected\n");
                    p_ctx->dl.state  = DL_STATE_DISCARD;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2209      	movs	r2, #9
 800154c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    continue_state_machine = FALSE;
 8001550:	2300      	movs	r3, #0
 8001552:	773b      	strb	r3, [r7, #28]
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 8001554:	2300      	movs	r3, #0
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f7ff fdb4 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
                    break;
 8001560:	e14b      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (ack_nr != p_ctx->dl.tx_seq_nr)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001568:	7fba      	ldrb	r2, [r7, #30]
 800156a:	429a      	cmp	r2, r3
 800156c:	d004      	beq.n	8001578 <ifx_i2c_pl_event_handler+0x218>
                {
                    // ack number error
                    LOG_DL("[IFX-DL]: Error in ack number\n");
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    p_ctx->dl.state = DL_STATE_DISCARD;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2209      	movs	r2, #9
 8001572:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001576:	e140      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 8001578:	7f7b      	ldrb	r3, [r7, #29]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d104      	bne.n	8001588 <ifx_i2c_pl_event_handler+0x228>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received in data frame\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2205      	movs	r2, #5
 8001582:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001586:	e138      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800158e:	3301      	adds	r3, #1
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	b2da      	uxtb	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80015a4:	893a      	ldrh	r2, [r7, #8]
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f00d fa90 	bl	800eace <memcpy>
                p_ctx->dl.rx_buffer_size = data_len;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	893a      	ldrh	r2, [r7, #8]
 80015b2:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                p_ctx->dl.state = DL_STATE_ACK;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	2204      	movs	r2, #4
 80015c2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	773b      	strb	r3, [r7, #28]

                OPTIGA_COMMS_LOG_MESSAGE("<<<<");\
 80015ca:	4a90      	ldr	r2, [pc, #576]	@ (800180c <ifx_i2c_pl_event_handler+0x4ac>)
 80015cc:	4990      	ldr	r1, [pc, #576]	@ (8001810 <ifx_i2c_pl_event_handler+0x4b0>)
 80015ce:	4891      	ldr	r0, [pc, #580]	@ (8001814 <ifx_i2c_pl_event_handler+0x4b4>)
 80015d0:	f005 fa18 	bl	8006a04 <optiga_lib_print_message>
                OPTIGA_IFXI2C_LOG_RECEIVE_HEX_DATA(p_data,data_len,p_ctx);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d006      	beq.n	80015f0 <ifx_i2c_pl_event_handler+0x290>
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80015e8:	f003 030f 	and.w	r3, r3, #15
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	d106      	bne.n	80015fe <ifx_i2c_pl_event_handler+0x29e>
 80015f0:	893b      	ldrh	r3, [r7, #8]
 80015f2:	4a89      	ldr	r2, [pc, #548]	@ (8001818 <ifx_i2c_pl_event_handler+0x4b8>)
 80015f4:	4619      	mov	r1, r3
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f005 fa66 	bl	8006ac8 <optiga_lib_print_array_hex_format>
 80015fc:	e005      	b.n	800160a <ifx_i2c_pl_event_handler+0x2aa>
 80015fe:	893b      	ldrh	r3, [r7, #8]
 8001600:	4a86      	ldr	r2, [pc, #536]	@ (800181c <ifx_i2c_pl_event_handler+0x4bc>)
 8001602:	4619      	mov	r1, r3
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f005 fa5f 	bl	8006ac8 <optiga_lib_print_array_hex_format>
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 800160a:	2300      	movs	r3, #0
 800160c:	2200      	movs	r2, #0
 800160e:	2100      	movs	r1, #0
 8001610:	68f8      	ldr	r0, [r7, #12]
 8001612:	f7ff fd59 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
            }
            break;
 8001616:	e0f0      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            {
                LOG_DL("[IFX-DL]: Control Frame Received\n");
                // Except Re-Sync, Discard Control frame when in receiver mode
                // Discard Re-Sync in transmission mode
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 800161e:	461a      	mov	r2, r3
 8001620:	7f7b      	ldrb	r3, [r7, #29]
 8001622:	2b02      	cmp	r3, #2
 8001624:	bf0c      	ite	eq
 8001626:	2301      	moveq	r3, #1
 8001628:	2300      	movne	r3, #0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	429a      	cmp	r2, r3
 800162e:	d004      	beq.n	800163a <ifx_i2c_pl_event_handler+0x2da>
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2209      	movs	r2, #9
 8001634:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001638:	e0df      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (crc_received != crc_calculated)
 800163a:	8b3a      	ldrh	r2, [r7, #24]
 800163c:	8afb      	ldrh	r3, [r7, #22]
 800163e:	429a      	cmp	r2, r3
 8001640:	d004      	beq.n	800164c <ifx_i2c_pl_event_handler+0x2ec>
                {
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2205      	movs	r2, #5
 8001646:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800164a:	e0d6      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if ((data_len > DL_CONTROL_FRAME_LENGTH) || (0 != packet_len))
 800164c:	893b      	ldrh	r3, [r7, #8]
 800164e:	2b05      	cmp	r3, #5
 8001650:	d802      	bhi.n	8001658 <ifx_i2c_pl_event_handler+0x2f8>
 8001652:	8b7b      	ldrh	r3, [r7, #26]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d004      	beq.n	8001662 <ifx_i2c_pl_event_handler+0x302>
                {
                    // Control frame is more than 5/Control frame with non-zero FRNR/packet len is not 0
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2209      	movs	r2, #9
 800165c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001660:	e0cb      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
 8001662:	7f7b      	ldrb	r3, [r7, #29]
 8001664:	2b02      	cmp	r3, #2
 8001666:	d110      	bne.n	800168a <ifx_i2c_pl_event_handler+0x32a>
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2209      	movs	r2, #9
 800166c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.resynced = 1;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2203      	movs	r2, #3
 800167c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2203      	movs	r2, #3
 8001684:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                    break;
 8001688:	e0b7      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
 800168a:	7ffb      	ldrb	r3, [r7, #31]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d108      	bne.n	80016a2 <ifx_i2c_pl_event_handler+0x342>
 8001690:	7f7b      	ldrb	r3, [r7, #29]
 8001692:	2b03      	cmp	r3, #3
 8001694:	d005      	beq.n	80016a2 <ifx_i2c_pl_event_handler+0x342>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800169c:	7fba      	ldrb	r2, [r7, #30]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d004      	beq.n	80016ac <ifx_i2c_pl_event_handler+0x34c>
                {
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2209      	movs	r2, #9
 80016a6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80016aa:	e0a6      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80016ac:	7f7b      	ldrb	r3, [r7, #29]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d104      	bne.n	80016bc <ifx_i2c_pl_event_handler+0x35c>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2205      	movs	r2, #5
 80016b6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80016ba:	e09e      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80016ce:	2300      	movs	r3, #0
 80016d0:	2200      	movs	r2, #0
 80016d2:	2102      	movs	r1, #2
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	47a0      	blx	r4
            }
            break;
 80016d8:	e08f      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2203      	movs	r2, #3
 80016de:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	f000 f913 	bl	8001912 <ifx_i2c_pl_receive_frame>
            }
            break;
 80016ec:	e085      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_ACK:
            {
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
 80016ee:	897b      	ldrh	r3, [r7, #10]
 80016f0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80016f4:	d104      	bne.n	8001700 <ifx_i2c_pl_event_handler+0x3a0>
                {
                    // If writing the ACK frame failed, Re-Send
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2205      	movs	r2, #5
 80016fa:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80016fe:	e07c      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001708:	2300      	movs	r3, #0
 800170a:	773b      	strb	r3, [r7, #28]
                if (0 != p_ctx->dl.action_rx_only)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00f      	beq.n	8001736 <ifx_i2c_pl_event_handler+0x3d6>
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001722:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800172a:	3b05      	subs	r3, #5
 800172c:	b29b      	uxth	r3, r3
 800172e:	2104      	movs	r1, #4
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	47a0      	blx	r4
                                                        IFX_I2C_DL_EVENT_TX_SUCCESS | IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
                }
            }
            break;
 8001734:	e061      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001742:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800174a:	3b05      	subs	r3, #5
 800174c:	b29b      	uxth	r3, r3
 800174e:	2106      	movs	r1, #6
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	47a0      	blx	r4
            break;
 8001754:	e051      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2202      	movs	r2, #2
 800175a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 800175e:	2300      	movs	r3, #0
 8001760:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_NACK, 0);
 8001762:	2300      	movs	r3, #0
 8001764:	2201      	movs	r2, #1
 8001766:	2100      	movs	r1, #0
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f7ff fcad 	bl	80010c8 <ifx_i2c_dl_send_frame_internal>
            }
            break;
 800176e:	e044      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            case DL_STATE_RESEND:
            {
                //Resend frame
                ifx_i2c_dl_resend_frame(p_ctx, DL_FCTR_SEQCTR_VALUE_ACK);
 8001770:	2100      	movs	r1, #0
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f7ff fd9e 	bl	80012b4 <ifx_i2c_dl_resend_frame>
                if (DL_STATE_ERROR != p_ctx->dl.state)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800177e:	2b08      	cmp	r3, #8
 8001780:	d03a      	beq.n	80017f8 <ifx_i2c_pl_event_handler+0x498>
                {
                    continue_state_machine = FALSE;
 8001782:	2300      	movs	r3, #0
 8001784:	773b      	strb	r3, [r7, #28]
                }
            }
            break;
 8001786:	e037      	b.n	80017f8 <ifx_i2c_pl_event_handler+0x498>
            case DL_STATE_ERROR:
            {
                if (0 == p_ctx->dl.resynced)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800178e:	2b00      	cmp	r3, #0
 8001790:	d103      	bne.n	800179a <ifx_i2c_pl_event_handler+0x43a>
                {
                    p_ctx->dl.error = 1;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2201      	movs	r2, #1
 8001796:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                if (0 == p_ctx->dl.error)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10c      	bne.n	80017be <ifx_i2c_pl_event_handler+0x45e>
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2201      	movs	r2, #1
 80017a8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80017b2:	2300      	movs	r3, #0
 80017b4:	2200      	movs	r2, #0
 80017b6:	2101      	movs	r1, #1
 80017b8:	68f8      	ldr	r0, [r7, #12]
 80017ba:	47a0      	blx	r4
 80017bc:	e00a      	b.n	80017d4 <ifx_i2c_pl_event_handler+0x474>
                else
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff fd56 	bl	8001270 <ifx_i2c_dl_resync>
                    p_ctx->dl.state = DL_STATE_ERROR;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2208      	movs	r2, #8
 80017c8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.error = 0;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                continue_state_machine = FALSE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	773b      	strb	r3, [r7, #28]
            }
            break;
 80017d8:	e00f      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2201      	movs	r2, #1
 80017de:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80017e8:	2300      	movs	r3, #0
 80017ea:	2200      	movs	r2, #0
 80017ec:	2101      	movs	r1, #1
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	47a0      	blx	r4
                continue_state_machine = FALSE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	773b      	strb	r3, [r7, #28]
                break;
 80017f6:	e000      	b.n	80017fa <ifx_i2c_pl_event_handler+0x49a>
            break;
 80017f8:	bf00      	nop
        }
    } while (TRUE == continue_state_machine);
 80017fa:	7f3b      	ldrb	r3, [r7, #28]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	f43f adcb 	beq.w	8001398 <ifx_i2c_pl_event_handler+0x38>
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 8001802:	bf00      	nop
 8001804:	bf00      	nop
 8001806:	3724      	adds	r7, #36	@ 0x24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd90      	pop	{r4, r7, pc}
 800180c:	0800fa4c 	.word	0x0800fa4c
 8001810:	0800fa54 	.word	0x0800fa54
 8001814:	0800fa84 	.word	0x0800fa84
 8001818:	0800fa74 	.word	0x0800fa74
 800181c:	0800fa7c 	.word	0x0800fa7c

08001820 <ifx_i2c_pl_init>:
_STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t event);

/// @endcond

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	22bb      	movs	r2, #187	@ 0xbb
 800183e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	f892 24ba 	ldrb.w	r2, [r2, #1210]	@ 0x4ba
 800184e:	731a      	strb	r2, [r3, #12]
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = (void *)ifx_i2c_pl_pal_event_handler;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001856:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <ifx_i2c_pl_init+0x9c>)
 8001858:	609a      	str	r2, [r3, #8]
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	22c8      	movs	r2, #200	@ 0xc8
 800185e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    if (TRUE == p_ctx->do_pal_init)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 34bf 	ldrb.w	r3, [r3, #1215]	@ 0x4bf
 8001868:	2b01      	cmp	r3, #1
 800186a:	d10b      	bne.n	8001884 <ifx_i2c_pl_init+0x64>
    {
        // Initialize I2C driver
        if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001872:	4618      	mov	r0, r3
 8001874:	f005 fbb6 	bl	8006fe4 <pal_i2c_init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <ifx_i2c_pl_init+0x64>
        {
            return (IFX_I2C_STACK_ERROR);
 800187e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001882:	e016      	b.n	80018b2 <ifx_i2c_pl_init+0x92>
        }
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 800188a:	2b01      	cmp	r3, #1
 800188c:	d108      	bne.n	80018a0 <ifx_i2c_pl_init+0x80>
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2299      	movs	r2, #153	@ 0x99
 8001892:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
        p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2205      	movs	r2, #5
 800189a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800189e:	e003      	b.n	80018a8 <ifx_i2c_pl_init+0x88>
    }
    else
    {
        p_ctx->pl.frame_state = PL_STATE_INIT;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 80018a8:	2100      	movs	r1, #0
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fa84 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>

    return (IFX_I2C_STACK_SUCCESS);
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	080020a1 	.word	0x080020a1

080018c0 <ifx_i2c_pl_send_frame>:

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	4613      	mov	r3, r2
 80018cc:	80fb      	strh	r3, [r7, #6]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d007      	beq.n	80018e8 <ifx_i2c_pl_send_frame+0x28>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d002      	beq.n	80018e8 <ifx_i2c_pl_send_frame+0x28>
    {
        return (IFX_I2C_STACK_ERROR);
 80018e2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80018e6:	e010      	b.n	800190a <ifx_i2c_pl_send_frame+0x4a>
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	68ba      	ldr	r2, [r7, #8]
 80018f4:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    p_ctx->pl.tx_frame_len = frame_len;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	88fa      	ldrh	r2, [r7, #6]
 80018fc:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8001900:	2100      	movs	r1, #0
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 fa58 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <ifx_i2c_pl_receive_frame>:

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001920:	2b01      	cmp	r3, #1
 8001922:	d007      	beq.n	8001934 <ifx_i2c_pl_receive_frame+0x22>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800192a:	2b02      	cmp	r3, #2
 800192c:	d002      	beq.n	8001934 <ifx_i2c_pl_receive_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 800192e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001932:	e008      	b.n	8001946 <ifx_i2c_pl_receive_frame+0x34>
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2202      	movs	r2, #2
 8001938:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 800193c:	2100      	movs	r1, #0
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 fa3a 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <ifx_i2c_pl_read_register>:

    return (status);
}

_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	70fb      	strb	r3, [r7, #3]
 800195a:	4613      	mov	r3, r2
 800195c:	803b      	strh	r3, [r7, #0]
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	78fa      	ldrb	r2, [r7, #3]
 8001962:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    p_ctx->pl.buffer_tx_len = 1;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	883a      	ldrh	r2, [r7, #0]
 8001972:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2201      	movs	r2, #1
 800197a:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	22c8      	movs	r2, #200	@ 0xc8
 8001982:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 80019a0:	461a      	mov	r2, r3
 80019a2:	f005 fb35 	bl	8007010 <pal_i2c_write>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <ifx_i2c_pl_write_register>:

_STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
                                         uint8_t reg_addr,
                                         uint16_t reg_len,
                                         const uint8_t * p_content)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b084      	sub	sp, #16
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	72fb      	strb	r3, [r7, #11]
 80019bc:	4613      	mov	r3, r2
 80019be:	813b      	strh	r3, [r7, #8]
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	7afa      	ldrb	r2, [r7, #11]
 80019c4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80019ce:	3301      	adds	r3, #1
 80019d0:	893a      	ldrh	r2, [r7, #8]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f00d f87a 	bl	800eace <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80019da:	893b      	ldrh	r3, [r7, #8]
 80019dc:	3301      	adds	r3, #1
 80019de:	b29a      	uxth	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2202      	movs	r2, #2
 80019ea:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	22c8      	movs	r2, #200	@ 0xc8
 80019f2:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001a10:	461a      	mov	r2, r3
 8001a12:	f005 fafd 	bl	8007010 <pal_i2c_write>
}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <ifx_i2c_pl_status_poll_callback>:


_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
    LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
    ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001a26:	2204      	movs	r2, #4
 8001a28:	2182      	movs	r1, #130	@ 0x82
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ff8f 	bl	800194e <ifx_i2c_pl_read_register>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <ifx_i2c_pl_set_bit_rate>:

_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	807b      	strh	r3, [r7, #2]
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	60bb      	str	r3, [r7, #8]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001a5e:	887a      	ldrh	r2, [r7, #2]
 8001a60:	4611      	mov	r1, r2
 8001a62:	4618      	mov	r0, r3
 8001a64:	f005 fb50 	bl	8007108 <pal_i2c_set_bitrate>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	81fb      	strh	r3, [r7, #14]
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	609a      	str	r2, [r3, #8]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8001a76:	89fb      	ldrh	r3, [r7, #14]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d019      	beq.n	8001ab0 <ifx_i2c_pl_set_bit_rate+0x78>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8001a82:	1e5a      	subs	r2, r3, #1
 8001a84:	b291      	uxth	r1, r2
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00b      	beq.n	8001aa8 <ifx_i2c_pl_set_bit_rate+0x70>
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	4908      	ldr	r1, [pc, #32]	@ (8001ac0 <ifx_i2c_pl_set_bit_rate+0x88>)
 8001a9e:	f005 fc9f 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                                                    ifx_i2c_pl_negotiation_event_handler,
                                                   ((void * )p_ctx),
                                                   PL_POLLING_INVERVAL_US);
            status = IFX_I2C_STACK_BUSY;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	81fb      	strh	r3, [r7, #14]
 8001aa6:	e005      	b.n	8001ab4 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
        else
        {
           status = IFX_I2C_STACK_ERROR;
 8001aa8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001aac:	81fb      	strh	r3, [r7, #14]
 8001aae:	e001      	b.n	8001ab4 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
    }
    else
    {
        status = IFX_I2C_STACK_SUCCESS;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	81fb      	strh	r3, [r7, #14]
    }

    return (status);
 8001ab4:	89fb      	ldrh	r3, [r7, #14]

}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	08001ac5 	.word	0x08001ac5

08001ac4 <ifx_i2c_pl_negotiation_event_handler>:
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b08b      	sub	sp, #44	@ 0x2c
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 8001acc:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001ad0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	61bb      	str	r3, [r7, #24]
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001adc:	0a1b      	lsrs	r3, r3, #8
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	733b      	strb	r3, [r7, #12]
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	737b      	strb	r3, [r7, #13]
    uint16_t buffer_len = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t slave_frequency;
    uint16_t slave_frame_len;
    uint8_t* p_buffer = NULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]

    do
    {
        continue_negotiation = FALSE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8001b02:	2bbb      	cmp	r3, #187	@ 0xbb
 8001b04:	d031      	beq.n	8001b6a <ifx_i2c_pl_negotiation_event_handler+0xa6>
 8001b06:	2bbb      	cmp	r3, #187	@ 0xbb
 8001b08:	f300 8145 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b0c:	2baa      	cmp	r3, #170	@ 0xaa
 8001b0e:	f000 812d 	beq.w	8001d6c <ifx_i2c_pl_negotiation_event_handler+0x2a8>
 8001b12:	2baa      	cmp	r3, #170	@ 0xaa
 8001b14:	f300 813f 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b18:	2b88      	cmp	r3, #136	@ 0x88
 8001b1a:	f000 8103 	beq.w	8001d24 <ifx_i2c_pl_negotiation_event_handler+0x260>
 8001b1e:	2b88      	cmp	r3, #136	@ 0x88
 8001b20:	f300 8139 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b24:	2b77      	cmp	r3, #119	@ 0x77
 8001b26:	f000 80c6 	beq.w	8001cb6 <ifx_i2c_pl_negotiation_event_handler+0x1f2>
 8001b2a:	2b77      	cmp	r3, #119	@ 0x77
 8001b2c:	f300 8133 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b30:	2b66      	cmp	r3, #102	@ 0x66
 8001b32:	f000 809d 	beq.w	8001c70 <ifx_i2c_pl_negotiation_event_handler+0x1ac>
 8001b36:	2b66      	cmp	r3, #102	@ 0x66
 8001b38:	f300 812d 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b3c:	2b55      	cmp	r3, #85	@ 0x55
 8001b3e:	f000 808d 	beq.w	8001c5c <ifx_i2c_pl_negotiation_event_handler+0x198>
 8001b42:	2b55      	cmp	r3, #85	@ 0x55
 8001b44:	f300 8127 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b48:	2b44      	cmp	r3, #68	@ 0x44
 8001b4a:	d040      	beq.n	8001bce <ifx_i2c_pl_negotiation_event_handler+0x10a>
 8001b4c:	2b44      	cmp	r3, #68	@ 0x44
 8001b4e:	f300 8122 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b52:	2b33      	cmp	r3, #51	@ 0x33
 8001b54:	d031      	beq.n	8001bba <ifx_i2c_pl_negotiation_event_handler+0xf6>
 8001b56:	2b33      	cmp	r3, #51	@ 0x33
 8001b58:	f300 811d 	bgt.w	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001b5c:	2b11      	cmp	r3, #17
 8001b5e:	f000 80cb 	beq.w	8001cf8 <ifx_i2c_pl_negotiation_event_handler+0x234>
 8001b62:	2b22      	cmp	r3, #34	@ 0x22
 8001b64:	f000 80d4 	beq.w	8001d10 <ifx_i2c_pl_negotiation_event_handler+0x24c>
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
            }
            break;
            default:
                break;
 8001b68:	e115      	b.n	8001d96 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
 8001b6a:	2164      	movs	r1, #100	@ 0x64
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ff63 	bl	8001a38 <ifx_i2c_pl_set_bit_rate>
 8001b72:	4603      	mov	r3, r0
 8001b74:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001b76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d107      	bne.n	8001b8c <ifx_i2c_pl_negotiation_event_handler+0xc8>
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2233      	movs	r2, #51	@ 0x33
 8001b80:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001b8a:	e106      	b.n	8001d9a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                else if (IFX_I2C_STACK_ERROR == event)
 8001b8c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b8e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001b92:	f040 8102 	bne.w	8001d9a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	22aa      	movs	r2, #170	@ 0xaa
 8001b9a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	847b      	strh	r3, [r7, #34]	@ 0x22
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001bac:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4980      	ldr	r1, [pc, #512]	@ (8001db4 <ifx_i2c_pl_negotiation_event_handler+0x2f0>)
 8001bb4:	f005 fc14 	bl	80073e0 <pal_os_event_register_callback_oneshot>
            break;
 8001bb8:	e0ef      	b.n	8001d9a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	2244      	movs	r2, #68	@ 0x44
 8001bbe:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 8001bc2:	2204      	movs	r2, #4
 8001bc4:	2184      	movs	r1, #132	@ 0x84
 8001bc6:	69b8      	ldr	r0, [r7, #24]
 8001bc8:	f7ff fec1 	bl	800194e <ifx_i2c_pl_read_register>
            break;
 8001bcc:	e0e8      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	b21a      	sxth	r2, r3
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001bde:	b21b      	sxth	r3, r3
 8001be0:	4313      	orrs	r3, r2
 8001be2:	b21b      	sxth	r3, r3
 8001be4:	82bb      	strh	r3, [r7, #20]
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
 8001be6:	2380      	movs	r3, #128	@ 0x80
 8001be8:	743b      	strb	r3, [r7, #16]
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001bf0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001bf4:	d911      	bls.n	8001c1a <ifx_i2c_pl_negotiation_event_handler+0x156>
 8001bf6:	8abb      	ldrh	r3, [r7, #20]
 8001bf8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001bfc:	d80d      	bhi.n	8001c1a <ifx_i2c_pl_negotiation_event_handler+0x156>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	2255      	movs	r2, #85	@ 0x55
 8001c06:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001c0a:	f107 0310 	add.w	r3, r7, #16
 8001c0e:	2202      	movs	r2, #2
 8001c10:	2189      	movs	r1, #137	@ 0x89
 8001c12:	69b8      	ldr	r0, [r7, #24]
 8001c14:	f7ff fecb 	bl	80019ae <ifx_i2c_pl_write_register>
 8001c18:	e01f      	b.n	8001c5a <ifx_i2c_pl_negotiation_event_handler+0x196>
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001c20:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001c24:	d811      	bhi.n	8001c4a <ifx_i2c_pl_negotiation_event_handler+0x186>
 8001c26:	8abb      	ldrh	r3, [r7, #20]
 8001c28:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001c2c:	d90d      	bls.n	8001c4a <ifx_i2c_pl_negotiation_event_handler+0x186>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	2255      	movs	r2, #85	@ 0x55
 8001c36:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	2202      	movs	r2, #2
 8001c40:	2189      	movs	r1, #137	@ 0x89
 8001c42:	69b8      	ldr	r0, [r7, #24]
 8001c44:	f7ff feb3 	bl	80019ae <ifx_i2c_pl_write_register>
 8001c48:	e007      	b.n	8001c5a <ifx_i2c_pl_negotiation_event_handler+0x196>
                    p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	2266      	movs	r2, #102	@ 0x66
 8001c4e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001c52:	2301      	movs	r3, #1
 8001c54:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001c58:	e0a2      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
 8001c5a:	e0a1      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	2266      	movs	r2, #102	@ 0x66
 8001c60:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 8001c64:	2204      	movs	r2, #4
 8001c66:	2184      	movs	r1, #132	@ 0x84
 8001c68:	69b8      	ldr	r0, [r7, #24]
 8001c6a:	f7ff fe70 	bl	800194e <ifx_i2c_pl_read_register>
            break;
 8001c6e:	e097      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	b21a      	sxth	r2, r3
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001c80:	b21b      	sxth	r3, r3
 8001c82:	4313      	orrs	r3, r2
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	82bb      	strh	r3, [r7, #20]
                if (p_ctx->frequency > slave_frequency)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001c8e:	8aba      	ldrh	r2, [r7, #20]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d208      	bcs.n	8001ca6 <ifx_i2c_pl_negotiation_event_handler+0x1e2>
                    p_buffer = NULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	847b      	strh	r3, [r7, #34]	@ 0x22
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	22aa      	movs	r2, #170	@ 0xaa
 8001ca0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8001ca4:	e003      	b.n	8001cae <ifx_i2c_pl_negotiation_event_handler+0x1ea>
                    p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	2277      	movs	r2, #119	@ 0x77
 8001caa:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                continue_negotiation = TRUE;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001cb4:	e074      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7ff feba 	bl	8001a38 <ifx_i2c_pl_set_bit_rate>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001cc8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d107      	bne.n	8001cde <ifx_i2c_pl_negotiation_event_handler+0x21a>
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	2211      	movs	r2, #17
 8001cd2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001cdc:	e05f      	b.n	8001d9e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                else if (IFX_I2C_STACK_ERROR == event)
 8001cde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ce0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001ce4:	d15b      	bne.n	8001d9e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	22aa      	movs	r2, #170	@ 0xaa
 8001cea:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 8001cf6:	e052      	b.n	8001d9e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	2222      	movs	r2, #34	@ 0x22
 8001cfc:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_frame_size);
 8001d00:	f107 030c 	add.w	r3, r7, #12
 8001d04:	2202      	movs	r2, #2
 8001d06:	2181      	movs	r1, #129	@ 0x81
 8001d08:	69b8      	ldr	r0, [r7, #24]
 8001d0a:	f7ff fe50 	bl	80019ae <ifx_i2c_pl_write_register>
            break;
 8001d0e:	e047      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	2288      	movs	r2, #136	@ 0x88
 8001d14:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 8001d18:	2202      	movs	r2, #2
 8001d1a:	2181      	movs	r1, #129	@ 0x81
 8001d1c:	69b8      	ldr	r0, [r7, #24]
 8001d1e:	f7ff fe16 	bl	800194e <ifx_i2c_pl_read_register>
            break;
 8001d22:	e03d      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	22aa      	movs	r2, #170	@ 0xaa
 8001d28:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001d32:	021b      	lsls	r3, r3, #8
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	f893 3149 	ldrb.w	r3, [r3, #329]	@ 0x149
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	82fb      	strh	r3, [r7, #22]
                if (p_ctx->frame_size >= slave_frame_len)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001d4a:	8afa      	ldrh	r2, [r7, #22]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d805      	bhi.n	8001d5c <ifx_i2c_pl_negotiation_event_handler+0x298>
                    p_ctx->frame_size = slave_frame_len;
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	8afa      	ldrh	r2, [r7, #22]
 8001d54:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
                    event = IFX_I2C_STACK_SUCCESS;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	84fb      	strh	r3, [r7, #38]	@ 0x26
                p_buffer = NULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
                buffer_len = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	847b      	strh	r3, [r7, #34]	@ 0x22
                continue_negotiation = TRUE;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001d6a:	e019      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                if (IFX_I2C_STACK_SUCCESS == event)
 8001d6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d104      	bne.n	8001d7c <ifx_i2c_pl_negotiation_event_handler+0x2b8>
                    p_ctx->pl.frame_state = PL_STATE_READY;
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	2202      	movs	r2, #2
 8001d76:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8001d7a:	e003      	b.n	8001d84 <ifx_i2c_pl_negotiation_event_handler+0x2c0>
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001d8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d8c:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	69b8      	ldr	r0, [r7, #24]
 8001d92:	47a0      	blx	r4
            break;
 8001d94:	e004      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                break;
 8001d96:	bf00      	nop
 8001d98:	e002      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001d9a:	bf00      	nop
 8001d9c:	e000      	b.n	8001da0 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 8001d9e:	bf00      	nop
        }
    } while (FALSE != continue_negotiation);
 8001da0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f47f aea6 	bne.w	8001af6 <ifx_i2c_pl_negotiation_event_handler+0x32>
}
 8001daa:	bf00      	nop
 8001dac:	bf00      	nop
 8001dae:	372c      	adds	r7, #44	@ 0x2c
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}
 8001db4:	08001ac5 	.word	0x08001ac5

08001db8 <ifx_i2c_pl_frame_event_handler>:


_STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
{
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b087      	sub	sp, #28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	807b      	strh	r3, [r7, #2]
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
 8001dc4:	887b      	ldrh	r3, [r7, #2]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00c      	beq.n	8001de4 <ifx_i2c_pl_frame_event_handler+0x2c>
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001dd8:	8879      	ldrh	r1, [r7, #2]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	2200      	movs	r2, #0
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	47a0      	blx	r4
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
            }
            break;
        }
    }
}
 8001de2:	e0f0      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
        switch (p_ctx->pl.frame_state)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001dea:	3b01      	subs	r3, #1
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	f200 80dc 	bhi.w	8001faa <ifx_i2c_pl_frame_event_handler+0x1f2>
 8001df2:	a201      	add	r2, pc, #4	@ (adr r2, 8001df8 <ifx_i2c_pl_frame_event_handler+0x40>)
 8001df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df8:	08001e15 	.word	0x08001e15
 8001dfc:	08001e1d 	.word	0x08001e1d
 8001e00:	08001e3b 	.word	0x08001e3b
 8001e04:	08001f89 	.word	0x08001f89
 8001e08:	08001e0d 	.word	0x08001e0d
                ifx_i2c_pl_soft_reset(p_ctx);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f983 	bl	8002118 <ifx_i2c_pl_soft_reset>
            break;
 8001e12:	e0d8      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff fe55 	bl	8001ac4 <ifx_i2c_pl_negotiation_event_handler>
            break;
 8001e1a:	e0d4      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2203      	movs	r2, #3
 8001e20:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d105      	bne.n	8001e3a <ifx_i2c_pl_frame_event_handler+0x82>
                    ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001e2e:	2204      	movs	r2, #4
 8001e30:	2182      	movs	r1, #130	@ 0x82
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fd8b 	bl	800194e <ifx_i2c_pl_read_register>
                    break;
 8001e38:	e0c5      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d159      	bne.n	8001ef8 <ifx_i2c_pl_frame_event_handler+0x140>
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d052      	beq.n	8001ef8 <ifx_i2c_pl_frame_event_handler+0x140>
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b21a      	sxth	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001e62:	b21b      	sxth	r3, r3
 8001e64:	4313      	orrs	r3, r2
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	827b      	strh	r3, [r7, #18]
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001e6a:	8a7b      	ldrh	r3, [r7, #18]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d010      	beq.n	8001e92 <ifx_i2c_pl_frame_event_handler+0xda>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001e76:	8a7a      	ldrh	r2, [r7, #18]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d80a      	bhi.n	8001e92 <ifx_i2c_pl_frame_event_handler+0xda>
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2204      	movs	r2, #4
 8001e80:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 8001e84:	8a7b      	ldrh	r3, [r7, #18]
 8001e86:	461a      	mov	r2, r3
 8001e88:	2180      	movs	r1, #128	@ 0x80
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff fd5f 	bl	800194e <ifx_i2c_pl_read_register>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001e90:	e079      	b.n	8001f86 <ifx_i2c_pl_frame_event_handler+0x1ce>
                        current_time = pal_os_timer_get_time_in_milliseconds();
 8001e92:	f005 fb50 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 8001e96:	60f8      	str	r0, [r7, #12]
                        time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
                        if (p_ctx->dl.frame_start_time > current_time)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d205      	bcs.n	8001ebc <ifx_i2c_pl_frame_event_handler+0x104>
                                               p_ctx->dl.frame_start_time)) + 0x01;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                            time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	617b      	str	r3, [r7, #20]
                        if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d209      	bcs.n	8001edc <ifx_i2c_pl_frame_event_handler+0x124>
                            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001ece:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	493e      	ldr	r1, [pc, #248]	@ (8001fd0 <ifx_i2c_pl_frame_event_handler+0x218>)
 8001ed6:	f005 fa83 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001eda:	e054      	b.n	8001f86 <ifx_i2c_pl_frame_event_handler+0x1ce>
                            p_ctx->pl.frame_state = PL_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                            p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001eea:	2300      	movs	r3, #0
 8001eec:	2200      	movs	r2, #0
 8001eee:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	47a0      	blx	r4
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001ef6:	e046      	b.n	8001f86 <ifx_i2c_pl_frame_event_handler+0x1ce>
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d10e      	bne.n	8001f20 <ifx_i2c_pl_frame_event_handler+0x168>
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2204      	movs	r2, #4
 8001f06:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                    ifx_i2c_pl_write_register(p_ctx,
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f8b3 2146 	ldrh.w	r2, [r3, #326]	@ 0x146
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
                    ifx_i2c_pl_write_register(p_ctx,
 8001f16:	2180      	movs	r1, #128	@ 0x80
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff fd48 	bl	80019ae <ifx_i2c_pl_write_register>
            break;
 8001f1e:	e052      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                    current_time = pal_os_timer_get_time_in_milliseconds();
 8001f20:	f005 fb09 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 8001f24:	60f8      	str	r0, [r7, #12]
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	617b      	str	r3, [r7, #20]
                    if (p_ctx->dl.frame_start_time > current_time)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d205      	bcs.n	8001f4a <ifx_i2c_pl_frame_event_handler+0x192>
                                           p_ctx->dl.frame_start_time)) + 0x01;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d209      	bcs.n	8001f6a <ifx_i2c_pl_frame_event_handler+0x1b2>
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001f5c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	491b      	ldr	r1, [pc, #108]	@ (8001fd0 <ifx_i2c_pl_frame_event_handler+0x218>)
 8001f64:	f005 fa3c 	bl	80073e0 <pal_os_event_register_callback_oneshot>
            break;
 8001f68:	e02d      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                        p_ctx->pl.frame_state = PL_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001f78:	2300      	movs	r3, #0
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	47a0      	blx	r4
            break;
 8001f84:	e01f      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
 8001f86:	e01e      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_READY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
                                                    p_ctx->pl.buffer,
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	47a0      	blx	r4
            break;
 8001fa8:	e00d      	b.n	8001fc6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_INIT;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	47a0      	blx	r4
            break;
 8001fc4:	bf00      	nop
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd90      	pop	{r4, r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	08001a1f 	.word	0x08001a1f

08001fd4 <ifx_i2c_pal_poll_callback>:

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	60fb      	str	r3, [r7, #12]
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d10c      	bne.n	8002004 <ifx_i2c_pal_poll_callback+0x30>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f005 f807 	bl	8007010 <pal_i2c_write>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
    }
}
 8002002:	e010      	b.n	8002026 <ifx_i2c_pal_poll_callback+0x52>
    else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 800200a:	2b02      	cmp	r3, #2
 800200c:	d10b      	bne.n	8002026 <ifx_i2c_pal_poll_callback+0x52>
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002020:	461a      	mov	r2, r3
 8002022:	f005 f833 	bl	800708c <pal_i2c_read>
}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <ifx_i2c_pl_guard_time_callback>:


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b084      	sub	sp, #16
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60fb      	str	r3, [r7, #12]
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8002040:	2b01      	cmp	r3, #1
 8002042:	d11f      	bne.n	8002084 <ifx_i2c_pl_guard_time_callback+0x56>
    {
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 800204a:	2b01      	cmp	r3, #1
 800204c:	d110      	bne.n	8002070 <ifx_i2c_pl_guard_time_callback+0x42>
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2202      	movs	r2, #2
 8002052:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002068:	461a      	mov	r2, r3
 800206a:	f005 f80f 	bl	800708c <pal_i2c_read>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 800206e:	e012      	b.n	8002096 <ifx_i2c_pl_guard_time_callback+0x68>
        else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8002076:	2b02      	cmp	r3, #2
 8002078:	d10d      	bne.n	8002096 <ifx_i2c_pl_guard_time_callback+0x68>
            ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 800207a:	2100      	movs	r1, #0
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f7ff fe9b 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
}
 8002082:	e008      	b.n	8002096 <ifx_i2c_pl_guard_time_callback+0x68>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 800208a:	2b02      	cmp	r3, #2
 800208c:	d103      	bne.n	8002096 <ifx_i2c_pl_guard_time_callback+0x68>
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 800208e:	2100      	movs	r1, #0
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f7ff fe91 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <ifx_i2c_pl_pal_event_handler>:

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	807b      	strh	r3, [r7, #2]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	60fb      	str	r3, [r7, #12]
    switch (event)
 80020b0:	887b      	ldrh	r3, [r7, #2]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d01e      	beq.n	80020f4 <ifx_i2c_pl_pal_event_handler+0x54>
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	db25      	blt.n	8002106 <ifx_i2c_pl_pal_event_handler+0x66>
 80020ba:	3b01      	subs	r3, #1
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d822      	bhi.n	8002106 <ifx_i2c_pl_pal_event_handler+0x66>
    {
        case PAL_I2C_EVENT_ERROR:
        case PAL_I2C_EVENT_BUSY:
            // Error event usually occurs when the device is in sleep mode and needs time to wake up
            if (p_local_ctx->pl.retry_counter--)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 80020c6:	1e5a      	subs	r2, r3, #1
 80020c8:	b291      	uxth	r1, r2
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d009      	beq.n	80020e8 <ifx_i2c_pl_pal_event_handler+0x48>
            {
                LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
                pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80020da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	490b      	ldr	r1, [pc, #44]	@ (8002110 <ifx_i2c_pl_pal_event_handler+0x70>)
 80020e2:	f005 f97d 	bl	80073e0 <pal_os_event_register_callback_oneshot>
            else
            {
                LOG_PL("[IFX-PL]: PAL Error -> Stop\n");
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
            }
            break;
 80020e6:	e00f      	b.n	8002108 <ifx_i2c_pl_pal_event_handler+0x68>
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
 80020e8:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f7ff fe63 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
            break;
 80020f2:	e009      	b.n	8002108 <ifx_i2c_pl_pal_event_handler+0x68>

        case PAL_I2C_EVENT_SUCCESS:
            LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
            pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_time_callback,
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80020fa:	2332      	movs	r3, #50	@ 0x32
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4905      	ldr	r1, [pc, #20]	@ (8002114 <ifx_i2c_pl_pal_event_handler+0x74>)
 8002100:	f005 f96e 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                                                    p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
            break;
 8002104:	e000      	b.n	8002108 <ifx_i2c_pl_pal_event_handler+0x68>
        default:
            break;
 8002106:	bf00      	nop
    }
}
 8002108:	bf00      	nop
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	08001fd5 	.word	0x08001fd5
 8002114:	0800202f 	.word	0x0800202f

08002118 <ifx_i2c_pl_soft_reset>:


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    uint8_t i2c_mode_value[2] = {0};
 8002120:	2300      	movs	r3, #0
 8002122:	81bb      	strh	r3, [r7, #12]
    switch (p_ctx->pl.request_soft_reset)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 800212a:	3b99      	subs	r3, #153	@ 0x99
 800212c:	2b0a      	cmp	r3, #10
 800212e:	d85e      	bhi.n	80021ee <ifx_i2c_pl_soft_reset+0xd6>
 8002130:	a201      	add	r2, pc, #4	@ (adr r2, 8002138 <ifx_i2c_pl_soft_reset+0x20>)
 8002132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002136:	bf00      	nop
 8002138:	08002165 	.word	0x08002165
 800213c:	080021ef 	.word	0x080021ef
 8002140:	080021ef 	.word	0x080021ef
 8002144:	080021ef 	.word	0x080021ef
 8002148:	080021ef 	.word	0x080021ef
 800214c:	080021ef 	.word	0x080021ef
 8002150:	080021ef 	.word	0x080021ef
 8002154:	080021ef 	.word	0x080021ef
 8002158:	080021dd 	.word	0x080021dd
 800215c:	08002179 	.word	0x08002179
 8002160:	080021c1 	.word	0x080021c1
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	22a2      	movs	r2, #162	@ 0xa2
 8002168:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            //Read the status register to check if soft reset is supported
            ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 800216c:	2204      	movs	r2, #4
 800216e:	2182      	movs	r1, #130	@ 0x82
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff fbec 	bl	800194e <ifx_i2c_pl_read_register>
            break;
 8002176:	e03b      	b.n	80021f0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_WRITE:
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 800217e:	f003 0308 	and.w	r3, r3, #8
 8002182:	b2da      	uxtb	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8002190:	2b08      	cmp	r3, #8
 8002192:	d10b      	bne.n	80021ac <ifx_i2c_pl_soft_reset+0x94>
            {
                p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	22a3      	movs	r2, #163	@ 0xa3
 8002198:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
                //Write 88 register with 0 value
                ifx_i2c_pl_write_register(p_ctx, PL_REG_SOFT_RESET, PL_REG_LEN_SOFT_RESET, i2c_mode_value);
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	2202      	movs	r2, #2
 80021a2:	2188      	movs	r1, #136	@ 0x88
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff fc02 	bl	80019ae <ifx_i2c_pl_write_register>
            {
                //Soft reset is not supported by the slave
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
            }
            break;
 80021aa:	e021      	b.n	80021f0 <ifx_i2c_pl_soft_reset+0xd8>
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
 80021b4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff fdfd 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
            break;
 80021be:	e017      	b.n	80021f0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	22a1      	movs	r2, #161	@ 0xa1
 80021c4:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 80021ce:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4908      	ldr	r1, [pc, #32]	@ (80021f8 <ifx_i2c_pl_soft_reset+0xe0>)
 80021d6:	f005 f903 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                                                   (void * )p_ctx,
                                                   STARTUP_TIME_MSEC);
            break;
 80021da:	e009      	b.n	80021f0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_INIT:
        {
            p_ctx->pl.frame_state = PL_STATE_INIT;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
            ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 80021e4:	2100      	movs	r1, #0
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff fde6 	bl	8001db8 <ifx_i2c_pl_frame_event_handler>
            break;
 80021ec:	e000      	b.n	80021f0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        default:
            break;
 80021ee:	bf00      	nop
    }
}
 80021f0:	bf00      	nop
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	08002119 	.word	0x08002119

080021fc <ifx_i2c_prl_init>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002206:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800220a:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 8002214:	491c      	ldr	r1, [pc, #112]	@ (8002288 <ifx_i2c_prl_init+0x8c>)
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f001 faa0 	bl	800375c <ifx_i2c_tl_init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d12b      	bne.n	800227a <ifx_i2c_prl_init+0x7e>
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 800222e:	2b11      	cmp	r3, #17
 8002230:	d104      	bne.n	800223c <ifx_i2c_prl_init+0x40>
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_NOT_DONE;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 800223a:	e003      	b.n	8002244 <ifx_i2c_prl_init+0x48>
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2211      	movs	r2, #17
 8002268:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2211      	movs	r2, #17
 8002270:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        return_status = IFX_I2C_STACK_SUCCESS;
 8002274:	2300      	movs	r3, #0
 8002276:	81fb      	strh	r3, [r7, #14]
 8002278:	e000      	b.n	800227c <ifx_i2c_prl_init+0x80>
            break;
 800227a:	bf00      	nop
    } while (FALSE);
    
    return (return_status);
 800227c:	89fb      	ldrh	r3, [r7, #14]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	08002e05 	.word	0x08002e05

0800228c <ifx_i2c_prl_close>:

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002296:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800229a:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Close\n");
    do
    {
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d12e      	bne.n	8002304 <ifx_i2c_prl_close+0x78>
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 80022b2:	2b33      	cmp	r3, #51	@ 0x33
 80022b4:	d109      	bne.n	80022ca <ifx_i2c_prl_close+0x3e>
        {
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80022ba:	2300      	movs	r3, #0
 80022bc:	2200      	movs	r2, #0
 80022be:	2100      	movs	r1, #0
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	47a0      	blx	r4
            return_status = IFX_I2C_STACK_SUCCESS;
 80022c4:	2300      	movs	r3, #0
 80022c6:	81fb      	strh	r3, [r7, #14]
            break;
 80022c8:	e01d      	b.n	8002306 <ifx_i2c_prl_close+0x7a>
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d118      	bne.n	8002306 <ifx_i2c_prl_close+0x7a>
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 80022da:	2b22      	cmp	r3, #34	@ 0x22
 80022dc:	d113      	bne.n	8002306 <ifx_i2c_prl_close+0x7a>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2208      	movs	r2, #8
 80022e2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            ifx_i2c_prl_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, p_ctx->prl.prl_txrx_buffer, 1);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 80022f4:	2301      	movs	r3, #1
 80022f6:	2100      	movs	r1, #0
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 fd83 	bl	8002e04 <ifx_i2c_prl_event_handler>
            return_status = IFX_I2C_STACK_SUCCESS;
 80022fe:	2300      	movs	r3, #0
 8002300:	81fb      	strh	r3, [r7, #14]
            break;
 8002302:	e000      	b.n	8002306 <ifx_i2c_prl_close+0x7a>
            break;
 8002304:	bf00      	nop
        }
    } while (FALSE);
    return (return_status);
 8002306:	89fb      	ldrh	r3, [r7, #14]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bd90      	pop	{r4, r7, pc}

08002310 <ifx_i2c_prl_transceive>:
optiga_lib_status_t ifx_i2c_prl_transceive(ifx_i2c_context_t * p_ctx,
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	4613      	mov	r3, r2
 800231e:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002320:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002324:	82fb      	strh	r3, [r7, #22]
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d05a      	beq.n	80023e2 <ifx_i2c_prl_transceive+0xd2>
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d057      	beq.n	80023e2 <ifx_i2c_prl_transceive+0xd2>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002338:	2b01      	cmp	r3, #1
 800233a:	d152      	bne.n	80023e2 <ifx_i2c_prl_transceive+0xd2>
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002342:	2b11      	cmp	r3, #17
 8002344:	d10d      	bne.n	8002362 <ifx_i2c_prl_transceive+0x52>
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 800234c:	2b00      	cmp	r3, #0
 800234e:	d108      	bne.n	8002362 <ifx_i2c_prl_transceive+0x52>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2208      	movs	r2, #8
 8002354:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
 8002360:	e003      	b.n	800236a <ifx_i2c_prl_transceive+0x5a>
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2202      	movs	r2, #2
 8002366:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	635a      	str	r2, [r3, #52]	@ 0x34
        p_ctx->prl.actual_payload_length = tx_data_len;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	88fa      	ldrh	r2, [r7, #6]
 8002374:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d006      	beq.n	8002394 <ifx_i2c_prl_transceive+0x84>
            (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800238c:	f003 0303 	and.w	r3, r3, #3
        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002390:	2b03      	cmp	r3, #3
 8002392:	d103      	bne.n	800239c <ifx_i2c_prl_transceive+0x8c>
        {
            p_ctx->prl.p_recv_payload_buffer = p_rx_data;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	639a      	str	r2, [r3, #56]	@ 0x38
 800239a:	e003      	b.n	80023a4 <ifx_i2c_prl_transceive+0x94>
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	1d1a      	adds	r2, r3, #4
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a3a      	ldr	r2, [r7, #32]
 80023a8:	63da      	str	r2, [r3, #60]	@ 0x3c
        p_ctx->prl.data_retransmit_counter = 0;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        p_ctx->prl.trans_repeat_status = FALSE;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        p_ctx->prl.decryption_failure_counter = 0;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2211      	movs	r2, #17
 80023ce:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

        ifx_i2c_prl_event_handler(p_ctx,
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	2100      	movs	r1, #0
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 fd13 	bl	8002e04 <ifx_i2c_prl_event_handler>
                                  IFX_I2C_STACK_SUCCESS,
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;
 80023de:	2300      	movs	r3, #0
 80023e0:	82fb      	strh	r3, [r7, #22]

    } while (FALSE);
    return (return_status);
 80023e2:	8afb      	ldrh	r3, [r7, #22]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <ifx_i2c_prl_prf>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
 80023ec:	b5b0      	push	{r4, r5, r7, lr}
 80023ee:	b09e      	sub	sp, #120	@ 0x78
 80023f0:	af06      	add	r7, sp, #24
 80023f2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
 80023f4:	f240 1307 	movw	r3, #263	@ 0x107
 80023f8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint8_t label_input[] = PRL_LABEL;
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <ifx_i2c_prl_prf+0xa4>)
 80023fe:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8002402:	461d      	mov	r5, r3
 8002404:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002406:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002408:	682b      	ldr	r3, [r5, #0]
 800240a:	7023      	strb	r3, [r4, #0]
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	f107 020a 	add.w	r2, r7, #10
 8002418:	f107 010c 	add.w	r1, r7, #12
 800241c:	4618      	mov	r0, r3
 800241e:	f004 ff19 	bl	8007254 <pal_os_datastore_read>
 8002422:	4603      	mov	r3, r0
 8002424:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                                              secret_input,
                                              &shared_secret_length);
        if (PAL_STATUS_SUCCESS != return_status)
 8002428:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800242c:	2b00      	cmp	r3, #0
 800242e:	d004      	beq.n	800243a <ifx_i2c_prl_prf+0x4e>
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002430:	f240 1307 	movw	r3, #263	@ 0x107
 8002434:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            break;
 8002438:	e024      	b.n	8002484 <ifx_i2c_prl_prf+0x98>
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 800243a:	8978      	ldrh	r0, [r7, #10]
                                                           shared_secret_length,
                                                           label_input,
                                                           sizeof(label_input) - 1,
                                                           p_ctx->prl.random,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3380      	adds	r3, #128	@ 0x80
                                                           sizeof(p_ctx->prl.random),
                                                           p_ctx->prl.session_key,
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	3258      	adds	r2, #88	@ 0x58
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002444:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8002448:	f107 010c 	add.w	r1, r7, #12
 800244c:	2528      	movs	r5, #40	@ 0x28
 800244e:	9504      	str	r5, [sp, #16]
 8002450:	9203      	str	r2, [sp, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	9202      	str	r2, [sp, #8]
 8002456:	9301      	str	r3, [sp, #4]
 8002458:	2310      	movs	r3, #16
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	4623      	mov	r3, r4
 800245e:	4602      	mov	r2, r0
 8002460:	2000      	movs	r0, #0
 8002462:	f004 fcf3 	bl	8006e4c <pal_crypt_tls_prf_sha256>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <ifx_i2c_prl_prf+0x88>
                                                           sizeof(p_ctx->prl.session_key)))
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 800246c:	f240 1307 	movw	r3, #263	@ 0x107
 8002470:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        }
        memset(secret_input, 0, shared_secret_length);
 8002474:	897b      	ldrh	r3, [r7, #10]
 8002476:	461a      	mov	r2, r3
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f00c fadf 	bl	800ea42 <memset>

    } while (FALSE);
    return (return_status);
 8002484:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
}
 8002488:	4618      	mov	r0, r3
 800248a:	3760      	adds	r7, #96	@ 0x60
 800248c:	46bd      	mov	sp, r7
 800248e:	bdb0      	pop	{r4, r5, r7, pc}
 8002490:	0800fa8c 	.word	0x0800fa8c

08002494 <ifx_i2c_prl_form_associated_data>:

_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	607a      	str	r2, [r7, #4]
 800249e:	461a      	mov	r2, r3
 80024a0:	460b      	mov	r3, r1
 80024a2:	817b      	strh	r3, [r7, #10]
 80024a4:	4613      	mov	r3, r2
 80024a6:	727b      	strb	r3, [r7, #9]
    p_ctx->prl.associate_data[0] = sctr;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	7a7a      	ldrb	r2, [r7, #9]
 80024ac:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	33a1      	adds	r3, #161	@ 0xa1
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f004 f91f 	bl	80066fa <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	33a6      	adds	r3, #166	@ 0xa6
 80024cc:	897a      	ldrh	r2, [r7, #10]
 80024ce:	4611      	mov	r1, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f004 f8fb 	bl	80066cc <optiga_common_set_uint16>
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <ifx_i2c_prl_encrypt_msg>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_encrypt_msg(ifx_i2c_context_t * p_ctx,
                                                      uint8_t * p_data,
                                                      uint16_t data_len,
                                                      uint32_t seq_number,
                                                      uint8_t sctr)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b08e      	sub	sp, #56	@ 0x38
 80024e2:	af06      	add	r7, sp, #24
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4613      	mov	r3, r2
 80024ec:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80024ee:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80024f2:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
 80024f4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80024f8:	88f9      	ldrh	r1, [r7, #6]
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f7ff ffc9 	bl	8002494 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	3378      	adds	r3, #120	@ 0x78
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	3304      	adds	r3, #4
 8002510:	6839      	ldr	r1, [r7, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f004 f8f1 	bl	80066fa <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
                                                                p_data,
                                                                data_len,
                                                                &p_ctx->prl.
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f103 0058 	add.w	r0, r3, #88	@ 0x58
                                                                session_key[PRL_MASTER_ENCRYPTION_KEY_OFFSET],
                                                                nonce_data, PRL_MASTER_NONCE_LENGTH + 
                                                                PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 8002522:	88f9      	ldrh	r1, [r7, #6]
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	9205      	str	r2, [sp, #20]
 8002528:	2208      	movs	r2, #8
 800252a:	9204      	str	r2, [sp, #16]
 800252c:	2208      	movs	r2, #8
 800252e:	9203      	str	r2, [sp, #12]
 8002530:	9302      	str	r3, [sp, #8]
 8002532:	2308      	movs	r3, #8
 8002534:	9301      	str	r3, [sp, #4]
 8002536:	f107 0314 	add.w	r3, r7, #20
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	4603      	mov	r3, r0
 800253e:	460a      	mov	r2, r1
 8002540:	68b9      	ldr	r1, [r7, #8]
 8002542:	2000      	movs	r0, #0
 8002544:	f004 fca8 	bl	8006e98 <pal_crypt_encrypt_aes128_ccm>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d102      	bne.n	8002554 <ifx_i2c_prl_encrypt_msg+0x76>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                p_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 800254e:	2300      	movs	r3, #0
 8002550:	83fb      	strh	r3, [r7, #30]
 8002552:	e000      	b.n	8002556 <ifx_i2c_prl_encrypt_msg+0x78>
            break;
 8002554:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002556:	8bfb      	ldrh	r3, [r7, #30]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3720      	adds	r7, #32
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <ifx_i2c_prl_decrypt_msg>:
                                                      uint32_t seq_number,
                                                      uint8_t * out_data,
                                                      uint8_t decrypt_key_offset,
                                                      uint8_t decrypt_nonce_offset,
                                                      uint8_t sctr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b08e      	sub	sp, #56	@ 0x38
 8002564:	af06      	add	r7, sp, #24
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002570:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002574:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
 8002576:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800257a:	88f9      	ldrh	r1, [r7, #6]
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f7ff ff88 	bl	8002494 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8002584:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002588:	3358      	adds	r3, #88	@ 0x58
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4413      	add	r3, r2
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8002592:	f107 0314 	add.w	r3, r7, #20
 8002596:	3304      	adds	r3, #4
 8002598:	6839      	ldr	r1, [r7, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f004 f8ad 	bl	80066fa <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80025a0:	88fb      	ldrh	r3, [r7, #6]
 80025a2:	3308      	adds	r3, #8
 80025a4:	b299      	uxth	r1, r3
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
 80025a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025aa:	3358      	adds	r3, #88	@ 0x58
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	18d0      	adds	r0, r2, r3
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 80025b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025b6:	9205      	str	r2, [sp, #20]
 80025b8:	2208      	movs	r2, #8
 80025ba:	9204      	str	r2, [sp, #16]
 80025bc:	2208      	movs	r2, #8
 80025be:	9203      	str	r2, [sp, #12]
 80025c0:	9302      	str	r3, [sp, #8]
 80025c2:	2308      	movs	r3, #8
 80025c4:	9301      	str	r3, [sp, #4]
 80025c6:	f107 0314 	add.w	r3, r7, #20
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	4603      	mov	r3, r0
 80025ce:	460a      	mov	r2, r1
 80025d0:	68b9      	ldr	r1, [r7, #8]
 80025d2:	2000      	movs	r0, #0
 80025d4:	f004 fc81 	bl	8006eda <pal_crypt_decrypt_aes128_ccm>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <ifx_i2c_prl_decrypt_msg+0x84>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                out_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 80025de:	2300      	movs	r3, #0
 80025e0:	83fb      	strh	r3, [r7, #30]
 80025e2:	e000      	b.n	80025e6 <ifx_i2c_prl_decrypt_msg+0x86>
            break;
 80025e4:	bf00      	nop
    } while (FALSE);
    return (return_status);
 80025e6:	8bfb      	ldrh	r3, [r7, #30]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3720      	adds	r7, #32
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <ifx_i2c_prl_send_alert>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
 80025f8:	2300      	movs	r3, #0
 80025fa:	81fb      	strh	r3, [r7, #14]
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800260a:	2b04      	cmp	r3, #4
 800260c:	d134      	bne.n	8002678 <ifx_i2c_prl_send_alert+0x88>
        {
            p_ctx->prl.decryption_failure_counter++;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8002614:	3301      	adds	r3, #1
 8002616:	b2da      	uxtb	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
            p_ctx->prl.state = PRL_STATE_VERIFY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2203      	movs	r2, #3
 8002622:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002638:	b2da      	uxtb	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3354      	adds	r3, #84	@ 0x54
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	4613      	mov	r3, r2
 800265e:	2201      	movs	r2, #1
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f001 f8a9 	bl	80037b8 <ifx_i2c_tl_transceive>
 8002666:	4603      	mov	r3, r0
 8002668:	81fb      	strh	r3, [r7, #14]
                                                  1,
                                                  p_ctx->prl.p_recv_payload_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002674:	801a      	strh	r2, [r3, #0]
 8002676:	e00d      	b.n	8002694 <ifx_i2c_prl_send_alert+0xa4>
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800267e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	22ff      	movs	r2, #255	@ 0xff
 800268e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
            break;
 8002692:	bf00      	nop
        }

    } while (FALSE);
    return (return_status);
 8002694:	89fb      	ldrh	r3, [r7, #14]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <ifx_i2c_prl_do_handshake>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_handshake(ifx_i2c_context_t * p_ctx, const uint8_t * p_data)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b08a      	sub	sp, #40	@ 0x28
 80026a2:	af04      	add	r7, sp, #16
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]
    uint8_t sseq[4];
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80026a8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80026ac:	82fb      	strh	r3, [r7, #22]
    uint32_t exit_machine = FALSE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 80026b8:	2b55      	cmp	r3, #85	@ 0x55
 80026ba:	f000 8178 	beq.w	80029ae <ifx_i2c_prl_do_handshake+0x310>
 80026be:	2b55      	cmp	r3, #85	@ 0x55
 80026c0:	f300 817f 	bgt.w	80029c2 <ifx_i2c_prl_do_handshake+0x324>
 80026c4:	2b44      	cmp	r3, #68	@ 0x44
 80026c6:	f000 8100 	beq.w	80028ca <ifx_i2c_prl_do_handshake+0x22c>
 80026ca:	2b44      	cmp	r3, #68	@ 0x44
 80026cc:	f300 8179 	bgt.w	80029c2 <ifx_i2c_prl_do_handshake+0x324>
 80026d0:	2b33      	cmp	r3, #51	@ 0x33
 80026d2:	f000 8095 	beq.w	8002800 <ifx_i2c_prl_do_handshake+0x162>
 80026d6:	2b33      	cmp	r3, #51	@ 0x33
 80026d8:	f300 8173 	bgt.w	80029c2 <ifx_i2c_prl_do_handshake+0x324>
 80026dc:	2b11      	cmp	r3, #17
 80026de:	d002      	beq.n	80026e6 <ifx_i2c_prl_do_handshake+0x48>
 80026e0:	2b22      	cmp	r3, #34	@ 0x22
 80026e2:	d034      	beq.n	800274e <ifx_i2c_prl_do_handshake+0xb0>
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                exit_machine = FALSE;
            }
            break;
            default:
            break;
 80026e4:	e16d      	b.n	80029c2 <ifx_i2c_prl_do_handshake+0x324>
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2226      	movs	r2, #38	@ 0x26
 800270a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3354      	adds	r3, #84	@ 0x54
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	4613      	mov	r3, r2
 8002722:	2202      	movs	r2, #2
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f001 f847 	bl	80037b8 <ifx_i2c_tl_transceive>
 800272a:	4603      	mov	r3, r0
 800272c:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800272e:	8afb      	ldrh	r3, [r7, #22]
 8002730:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002734:	d106      	bne.n	8002744 <ifx_i2c_prl_do_handshake+0xa6>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2255      	movs	r2, #85	@ 0x55
 800273a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800273e:	2301      	movs	r3, #1
 8002740:	613b      	str	r3, [r7, #16]
                    break;
 8002742:	e13f      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_HELLO;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2222      	movs	r2, #34	@ 0x22
 8002748:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 800274c:	e13a      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                exit_machine = TRUE;
 800274e:	2301      	movs	r3, #1
 8002750:	613b      	str	r3, [r7, #16]
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d105      	bne.n	800276a <ifx_i2c_prl_do_handshake+0xcc>
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	f003 0344 	and.w	r3, r3, #68	@ 0x44
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00e      	beq.n	8002788 <ifx_i2c_prl_do_handshake+0xea>
                    (1 == p_ctx->prl.prl_receive_length)))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 8002770:	2b01      	cmp	r3, #1
 8002772:	d109      	bne.n	8002788 <ifx_i2c_prl_do_handshake+0xea>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002774:	f240 1307 	movw	r3, #263	@ 0x107
 8002778:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	22ff      	movs	r2, #255	@ 0xff
 800277e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
                    break;
 8002786:	e11d      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800278e:	2b26      	cmp	r3, #38	@ 0x26
 8002790:	d108      	bne.n	80027a4 <ifx_i2c_prl_do_handshake+0x106>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d104      	bne.n	80027a4 <ifx_i2c_prl_do_handshake+0x106>
                    (PROTOCOL_VERSION_PRE_SHARED_SECRET != p_data[PRL_PROTOCOL_VERSION_OFFSET]))
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	3301      	adds	r3, #1
 800279e:	781b      	ldrb	r3, [r3, #0]
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d004      	beq.n	80027ae <ifx_i2c_prl_do_handshake+0x110>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2255      	movs	r2, #85	@ 0x55
 80027a8:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 80027ac:	e10a      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	3322      	adds	r3, #34	@ 0x22
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 ffc2 	bl	800673c <optiga_common_get_uint32>
 80027b8:	4602      	mov	r2, r0
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	649a      	str	r2, [r3, #72]	@ 0x48
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	64da      	str	r2, [r3, #76]	@ 0x4c
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	3302      	adds	r3, #2
 80027d0:	2220      	movs	r2, #32
 80027d2:	4619      	mov	r1, r3
 80027d4:	f00c f97b 	bl	800eace <memcpy>
                return_status = ifx_i2c_prl_prf(p_ctx);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff fe07 	bl	80023ec <ifx_i2c_prl_prf>
 80027de:	4603      	mov	r3, r0
 80027e0:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 80027e2:	8afb      	ldrh	r3, [r7, #22]
 80027e4:	f240 1207 	movw	r2, #263	@ 0x107
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d104      	bne.n	80027f6 <ifx_i2c_prl_do_handshake+0x158>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2255      	movs	r2, #85	@ 0x55
 80027f0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 80027f4:	e0e6      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_SEND_FINISHED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2233      	movs	r2, #51	@ 0x33
 80027fa:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80027fe:	e0e1      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2208      	movs	r2, #8
 8002804:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                exit_machine = FALSE;
 8002808:	2300      	movs	r3, #0
 800280a:	613b      	str	r3, [r7, #16]
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f103 00ad 	add.w	r0, r3, #173	@ 0xad
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3380      	adds	r3, #128	@ 0x80
 8002816:	2220      	movs	r2, #32
 8002818:	4619      	mov	r1, r3
 800281a:	f00c f958 	bl	800eace <memcpy>
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f103 02cd 	add.w	r2, r3, #205	@ 0xcd
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f003 ff65 	bl	80066fa <optiga_common_set_uint32>
                return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f103 01ad 	add.w	r1, r3, #173	@ 0xad
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	4613      	mov	r3, r2
 8002844:	2224      	movs	r2, #36	@ 0x24
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff fe49 	bl	80024de <ifx_i2c_prl_encrypt_msg>
 800284c:	4603      	mov	r3, r0
 800284e:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002850:	8afb      	ldrh	r3, [r7, #22]
 8002852:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002856:	d106      	bne.n	8002866 <ifx_i2c_prl_do_handshake+0x1c8>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2255      	movs	r2, #85	@ 0x55
 800285c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002860:	2301      	movs	r3, #1
 8002862:	613b      	str	r3, [r7, #16]
                    break;
 8002864:	e0ae      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800287c:	4619      	mov	r1, r3
 800287e:	4610      	mov	r0, r2
 8002880:	f003 ff3b 	bl	80066fa <optiga_common_set_uint32>
                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2231      	movs	r2, #49	@ 0x31
 8002888:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3354      	adds	r3, #84	@ 0x54
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	4613      	mov	r3, r2
 80028a0:	2231      	movs	r2, #49	@ 0x31
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 ff88 	bl	80037b8 <ifx_i2c_tl_transceive>
 80028a8:	4603      	mov	r3, r0
 80028aa:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_SUCCESS != return_status)
 80028ac:	8afb      	ldrh	r3, [r7, #22]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d006      	beq.n	80028c0 <ifx_i2c_prl_do_handshake+0x222>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2255      	movs	r2, #85	@ 0x55
 80028b6:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80028ba:	2301      	movs	r3, #1
 80028bc:	613b      	str	r3, [r7, #16]
                    break;
 80028be:	e081      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2244      	movs	r2, #68	@ 0x44
 80028c4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80028c8:	e07c      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d104      	bne.n	80028dc <ifx_i2c_prl_do_handshake+0x23e>
                    ((PRL_FINISHED_DATA_LENGTH + 1) != p_ctx->prl.prl_receive_length))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80028d8:	2b31      	cmp	r3, #49	@ 0x31
 80028da:	d006      	beq.n	80028ea <ifx_i2c_prl_do_handshake+0x24c>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2255      	movs	r2, #85	@ 0x55
 80028e0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80028e4:	2301      	movs	r3, #1
 80028e6:	613b      	str	r3, [r7, #16]
                    break;
 80028e8:	e06c      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	3301      	adds	r3, #1
 80028ee:	4618      	mov	r0, r3
 80028f0:	f003 ff24 	bl	800673c <optiga_common_get_uint32>
 80028f4:	4602      	mov	r2, r0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	645a      	str	r2, [r3, #68]	@ 0x44
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	1d59      	adds	r1, r3, #5
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c58      	ldr	r0, [r3, #68]	@ 0x44
                                                        p_ctx->prl.prl_txrx_buffer,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	33a8      	adds	r3, #168	@ 0xa8
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 800290c:	9203      	str	r2, [sp, #12]
 800290e:	2224      	movs	r2, #36	@ 0x24
 8002910:	9202      	str	r2, [sp, #8]
 8002912:	2210      	movs	r2, #16
 8002914:	9201      	str	r2, [sp, #4]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	4603      	mov	r3, r0
 800291a:	2224      	movs	r2, #36	@ 0x24
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff fe1f 	bl	8002560 <ifx_i2c_prl_decrypt_msg>
 8002922:	4603      	mov	r3, r0
 8002924:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002926:	8afb      	ldrh	r3, [r7, #22]
 8002928:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800292c:	d106      	bne.n	800293c <ifx_i2c_prl_do_handshake+0x29e>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2255      	movs	r2, #85	@ 0x55
 8002932:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002936:	2301      	movs	r3, #1
 8002938:	613b      	str	r3, [r7, #16]
                    break;
 800293a:	e043      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                optiga_common_set_uint32(sseq, p_ctx->prl.master_sequence_number);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002940:	f107 030c 	add.w	r3, r7, #12
 8002944:	4611      	mov	r1, r2
 8002946:	4618      	mov	r0, r3
 8002948:	f003 fed7 	bl	80066fa <optiga_common_set_uint32>
                if (0 != (memcmp(p_ctx->prl.random, p_ctx->prl.prl_txrx_buffer, PRL_RANDOM_DATA_LENGTH)))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	33a8      	adds	r3, #168	@ 0xa8
 8002956:	2220      	movs	r2, #32
 8002958:	4619      	mov	r1, r3
 800295a:	f00c f862 	bl	800ea22 <memcmp>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d009      	beq.n	8002978 <ifx_i2c_prl_do_handshake+0x2da>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002964:	f240 1307 	movw	r3, #263	@ 0x107
 8002968:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2255      	movs	r2, #85	@ 0x55
 800296e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002972:	2301      	movs	r3, #1
 8002974:	613b      	str	r3, [r7, #16]
                    break;
 8002976:	e025      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                if (0 != (memcmp(sseq, &p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH], PRL_SEQ_NUMBER_LENGTH)))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 800297e:	f107 030c 	add.w	r3, r7, #12
 8002982:	2204      	movs	r2, #4
 8002984:	4618      	mov	r0, r3
 8002986:	f00c f84c 	bl	800ea22 <memcmp>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d009      	beq.n	80029a4 <ifx_i2c_prl_do_handshake+0x306>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002990:	f240 1307 	movw	r3, #263	@ 0x107
 8002994:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2255      	movs	r2, #85	@ 0x55
 800299a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800299e:	2301      	movs	r3, #1
 80029a0:	613b      	str	r3, [r7, #16]
                    break;
 80029a2:	e00f      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80029ac:	e00a      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
                return_status = IFX_I2C_HANDSHAKE_ERROR;
 80029ae:	f240 1307 	movw	r3, #263	@ 0x107
 80029b2:	82fb      	strh	r3, [r7, #22]
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	22ff      	movs	r2, #255	@ 0xff
 80029b8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                exit_machine = FALSE;
 80029bc:	2300      	movs	r3, #0
 80029be:	613b      	str	r3, [r7, #16]
            break;
 80029c0:	e000      	b.n	80029c4 <ifx_i2c_prl_do_handshake+0x326>
            break;
 80029c2:	bf00      	nop
        }

    } while (TRUE == exit_machine);
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	f43f ae73 	beq.w	80026b2 <ifx_i2c_prl_do_handshake+0x14>

    return (return_status);
 80029cc:	8afb      	ldrh	r3, [r7, #22]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <ifx_i2c_prl_do_manage_context>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_manage_context(ifx_i2c_context_t * p_ctx,
                                                            const uint8_t * p_data,
                                                            uint16_t data_len,
                                                            uint8_t * exit_machine)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b094      	sub	sp, #80	@ 0x50
 80029da:	af02      	add	r7, sp, #8
 80029dc:	60f8      	str	r0, [r7, #12]
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	603b      	str	r3, [r7, #0]
 80029e2:	4613      	mov	r3, r2
 80029e4:	80fb      	strh	r3, [r7, #6]
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80029e6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80029ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t sctr;

    switch (p_ctx->prl.mc_state)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d003      	beq.n	8002a00 <ifx_i2c_prl_do_manage_context+0x2a>
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	f000 80eb 	beq.w	8002bd4 <ifx_i2c_prl_do_manage_context+0x1fe>
 80029fe:	e1df      	b.n	8002dc0 <ifx_i2c_prl_do_manage_context+0x3ea>
    {
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002a06:	b25b      	sxtb	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	da07      	bge.n	8002a1c <ifx_i2c_prl_do_manage_context+0x46>
            {
                p_ctx->prl.state = PRL_STATE_START;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                return_status = IFX_I2C_STACK_SUCCESS;
 8002a14:	2300      	movs	r3, #0
 8002a16:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002a1a:	e1ed      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002a22:	2b22      	cmp	r3, #34	@ 0x22
 8002a24:	d10c      	bne.n	8002a40 <ifx_i2c_prl_do_manage_context+0x6a>
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2260      	movs	r2, #96	@ 0x60
 8002a2a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_receive_length = 1;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_txrx_receive_length = 1;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8002a3e:	e0a6      	b.n	8002b8e <ifx_i2c_prl_do_manage_context+0x1b8>
            }
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002a46:	2b11      	cmp	r3, #17
 8002a48:	f040 8093 	bne.w	8002b72 <ifx_i2c_prl_do_manage_context+0x19c>
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002a52:	885b      	ldrh	r3, [r3, #2]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d033      	beq.n	8002ac0 <ifx_i2c_prl_do_manage_context+0xea>
                {
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2234      	movs	r2, #52	@ 0x34
 8002a5c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002a66:	8858      	ldrh	r0, [r3, #2]
                                                          (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002a68:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3354      	adds	r3, #84	@ 0x54
 8002a6e:	461a      	mov	r2, r3
 8002a70:	f004 fbf0 	bl	8007254 <pal_os_datastore_read>
 8002a74:	4603      	mov	r3, r0
 8002a76:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
 8002a7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	f000 81b7 	beq.w	8002df2 <ifx_i2c_prl_do_manage_context+0x41c>
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d130      	bne.n	8002afc <ifx_i2c_prl_do_manage_context+0x126>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 8002abe:	e19b      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                else
                {
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d112      	bne.n	8002af0 <ifx_i2c_prl_do_manage_context+0x11a>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 8002aee:	e183      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                    else
                    {
                        p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    }
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2268      	movs	r2, #104	@ 0x68
 8002b00:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4610      	mov	r0, r2
 8002b12:	f003 fdf2 	bl	80066fa <optiga_common_set_uint32>
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2205      	movs	r2, #5
 8002b1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
                prl_saved_ctx.stored_context_flag = FALSE;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
                p_ctx->prl.prl_receive_length = 5;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2205      	movs	r2, #5
 8002b28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002b3a:	885b      	ldrh	r3, [r3, #2]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d026      	beq.n	8002b8e <ifx_i2c_prl_do_manage_context+0x1b8>
                {
                    memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002b40:	f107 0310 	add.w	r3, r7, #16
 8002b44:	2234      	movs	r2, #52	@ 0x34
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f00b ff7a 	bl	800ea42 <memset>
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002b54:	885b      	ldrh	r3, [r3, #2]
 8002b56:	f107 0110 	add.w	r1, r7, #16
 8002b5a:	2234      	movs	r2, #52	@ 0x34
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f004 fafb 	bl	8007158 <pal_os_datastore_write>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_FAILURE == return_status)
 8002b68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d10e      	bne.n	8002b8e <ifx_i2c_prl_do_manage_context+0x1b8>
                    {
                        break;
 8002b70:	e142      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                }
            }
            else
            {
                /// Message type invalid
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	22ff      	movs	r2, #255	@ 0xff
 8002b76:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                p_ctx->prl.state = PRL_STATE_ERROR;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2207      	movs	r2, #7
 8002b7e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8002b88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                break;
 8002b8c:	e134      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	3354      	adds	r3, #84	@ 0x54
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 fe05 	bl	80037b8 <ifx_i2c_tl_transceive>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                  &p_ctx->prl.prl_receive_length);
            if (IFX_I2C_STACK_SUCCESS != return_status)
 8002bb4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f040 811c 	bne.w	8002df6 <ifx_i2c_prl_do_manage_context+0x420>
            {
                break;
            }
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_RX_STATE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            return_status = IFX_I2C_STACK_SUCCESS;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            *exit_machine = FALSE;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002bd2:	e111      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	701a      	strb	r2, [r3, #0]
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	f023 0303 	bic.w	r3, r3, #3
 8002be2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002be6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002bea:	2b6c      	cmp	r3, #108	@ 0x6c
 8002bec:	d133      	bne.n	8002c56 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 8002bf4:	2b11      	cmp	r3, #17
 8002bf6:	d12e      	bne.n	8002c56 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	2b05      	cmp	r3, #5
 8002bfc:	d12b      	bne.n	8002c56 <ifx_i2c_prl_do_manage_context+0x280>
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	3308      	adds	r3, #8
 8002c08:	2228      	movs	r2, #40	@ 0x28
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	f00b ff5f 	bl	800eace <memcpy>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                p_ctx->prl.state = PRL_STATE_TXRX;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2204      	movs	r2, #4
 8002c50:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002c54:	e0ac      	b.n	8002db0 <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002c56:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002c5a:	2b64      	cmp	r3, #100	@ 0x64
 8002c5c:	f040 808b 	bne.w	8002d76 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002c66:	2b22      	cmp	r3, #34	@ 0x22
 8002c68:	f040 8085 	bne.w	8002d76 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	f040 8081 	bne.w	8002d76 <ifx_i2c_prl_do_manage_context+0x3a0>
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f103 0008 	add.w	r0, r3, #8
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	3358      	adds	r3, #88	@ 0x58
 8002c86:	2228      	movs	r2, #40	@ 0x28
 8002c88:	4619      	mov	r1, r3
 8002c8a:	f00b ff20 	bl	800eace <memcpy>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f893 20ea 	ldrb.w	r2, [r3, #234]	@ 0xea
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 20eb 	ldrb.w	r2, [r3, #235]	@ 0xeb
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 20e4 	ldrb.w	r2, [r3, #228]	@ 0xe4
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002cc8:	885b      	ldrh	r3, [r3, #2]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d02e      	beq.n	8002d2c <ifx_i2c_prl_do_manage_context+0x356>
                {
                    ///Store active session to data store
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2234      	movs	r2, #52	@ 0x34
 8002cd2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002cdc:	8858      	ldrh	r0, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002cde:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	f004 fa36 	bl	8007158 <pal_os_datastore_write>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_SUCCESS != return_status)
 8002cf2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d018      	beq.n	8002d2c <ifx_i2c_prl_do_manage_context+0x356>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	22ff      	movs	r2, #255	@ 0xff
 8002cfe:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2207      	movs	r2, #7
 8002d06:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002d18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]
                        break;
 8002d2a:	e065      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	3358      	adds	r3, #88	@ 0x58
 8002d30:	2228      	movs	r2, #40	@ 0x28
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f00b fe84 	bl	800ea42 <memset>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	649a      	str	r2, [r3, #72]	@ 0x48
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.state = PRL_STATE_IDLE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d74:	e01c      	b.n	8002db0 <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2234      	movs	r2, #52	@ 0x34
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f00b fe60 	bl	800ea42 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002d88:	885b      	ldrh	r3, [r3, #2]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00b      	beq.n	8002da6 <ifx_i2c_prl_do_manage_context+0x3d0>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002d94:	885b      	ldrh	r3, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002d96:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002d98:	2234      	movs	r2, #52	@ 0x34
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f004 f9dc 	bl	8007158 <pal_os_datastore_write>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           sizeof(p_ctx->prl.prl_saved_ctx));
                }
                //lint --e{838} suppress "return_status is ignored for pal_os_datastore_write as it's an error scenario"
                return_status = IFX_I2C_STACK_ERROR;
 8002da6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002daa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 8002dae:	e023      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
            }
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            return_status = IFX_I2C_STACK_SUCCESS;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        }
        break;
 8002dbe:	e01b      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
        default:
        {
            ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	22ff      	movs	r2, #255	@ 0xff
 8002dc4:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2207      	movs	r2, #7
 8002dcc:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002dde:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002df0:	e002      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                        break;
 8002df2:	bf00      	nop
 8002df4:	e000      	b.n	8002df8 <ifx_i2c_prl_do_manage_context+0x422>
                break;
 8002df6:	bf00      	nop
    }
  return (return_status);
 8002df8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3748      	adds	r7, #72	@ 0x48
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <ifx_i2c_prl_event_handler>:

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 8002e04:	b590      	push	{r4, r7, lr}
 8002e06:	b097      	sub	sp, #92	@ 0x5c
 8002e08:	af04      	add	r7, sp, #16
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	607a      	str	r2, [r7, #4]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	460b      	mov	r3, r1
 8002e12:	817b      	strh	r3, [r7, #10]
 8002e14:	4613      	mov	r3, r2
 8002e16:	813b      	strh	r3, [r7, #8]
    //if handshake
    uint8_t exit_machine = TRUE;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002e1e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002e22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8002e26:	897b      	ldrh	r3, [r7, #10]
 8002e28:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d104      	bne.n	8002e3a <ifx_i2c_prl_event_handler+0x36>
 8002e30:	897b      	ldrh	r3, [r7, #10]
 8002e32:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d029      	beq.n	8002e8e <ifx_i2c_prl_event_handler+0x8a>
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	22ff      	movs	r2, #255	@ 0xff
 8002e3e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002e48:	2b05      	cmp	r3, #5
 8002e4a:	d105      	bne.n	8002e58 <ifx_i2c_prl_event_handler+0x54>
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f240 1207 	movw	r2, #263	@ 0x107
 8002e52:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002e56:	e016      	b.n	8002e86 <ifx_i2c_prl_event_handler+0x82>
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d10d      	bne.n	8002e7e <ifx_i2c_prl_event_handler+0x7a>
 8002e62:	897b      	ldrh	r3, [r7, #10]
 8002e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e68:	d009      	beq.n	8002e7e <ifx_i2c_prl_event_handler+0x7a>
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002e70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002e7c:	e003      	b.n	8002e86 <ifx_i2c_prl_event_handler+0x82>
        }
        else
        {
            p_ctx->prl.return_status = event;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	897a      	ldrh	r2, [r7, #10]
 8002e82:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        }
        p_ctx->prl.state = PRL_STATE_ERROR;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2207      	movs	r2, #7
 8002e8a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    }

    do
    {
        //exit_machine = FALSE;
        switch (p_ctx->prl.state)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002e94:	3b01      	subs	r3, #1
 8002e96:	2b07      	cmp	r3, #7
 8002e98:	f200 8445 	bhi.w	8003726 <ifx_i2c_prl_event_handler+0x922>
 8002e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea4 <ifx_i2c_prl_event_handler+0xa0>)
 8002e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea2:	bf00      	nop
 8002ea4:	08002ec5 	.word	0x08002ec5
 8002ea8:	08002f33 	.word	0x08002f33
 8002eac:	08003345 	.word	0x08003345
 8002eb0:	08003073 	.word	0x08003073
 8002eb4:	08002f77 	.word	0x08002f77
 8002eb8:	080035dd 	.word	0x080035dd
 8002ebc:	080036f7 	.word	0x080036f7
 8002ec0:	08002ee1 	.word	0x08002ee1
        {
            case PRL_STATE_IDLE:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_IDLE %d\n", p_ctx->prl.return_status);
                p_ctx->prl.upper_layer_event_handler(p_ctx, p_ctx->prl.return_status, 0, 0);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8002ece:	2300      	movs	r3, #0
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	47a0      	blx	r4
                exit_machine = FALSE;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8002edc:	f000 bc34 	b.w	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_MANAGE_CONTEXT:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
                return_status = ifx_i2c_prl_do_manage_context(p_ctx, p_data,data_len,&exit_machine);
 8002ee0:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f7ff fd74 	bl	80029d6 <ifx_i2c_prl_do_manage_context>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_STACK_SUCCESS != return_status)
 8002ef4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f000 8424 	beq.w	8003746 <ifx_i2c_prl_event_handler+0x942>
                {
                  ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	22ff      	movs	r2, #255	@ 0xff
 8002f02:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2207      	movs	r2, #7
 8002f0a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002f1c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                }
            }
            break;
 8002f2e:	f000 bc0a 	b.w	8003746 <ifx_i2c_prl_event_handler+0x942>
            case PRL_STATE_START:
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002f38:	b25b      	sxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	db09      	blt.n	8002f52 <ifx_i2c_prl_event_handler+0x14e>
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d011      	beq.n	8002f6c <ifx_i2c_prl_event_handler+0x168>
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10c      	bne.n	8002f6c <ifx_i2c_prl_event_handler+0x168>
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2205      	movs	r2, #5
 8002f56:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2211      	movs	r2, #17
 8002f5e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                else
                {
                    p_ctx->prl.state =  PRL_STATE_TXRX;
                }
            }
            break;
 8002f6a:	e3ed      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state =  PRL_STATE_TXRX;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2204      	movs	r2, #4
 8002f70:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8002f74:	e3e8      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	3308      	adds	r3, #8
 8002f7a:	2228      	movs	r2, #40	@ 0x28
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f00b fd5f 	bl	800ea42 <memset>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	605a      	str	r2, [r3, #4]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002fb0:	f107 0310 	add.w	r3, r7, #16
 8002fb4:	2234      	movs	r2, #52	@ 0x34
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f00b fd42 	bl	800ea42 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002fc4:	885b      	ldrh	r3, [r3, #2]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d02e      	beq.n	8003028 <ifx_i2c_prl_event_handler+0x224>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002fd0:	885b      	ldrh	r3, [r3, #2]
 8002fd2:	f107 0110 	add.w	r1, r7, #16
 8002fd6:	2234      	movs	r2, #52	@ 0x34
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f004 f8bd 	bl	8007158 <pal_os_datastore_write>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
 8002fe4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d01d      	beq.n	8003028 <ifx_i2c_prl_event_handler+0x224>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	22ff      	movs	r2, #255	@ 0xff
 8002ff0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2207      	movs	r2, #7
 8002ff8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800300a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003016:	2301      	movs	r3, #1
 8003018:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f240 1207 	movw	r2, #263	@ 0x107
 8003022:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        break;
 8003026:	e38f      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f7ff fb37 	bl	800269e <ifx_i2c_prl_do_handshake>
 8003030:	4603      	mov	r3, r0
 8003032:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 8003036:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800303a:	f240 1207 	movw	r2, #263	@ 0x107
 800303e:	4293      	cmp	r3, r2
 8003040:	d109      	bne.n	8003056 <ifx_i2c_prl_event_handler+0x252>
                {
                    p_ctx->prl.return_status = return_status;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003048:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_ERROR;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2207      	movs	r2, #7
 8003050:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    break;
 8003054:	e378      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                }

                if (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 800305c:	2b01      	cmp	r3, #1
 800305e:	d104      	bne.n	800306a <ifx_i2c_prl_event_handler+0x266>
                {
                    p_ctx->prl.state = PRL_STATE_TXRX;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2204      	movs	r2, #4
 8003064:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                else
                {
                    exit_machine = FALSE;
                }
            }
            break;
 8003068:	e36e      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    exit_machine = FALSE;
 800306a:	2300      	movs	r3, #0
 800306c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8003070:	e36a      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003078:	b25b      	sxtb	r3, r3
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	b25b      	sxtb	r3, r3
 8003080:	f043 0320 	orr.w	r3, r3, #32
 8003084:	b25b      	sxtb	r3, r3
 8003086:	b2da      	uxtb	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d006      	beq.n	80030aa <ifx_i2c_prl_event_handler+0x2a6>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80030a2:	f003 0303 	and.w	r3, r3, #3
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d122      	bne.n	80030f0 <ifx_i2c_prl_event_handler+0x2ec>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ae:	3301      	adds	r3, #1
 80030b0:	f113 0f10 	cmn.w	r3, #16
 80030b4:	d914      	bls.n	80030e0 <ifx_i2c_prl_event_handler+0x2dc>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10f      	bne.n	80030e0 <ifx_i2c_prl_event_handler+0x2dc>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2205      	movs	r2, #5
 80030cc:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80030d0:	2301      	movs	r3, #1
 80030d2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2211      	movs	r2, #17
 80030da:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 80030de:	e333      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030e4:	881a      	ldrh	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ea:	320d      	adds	r2, #13
 80030ec:	b292      	uxth	r2, r2
 80030ee:	801a      	strh	r2, [r3, #0]
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	2b01      	cmp	r3, #1
 8003108:	d007      	beq.n	800311a <ifx_i2c_prl_event_handler+0x316>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8003110:	f003 0303 	and.w	r3, r3, #3
                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8003114:	2b03      	cmp	r3, #3
 8003116:	f040 80c2 	bne.w	800329e <ifx_i2c_prl_event_handler+0x49a>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311e:	3301      	adds	r3, #1
 8003120:	f113 0f10 	cmn.w	r3, #16
 8003124:	d914      	bls.n	8003150 <ifx_i2c_prl_event_handler+0x34c>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10f      	bne.n	8003150 <ifx_i2c_prl_event_handler+0x34c>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2205      	movs	r2, #5
 800313c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003140:	2301      	movs	r3, #1
 8003142:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2211      	movs	r2, #17
 800314a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 800314e:	e2fb      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003156:	2b04      	cmp	r3, #4
 8003158:	d13f      	bne.n	80031da <ifx_i2c_prl_event_handler+0x3d6>
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800315e:	1d59      	adds	r1, r3, #5
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f8b3 0050 	ldrh.w	r0, [r3, #80]	@ 0x50
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
                                                                p_ctx->prl.actual_payload_length,
                                                                p_ctx->prl.master_sequence_number,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 800316e:	3305      	adds	r3, #5
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 8003176:	9203      	str	r2, [sp, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	9202      	str	r2, [sp, #8]
 800317c:	2200      	movs	r2, #0
 800317e:	9201      	str	r2, [sp, #4]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	4623      	mov	r3, r4
 8003184:	4602      	mov	r2, r0
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f7ff f9ea 	bl	8002560 <ifx_i2c_prl_decrypt_msg>
 800318c:	4603      	mov	r3, r0
 800318e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                                PRL_MASTER_ENCRYPTION_KEY_OFFSET,
                                                                PRL_MASTER_ENCRYPTION_NONCE_OFFSET,
                                                                p_ctx->prl.saved_sctr);
                        if (IFX_I2C_STACK_ERROR == return_status)
 8003192:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003196:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800319a:	d118      	bne.n	80031ce <ifx_i2c_prl_event_handler+0x3ca>
                        {
                            ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	22ff      	movs	r2, #255	@ 0xff
 80031a0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2207      	movs	r2, #7
 80031a8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80031ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80031c6:	2301      	movs	r3, #1
 80031c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            break;
 80031cc:	e2bc      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 80031d8:	801a      	strh	r2, [r3, #0]
                    }

                    p_ctx->prl.master_sequence_number += 1;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	645a      	str	r2, [r3, #68]	@ 0x44
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2205      	movs	r2, #5
 80031e8:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	4619      	mov	r1, r3
 80031f8:	4610      	mov	r0, r2
 80031fa:	f003 fa7e 	bl	80066fa <optiga_common_set_uint32>
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
                                                            &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8003202:	1d59      	adds	r1, r3, #5
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	4603      	mov	r3, r0
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f7ff f960 	bl	80024de <ifx_i2c_prl_encrypt_msg>
 800321e:	4603      	mov	r3, r0
 8003220:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                            p_ctx->prl.actual_payload_length,
                                                            p_ctx->prl.master_sequence_number,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003224:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003228:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800322c:	d118      	bne.n	8003260 <ifx_i2c_prl_event_handler+0x45c>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	22ff      	movs	r2, #255	@ 0xff
 8003232:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2207      	movs	r2, #7
 800323a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800324c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003258:	2301      	movs	r3, #1
 800325a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 800325e:	e273      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    }
                    p_ctx->prl.p_actual_payload[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 800326a:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
                                                          p_ctx->prl.p_actual_payload,
                                                          p_ctx->prl.actual_payload_length + 
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset + IFX_I2C_PRL_MAC_SIZE,
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                                                          p_ctx->prl.actual_payload_length + 
 800327c:	4413      	add	r3, r2
 800327e:	b29b      	uxth	r3, r3
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8003280:	3308      	adds	r3, #8
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4603      	mov	r3, r0
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 fa91 	bl	80037b8 <ifx_i2c_tl_transceive>
 8003296:	4603      	mov	r3, r0
 8003298:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800329c:	e021      	b.n	80032e2 <ifx_i2c_prl_event_handler+0x4de>
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032aa:	3304      	adds	r3, #4
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 80032b2:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
                                                          &p_ctx->prl.p_actual_payload[4],
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80032b8:	1d19      	adds	r1, r3, #4
                                                          p_ctx->prl.actual_payload_length + 
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset,
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 80032c6:	4413      	add	r3, r2
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	4603      	mov	r3, r0
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 fa6e 	bl	80037b8 <ifx_i2c_tl_transceive>
 80032dc:	4603      	mov	r3, r0
 80032de:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 80032e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032e6:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80032ea:	d11d      	bne.n	8003328 <ifx_i2c_prl_event_handler+0x524>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	22ff      	movs	r2, #255	@ 0xff
 80032f0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2207      	movs	r2, #7
 80032f8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800330a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003316:	2301      	movs	r3, #1
 8003318:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003322:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    break;
 8003326:	e20f      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                }
                p_ctx->prl.prl_receive_length = *p_ctx->prl.p_recv_payload_buffer_length;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332c:	881a      	ldrh	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.state = PRL_STATE_VERIFY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2203      	movs	r2, #3
 8003338:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                exit_machine = FALSE;
 800333c:	2300      	movs	r3, #0
 800333e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8003342:	e201      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_VERIFY:
            {
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_ctx->prl.p_recv_payload_buffer[1]);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003348:	3301      	adds	r3, #1
 800334a:	4618      	mov	r0, r3
 800334c:	f003 f9f6 	bl	800673c <optiga_common_get_uint32>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	649a      	str	r2, [r3, #72]	@ 0x48
                if (0 == data_len)
 8003356:	893b      	ldrh	r3, [r7, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d118      	bne.n	800338e <ifx_i2c_prl_event_handler+0x58a>
                {
                    ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	22ff      	movs	r2, #255	@ 0xff
 8003360:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2207      	movs	r2, #7
 8003368:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800337a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003386:	2301      	movs	r3, #1
 8003388:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 800338c:	e1dc      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                }
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003396:	2b00      	cmp	r3, #0
 8003398:	d040      	beq.n	800341c <ifx_i2c_prl_event_handler+0x618>
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	2b40      	cmp	r3, #64	@ 0x40
 80033a0:	d003      	beq.n	80033aa <ifx_i2c_prl_event_handler+0x5a6>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	781b      	ldrb	r3, [r3, #0]
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 80033a6:	2b44      	cmp	r3, #68	@ 0x44
 80033a8:	d10c      	bne.n	80033c4 <ifx_i2c_prl_event_handler+0x5c0>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 80033aa:	893b      	ldrh	r3, [r7, #8]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d004      	beq.n	80033ba <ifx_i2c_prl_event_handler+0x5b6>
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d004      	beq.n	80033c4 <ifx_i2c_prl_event_handler+0x5c0>
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d109      	bne.n	80033d8 <ifx_i2c_prl_event_handler+0x5d4>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80033ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80033d6:	e018      	b.n	800340a <ifx_i2c_prl_event_handler+0x606>
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d10e      	bne.n	8003400 <ifx_i2c_prl_event_handler+0x5fc>
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 80033e8:	2b11      	cmp	r3, #17
 80033ea:	d109      	bne.n	8003400 <ifx_i2c_prl_event_handler+0x5fc>
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80033fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80033fe:	e004      	b.n	800340a <ifx_i2c_prl_event_handler+0x606>
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003406:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2206      	movs	r2, #6
 800340e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	22ff      	movs	r2, #255	@ 0xff
 8003416:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 800341a:	e195      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                else if (p_data[PRL_SCTR_OFFSET] != p_ctx->prl.saved_sctr)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003426:	429a      	cmp	r2, r3
 8003428:	d018      	beq.n	800345c <ifx_i2c_prl_event_handler+0x658>
                    ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	22ff      	movs	r2, #255	@ 0xff
 800342e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2207      	movs	r2, #7
 8003436:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003448:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003454:	2301      	movs	r3, #1
 8003456:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 800345a:	e175      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d006      	beq.n	8003476 <ifx_i2c_prl_event_handler+0x672>
                         ((uint8_t)FULL_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	f003 0303 	and.w	r3, r3, #3
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 8003470:	2b03      	cmp	r3, #3
 8003472:	f040 8082 	bne.w	800357a <ifx_i2c_prl_event_handler+0x776>
                    if (data_len <= (IFX_I2C_PRL_HEADER_SIZE + IFX_I2C_PRL_MAC_SIZE))
 8003476:	893b      	ldrh	r3, [r7, #8]
 8003478:	2b0d      	cmp	r3, #13
 800347a:	d818      	bhi.n	80034ae <ifx_i2c_prl_event_handler+0x6aa>
                        ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	22ff      	movs	r2, #255	@ 0xff
 8003480:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2207      	movs	r2, #7
 8003488:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800349a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 80034ac:	e14c      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    else if ((p_ctx->prl.slave_sequence_number > (p_ctx->prl.save_slave_sequence_number + PRL_TRANS_REPEAT))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b6:	3303      	adds	r3, #3
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d805      	bhi.n	80034c8 <ifx_i2c_prl_event_handler+0x6c4>
                             || (p_ctx->prl.slave_sequence_number <= p_ctx->prl.save_slave_sequence_number ))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d818      	bhi.n	80034fa <ifx_i2c_prl_event_handler+0x6f6>
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	22ff      	movs	r2, #255	@ 0xff
 80034cc:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2207      	movs	r2, #7
 80034d4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80034e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80034f2:	2301      	movs	r3, #1
 80034f4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 80034f8:	e126      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	64da      	str	r2, [r3, #76]	@ 0x4c
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003506:	881a      	ldrh	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350c:	3a0d      	subs	r2, #13
 800350e:	b292      	uxth	r2, r2
 8003510:	801a      	strh	r2, [r3, #0]
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003516:	1d59      	adds	r1, r3, #5
                                                            (*p_ctx->prl.p_recv_payload_buffer_length),
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 800351c:	8818      	ldrh	r0, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003526:	3305      	adds	r3, #5
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 800352e:	9203      	str	r2, [sp, #12]
 8003530:	2224      	movs	r2, #36	@ 0x24
 8003532:	9202      	str	r2, [sp, #8]
 8003534:	2210      	movs	r2, #16
 8003536:	9201      	str	r2, [sp, #4]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	4623      	mov	r3, r4
 800353c:	4602      	mov	r2, r0
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f7ff f80e 	bl	8002560 <ifx_i2c_prl_decrypt_msg>
 8003544:	4603      	mov	r3, r0
 8003546:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    if (IFX_I2C_STACK_ERROR == return_status)
 800354a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800354e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003552:	d108      	bne.n	8003566 <ifx_i2c_prl_event_handler+0x762>
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2206      	movs	r2, #6
 8003558:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2204      	movs	r2, #4
 8003560:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        break;
 8003564:	e0f0      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.state = PRL_STATE_IDLE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003576:	bf00      	nop
            break;
 8003578:	e0e6      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                else if (data_len <= 1)
 800357a:	893b      	ldrh	r3, [r7, #8]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d81c      	bhi.n	80035ba <ifx_i2c_prl_event_handler+0x7b6>
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2207      	movs	r2, #7
 8003584:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	22ff      	movs	r2, #255	@ 0xff
 800358c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8003596:	2b00      	cmp	r3, #0
 8003598:	d105      	bne.n	80035a6 <ifx_i2c_prl_event_handler+0x7a2>
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80035a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            break;
 80035a4:	e0d0      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80035ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 80035b8:	e0c6      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035be:	881a      	ldrh	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c4:	3a01      	subs	r2, #1
 80035c6:	b292      	uxth	r2, r2
 80035c8:	801a      	strh	r2, [r3, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_IDLE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80035da:	e0b5      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b44      	cmp	r3, #68	@ 0x44
 80035e2:	d166      	bne.n	80036b2 <ifx_i2c_prl_event_handler+0x8ae>
                {
                    if ((1 !=  data_len) || (p_ctx->prl.data_retransmit_counter >= PRL_TRANS_REPEAT))
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d104      	bne.n	80035f4 <ifx_i2c_prl_event_handler+0x7f0>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d918      	bls.n	8003626 <ifx_i2c_prl_event_handler+0x822>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	22ff      	movs	r2, #255	@ 0xff
 80035f8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2207      	movs	r2, #7
 8003600:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003612:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800361e:	2301      	movs	r3, #1
 8003620:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003624:	e090      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800362c:	2b01      	cmp	r3, #1
 800362e:	d004      	beq.n	800363a <ifx_i2c_prl_event_handler+0x836>
                             (FULL_PROTECTION == p_ctx->protection_level))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003636:	2b03      	cmp	r3, #3
 8003638:	d136      	bne.n	80036a8 <ifx_i2c_prl_event_handler+0x8a4>
                    {
                        p_ctx->prl.data_retransmit_counter++;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003640:	3301      	adds	r3, #1
 8003642:	b2da      	uxtb	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
                        p_ctx->prl.trans_repeat_status = TRUE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
                        if (p_ctx->prl.data_retransmit_counter > PRL_TRANS_REPEAT)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003658:	2b03      	cmp	r3, #3
 800365a:	d91c      	bls.n	8003696 <ifx_i2c_prl_event_handler+0x892>
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	22ff      	movs	r2, #255	@ 0xff
 8003660:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2207      	movs	r2, #7
 8003668:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800367a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003686:	2301      	movs	r3, #1
 8003688:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            p_ctx->prl.state = PRL_STATE_IDLE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                            break;
 8003694:	e058      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2204      	movs	r2, #4
 800369a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        p_ctx->prl.state = PRL_STATE_TXRX;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2204      	movs	r2, #4
 80036a2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                    }
                    p_ctx->prl.state = PRL_STATE_ERROR;
                }
            }
            break;
 80036a6:	e04f      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                      p_ctx->prl.state = PRL_STATE_ERROR;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2207      	movs	r2, #7
 80036ac:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80036b0:	e04a      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d117      	bne.n	80036ec <ifx_i2c_prl_event_handler+0x8e8>
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	22ff      	movs	r2, #255	@ 0xff
 80036c0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2207      	movs	r2, #7
 80036c8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80036da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80036e6:	2301      	movs	r3, #1
 80036e8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.state = PRL_STATE_ERROR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2207      	movs	r2, #7
 80036f0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80036f4:	e028      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80036fc:	2bff      	cmp	r3, #255	@ 0xff
 80036fe:	d00d      	beq.n	800371c <ifx_i2c_prl_event_handler+0x918>
                {
                    return_status = ifx_i2c_prl_send_alert(p_ctx);
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f7fe ff75 	bl	80025f0 <ifx_i2c_prl_send_alert>
 8003706:	4603      	mov	r3, r0
 8003708:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	22ff      	movs	r2, #255	@ 0xff
 8003710:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 8003714:	2300      	movs	r3, #0
 8003716:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                else
                {
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 800371a:	e015      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state = PRL_STATE_IDLE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003724:	e010      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8003732:	2300      	movs	r3, #0
 8003734:	2200      	movs	r2, #0
 8003736:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	47a0      	blx	r4
                exit_machine = FALSE;
 800373e:	2300      	movs	r3, #0
 8003740:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8003744:	e000      	b.n	8003748 <ifx_i2c_prl_event_handler+0x944>
            break;
 8003746:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003748:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800374c:	2b01      	cmp	r3, #1
 800374e:	f43f ab9e 	beq.w	8002e8e <ifx_i2c_prl_event_handler+0x8a>
}
 8003752:	bf00      	nop
 8003754:	bf00      	nop
 8003756:	374c      	adds	r7, #76	@ 0x4c
 8003758:	46bd      	mov	sp, r7
 800375a:	bd90      	pop	{r4, r7, pc}

0800375c <ifx_i2c_tl_init>:
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 800376e:	4911      	ldr	r1, [pc, #68]	@ (80037b4 <ifx_i2c_tl_init+0x58>)
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7fd fbb5 	bl	8000ee0 <ifx_i2c_dl_init>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <ifx_i2c_tl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 800377c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003780:	e014      	b.n	80037ac <ifx_i2c_tl_init+0x50>
    }
    p_ctx->tl.initialization_state = TRUE;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    p_ctx->tl.upper_layer_event_handler = handler;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    p_ctx->tl.state = TL_STATE_IDLE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80037a0:	3b06      	subs	r3, #6
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8a3 210a 	strh.w	r2, [r3, #266]	@ 0x10a

    return (IFX_I2C_STACK_SUCCESS);
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	08003a9d 	.word	0x08003a9d

080037b8 <ifx_i2c_tl_transceive>:
optiga_lib_status_t ifx_i2c_tl_transceive(ifx_i2c_context_t * p_ctx,
                                          uint8_t * p_packet,
                                          uint16_t packet_len,
                                          uint8_t * p_recv_packet,
                                          uint16_t * p_recv_packet_len)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80037c8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80037cc:	82fb      	strh	r3, [r7, #22]
    LOG_TL("[IFX-TL]: Transceive txlen %d\n", packet_len);

    do
    {
        // Check function arguments
        if ((NULL == p_packet) || (0 == packet_len))
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d041      	beq.n	8003858 <ifx_i2c_tl_transceive+0xa0>
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d03e      	beq.n	8003858 <ifx_i2c_tl_transceive+0xa0>
        {
            break;
        }
        // Transport Layer must be idle
        if (TL_STATE_IDLE != p_ctx->tl.state)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d138      	bne.n	8003856 <ifx_i2c_tl_transceive+0x9e>
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 80037ec:	f003 fea3 	bl	8007536 <pal_os_timer_get_time_in_milliseconds>
 80037f0:	4602      	mov	r2, r0
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        p_ctx->tl.p_actual_packet = p_packet;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        p_ctx->tl.actual_packet_length = packet_len;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	88fa      	ldrh	r2, [r7, #6]
 8003804:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
        p_ctx->tl.packet_offset = 0;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a3a      	ldr	r2, [r7, #32]
 800381c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        p_ctx->tl.total_recv_length = 0;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
        p_ctx->tl.chaining_error_count = 0;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        p_ctx->tl.master_chaining_error_count = 0;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        p_ctx->tl.transmission_completed = 0;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003846:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f866 	bl	800391c <ifx_i2c_tl_send_next_fragment>
 8003850:	4603      	mov	r3, r0
 8003852:	82fb      	strh	r3, [r7, #22]
 8003854:	e000      	b.n	8003858 <ifx_i2c_tl_transceive+0xa0>
            break;
 8003856:	bf00      	nop
    } while (FALSE);
    return (status);
 8003858:	8afb      	ldrh	r3, [r7, #22]
}
 800385a:	4618      	mov	r0, r3
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <ifx_i2c_tl_resend_packets>:


_STATIC_H optiga_lib_status_t ifx_i2c_tl_resend_packets(ifx_i2c_context_t * p_ctx)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
    // Transport Layer must be idle
    if (TL_STATE_IDLE != p_ctx->tl.state)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003870:	2b01      	cmp	r3, #1
 8003872:	d002      	beq.n	800387a <ifx_i2c_tl_resend_packets+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8003874:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003878:	e00f      	b.n	800389a <ifx_i2c_tl_resend_packets+0x38>
    }

    p_ctx->tl.packet_offset = 0;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    p_ctx->tl.total_recv_length = 0;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    p_ctx->tl.state = TL_STATE_TX;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    return (ifx_i2c_tl_send_next_fragment(p_ctx));
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f842 	bl	800391c <ifx_i2c_tl_send_next_fragment>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <ifx_i2c_tl_calculate_pctr>:

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b085      	sub	sp, #20
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 80038b0:	81bb      	strh	r3, [r7, #12]
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	817b      	strh	r3, [r7, #10]
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <ifx_i2c_tl_calculate_pctr+0x38>
 80038cc:	897a      	ldrh	r2, [r7, #10]
 80038ce:	89bb      	ldrh	r3, [r7, #12]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d802      	bhi.n	80038da <ifx_i2c_tl_calculate_pctr+0x38>
    {
        pctr = TL_CHAINING_NO;
 80038d4:	2300      	movs	r3, #0
 80038d6:	73fb      	strb	r3, [r7, #15]
 80038d8:	e019      	b.n	800390e <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // First chain
    else if ((0 == p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d106      	bne.n	80038f2 <ifx_i2c_tl_calculate_pctr+0x50>
 80038e4:	897a      	ldrh	r2, [r7, #10]
 80038e6:	89bb      	ldrh	r3, [r7, #12]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d902      	bls.n	80038f2 <ifx_i2c_tl_calculate_pctr+0x50>
    {
        pctr = TL_CHAINING_FIRST;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
 80038f0:	e00d      	b.n	800390e <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Intermediate chain
    else if ((0 != p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d006      	beq.n	800390a <ifx_i2c_tl_calculate_pctr+0x68>
 80038fc:	897a      	ldrh	r2, [r7, #10]
 80038fe:	89bb      	ldrh	r3, [r7, #12]
 8003900:	429a      	cmp	r2, r3
 8003902:	d902      	bls.n	800390a <ifx_i2c_tl_calculate_pctr+0x68>
    {
        pctr = TL_CHAINING_INTERMEDIATE;
 8003904:	2302      	movs	r3, #2
 8003906:	73fb      	strb	r3, [r7, #15]
 8003908:	e001      	b.n	800390e <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Last chain
    else
    {
        pctr = TL_CHAINING_LAST;
 800390a:	2304      	movs	r3, #4
 800390c:	73fb      	strb	r3, [r7, #15]
    }

    return (pctr);
 800390e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003910:	4618      	mov	r0, r3
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <ifx_i2c_tl_send_next_fragment>:
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 800392a:	81fb      	strh	r3, [r7, #14]
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff ffb8 	bl	80038a2 <ifx_i2c_tl_calculate_pctr>
 8003932:	4603      	mov	r3, r0
 8003934:	737b      	strb	r3, [r7, #13]
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800393c:	461a      	mov	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003944:	1ad2      	subs	r2, r2, r3
 8003946:	89fb      	ldrh	r3, [r7, #14]
 8003948:	429a      	cmp	r2, r3
 800394a:	da07      	bge.n	800395c <ifx_i2c_tl_send_next_fragment+0x40>
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	81fb      	strh	r3, [r7, #14]
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 800395c:	7b7b      	ldrb	r3, [r7, #13]
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	b2da      	uxtb	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f203 238e 	addw	r3, r3, #654	@ 0x28e
 8003970:	1d18      	adds	r0, r3, #4
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	f8b2 2108 	ldrh.w	r2, [r2, #264]	@ 0x108
 800397e:	4413      	add	r3, r2
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 8003980:	89fa      	ldrh	r2, [r7, #14]
 8003982:	4619      	mov	r1, r3
 8003984:	f00b f8a3 	bl	800eace <memcpy>
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 800398e:	89fb      	ldrh	r3, [r7, #14]
 8003990:	4413      	add	r3, r2
 8003992:	b29a      	uxth	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 800399a:	89fb      	ldrh	r3, [r7, #14]
 800399c:	3301      	adds	r3, #1
 800399e:	b29b      	uxth	r3, r3
 80039a0:	4619      	mov	r1, r3
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fd fada 	bl	8000f5c <ifx_i2c_dl_send_frame>
 80039a8:	4603      	mov	r3, r0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <ifx_i2c_tl_send_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_chaining_error(ifx_i2c_context_t * p_ctx)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b084      	sub	sp, #16
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
    uint16_t tl_fragment_size = 1;
 80039ba:	2301      	movs	r3, #1
 80039bc:	81fb      	strh	r3, [r7, #14]
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = 0x07;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2207      	movs	r2, #7
 80039c2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    p_ctx->tl.total_recv_length = 0;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size));
 80039ce:	89fb      	ldrh	r3, [r7, #14]
 80039d0:	4619      	mov	r1, r3
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f7fd fac2 	bl	8000f5c <ifx_i2c_dl_send_frame>
 80039d8:	4603      	mov	r3, r0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
	...

080039e4 <ifx_i2c_tl_check_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	460a      	mov	r2, r1
 80039ee:	71fb      	strb	r3, [r7, #7]
 80039f0:	4613      	mov	r3, r2
 80039f2:	71bb      	strb	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80039f4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80039f8:	81fb      	strh	r3, [r7, #14]
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	2b07      	cmp	r3, #7
 80039fe:	d00b      	beq.n	8003a18 <ifx_i2c_tl_check_chaining_error+0x34>
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d008      	beq.n	8003a18 <ifx_i2c_tl_check_chaining_error+0x34>
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d005      	beq.n	8003a18 <ifx_i2c_tl_check_chaining_error+0x34>
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d002      	beq.n	8003a18 <ifx_i2c_tl_check_chaining_error+0x34>
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d110      	bne.n	8003a3a <ifx_i2c_tl_check_chaining_error+0x56>
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8003a48 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003a1c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8003a20:	79ba      	ldrb	r2, [r7, #6]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d007      	beq.n	8003a36 <ifx_i2c_tl_check_chaining_error+0x52>
            (g_pctr_states_table[current_chaning][1] == previous_chaining))
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	4a07      	ldr	r2, [pc, #28]	@ (8003a48 <ifx_i2c_tl_check_chaining_error+0x64>)
 8003a2a:	005b      	lsls	r3, r3, #1
 8003a2c:	4413      	add	r3, r2
 8003a2e:	785b      	ldrb	r3, [r3, #1]
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 8003a30:	79ba      	ldrb	r2, [r7, #6]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d101      	bne.n	8003a3a <ifx_i2c_tl_check_chaining_error+0x56>
        {
            status =  IFX_I2C_STACK_SUCCESS;
 8003a36:	2300      	movs	r3, #0
 8003a38:	81fb      	strh	r3, [r7, #14]
        }
    }

    return (status);
 8003a3a:	89fb      	ldrh	r3, [r7, #14]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	08010fac 	.word	0x08010fac

08003a4c <presence_bit_check>:
// This functionality checks for the present bit in the pctr register
_STATIC_H  optiga_lib_status_t presence_bit_check(const ifx_i2c_context_t * p_ctx,
                                                  uint8_t pctr)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	460b      	mov	r3, r1
 8003a56:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_status= IFX_I2C_STACK_SUCCESS;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	81fb      	strh	r3, [r7, #14]
    uint8_t pctr_value;

    pctr_value = (pctr & TL_PCTR_CHANNEL_MASK);
 8003a5c:	78fb      	ldrb	r3, [r7, #3]
 8003a5e:	f023 0307 	bic.w	r3, r3, #7
 8003a62:	737b      	strb	r3, [r7, #13]
    //lint --e{774} suppress "This value changes based on presentation layer macro"
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10f      	bne.n	8003a8e <presence_bit_check+0x42>
 8003a6e:	78fb      	ldrb	r3, [r7, #3]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d004      	beq.n	8003a82 <presence_bit_check+0x36>
            || (TL_CHAINING_FIRST == (pctr & TL_PCTR_CHAIN_MASK))))
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d105      	bne.n	8003a8e <presence_bit_check+0x42>
        {
            if (IFX_I2C_PRESENCE_BIT_CHECK != pctr_value)
 8003a82:	7b7b      	ldrb	r3, [r7, #13]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d002      	beq.n	8003a8e <presence_bit_check+0x42>
            {
                return_status = IFX_I2C_STACK_ERROR;
 8003a88:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003a8c:	81fb      	strh	r3, [r7, #14]
            {
                return_status = IFX_I2C_STACK_ERROR;
            }
        }
    }
    return (return_status);
 8003a8e:	89fb      	ldrh	r3, [r7, #14]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3714      	adds	r7, #20
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <ifx_i2c_dl_event_handler>:
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 8003a9c:	b590      	push	{r4, r7, lr}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	817b      	strh	r3, [r7, #10]
 8003aac:	4613      	mov	r3, r2
 8003aae:	813b      	strh	r3, [r7, #8]
    uint8_t pctr = 0;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	75fb      	strb	r3, [r7, #23]
    uint8_t chaining = 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	75bb      	strb	r3, [r7, #22]
    uint8_t exit_machine = TRUE;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	757b      	strb	r3, [r7, #21]
    do
    {
        if (NULL != p_data)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d006      	beq.n	8003ad0 <ifx_i2c_dl_event_handler+0x34>
        {
            pctr = p_data[0];
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	75fb      	strb	r3, [r7, #23]
            chaining = pctr & TL_PCTR_CHAIN_MASK;
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	75bb      	strb	r3, [r7, #22]
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
 8003ad0:	897b      	ldrh	r3, [r7, #10]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <ifx_i2c_dl_event_handler+0x50>
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2206      	movs	r2, #6
 8003ade:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003ae8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        }
        if (0 != data_len)
 8003aec:	893b      	ldrh	r3, [r7, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d010      	beq.n	8003b14 <ifx_i2c_dl_event_handler+0x78>
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	4619      	mov	r1, r3
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7ff ffa8 	bl	8003a4c <presence_bit_check>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d008      	beq.n	8003b14 <ifx_i2c_dl_event_handler+0x78>
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2206      	movs	r2, #6
 8003b06:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003b10:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        switch (p_ctx->tl.state)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003b22:	3b01      	subs	r3, #1
 8003b24:	2b07      	cmp	r3, #7
 8003b26:	f200 81d0 	bhi.w	8003eca <ifx_i2c_dl_event_handler+0x42e>
 8003b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <ifx_i2c_dl_event_handler+0x94>)
 8003b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b30:	08003b51 	.word	0x08003b51
 8003b34:	08003b67 	.word	0x08003b67
 8003b38:	08003ecb 	.word	0x08003ecb
 8003b3c:	08003bfd 	.word	0x08003bfd
 8003b40:	08003d43 	.word	0x08003d43
 8003b44:	08003e99 	.word	0x08003e99
 8003b48:	08003e57 	.word	0x08003e57
 8003b4c:	08003dfb 	.word	0x08003dfb
        {
            case TL_STATE_IDLE:
            {
                exit_machine = FALSE;
 8003b50:	2300      	movs	r3, #0
 8003b52:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	2100      	movs	r1, #0
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	47a0      	blx	r4
            }
            break;
 8003b64:	e1c3      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 8003b66:	897b      	ldrh	r3, [r7, #10]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d040      	beq.n	8003bf2 <ifx_i2c_dl_event_handler+0x156>
                {
                    if (p_ctx->tl.packet_offset < p_ctx->tl.actual_packet_length)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d215      	bcs.n	8003bac <ifx_i2c_dl_event_handler+0x110>
                    {
                        // Transmission of one fragment complete, send next fragment
                        LOG_TL("[IFX-TL]: Tx:Fragment sent,now send next\n");
                        // Chaining error from slave
                        if (TL_CHAINING_ERROR == chaining)
 8003b80:	7dbb      	ldrb	r3, [r7, #22]
 8003b82:	2b07      	cmp	r3, #7
 8003b84:	d104      	bne.n	8003b90 <ifx_i2c_dl_event_handler+0xf4>
                        {
                            LOG_TL("[IFX-TL]: Tx:Chaining error received while Tx\n");
                            p_ctx->tl.state = TL_STATE_RESEND;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2208      	movs	r2, #8
 8003b8a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003b8e:	e1ae      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
 8003b90:	893b      	ldrh	r3, [r7, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d004      	beq.n	8003ba0 <ifx_i2c_dl_event_handler+0x104>
                        {
                            LOG_TL("[IFX-TL]: Tx:Data received while Tx\n");
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2206      	movs	r2, #6
 8003b9a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003b9e:	e1a6      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	757b      	strb	r3, [r7, #21]
                        //lint --e{534} suppress "Error handling is not required so return value is not checked"
                        ifx_i2c_tl_send_next_fragment(p_ctx);
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f7ff feb9 	bl	800391c <ifx_i2c_tl_send_next_fragment>
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 8003baa:	e19f      	b.n	8003eec <ifx_i2c_dl_event_handler+0x450>
                        p_ctx->tl.state = TL_STATE_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2204      	movs	r2, #4
 8003bb0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        p_ctx->tl.total_recv_length = 0;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                        p_ctx->tl.transmission_completed = 1;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
                        if (!(event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 8003bcc:	897b      	ldrh	r3, [r7, #10]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f040 818a 	bne.w	8003eec <ifx_i2c_dl_event_handler+0x450>
                            if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f7fd f9ef 	bl	8000fbc <ifx_i2c_dl_receive_frame>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d003      	beq.n	8003bec <ifx_i2c_dl_event_handler+0x150>
                                p_ctx->tl.state = TL_STATE_ERROR;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2206      	movs	r2, #6
 8003be8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            exit_machine = FALSE;
 8003bec:	2300      	movs	r3, #0
 8003bee:	757b      	strb	r3, [r7, #21]
            break;
 8003bf0:	e17c      	b.n	8003eec <ifx_i2c_dl_event_handler+0x450>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2206      	movs	r2, #6
 8003bf6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003bfa:	e178      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 8003bfc:	897b      	ldrh	r3, [r7, #10]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f000 8098 	beq.w	8003d38 <ifx_i2c_dl_event_handler+0x29c>
                {
                    // Message must contain at least the transport layer header
                    if (data_len < TL_HEADER_SIZE)
 8003c08:	893b      	ldrh	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d104      	bne.n	8003c18 <ifx_i2c_dl_event_handler+0x17c>
                    {
                        LOG_TL("[IFX-TL]: Rx : Data received is more than header len\n");
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2206      	movs	r2, #6
 8003c12:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003c16:	e16a      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8003c1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c22:	d114      	bne.n	8003c4e <ifx_i2c_dl_event_handler+0x1b2>
                    {
                        if ((TL_CHAINING_LAST == chaining) || (0 != ifx_i2c_dl_receive_frame(p_ctx)))
 8003c24:	7dbb      	ldrb	r3, [r7, #22]
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	d005      	beq.n	8003c36 <ifx_i2c_dl_event_handler+0x19a>
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f7fd f9c6 	bl	8000fbc <ifx_i2c_dl_receive_frame>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <ifx_i2c_dl_event_handler+0x1a4>
                        {
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2206      	movs	r2, #6
 8003c3a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003c3e:	e156      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        }
                        p_ctx->tl.state = TL_STATE_RX;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2204      	movs	r2, #4
 8003c44:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        exit_machine = FALSE;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	757b      	strb	r3, [r7, #21]
                        break;
 8003c4c:	e14f      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    }

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 2111 	ldrb.w	r2, [r3, #273]	@ 0x111
 8003c54:	7dbb      	ldrb	r3, [r7, #22]
 8003c56:	4611      	mov	r1, r2
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff fec3 	bl	80039e4 <ifx_i2c_tl_check_chaining_error>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d004      	beq.n	8003c6e <ifx_i2c_dl_event_handler+0x1d2>
                    {
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2208      	movs	r2, #8
 8003c68:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003c6c:	e13f      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    }

                    p_ctx->tl.previous_chaining = chaining & 0x07;
 8003c6e:	7dbb      	ldrb	r3, [r7, #22]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                    if (NULL == p_data)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d104      	bne.n	8003c8c <ifx_i2c_dl_event_handler+0x1f0>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2206      	movs	r2, #6
 8003c86:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 8003c8a:	e130      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    }

                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
 8003c8c:	7dbb      	ldrb	r3, [r7, #22]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <ifx_i2c_dl_event_handler+0x1fc>
 8003c92:	7dbb      	ldrb	r3, [r7, #22]
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d14a      	bne.n	8003d2e <ifx_i2c_dl_event_handler+0x292>
                    {
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	893b      	ldrh	r3, [r7, #8]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003cac:	8812      	ldrh	r2, [r2, #0]
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	dd09      	ble.n	8003cc6 <ifx_i2c_dl_event_handler+0x22a>
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003cb8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2206      	movs	r2, #6
 8003cc0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 8003cc4:	e113      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	757b      	strb	r3, [r7, #21]
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003cd6:	1898      	adds	r0, r3, r2
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	1c59      	adds	r1, r3, #1
 8003cdc:	893b      	ldrh	r3, [r7, #8]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	f00a fef4 	bl	800eace <memcpy>
                        p_ctx->tl.total_recv_length += (data_len - 1);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003cec:	893b      	ldrh	r3, [r7, #8]
 8003cee:	4413      	add	r3, r2
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003d10:	801a      	strh	r2, [r3, #0]
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
                                                            p_ctx->tl.p_recv_packet_buffer,
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
                                                            *p_ctx->tl.p_recv_packet_buffer_length);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	2100      	movs	r1, #0
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	47a0      	blx	r4
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 8003d2c:	e0df      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        p_ctx->tl.state = TL_STATE_CHAINING;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2205      	movs	r2, #5
 8003d32:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003d36:	e0da      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2206      	movs	r2, #6
 8003d3c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003d40:	e0d5      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING:
            {
                LOG_TL("[IFX-TL]: Chain : Chaining mode entered\n");
                // When receiving a starting fragment, fragment length must be max frame size for intermediate and last 
                // frame the buffer should not be empty
                if (data_len != (p_ctx->tl.max_packet_length + 1))
 8003d42:	893a      	ldrh	r2, [r7, #8]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d004      	beq.n	8003d5a <ifx_i2c_dl_event_handler+0x2be>
                {
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2207      	movs	r2, #7
 8003d54:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003d58:	e0c9      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003d60:	461a      	mov	r2, r3
 8003d62:	893b      	ldrh	r3, [r7, #8]
 8003d64:	4413      	add	r3, r2
 8003d66:	3b01      	subs	r3, #1
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 8003d6e:	8812      	ldrh	r2, [r2, #0]
 8003d70:	4293      	cmp	r3, r2
 8003d72:	dd09      	ble.n	8003d88 <ifx_i2c_dl_event_handler+0x2ec>
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d7a:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                    p_ctx->tl.state = TL_STATE_RX;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2204      	movs	r2, #4
 8003d82:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003d86:	e0b2      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                }
                if (NULL == p_data)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d104      	bne.n	8003d98 <ifx_i2c_dl_event_handler+0x2fc>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2206      	movs	r2, #6
 8003d92:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003d96:	e0aa      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003da4:	1898      	adds	r0, r3, r2
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	1c59      	adds	r1, r3, #1
 8003daa:	893b      	ldrh	r3, [r7, #8]
 8003dac:	3b01      	subs	r3, #1
 8003dae:	461a      	mov	r2, r3
 8003db0:	f00a fe8d 	bl	800eace <memcpy>
                p_ctx->tl.total_recv_length += (data_len - 1);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8003dba:	893b      	ldrh	r3, [r7, #8]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104

                p_ctx->tl.previous_chaining = pctr & 0x07;
 8003dca:	7dfb      	ldrb	r3, [r7, #23]
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2204      	movs	r2, #4
 8003ddc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                // Continue receiving frames until packet is complete
                if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f7fd f8eb 	bl	8000fbc <ifx_i2c_dl_receive_frame>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <ifx_i2c_dl_event_handler+0x358>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2206      	movs	r2, #6
 8003df0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                exit_machine = FALSE;
 8003df4:	2300      	movs	r3, #0
 8003df6:	757b      	strb	r3, [r7, #21]
            }
            break;
 8003df8:	e079      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RESEND:
            {
                LOG_TL("[IFX-TL]: Resend Enter\n");
                // In received mode , for wrong pctr with data
                if ((data_len > 1) && (p_ctx->tl.transmission_completed == 1))
 8003dfa:	893b      	ldrh	r3, [r7, #8]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d909      	bls.n	8003e14 <ifx_i2c_dl_event_handler+0x378>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d104      	bne.n	8003e14 <ifx_i2c_dl_event_handler+0x378>
                {
                    LOG_TL("[IFX-TL]: Resend : Send chaining error\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2207      	movs	r2, #7
 8003e0e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003e12:	e06c      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                }
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003e1a:	1c5a      	adds	r2, r3, #1
 8003e1c:	b2d1      	uxtb	r1, r2
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	f882 110f 	strb.w	r1, [r2, #271]	@ 0x10f
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d111      	bne.n	8003e4c <ifx_i2c_dl_event_handler+0x3b0>
                {
                    LOG_TL("[IFX-TL]: Resend : Resending\n");
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    if (0 != ifx_i2c_tl_resend_packets(p_ctx))
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f7ff fd16 	bl	8003862 <ifx_i2c_tl_resend_packets>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d004      	beq.n	8003e46 <ifx_i2c_dl_event_handler+0x3aa>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2206      	movs	r2, #6
 8003e40:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Resend : chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003e44:	e053      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	757b      	strb	r3, [r7, #21]
            break;
 8003e4a:	e050      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2206      	movs	r2, #6
 8003e50:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003e54:	e04b      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	b2d1      	uxtb	r1, r2
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	f882 1110 	strb.w	r1, [r2, #272]	@ 0x110
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <ifx_i2c_dl_event_handler+0x3f2>
                {
                    LOG_TL("[IFX-TL]: Chain error : Sending chain error\n");
                    // Send chaining error only once
                    if (0 != ifx_i2c_tl_send_chaining_error(p_ctx))
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7ff fd9d 	bl	80039b2 <ifx_i2c_tl_send_chaining_error>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <ifx_i2c_dl_event_handler+0x3ec>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2206      	movs	r2, #6
 8003e82:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Chain error : master_chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003e86:	e032      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	757b      	strb	r3, [r7, #21]
            break;
 8003e8c:	e02f      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2206      	movs	r2, #6
 8003e92:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003e96:	e02a      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_ERROR:
            {
                LOG_TL("[IFX-TL]: Error\n");
                exit_machine = FALSE;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	757b      	strb	r3, [r7, #21]
                if ((0 != (event & IFX_I2C_DL_EVENT_ERROR)) || (0 != data_len))
 8003e9c:	897b      	ldrh	r3, [r7, #10]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d102      	bne.n	8003eac <ifx_i2c_dl_event_handler+0x410>
 8003ea6:	893b      	ldrh	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <ifx_i2c_dl_event_handler+0x418>
                {
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	47a0      	blx	r4
            }
            break;
 8003ec8:	e011      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                exit_machine = FALSE;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	47a0      	blx	r4
            }
            break;
 8003eea:	e000      	b.n	8003eee <ifx_i2c_dl_event_handler+0x452>
            break;
 8003eec:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003eee:	7d7b      	ldrb	r3, [r7, #21]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	f43f ade3 	beq.w	8003abc <ifx_i2c_dl_event_handler+0x20>
}
 8003ef6:	bf00      	nop
 8003ef8:	bf00      	nop
 8003efa:	371c      	adds	r7, #28
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd90      	pop	{r4, r7, pc}

08003f00 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8003f08:	1d39      	adds	r1, r7, #4
 8003f0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f0e:	2201      	movs	r2, #1
 8003f10:	4803      	ldr	r0, [pc, #12]	@ (8003f20 <__io_putchar+0x20>)
 8003f12:	f009 faf5 	bl	800d500 <HAL_UART_Transmit>

  return ch;
 8003f16:	687b      	ldr	r3, [r7, #4]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3708      	adds	r7, #8
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20000678 	.word	0x20000678

08003f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f2a:	f004 faa5 	bl	8008478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f2e:	f000 f871 	bl	8004014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f32:	f000 f9a1 	bl	8004278 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003f36:	f000 f975 	bl	8004224 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003f3a:	f000 f8f7 	bl	800412c <MX_I2C1_Init>
  MX_TIM2_Init();
 8003f3e:	f000 f923 	bl	8004188 <MX_TIM2_Init>
  MX_CRC_Init();
 8003f42:	f000 f8df 	bl	8004104 <MX_CRC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003f46:	f000 f8d1 	bl	80040ec <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8003f4a:	4829      	ldr	r0, [pc, #164]	@ (8003ff0 <main+0xcc>)
 8003f4c:	f008 fea4 	bl	800cc98 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f50:	2200      	movs	r2, #0
 8003f52:	2100      	movs	r1, #0
 8003f54:	201c      	movs	r0, #28
 8003f56:	f004 fc00 	bl	800875a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003f5a:	201c      	movs	r0, #28
 8003f5c:	f004 fc19 	bl	8008792 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET );    //Green LED OFF
 8003f60:	2201      	movs	r2, #1
 8003f62:	2120      	movs	r1, #32
 8003f64:	4823      	ldr	r0, [pc, #140]	@ (8003ff4 <main+0xd0>)
 8003f66:	f005 fb63 	bl	8009630 <HAL_GPIO_WritePin>

   // optiga_main_logic();
    /* Check the GPIO for 3 seconds */
  	//  optiga_main_logic();
      GPIO_PinState OTA_Pin_state;
      uint32_t end_tick = HAL_GetTick() + 3000;   // from now to 3 Seconds
 8003f6a:	f004 faeb 	bl	8008544 <HAL_GetTick>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8003f74:	60fb      	str	r3, [r7, #12]

      printf("Press the User Button PC13 to trigger OTA update...\r\n");
 8003f76:	4820      	ldr	r0, [pc, #128]	@ (8003ff8 <main+0xd4>)
 8003f78:	f00a fd3c 	bl	800e9f4 <puts>
      do
      {
        OTA_Pin_state = HAL_GPIO_ReadPin( GPIOC, GPIO_PIN_13 );
 8003f7c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003f80:	481e      	ldr	r0, [pc, #120]	@ (8003ffc <main+0xd8>)
 8003f82:	f005 fb3d 	bl	8009600 <HAL_GPIO_ReadPin>
 8003f86:	4603      	mov	r3, r0
 8003f88:	72fb      	strb	r3, [r7, #11]
        uint32_t current_tick = HAL_GetTick();
 8003f8a:	f004 fadb 	bl	8008544 <HAL_GetTick>
 8003f8e:	6078      	str	r0, [r7, #4]

        /* Check the button is pressed or not for 3seconds */
        if( ( OTA_Pin_state != GPIO_PIN_SET ) || ( current_tick > end_tick ) )
 8003f90:	7afb      	ldrb	r3, [r7, #11]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d104      	bne.n	8003fa0 <main+0x7c>
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d800      	bhi.n	8003fa0 <main+0x7c>
      {
 8003f9e:	e7ed      	b.n	8003f7c <main+0x58>
        {
          /* Either timeout or Button is pressed */
          break;
        }
      }while( 1 );
      if( OTA_Pin_state == GPIO_PIN_RESET ) {
 8003fa0:	7afb      	ldrb	r3, [r7, #11]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d106      	bne.n	8003fb4 <main+0x90>
    	  /* Initialise Flash */
    	 	  FLASH_IF_init();
 8003fa6:	f7fc fcb1 	bl	800090c <FLASH_IF_init>
    	 	  /* Display main menu */
    	 	  optiga_init();
 8003faa:	f000 fc33 	bl	8004814 <optiga_init>
    	 	  main_menu ();
 8003fae:	f000 fa87 	bl	80044c0 <main_menu>
 8003fb2:	e01a      	b.n	8003fea <main+0xc6>
      }
      else {
    	  /* Test if user code is programmed starting from address "APPLICATION_ADDRESS" */
    	 	  if (((*(__IO uint32_t*)APPLICATION_ADDRESS) & 0x2FFE0000 ) == 0x20000000)
 8003fb4:	4b12      	ldr	r3, [pc, #72]	@ (8004000 <main+0xdc>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <main+0xe0>)
 8003fba:	4013      	ands	r3, r2
 8003fbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fc0:	d113      	bne.n	8003fea <main+0xc6>
    	 	  {
    	 		  /* Jump to user application */
    	 		  jumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8003fc2:	4b11      	ldr	r3, [pc, #68]	@ (8004008 <main+0xe4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a11      	ldr	r2, [pc, #68]	@ (800400c <main+0xe8>)
 8003fc8:	6013      	str	r3, [r2, #0]
    	 		  jumpToApplication = (pFunction) jumpAddress;
 8003fca:	4b10      	ldr	r3, [pc, #64]	@ (800400c <main+0xe8>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004010 <main+0xec>)
 8003fd2:	601a      	str	r2, [r3, #0]
    	 		  /* Initialize user application's Stack Pointer */
    	 		  __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8003fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8004000 <main+0xdc>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f383 8808 	msr	MSP, r3
}
 8003fe0:	bf00      	nop
    	 		  jumpToApplication();
 8003fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8004010 <main+0xec>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4798      	blx	r3

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	e7fd      	b.n	8003fea <main+0xc6>
 8003fee:	bf00      	nop
 8003ff0:	20000630 	.word	0x20000630
 8003ff4:	40020000 	.word	0x40020000
 8003ff8:	0800faa0 	.word	0x0800faa0
 8003ffc:	40020800 	.word	0x40020800
 8004000:	08020000 	.word	0x08020000
 8004004:	2ffe0000 	.word	0x2ffe0000
 8004008:	08020004 	.word	0x08020004
 800400c:	200006c4 	.word	0x200006c4
 8004010:	200006c0 	.word	0x200006c0

08004014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b094      	sub	sp, #80	@ 0x50
 8004018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800401a:	f107 0320 	add.w	r3, r7, #32
 800401e:	2230      	movs	r2, #48	@ 0x30
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f00a fd0d 	bl	800ea42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004028:	f107 030c 	add.w	r3, r7, #12
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004038:	2300      	movs	r3, #0
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	4b29      	ldr	r3, [pc, #164]	@ (80040e4 <SystemClock_Config+0xd0>)
 800403e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004040:	4a28      	ldr	r2, [pc, #160]	@ (80040e4 <SystemClock_Config+0xd0>)
 8004042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004046:	6413      	str	r3, [r2, #64]	@ 0x40
 8004048:	4b26      	ldr	r3, [pc, #152]	@ (80040e4 <SystemClock_Config+0xd0>)
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004054:	2300      	movs	r3, #0
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	4b23      	ldr	r3, [pc, #140]	@ (80040e8 <SystemClock_Config+0xd4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004060:	4a21      	ldr	r2, [pc, #132]	@ (80040e8 <SystemClock_Config+0xd4>)
 8004062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004066:	6013      	str	r3, [r2, #0]
 8004068:	4b1f      	ldr	r3, [pc, #124]	@ (80040e8 <SystemClock_Config+0xd4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004070:	607b      	str	r3, [r7, #4]
 8004072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004074:	2302      	movs	r3, #2
 8004076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004078:	2301      	movs	r3, #1
 800407a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800407c:	2310      	movs	r3, #16
 800407e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004080:	2302      	movs	r3, #2
 8004082:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004084:	2300      	movs	r3, #0
 8004086:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004088:	2310      	movs	r3, #16
 800408a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800408c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8004090:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004092:	2304      	movs	r3, #4
 8004094:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004096:	2307      	movs	r3, #7
 8004098:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800409a:	f107 0320 	add.w	r3, r7, #32
 800409e:	4618      	mov	r0, r3
 80040a0:	f008 f912 	bl	800c2c8 <HAL_RCC_OscConfig>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80040aa:	f000 f95d 	bl	8004368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040ae:	230f      	movs	r3, #15
 80040b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040b2:	2302      	movs	r3, #2
 80040b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040b6:	2300      	movs	r3, #0
 80040b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80040ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80040c4:	f107 030c 	add.w	r3, r7, #12
 80040c8:	2102      	movs	r1, #2
 80040ca:	4618      	mov	r0, r3
 80040cc:	f008 fb74 	bl	800c7b8 <HAL_RCC_ClockConfig>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80040d6:	f000 f947 	bl	8004368 <Error_Handler>
  }
}
 80040da:	bf00      	nop
 80040dc:	3750      	adds	r7, #80	@ 0x50
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40007000 	.word	0x40007000

080040ec <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80040f0:	2200      	movs	r2, #0
 80040f2:	2100      	movs	r1, #0
 80040f4:	201f      	movs	r0, #31
 80040f6:	f004 fb30 	bl	800875a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80040fa:	201f      	movs	r0, #31
 80040fc:	f004 fb49 	bl	8008792 <HAL_NVIC_EnableIRQ>
}
 8004100:	bf00      	nop
 8004102:	bd80      	pop	{r7, pc}

08004104 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004108:	4b06      	ldr	r3, [pc, #24]	@ (8004124 <MX_CRC_Init+0x20>)
 800410a:	4a07      	ldr	r2, [pc, #28]	@ (8004128 <MX_CRC_Init+0x24>)
 800410c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800410e:	4805      	ldr	r0, [pc, #20]	@ (8004124 <MX_CRC_Init+0x20>)
 8004110:	f004 fb59 	bl	80087c6 <HAL_CRC_Init>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800411a:	f000 f925 	bl	8004368 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	200005d4 	.word	0x200005d4
 8004128:	40023000 	.word	0x40023000

0800412c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004130:	4b12      	ldr	r3, [pc, #72]	@ (800417c <MX_I2C1_Init+0x50>)
 8004132:	4a13      	ldr	r2, [pc, #76]	@ (8004180 <MX_I2C1_Init+0x54>)
 8004134:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004136:	4b11      	ldr	r3, [pc, #68]	@ (800417c <MX_I2C1_Init+0x50>)
 8004138:	4a12      	ldr	r2, [pc, #72]	@ (8004184 <MX_I2C1_Init+0x58>)
 800413a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800413c:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <MX_I2C1_Init+0x50>)
 800413e:	2200      	movs	r2, #0
 8004140:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004142:	4b0e      	ldr	r3, [pc, #56]	@ (800417c <MX_I2C1_Init+0x50>)
 8004144:	2200      	movs	r2, #0
 8004146:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004148:	4b0c      	ldr	r3, [pc, #48]	@ (800417c <MX_I2C1_Init+0x50>)
 800414a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800414e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004150:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <MX_I2C1_Init+0x50>)
 8004152:	2200      	movs	r2, #0
 8004154:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004156:	4b09      	ldr	r3, [pc, #36]	@ (800417c <MX_I2C1_Init+0x50>)
 8004158:	2200      	movs	r2, #0
 800415a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800415c:	4b07      	ldr	r3, [pc, #28]	@ (800417c <MX_I2C1_Init+0x50>)
 800415e:	2200      	movs	r2, #0
 8004160:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004162:	4b06      	ldr	r3, [pc, #24]	@ (800417c <MX_I2C1_Init+0x50>)
 8004164:	2200      	movs	r2, #0
 8004166:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004168:	4804      	ldr	r0, [pc, #16]	@ (800417c <MX_I2C1_Init+0x50>)
 800416a:	f005 fa9f 	bl	80096ac <HAL_I2C_Init>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004174:	f000 f8f8 	bl	8004368 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004178:	bf00      	nop
 800417a:	bd80      	pop	{r7, pc}
 800417c:	200005dc 	.word	0x200005dc
 8004180:	40005400 	.word	0x40005400
 8004184:	00061a80 	.word	0x00061a80

08004188 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800418e:	f107 0308 	add.w	r3, r7, #8
 8004192:	2200      	movs	r2, #0
 8004194:	601a      	str	r2, [r3, #0]
 8004196:	605a      	str	r2, [r3, #4]
 8004198:	609a      	str	r2, [r3, #8]
 800419a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800419c:	463b      	mov	r3, r7
 800419e:	2200      	movs	r2, #0
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80041a4:	4b1e      	ldr	r3, [pc, #120]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80041aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 80041ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041ae:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80041b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80041ba:	4b19      	ldr	r3, [pc, #100]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041c2:	4b17      	ldr	r3, [pc, #92]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041c8:	4b15      	ldr	r3, [pc, #84]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041ca:	2280      	movs	r2, #128	@ 0x80
 80041cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041ce:	4814      	ldr	r0, [pc, #80]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041d0:	f008 fd12 	bl	800cbf8 <HAL_TIM_Base_Init>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80041da:	f000 f8c5 	bl	8004368 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041e4:	f107 0308 	add.w	r3, r7, #8
 80041e8:	4619      	mov	r1, r3
 80041ea:	480d      	ldr	r0, [pc, #52]	@ (8004220 <MX_TIM2_Init+0x98>)
 80041ec:	f008 fea6 	bl	800cf3c <HAL_TIM_ConfigClockSource>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80041f6:	f000 f8b7 	bl	8004368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041fa:	2300      	movs	r3, #0
 80041fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041fe:	2300      	movs	r3, #0
 8004200:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004202:	463b      	mov	r3, r7
 8004204:	4619      	mov	r1, r3
 8004206:	4806      	ldr	r0, [pc, #24]	@ (8004220 <MX_TIM2_Init+0x98>)
 8004208:	f009 f8a8 	bl	800d35c <HAL_TIMEx_MasterConfigSynchronization>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004212:	f000 f8a9 	bl	8004368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004216:	bf00      	nop
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	20000630 	.word	0x20000630

08004224 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004228:	4b11      	ldr	r3, [pc, #68]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 800422a:	4a12      	ldr	r2, [pc, #72]	@ (8004274 <MX_USART2_UART_Init+0x50>)
 800422c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800422e:	4b10      	ldr	r3, [pc, #64]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 8004230:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004234:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004236:	4b0e      	ldr	r3, [pc, #56]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 8004238:	2200      	movs	r2, #0
 800423a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800423c:	4b0c      	ldr	r3, [pc, #48]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 800423e:	2200      	movs	r2, #0
 8004240:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004242:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 8004244:	2200      	movs	r2, #0
 8004246:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004248:	4b09      	ldr	r3, [pc, #36]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 800424a:	220c      	movs	r2, #12
 800424c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800424e:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 8004250:	2200      	movs	r2, #0
 8004252:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004254:	4b06      	ldr	r3, [pc, #24]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 8004256:	2200      	movs	r2, #0
 8004258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800425a:	4805      	ldr	r0, [pc, #20]	@ (8004270 <MX_USART2_UART_Init+0x4c>)
 800425c:	f009 f900 	bl	800d460 <HAL_UART_Init>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004266:	f000 f87f 	bl	8004368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000678 	.word	0x20000678
 8004274:	40004400 	.word	0x40004400

08004278 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08a      	sub	sp, #40	@ 0x28
 800427c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800427e:	f107 0314 	add.w	r3, r7, #20
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]
 8004286:	605a      	str	r2, [r3, #4]
 8004288:	609a      	str	r2, [r3, #8]
 800428a:	60da      	str	r2, [r3, #12]
 800428c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	613b      	str	r3, [r7, #16]
 8004292:	4b32      	ldr	r3, [pc, #200]	@ (800435c <MX_GPIO_Init+0xe4>)
 8004294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004296:	4a31      	ldr	r2, [pc, #196]	@ (800435c <MX_GPIO_Init+0xe4>)
 8004298:	f043 0304 	orr.w	r3, r3, #4
 800429c:	6313      	str	r3, [r2, #48]	@ 0x30
 800429e:	4b2f      	ldr	r3, [pc, #188]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	613b      	str	r3, [r7, #16]
 80042a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	4b2b      	ldr	r3, [pc, #172]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b2:	4a2a      	ldr	r2, [pc, #168]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80042ba:	4b28      	ldr	r3, [pc, #160]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c2:	60fb      	str	r3, [r7, #12]
 80042c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	4b24      	ldr	r3, [pc, #144]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	4a23      	ldr	r2, [pc, #140]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042d6:	4b21      	ldr	r3, [pc, #132]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	60bb      	str	r3, [r7, #8]
 80042e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	607b      	str	r3, [r7, #4]
 80042e6:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	4a1c      	ldr	r2, [pc, #112]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042ec:	f043 0302 	orr.w	r3, r3, #2
 80042f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80042f2:	4b1a      	ldr	r3, [pc, #104]	@ (800435c <MX_GPIO_Init+0xe4>)
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	607b      	str	r3, [r7, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80042fe:	2200      	movs	r2, #0
 8004300:	f44f 7198 	mov.w	r1, #304	@ 0x130
 8004304:	4816      	ldr	r0, [pc, #88]	@ (8004360 <MX_GPIO_Init+0xe8>)
 8004306:	f005 f993 	bl	8009630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800430a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800430e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004310:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004314:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004316:	2300      	movs	r3, #0
 8004318:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800431a:	f107 0314 	add.w	r3, r7, #20
 800431e:	4619      	mov	r1, r3
 8004320:	4810      	ldr	r0, [pc, #64]	@ (8004364 <MX_GPIO_Init+0xec>)
 8004322:	f004 ffe9 	bl	80092f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_8;
 8004326:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800432a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800432c:	2301      	movs	r3, #1
 800432e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004330:	2300      	movs	r3, #0
 8004332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004334:	2300      	movs	r3, #0
 8004336:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004338:	f107 0314 	add.w	r3, r7, #20
 800433c:	4619      	mov	r1, r3
 800433e:	4808      	ldr	r0, [pc, #32]	@ (8004360 <MX_GPIO_Init+0xe8>)
 8004340:	f004 ffda 	bl	80092f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004344:	2200      	movs	r2, #0
 8004346:	2100      	movs	r1, #0
 8004348:	2028      	movs	r0, #40	@ 0x28
 800434a:	f004 fa06 	bl	800875a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800434e:	2028      	movs	r0, #40	@ 0x28
 8004350:	f004 fa1f 	bl	8008792 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004354:	bf00      	nop
 8004356:	3728      	adds	r7, #40	@ 0x28
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40023800 	.word	0x40023800
 8004360:	40020000 	.word	0x40020000
 8004364:	40020800 	.word	0x40020800

08004368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800436c:	b672      	cpsid	i
}
 800436e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004370:	bf00      	nop
 8004372:	e7fd      	b.n	8004370 <Error_Handler+0x8>

08004374 <serial_download>:
/**
  * @brief  Download a file via serial port
  * @param  None
  * @retval None
  */
void serial_download(void) {
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
	uint8_t number[11] = {0};
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	f107 0308 	add.w	r3, r7, #8
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	f8c3 2003 	str.w	r2, [r3, #3]
	uint32_t size = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	603b      	str	r3, [r7, #0]
	COM_StatusTypeDef result = COM_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	73fb      	strb	r3, [r7, #15]
	serial_put_string((uint8_t *)"Waiting for the file to be sent ... (press 'a' to abort)\n\r");
 8004392:	4825      	ldr	r0, [pc, #148]	@ (8004428 <serial_download+0xb4>)
 8004394:	f7fc fa36 	bl	8000804 <serial_put_string>

	if (FLASH_IF_erase(APPLICATION_ADDRESS) != FLASHIF_OK) {
 8004398:	4824      	ldr	r0, [pc, #144]	@ (800442c <serial_download+0xb8>)
 800439a:	f7fc fac3 	bl	8000924 <FLASH_IF_erase>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <serial_download+0x36>
		serial_put_string((uint8_t*)"Error occured while erasing the flash");
 80043a4:	4822      	ldr	r0, [pc, #136]	@ (8004430 <serial_download+0xbc>)
 80043a6:	f7fc fa2d 	bl	8000804 <serial_put_string>
	}

	result = ymodem_receive(&size);
 80043aa:	463b      	mov	r3, r7
 80043ac:	4618      	mov	r0, r3
 80043ae:	f003 fcef 	bl	8007d90 <ymodem_receive>
 80043b2:	4603      	mov	r3, r0
 80043b4:	73fb      	strb	r3, [r7, #15]

	if (result == COM_OK) {
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d119      	bne.n	80043f0 <serial_download+0x7c>
			serial_put_string((uint8_t *)"\n\n\r Programming Completed Successfully!\n\r--------------------------------\r\n Name: ");
 80043bc:	481d      	ldr	r0, [pc, #116]	@ (8004434 <serial_download+0xc0>)
 80043be:	f7fc fa21 	bl	8000804 <serial_put_string>
			serial_put_string((uint8_t *)aFileName);
 80043c2:	481d      	ldr	r0, [pc, #116]	@ (8004438 <serial_download+0xc4>)
 80043c4:	f7fc fa1e 	bl	8000804 <serial_put_string>
		    int_to_str(number, size);
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	1d3b      	adds	r3, r7, #4
 80043cc:	4611      	mov	r1, r2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7fc f8d6 	bl	8000580 <int_to_str>
		    serial_put_string((uint8_t *)"\n\r Size: ");
 80043d4:	4819      	ldr	r0, [pc, #100]	@ (800443c <serial_download+0xc8>)
 80043d6:	f7fc fa15 	bl	8000804 <serial_put_string>
		    serial_put_string((uint8_t *)number);
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fc fa11 	bl	8000804 <serial_put_string>
		    serial_put_string((uint8_t *)" Bytes\r\n");
 80043e2:	4817      	ldr	r0, [pc, #92]	@ (8004440 <serial_download+0xcc>)
 80043e4:	f7fc fa0e 	bl	8000804 <serial_put_string>
		    serial_put_string((uint8_t *)"-------------------\n");
 80043e8:	4816      	ldr	r0, [pc, #88]	@ (8004444 <serial_download+0xd0>)
 80043ea:	f7fc fa0b 	bl	8000804 <serial_put_string>
	}
	else
	  {
		serial_put_string((uint8_t *)"\n\rFailed to receive the file!\n\r");
	  }
}
 80043ee:	e017      	b.n	8004420 <serial_download+0xac>
	else if (result == COM_ABORT) {
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d103      	bne.n	80043fe <serial_download+0x8a>
		serial_put_string((uint8_t*)"\r\n\nAborted by er.\n\r");
 80043f6:	4814      	ldr	r0, [pc, #80]	@ (8004448 <serial_download+0xd4>)
 80043f8:	f7fc fa04 	bl	8000804 <serial_put_string>
}
 80043fc:	e010      	b.n	8004420 <serial_download+0xac>
	else if (result == COM_LIMIT) {
 80043fe:	7bfb      	ldrb	r3, [r7, #15]
 8004400:	2b05      	cmp	r3, #5
 8004402:	d103      	bne.n	800440c <serial_download+0x98>
		serial_put_string((uint8_t*)"\n\n\rThe image size is higher than the allowed space memory!\n\r");
 8004404:	4811      	ldr	r0, [pc, #68]	@ (800444c <serial_download+0xd8>)
 8004406:	f7fc f9fd 	bl	8000804 <serial_put_string>
}
 800440a:	e009      	b.n	8004420 <serial_download+0xac>
	else if (result == COM_DATA) {
 800440c:	7bfb      	ldrb	r3, [r7, #15]
 800440e:	2b04      	cmp	r3, #4
 8004410:	d103      	bne.n	800441a <serial_download+0xa6>
		serial_put_string((uint8_t *)"\n\n\rVerification failed!\n\r");
 8004412:	480f      	ldr	r0, [pc, #60]	@ (8004450 <serial_download+0xdc>)
 8004414:	f7fc f9f6 	bl	8000804 <serial_put_string>
}
 8004418:	e002      	b.n	8004420 <serial_download+0xac>
		serial_put_string((uint8_t *)"\n\rFailed to receive the file!\n\r");
 800441a:	480e      	ldr	r0, [pc, #56]	@ (8004454 <serial_download+0xe0>)
 800441c:	f7fc f9f2 	bl	8000804 <serial_put_string>
}
 8004420:	bf00      	nop
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	0800fad8 	.word	0x0800fad8
 800442c:	08020000 	.word	0x08020000
 8004430:	0800fb14 	.word	0x0800fb14
 8004434:	0800fb3c 	.word	0x0800fb3c
 8004438:	200006cc 	.word	0x200006cc
 800443c:	0800fb90 	.word	0x0800fb90
 8004440:	0800fb9c 	.word	0x0800fb9c
 8004444:	0800fba8 	.word	0x0800fba8
 8004448:	0800fbc0 	.word	0x0800fbc0
 800444c:	0800fbd4 	.word	0x0800fbd4
 8004450:	0800fc14 	.word	0x0800fc14
 8004454:	0800fc30 	.word	0x0800fc30

08004458 <serial_upload>:
  * @brief  Upload a file via serial port.
  * @param  None
  * @retval None
  */

void serial_upload(void) {
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
	 uint8_t status = 0;
 800445e:	2300      	movs	r3, #0
 8004460:	71fb      	strb	r3, [r7, #7]
	 serial_put_string((uint8_t *)"\n\n\rSelect Receive File\n\r");
 8004462:	4811      	ldr	r0, [pc, #68]	@ (80044a8 <serial_upload+0x50>)
 8004464:	f7fc f9ce 	bl	8000804 <serial_put_string>
	 HAL_UART_Receive(&UartHandle, &status, 1, RX_TIMEOUT);
 8004468:	1df9      	adds	r1, r7, #7
 800446a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800446e:	2201      	movs	r2, #1
 8004470:	480e      	ldr	r0, [pc, #56]	@ (80044ac <serial_upload+0x54>)
 8004472:	f009 f8d0 	bl	800d616 <HAL_UART_Receive>
	 if ( status == CRC16)
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	2b43      	cmp	r3, #67	@ 0x43
 800447a:	d111      	bne.n	80044a0 <serial_upload+0x48>
	   {
	     /* Transmit the flash image through ymodem protocol */
	     status = ymodem_transmit((uint8_t*)APPLICATION_ADDRESS, (const uint8_t*)"UploadedFlashImage.bin", USER_FLASH_SIZE);
 800447c:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8004480:	490b      	ldr	r1, [pc, #44]	@ (80044b0 <serial_upload+0x58>)
 8004482:	480c      	ldr	r0, [pc, #48]	@ (80044b4 <serial_upload+0x5c>)
 8004484:	f003 fe34 	bl	80080f0 <ymodem_transmit>
 8004488:	4603      	mov	r3, r0
 800448a:	71fb      	strb	r3, [r7, #7]

	     if (status != 0)
 800448c:	79fb      	ldrb	r3, [r7, #7]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <serial_upload+0x42>
	     {
	       serial_put_string((uint8_t *)"\n\rError Occurred while Transmitting File\n\r");
 8004492:	4809      	ldr	r0, [pc, #36]	@ (80044b8 <serial_upload+0x60>)
 8004494:	f7fc f9b6 	bl	8000804 <serial_put_string>
	     else
	     {
	    	 serial_put_string((uint8_t *)"\n\rFile uploaded successfully \n\r");
	     }
	   }
}
 8004498:	e002      	b.n	80044a0 <serial_upload+0x48>
	    	 serial_put_string((uint8_t *)"\n\rFile uploaded successfully \n\r");
 800449a:	4808      	ldr	r0, [pc, #32]	@ (80044bc <serial_upload+0x64>)
 800449c:	f7fc f9b2 	bl	8000804 <serial_put_string>
}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	0800fc50 	.word	0x0800fc50
 80044ac:	20000678 	.word	0x20000678
 80044b0:	0800fc6c 	.word	0x0800fc6c
 80044b4:	08020000 	.word	0x08020000
 80044b8:	0800fc84 	.word	0x0800fc84
 80044bc:	0800fcb0 	.word	0x0800fcb0

080044c0 <main_menu>:
  * @brief  Display the Main Menu on HyperTerminal
  * @param  None
  * @retval None
  */

void main_menu(void) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
	 uint8_t key = 0;
 80044c6:	2300      	movs	r3, #0
 80044c8:	70fb      	strb	r3, [r7, #3]

	 serial_put_string((uint8_t *)"\r\n======================================================================");
 80044ca:	484b      	ldr	r0, [pc, #300]	@ (80045f8 <main_menu+0x138>)
 80044cc:	f7fc f99a 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n=                                                                    =");
 80044d0:	484a      	ldr	r0, [pc, #296]	@ (80045fc <main_menu+0x13c>)
 80044d2:	f7fc f997 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n= Secure Booting and Firmware Update with hardware root of trust(1.1)=");
 80044d6:	484a      	ldr	r0, [pc, #296]	@ (8004600 <main_menu+0x140>)
 80044d8:	f7fc f994 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n=                                                                    =");
 80044dc:	4847      	ldr	r0, [pc, #284]	@ (80045fc <main_menu+0x13c>)
 80044de:	f7fc f991 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n=                                   By STM Application Team          =");
 80044e2:	4848      	ldr	r0, [pc, #288]	@ (8004604 <main_menu+0x144>)
 80044e4:	f7fc f98e 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n======================================================================");
 80044e8:	4843      	ldr	r0, [pc, #268]	@ (80045f8 <main_menu+0x138>)
 80044ea:	f7fc f98b 	bl	8000804 <serial_put_string>
	 serial_put_string((uint8_t *)"\r\n\r\n");
 80044ee:	4846      	ldr	r0, [pc, #280]	@ (8004608 <main_menu+0x148>)
 80044f0:	f7fc f988 	bl	8000804 <serial_put_string>
	  FLASH_IF_disable_all_protection();
 80044f4:	f7fc fa60 	bl	80009b8 <FLASH_IF_disable_all_protection>

	  while (1)
	  {

		  serial_put_string((uint8_t *)"\r\n=================== Main Menu ============================\r\n\n");
 80044f8:	4844      	ldr	r0, [pc, #272]	@ (800460c <main_menu+0x14c>)
 80044fa:	f7fc f983 	bl	8000804 <serial_put_string>
		  serial_put_string((uint8_t *)"  Download image to the internal Flash ----------------- 1\r\n\n");
 80044fe:	4844      	ldr	r0, [pc, #272]	@ (8004610 <main_menu+0x150>)
 8004500:	f7fc f980 	bl	8000804 <serial_put_string>
		  serial_put_string((uint8_t *)"  Upload image from the internal Flash ----------------- 2\r\n\n");
 8004504:	4843      	ldr	r0, [pc, #268]	@ (8004614 <main_menu+0x154>)
 8004506:	f7fc f97d 	bl	8000804 <serial_put_string>
		  serial_put_string((uint8_t *)"  Execute the loaded application ----------------------- 3\r\n\n");
 800450a:	4843      	ldr	r0, [pc, #268]	@ (8004618 <main_menu+0x158>)
 800450c:	f7fc f97a 	bl	8000804 <serial_put_string>

		  flashProtection = FLASH_IF_get_write_protection_status();
 8004510:	f7fc facc 	bl	8000aac <FLASH_IF_get_write_protection_status>
 8004514:	4603      	mov	r3, r0
 8004516:	4a41      	ldr	r2, [pc, #260]	@ (800461c <main_menu+0x15c>)
 8004518:	6013      	str	r3, [r2, #0]

	    if(flashProtection == FLASHIF_PROTECTION_WRPENABLED)
 800451a:	4b40      	ldr	r3, [pc, #256]	@ (800461c <main_menu+0x15c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d103      	bne.n	800452a <main_menu+0x6a>
	    {
	    	serial_put_string((uint8_t *)"  Disable the write protection ------------------------- 4\r\n\n");
 8004522:	483f      	ldr	r0, [pc, #252]	@ (8004620 <main_menu+0x160>)
 8004524:	f7fc f96e 	bl	8000804 <serial_put_string>
 8004528:	e002      	b.n	8004530 <main_menu+0x70>
	    }
	    else
	    {
	    	serial_put_string((uint8_t *)"  Enable the write protection -------------------------- 4\r\n\n");
 800452a:	483e      	ldr	r0, [pc, #248]	@ (8004624 <main_menu+0x164>)
 800452c:	f7fc f96a 	bl	8000804 <serial_put_string>
	    }
	    serial_put_string((uint8_t *)"==========================================================\r\n\n");
 8004530:	483d      	ldr	r0, [pc, #244]	@ (8004628 <main_menu+0x168>)
 8004532:	f7fc f967 	bl	8000804 <serial_put_string>

	    /* Clean the input path */
	    __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8004536:	4b3d      	ldr	r3, [pc, #244]	@ (800462c <main_menu+0x16c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
	//    __HAL_UART_CLEAR_OREFLAG(&UartHandle);

	    /* Receive key */
	    HAL_UART_Receive(&UartHandle, &key, 1, RX_TIMEOUT);
 800453c:	1cf9      	adds	r1, r7, #3
 800453e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004542:	2201      	movs	r2, #1
 8004544:	4839      	ldr	r0, [pc, #228]	@ (800462c <main_menu+0x16c>)
 8004546:	f009 f866 	bl	800d616 <HAL_UART_Receive>



	    switch (key)
 800454a:	78fb      	ldrb	r3, [r7, #3]
 800454c:	3b31      	subs	r3, #49	@ 0x31
 800454e:	2b03      	cmp	r3, #3
 8004550:	d84d      	bhi.n	80045ee <main_menu+0x12e>
 8004552:	a201      	add	r2, pc, #4	@ (adr r2, 8004558 <main_menu+0x98>)
 8004554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004558:	08004569 	.word	0x08004569
 800455c:	0800456f 	.word	0x0800456f
 8004560:	08004575 	.word	0x08004575
 8004564:	080045a3 	.word	0x080045a3
	    {
	    case '1' :
	      /* Download user application in the Flash */
	      serial_download();
 8004568:	f7ff ff04 	bl	8004374 <serial_download>
	      break;
 800456c:	e043      	b.n	80045f6 <main_menu+0x136>
	    case '2' :
	      /* Upload user application from the Flash */
	      serial_upload();
 800456e:	f7ff ff73 	bl	8004458 <serial_upload>
	      break;
 8004572:	e040      	b.n	80045f6 <main_menu+0x136>
	    case '3' :
	    	serial_put_string((uint8_t *)"Start program execution......\r\n\n");
 8004574:	482e      	ldr	r0, [pc, #184]	@ (8004630 <main_menu+0x170>)
 8004576:	f7fc f945 	bl	8000804 <serial_put_string>
	      /* execute the new program */
	      jumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 800457a:	4b2e      	ldr	r3, [pc, #184]	@ (8004634 <main_menu+0x174>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2e      	ldr	r2, [pc, #184]	@ (8004638 <main_menu+0x178>)
 8004580:	6013      	str	r3, [r2, #0]
	      /* Jump to user application */
	      jumpToApplication = (pFunction)jumpAddress;
 8004582:	4b2d      	ldr	r3, [pc, #180]	@ (8004638 <main_menu+0x178>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	4b2c      	ldr	r3, [pc, #176]	@ (800463c <main_menu+0x17c>)
 800458a:	601a      	str	r2, [r3, #0]
	      /* Initialize user application's Stack Pointer */
	      __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 800458c:	4b2c      	ldr	r3, [pc, #176]	@ (8004640 <main_menu+0x180>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f383 8808 	msr	MSP, r3
}
 8004598:	bf00      	nop
	      jumpToApplication();
 800459a:	4b28      	ldr	r3, [pc, #160]	@ (800463c <main_menu+0x17c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4798      	blx	r3
	      break;
 80045a0:	e029      	b.n	80045f6 <main_menu+0x136>
	    case '4' :

	      if (flashProtection != FLASHIF_PROTECTION_NONE)
 80045a2:	4b1e      	ldr	r3, [pc, #120]	@ (800461c <main_menu+0x15c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d010      	beq.n	80045cc <main_menu+0x10c>
	      {
	        /* Disable the write protection */
	        if (FLASH_IF_write_protection_config(FLASHIF_WRP_DISABLE) == FLASHIF_OK)
 80045aa:	2001      	movs	r0, #1
 80045ac:	f7fc fa96 	bl	8000adc <FLASH_IF_write_protection_config>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <main_menu+0x104>
	        {
	        	serial_put_string((uint8_t *)"Write Protection disabled...\r\n");
 80045b6:	4823      	ldr	r0, [pc, #140]	@ (8004644 <main_menu+0x184>)
 80045b8:	f7fc f924 	bl	8000804 <serial_put_string>
	        	serial_put_string((uint8_t *)"System will now restart...\r\n");
 80045bc:	4822      	ldr	r0, [pc, #136]	@ (8004648 <main_menu+0x188>)
 80045be:	f7fc f921 	bl	8000804 <serial_put_string>
	        else
	        {
	        	serial_put_string((uint8_t *)"Error: Flash write protection failed...\r\n");
	        }
	      }
	      break;
 80045c2:	e018      	b.n	80045f6 <main_menu+0x136>
	        	serial_put_string((uint8_t *)"Error: Flash write un-protection failed...\r\n");
 80045c4:	4821      	ldr	r0, [pc, #132]	@ (800464c <main_menu+0x18c>)
 80045c6:	f7fc f91d 	bl	8000804 <serial_put_string>
	      break;
 80045ca:	e014      	b.n	80045f6 <main_menu+0x136>
	        if (FLASH_IF_write_protection_config(FLASHIF_WRP_ENABLE) == FLASHIF_OK)
 80045cc:	2000      	movs	r0, #0
 80045ce:	f7fc fa85 	bl	8000adc <FLASH_IF_write_protection_config>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d106      	bne.n	80045e6 <main_menu+0x126>
	        	serial_put_string((uint8_t *)"Write Protection enabled...\r\n");
 80045d8:	481d      	ldr	r0, [pc, #116]	@ (8004650 <main_menu+0x190>)
 80045da:	f7fc f913 	bl	8000804 <serial_put_string>
	        	serial_put_string((uint8_t *)"System will now restart...\r\n");
 80045de:	481a      	ldr	r0, [pc, #104]	@ (8004648 <main_menu+0x188>)
 80045e0:	f7fc f910 	bl	8000804 <serial_put_string>
	      break;
 80045e4:	e007      	b.n	80045f6 <main_menu+0x136>
	        	serial_put_string((uint8_t *)"Error: Flash write protection failed...\r\n");
 80045e6:	481b      	ldr	r0, [pc, #108]	@ (8004654 <main_menu+0x194>)
 80045e8:	f7fc f90c 	bl	8000804 <serial_put_string>
	      break;
 80045ec:	e003      	b.n	80045f6 <main_menu+0x136>
		default:
			serial_put_string((uint8_t *)"Invalid Number ! ==> The number should be either 1, 2, 3 or 4\r");
 80045ee:	481a      	ldr	r0, [pc, #104]	@ (8004658 <main_menu+0x198>)
 80045f0:	f7fc f908 	bl	8000804 <serial_put_string>
		break;
 80045f4:	bf00      	nop
		  serial_put_string((uint8_t *)"\r\n=================== Main Menu ============================\r\n\n");
 80045f6:	e77f      	b.n	80044f8 <main_menu+0x38>
 80045f8:	0800fcd0 	.word	0x0800fcd0
 80045fc:	0800fd1c 	.word	0x0800fd1c
 8004600:	0800fd68 	.word	0x0800fd68
 8004604:	0800fdb4 	.word	0x0800fdb4
 8004608:	0800fe00 	.word	0x0800fe00
 800460c:	0800fe08 	.word	0x0800fe08
 8004610:	0800fe48 	.word	0x0800fe48
 8004614:	0800fe88 	.word	0x0800fe88
 8004618:	0800fec8 	.word	0x0800fec8
 800461c:	200006c8 	.word	0x200006c8
 8004620:	0800ff08 	.word	0x0800ff08
 8004624:	0800ff48 	.word	0x0800ff48
 8004628:	0800ff88 	.word	0x0800ff88
 800462c:	20000678 	.word	0x20000678
 8004630:	0800ffc8 	.word	0x0800ffc8
 8004634:	08020004 	.word	0x08020004
 8004638:	200006c4 	.word	0x200006c4
 800463c:	200006c0 	.word	0x200006c0
 8004640:	08020000 	.word	0x08020000
 8004644:	0800ffec 	.word	0x0800ffec
 8004648:	0801000c 	.word	0x0801000c
 800464c:	0801002c 	.word	0x0801002c
 8004650:	0801005c 	.word	0x0801005c
 8004654:	0801007c 	.word	0x0801007c
 8004658:	080100a8 	.word	0x080100a8

0800465c <optiga_util_callback>:
extern I2C_HandleTypeDef hi2c1;
static volatile optiga_lib_status_t optiga_lib_status = OPTIGA_LIB_SUCCESS;

// Async callback
static void optiga_util_callback(void *context, optiga_lib_status_t return_status)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	460b      	mov	r3, r1
 8004666:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 8004668:	4a04      	ldr	r2, [pc, #16]	@ (800467c <optiga_util_callback+0x20>)
 800466a:	887b      	ldrh	r3, [r7, #2]
 800466c:	8013      	strh	r3, [r2, #0]
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	2000070c 	.word	0x2000070c

08004680 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004690:	d101      	bne.n	8004696 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        pal_os_event_timer_tick();
 8004692:	f002 fef3 	bl	800747c <pal_os_event_timer_tick>
    }
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <I2C_Scan>:

void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  printf("Scanning I2C...\r\n");
 80046a8:	4811      	ldr	r0, [pc, #68]	@ (80046f0 <I2C_Scan+0x50>)
 80046aa:	f00a f9a3 	bl	800e9f4 <puts>
  for (uint8_t addr = 1; addr < 128; addr++) {
 80046ae:	2301      	movs	r3, #1
 80046b0:	73fb      	strb	r3, [r7, #15]
 80046b2:	e013      	b.n	80046dc <I2C_Scan+0x3c>
    if (HAL_I2C_IsDeviceReady(hi2c, addr << 1, 1, 10) == HAL_OK) {
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	b299      	uxth	r1, r3
 80046bc:	230a      	movs	r3, #10
 80046be:	2201      	movs	r2, #1
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f005 fc7d 	bl	8009fc0 <HAL_I2C_IsDeviceReady>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d104      	bne.n	80046d6 <I2C_Scan+0x36>
      printf("Device found at 0x%02X\r\n", addr);
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	4619      	mov	r1, r3
 80046d0:	4808      	ldr	r0, [pc, #32]	@ (80046f4 <I2C_Scan+0x54>)
 80046d2:	f00a f927 	bl	800e924 <iprintf>
  for (uint8_t addr = 1; addr < 128; addr++) {
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
 80046d8:	3301      	adds	r3, #1
 80046da:	73fb      	strb	r3, [r7, #15]
 80046dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	dae7      	bge.n	80046b4 <I2C_Scan+0x14>
    }
  }
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	080100e8 	.word	0x080100e8
 80046f4:	080100fc 	.word	0x080100fc

080046f8 <optiga_crypt_callback>:


static void optiga_crypt_callback(void *context, optiga_lib_status_t return_status)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 8004704:	4a04      	ldr	r2, [pc, #16]	@ (8004718 <optiga_crypt_callback+0x20>)
 8004706:	887b      	ldrh	r3, [r7, #2]
 8004708:	8013      	strh	r3, [r2, #0]
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	2000070c 	.word	0x2000070c

0800471c <hash_firmware_region_and_print>:

void hash_firmware_region_and_print()
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08c      	sub	sp, #48	@ 0x30
 8004720:	af02      	add	r7, sp, #8
    uint8_t hash_output[SHA_SIZE];

    optiga_crypt_t *me_crypt = NULL;
 8004722:	2300      	movs	r3, #0
 8004724:	623b      	str	r3, [r7, #32]
    static uint8_t firmware_data[HASH_CALC_LEN];  // RAM buffer

       // Copy flash contents to RAM
       memcpy(firmware_data, (uint8_t *)APPLICATION_ADDRESS, HASH_CALC_LEN);
 8004726:	4a31      	ldr	r2, [pc, #196]	@ (80047ec <hash_firmware_region_and_print+0xd0>)
 8004728:	4b31      	ldr	r3, [pc, #196]	@ (80047f0 <hash_firmware_region_and_print+0xd4>)
 800472a:	4610      	mov	r0, r2
 800472c:	4619      	mov	r1, r3
 800472e:	f243 23e4 	movw	r3, #13028	@ 0x32e4
 8004732:	461a      	mov	r2, r3
 8004734:	f00a f9cb 	bl	800eace <memcpy>


    me_crypt = optiga_crypt_create(0, optiga_crypt_callback, NULL);
 8004738:	2200      	movs	r2, #0
 800473a:	492e      	ldr	r1, [pc, #184]	@ (80047f4 <hash_firmware_region_and_print+0xd8>)
 800473c:	2000      	movs	r0, #0
 800473e:	f001 ff41 	bl	80065c4 <optiga_crypt_create>
 8004742:	6238      	str	r0, [r7, #32]
    if (!me_crypt)
 8004744:	6a3b      	ldr	r3, [r7, #32]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d103      	bne.n	8004752 <hash_firmware_region_and_print+0x36>
    {
        printf("Failed to create crypt instance\r\n");
 800474a:	482b      	ldr	r0, [pc, #172]	@ (80047f8 <hash_firmware_region_and_print+0xdc>)
 800474c:	f00a f952 	bl	800e9f4 <puts>
        return;
 8004750:	e048      	b.n	80047e4 <hash_firmware_region_and_print+0xc8>
    }

    // Start hashing process
    optiga_lib_status = OPTIGA_LIB_BUSY;
 8004752:	4b2a      	ldr	r3, [pc, #168]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 8004754:	2201      	movs	r2, #1
 8004756:	801a      	strh	r2, [r3, #0]
    optiga_lib_status = optiga_crypt_hash(me_crypt,
 8004758:	4b24      	ldr	r3, [pc, #144]	@ (80047ec <hash_firmware_region_and_print+0xd0>)
 800475a:	b2da      	uxtb	r2, r3
 800475c:	463b      	mov	r3, r7
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	f243 23e4 	movw	r3, #13028	@ 0x32e4
 8004764:	21e2      	movs	r1, #226	@ 0xe2
 8004766:	6a38      	ldr	r0, [r7, #32]
 8004768:	f001 ff70 	bl	800664c <optiga_crypt_hash>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	4b22      	ldr	r3, [pc, #136]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 8004772:	801a      	strh	r2, [r3, #0]
                                OPTIGA_HASH_TYPE_SHA_256,
								firmware_data,
                                HASH_CALC_LEN,
                                hash_output);

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 8004774:	4b21      	ldr	r3, [pc, #132]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 8004776:	881b      	ldrh	r3, [r3, #0]
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <hash_firmware_region_and_print+0x76>
    {
        printf("optiga_crypt_hash() failed to start, status: 0x%04X\r\n", optiga_lib_status);
 800477e:	4b1f      	ldr	r3, [pc, #124]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	4619      	mov	r1, r3
 8004786:	481e      	ldr	r0, [pc, #120]	@ (8004800 <hash_firmware_region_and_print+0xe4>)
 8004788:	f00a f8cc 	bl	800e924 <iprintf>
        return;
 800478c:	e02a      	b.n	80047e4 <hash_firmware_region_and_print+0xc8>
    }

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
    {
        pal_os_event_trigger_registered_callback();  // Keep calling until complete
 800478e:	f002 fe53 	bl	8007438 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8004792:	4b1a      	ldr	r3, [pc, #104]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	b29b      	uxth	r3, r3
 8004798:	2b01      	cmp	r3, #1
 800479a:	d0f8      	beq.n	800478e <hash_firmware_region_and_print+0x72>
    }

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 800479c:	4b17      	ldr	r3, [pc, #92]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 800479e:	881b      	ldrh	r3, [r3, #0]
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d007      	beq.n	80047b6 <hash_firmware_region_and_print+0x9a>
    {
        printf("Hashing failed, status: 0x%04X\r\n", optiga_lib_status);
 80047a6:	4b15      	ldr	r3, [pc, #84]	@ (80047fc <hash_firmware_region_and_print+0xe0>)
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	4619      	mov	r1, r3
 80047ae:	4815      	ldr	r0, [pc, #84]	@ (8004804 <hash_firmware_region_and_print+0xe8>)
 80047b0:	f00a f8b8 	bl	800e924 <iprintf>
        return;
 80047b4:	e016      	b.n	80047e4 <hash_firmware_region_and_print+0xc8>
    }

    // Print the hash
    printf("SHA-256 hash of firmware region:\r\n");
 80047b6:	4814      	ldr	r0, [pc, #80]	@ (8004808 <hash_firmware_region_and_print+0xec>)
 80047b8:	f00a f91c 	bl	800e9f4 <puts>
    for (int i = 0; i < SHA_SIZE; i++)
 80047bc:	2300      	movs	r3, #0
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
 80047c0:	e00a      	b.n	80047d8 <hash_firmware_region_and_print+0xbc>
    {
        printf("%02X", hash_output[i]);
 80047c2:	463a      	mov	r2, r7
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	4413      	add	r3, r2
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	4619      	mov	r1, r3
 80047cc:	480f      	ldr	r0, [pc, #60]	@ (800480c <hash_firmware_region_and_print+0xf0>)
 80047ce:	f00a f8a9 	bl	800e924 <iprintf>
    for (int i = 0; i < SHA_SIZE; i++)
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	3301      	adds	r3, #1
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	2b1f      	cmp	r3, #31
 80047dc:	ddf1      	ble.n	80047c2 <hash_firmware_region_and_print+0xa6>
    }
    printf("\r\n");
 80047de:	480c      	ldr	r0, [pc, #48]	@ (8004810 <hash_firmware_region_and_print+0xf4>)
 80047e0:	f00a f908 	bl	800e9f4 <puts>
}
 80047e4:	3728      	adds	r7, #40	@ 0x28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000710 	.word	0x20000710
 80047f0:	08020000 	.word	0x08020000
 80047f4:	080046f9 	.word	0x080046f9
 80047f8:	08010118 	.word	0x08010118
 80047fc:	2000070c 	.word	0x2000070c
 8004800:	0801013c 	.word	0x0801013c
 8004804:	08010174 	.word	0x08010174
 8004808:	08010198 	.word	0x08010198
 800480c:	080101bc 	.word	0x080101bc
 8004810:	080101c4 	.word	0x080101c4

08004814 <optiga_init>:
void optiga_init(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
	/* Power ON the OPTIGA Trust M chip */
	  pal_gpio_set_high(&optiga_vdd_0);
 800481a:	482a      	ldr	r0, [pc, #168]	@ (80048c4 <optiga_init+0xb0>)
 800481c:	f002 fb7e 	bl	8006f1c <pal_gpio_set_high>
	  printf("Resetting OPTIGA...\r\n");
 8004820:	4829      	ldr	r0, [pc, #164]	@ (80048c8 <optiga_init+0xb4>)
 8004822:	f00a f8e7 	bl	800e9f4 <puts>
//	  HAL_Delay(10);
//	  pal_gpio_set_high(&optiga_reset_0);
//	  HAL_Delay(10);


    optiga_util_t *me_util = NULL;
 8004826:	2300      	movs	r3, #0
 8004828:	607b      	str	r3, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_UTIL_ERROR;
 800482a:	f240 3302 	movw	r3, #770	@ 0x302
 800482e:	807b      	strh	r3, [r7, #2]

    me_util = optiga_util_create(0, optiga_util_callback, NULL);
 8004830:	2200      	movs	r2, #0
 8004832:	4926      	ldr	r1, [pc, #152]	@ (80048cc <optiga_init+0xb8>)
 8004834:	2000      	movs	r0, #0
 8004836:	f002 fa59 	bl	8006cec <optiga_util_create>
 800483a:	6078      	str	r0, [r7, #4]
    if (!me_util)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d103      	bne.n	800484a <optiga_init+0x36>
    {
        printf("Failed to create OPTIGA util instance.\r\n");
 8004842:	4823      	ldr	r0, [pc, #140]	@ (80048d0 <optiga_init+0xbc>)
 8004844:	f00a f8d6 	bl	800e9f4 <puts>
        return;
 8004848:	e038      	b.n	80048bc <optiga_init+0xa8>
    }
    I2C_Scan(&hi2c1);
 800484a:	4822      	ldr	r0, [pc, #136]	@ (80048d4 <optiga_init+0xc0>)
 800484c:	f7ff ff28 	bl	80046a0 <I2C_Scan>

     printf("Starting OPTIGA Trust M logic...\r\n");
 8004850:	4821      	ldr	r0, [pc, #132]	@ (80048d8 <optiga_init+0xc4>)
 8004852:	f00a f8cf 	bl	800e9f4 <puts>

    // Retry loop to initialize OPTIGA
    while (1)
    {
        optiga_lib_status = OPTIGA_LIB_BUSY;
 8004856:	4b21      	ldr	r3, [pc, #132]	@ (80048dc <optiga_init+0xc8>)
 8004858:	2201      	movs	r2, #1
 800485a:	801a      	strh	r2, [r3, #0]
        return_status = optiga_util_open_application(me_util, 0);
 800485c:	2100      	movs	r1, #0
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f002 fa86 	bl	8006d70 <optiga_util_open_application>
 8004864:	4603      	mov	r3, r0
 8004866:	807b      	strh	r3, [r7, #2]
        if (return_status != OPTIGA_LIB_SUCCESS)
 8004868:	887b      	ldrh	r3, [r7, #2]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <optiga_init+0x62>
        {
            printf("optiga_util_open_application() failed immediately. Retrying...\r\n");
 800486e:	481c      	ldr	r0, [pc, #112]	@ (80048e0 <optiga_init+0xcc>)
 8004870:	f00a f8c0 	bl	800e9f4 <puts>
            continue;
 8004874:	e021      	b.n	80048ba <optiga_init+0xa6>
        }
        HAL_Delay(100);
 8004876:	2064      	movs	r0, #100	@ 0x64
 8004878:	f003 fe70 	bl	800855c <HAL_Delay>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 800487c:	e001      	b.n	8004882 <optiga_init+0x6e>
        {
            pal_os_event_trigger_registered_callback(); // CRUCIAL for bare metal
 800487e:	f002 fddb 	bl	8007438 <pal_os_event_trigger_registered_callback>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8004882:	4b16      	ldr	r3, [pc, #88]	@ (80048dc <optiga_init+0xc8>)
 8004884:	881b      	ldrh	r3, [r3, #0]
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d0f8      	beq.n	800487e <optiga_init+0x6a>
        }
        if (optiga_lib_status == OPTIGA_LIB_SUCCESS)
 800488c:	4b13      	ldr	r3, [pc, #76]	@ (80048dc <optiga_init+0xc8>)
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <optiga_init+0x90>
        {
            printf("OPTIGA Trust M initialized successfully.\r\n");
 8004896:	4813      	ldr	r0, [pc, #76]	@ (80048e4 <optiga_init+0xd0>)
 8004898:	f00a f8ac 	bl	800e9f4 <puts>
            break;
 800489c:	bf00      	nop
        {
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
            HAL_Delay(2000);
        }
    }
    hash_firmware_region_and_print();
 800489e:	f7ff ff3d 	bl	800471c <hash_firmware_region_and_print>
 80048a2:	e00b      	b.n	80048bc <optiga_init+0xa8>
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
 80048a4:	4b0d      	ldr	r3, [pc, #52]	@ (80048dc <optiga_init+0xc8>)
 80048a6:	881b      	ldrh	r3, [r3, #0]
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	4619      	mov	r1, r3
 80048ac:	480e      	ldr	r0, [pc, #56]	@ (80048e8 <optiga_init+0xd4>)
 80048ae:	f00a f839 	bl	800e924 <iprintf>
            HAL_Delay(2000);
 80048b2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80048b6:	f003 fe51 	bl	800855c <HAL_Delay>
        optiga_lib_status = OPTIGA_LIB_BUSY;
 80048ba:	e7cc      	b.n	8004856 <optiga_init+0x42>
}
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	200004fc 	.word	0x200004fc
 80048c8:	080101c8 	.word	0x080101c8
 80048cc:	0800465d 	.word	0x0800465d
 80048d0:	080101e0 	.word	0x080101e0
 80048d4:	200005dc 	.word	0x200005dc
 80048d8:	08010208 	.word	0x08010208
 80048dc:	2000070c 	.word	0x2000070c
 80048e0:	0801022c 	.word	0x0801022c
 80048e4:	0801026c 	.word	0x0801026c
 80048e8:	08010298 	.word	0x08010298

080048ec <optiga_cmd_set_shielded_connection_option>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
//lint --e{714} suppress "This function is defined here but referred from other modules"
void optiga_cmd_set_shielded_connection_option(optiga_cmd_t * me,
                                               uint8_t value,
                                               uint8_t shielded_connection_option)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	70fb      	strb	r3, [r7, #3]
 80048f8:	4613      	mov	r3, r2
 80048fa:	70bb      	strb	r3, [r7, #2]
    switch (shielded_connection_option)
 80048fc:	78bb      	ldrb	r3, [r7, #2]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d00e      	beq.n	8004920 <optiga_cmd_set_shielded_connection_option+0x34>
 8004902:	2b02      	cmp	r3, #2
 8004904:	dc10      	bgt.n	8004928 <optiga_cmd_set_shielded_connection_option+0x3c>
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <optiga_cmd_set_shielded_connection_option+0x24>
 800490a:	2b01      	cmp	r3, #1
 800490c:	d004      	beq.n	8004918 <optiga_cmd_set_shielded_connection_option+0x2c>
        {
            me->manage_context_operation = value;
        }
        break;
        default:
        break;
 800490e:	e00b      	b.n	8004928 <optiga_cmd_set_shielded_connection_option+0x3c>
            me->protection_level = value;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	769a      	strb	r2, [r3, #26]
        break;
 8004916:	e008      	b.n	800492a <optiga_cmd_set_shielded_connection_option+0x3e>
            me->protocol_version = value;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	78fa      	ldrb	r2, [r7, #3]
 800491c:	76da      	strb	r2, [r3, #27]
        break;
 800491e:	e004      	b.n	800492a <optiga_cmd_set_shielded_connection_option+0x3e>
            me->manage_context_operation = value;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	78fa      	ldrb	r2, [r7, #3]
 8004924:	771a      	strb	r2, [r3, #28]
        break;
 8004926:	e000      	b.n	800492a <optiga_cmd_set_shielded_connection_option+0x3e>
        break;
 8004928:	bf00      	nop
    }
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <optiga_cmd_prepare_apdu_header>:

//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	603b      	str	r3, [r7, #0]
 800493e:	4603      	mov	r3, r0
 8004940:	71fb      	strb	r3, [r7, #7]
 8004942:	460b      	mov	r3, r1
 8004944:	71bb      	strb	r3, [r7, #6]
 8004946:	4613      	mov	r3, r2
 8004948:	80bb      	strh	r3, [r7, #4]
    p_apdu_buffer [0] = cmd;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	79fa      	ldrb	r2, [r7, #7]
 800494e:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [1] = param;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	3301      	adds	r3, #1
 8004954:	79ba      	ldrb	r2, [r7, #6]
 8004956:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 8004958:	88bb      	ldrh	r3, [r7, #4]
 800495a:	0a1b      	lsrs	r3, r3, #8
 800495c:	b29a      	uxth	r2, r3
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	3302      	adds	r3, #2
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	3303      	adds	r3, #3
 800496a:	88ba      	ldrh	r2, [r7, #4]
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	701a      	strb	r2, [r3, #0]
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <optiga_cmd_prepare_tag_header>:

_STATIC_H void optiga_cmd_prepare_tag_header(uint8_t tag,
                                             uint16_t tag_length,
                                             uint8_t * buffer,
                                             uint16_t * position)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	60ba      	str	r2, [r7, #8]
 8004984:	607b      	str	r3, [r7, #4]
 8004986:	4603      	mov	r3, r0
 8004988:	73fb      	strb	r3, [r7, #15]
 800498a:	460b      	mov	r3, r1
 800498c:	81bb      	strh	r3, [r7, #12]
    uint16_t start_position = *position;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	82fb      	strh	r3, [r7, #22]

    buffer[start_position++] = tag;
 8004994:	8afb      	ldrh	r3, [r7, #22]
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	82fa      	strh	r2, [r7, #22]
 800499a:	461a      	mov	r2, r3
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	4413      	add	r3, r2
 80049a0:	7bfa      	ldrb	r2, [r7, #15]
 80049a2:	701a      	strb	r2, [r3, #0]
    buffer[start_position++] = (uint8_t )(tag_length >> 8);
 80049a4:	89bb      	ldrh	r3, [r7, #12]
 80049a6:	0a1b      	lsrs	r3, r3, #8
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	8afb      	ldrh	r3, [r7, #22]
 80049ac:	1c59      	adds	r1, r3, #1
 80049ae:	82f9      	strh	r1, [r7, #22]
 80049b0:	4619      	mov	r1, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	440b      	add	r3, r1
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]
    buffer[start_position++] = (uint8_t )(tag_length);
 80049ba:	8afb      	ldrh	r3, [r7, #22]
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	82fa      	strh	r2, [r7, #22]
 80049c0:	461a      	mov	r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	4413      	add	r3, r2
 80049c6:	89ba      	ldrh	r2, [r7, #12]
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]

    *position = start_position;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8afa      	ldrh	r2, [r7, #22]
 80049d0:	801a      	strh	r2, [r3, #0]
}
 80049d2:	bf00      	nop
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <optiga_cmd_event_trigger_execute>:


_STATIC_H void optiga_cmd_event_trigger_execute(void * p_ctx)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b082      	sub	sp, #8
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
    optiga_cmd_execute_handler(p_ctx, OPTIGA_LIB_SUCCESS);
 80049e6:	2100      	movs	r1, #0
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 ff47 	bl	800587c <optiga_cmd_execute_handler>
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <optiga_cmd_execute>:
                                  optiga_cmd_handler_t cmd_hdlrs,
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	461a      	mov	r2, r3
 8004a02:	460b      	mov	r3, r1
 8004a04:	72fb      	strb	r3, [r7, #11]
 8004a06:	4613      	mov	r3, r2
 8004a08:	72bb      	strb	r3, [r7, #10]
    me->p_input = input;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	69fa      	ldr	r2, [r7, #28]
 8004a0e:	609a      	str	r2, [r3, #8]
    me->cmd_next_execution_state = start_state;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	7aba      	ldrb	r2, [r7, #10]
 8004a14:	759a      	strb	r2, [r3, #22]
    me->cmd_sub_execution_state = sub_state;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	7e3a      	ldrb	r2, [r7, #24]
 8004a1a:	75da      	strb	r2, [r3, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	605a      	str	r2, [r3, #4]
    me->chaining_ongoing = FALSE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	761a      	strb	r2, [r3, #24]
    me->cmd_param = cmd_param;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	7afa      	ldrb	r2, [r7, #11]
 8004a2c:	765a      	strb	r2, [r3, #25]
    me->apdu_data = apdu_data;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8c3a      	ldrh	r2, [r7, #32]
 8004a32:	849a      	strh	r2, [r3, #36]	@ 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 8004a34:	2100      	movs	r1, #0
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 ff20 	bl	800587c <optiga_cmd_execute_handler>
}
 8004a3c:	bf00      	nop
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <optiga_cmd_session_available>:
* Checks if optiga session is available or not
* Returns TRUE, if slot is available
* Returns FALSE, if slot is not available
*/
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3308      	adds	r3, #8
 8004a50:	4618      	mov	r0, r3
 8004a52:	f001 fe73 	bl	800673c <optiga_common_get_uint32>
 8004a56:	60f8      	str	r0, [r7, #12]
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f1b3 3f10 	cmp.w	r3, #269488144	@ 0x10101010
 8004a5e:	d201      	bcs.n	8004a64 <optiga_cmd_session_available+0x20>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <optiga_cmd_session_available+0x22>
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
	...

08004a70 <optiga_cmd_session_assign>:

/*
* 1. If a optiga cmd instance does not have session, assigns an available session
*/
_STATIC_H void optiga_cmd_session_assign(optiga_cmd_t * me)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3308      	adds	r3, #8
 8004a7e:	60bb      	str	r3, [r7, #8]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	8a9b      	ldrh	r3, [r3, #20]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d11d      	bne.n	8004ac4 <optiga_cmd_session_assign+0x54>
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8004a88:	2300      	movs	r3, #0
 8004a8a:	73fb      	strb	r3, [r7, #15]
 8004a8c:	e017      	b.n	8004abe <optiga_cmd_session_assign+0x4e>
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4413      	add	r3, r2
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	2b10      	cmp	r3, #16
 8004a98:	d00e      	beq.n	8004ab8 <optiga_cmd_session_assign+0x48>
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
 8004a9c:	b21a      	sxth	r2, r3
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad0 <optiga_cmd_session_assign+0x60>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	b21b      	sxth	r3, r3
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	829a      	strh	r2, [r3, #20]
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	4413      	add	r3, r2
 8004ab0:	2210      	movs	r2, #16
 8004ab2:	701a      	strb	r2, [r3, #0]
                break;
 8004ab4:	bf00      	nop
            }
        }
    }
}
 8004ab6:	e005      	b.n	8004ac4 <optiga_cmd_session_assign+0x54>
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	3301      	adds	r3, #1
 8004abc:	73fb      	strb	r3, [r7, #15]
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b03      	cmp	r3, #3
 8004ac2:	d9e4      	bls.n	8004a8e <optiga_cmd_session_assign+0x1e>
}
 8004ac4:	bf00      	nop
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	ffffe100 	.word	0xffffe100

08004ad4 <optiga_cmd_session_free>:

/*
* Frees a session
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	3308      	adds	r3, #8
 8004ae2:	60fb      	str	r3, [r7, #12]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	8a9b      	ldrh	r3, [r3, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00d      	beq.n	8004b08 <optiga_cmd_session_free+0x34>
    {
        count = me->session_oid & 0x0F;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8a9b      	ldrh	r3, [r3, #20]
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	72fb      	strb	r3, [r7, #11]
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	829a      	strh	r2, [r3, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 8004afe:	7afb      	ldrb	r3, [r7, #11]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	2200      	movs	r2, #0
 8004b06:	701a      	strb	r2, [r3, #0]
    }
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <optiga_cmd_queue_get_count_of>:
* Returns the count of number of slots with requested state
*/
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	70fb      	strb	r3, [r7, #3]
 8004b20:	4613      	mov	r3, r2
 8004b22:	70bb      	strb	r3, [r7, #2]
    uint8_t index;
    uint8_t count = 0;
 8004b24:	2300      	movs	r3, #0
 8004b26:	73bb      	strb	r3, [r7, #14]
    uint8_t slot_value = 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	737b      	strb	r3, [r7, #13]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	73fb      	strb	r3, [r7, #15]
 8004b30:	e027      	b.n	8004b82 <optiga_cmd_queue_get_count_of+0x6e>
    {
        switch (slot_member)
 8004b32:	78fb      	ldrb	r3, [r7, #3]
 8004b34:	2b08      	cmp	r3, #8
 8004b36:	d002      	beq.n	8004b3e <optiga_cmd_queue_get_count_of+0x2a>
 8004b38:	2b09      	cmp	r3, #9
 8004b3a:	d00c      	beq.n	8004b56 <optiga_cmd_queue_get_count_of+0x42>
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
            }
            break;
            default:
                break;
 8004b3c:	e017      	b.n	8004b6e <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
 8004b3e:	7bfa      	ldrb	r2, [r7, #15]
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4613      	mov	r3, r2
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	737b      	strb	r3, [r7, #13]
            break;
 8004b54:	e00b      	b.n	8004b6e <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 8004b56:	7bfa      	ldrb	r2, [r7, #15]
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	737b      	strb	r3, [r7, #13]
            break;
 8004b6c:	bf00      	nop
        }
        if (state_to_check == slot_value)
 8004b6e:	78ba      	ldrb	r2, [r7, #2]
 8004b70:	7b7b      	ldrb	r3, [r7, #13]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d102      	bne.n	8004b7c <optiga_cmd_queue_get_count_of+0x68>
        {
            count++;
 8004b76:	7bbb      	ldrb	r3, [r7, #14]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	73bb      	strb	r3, [r7, #14]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	73fb      	strb	r3, [r7, #15]
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	2b05      	cmp	r3, #5
 8004b86:	d9d4      	bls.n	8004b32 <optiga_cmd_queue_get_count_of+0x1e>
        }
    }
    return (count);
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <optiga_cmd_queue_assign_slot>:

/*
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b085      	sub	sp, #20
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
 8004b9e:	6039      	str	r1, [r7, #0]
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	73fb      	strb	r3, [r7, #15]
 8004ba4:	e01f      	b.n	8004be6 <optiga_cmd_queue_assign_slot+0x50>
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6819      	ldr	r1, [r3, #0]
 8004baa:	7bfa      	ldrb	r2, [r7, #15]
 8004bac:	4613      	mov	r3, r2
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	4413      	add	r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10f      	bne.n	8004be0 <optiga_cmd_queue_assign_slot+0x4a>
        {
            * queue_index_store =  index;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	7bfa      	ldrb	r2, [r7, #15]
 8004bc4:	701a      	strb	r2, [r3, #0]
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6819      	ldr	r1, [r3, #0]
 8004bca:	7bfa      	ldrb	r2, [r7, #15]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	4413      	add	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	440b      	add	r3, r1
 8004bd6:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]
           break;
 8004bde:	e006      	b.n	8004bee <optiga_cmd_queue_assign_slot+0x58>
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004be0:	7bfb      	ldrb	r3, [r7, #15]
 8004be2:	3301      	adds	r3, #1
 8004be4:	73fb      	strb	r3, [r7, #15]
 8004be6:	7bfb      	ldrb	r3, [r7, #15]
 8004be8:	2b05      	cmp	r3, #5
 8004bea:	d9dc      	bls.n	8004ba6 <optiga_cmd_queue_assign_slot+0x10>
        }
    }
}
 8004bec:	bf00      	nop
 8004bee:	bf00      	nop
 8004bf0:	3714      	adds	r7, #20
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
	...

08004bfc <optiga_cmd_queue_scheduler>:
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b088      	sub	sp, #32
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
    uint32_t reference_time_stamp = 0xFFFFFFFF;
 8004c04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c08:	61fb      	str	r3, [r7, #28]
    optiga_cmd_queue_slot_t * p_queue_entry;
    uint8_t index;
    uint8_t prefered_index = 0xFF;
 8004c0a:	23ff      	movs	r3, #255	@ 0xff
 8004c0c:	76bb      	strb	r3, [r7, #26]
    uint8_t overflow_detected = FALSE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	767b      	strb	r3, [r7, #25]

    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	617b      	str	r3, [r7, #20]

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004c1c:	613b      	str	r3, [r7, #16]


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004c1e:	2202      	movs	r2, #2
 8004c20:	2109      	movs	r1, #9
 8004c22:	6978      	ldr	r0, [r7, #20]
 8004c24:	f7ff ff76 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d107      	bne.n	8004c3e <optiga_cmd_queue_scheduler+0x42>
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004c2e:	2208      	movs	r2, #8
 8004c30:	2109      	movs	r1, #9
 8004c32:	6978      	ldr	r0, [r7, #20]
 8004c34:	f7ff ff6e 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8004c38:	4603      	mov	r3, r0
    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00f      	beq.n	8004c5e <optiga_cmd_queue_scheduler+0x62>
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 8004c3e:	2204      	movs	r2, #4
 8004c40:	2109      	movs	r1, #9
 8004c42:	6978      	ldr	r0, [r7, #20]
 8004c44:	f7ff ff66 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8004c48:	4603      	mov	r3, r0
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d10f      	bne.n	8004c6e <optiga_cmd_queue_scheduler+0x72>
         (0 < optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_LOCK_TYPE, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK))))
 8004c4e:	2223      	movs	r2, #35	@ 0x23
 8004c50:	2108      	movs	r1, #8
 8004c52:	6978      	ldr	r0, [r7, #20]
 8004c54:	f7ff ff5e 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8004c58:	4603      	mov	r3, r0
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <optiga_cmd_queue_scheduler+0x72>
    {
        // call self
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
 8004c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	496d      	ldr	r1, [pc, #436]	@ (8004e1c <optiga_cmd_queue_scheduler+0x220>)
 8004c66:	6938      	ldr	r0, [r7, #16]
 8004c68:	f002 fbba 	bl	80073e0 <pal_os_event_register_callback_oneshot>
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 8004c6c:	e0d2      	b.n	8004e14 <optiga_cmd_queue_scheduler+0x218>
        pal_os_event_stop(my_os_event);
 8004c6e:	6938      	ldr	r0, [r7, #16]
 8004c70:	f002 fb90 	bl	8007394 <pal_os_event_stop>
            if(overflow_detected == TRUE)
 8004c74:	7e7b      	ldrb	r3, [r7, #25]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d105      	bne.n	8004c86 <optiga_cmd_queue_scheduler+0x8a>
                p_optiga_ctx->last_time_stamp = 0;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
                overflow_detected = FALSE;
 8004c82:	2300      	movs	r3, #0
 8004c84:	767b      	strb	r3, [r7, #25]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004c86:	2300      	movs	r3, #0
 8004c88:	76fb      	strb	r3, [r7, #27]
 8004c8a:	e05b      	b.n	8004d44 <optiga_cmd_queue_scheduler+0x148>
                p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[index]);
 8004c8c:	7efa      	ldrb	r2, [r7, #27]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	4413      	add	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]
                if (1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_RESUME))
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	2109      	movs	r1, #9
 8004ca4:	6978      	ldr	r0, [r7, #20]
 8004ca6:	f7ff ff35 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d10d      	bne.n	8004ccc <optiga_cmd_queue_scheduler+0xd0>
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	7a5b      	ldrb	r3, [r3, #9]
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d142      	bne.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	7a1b      	ldrb	r3, [r3, #8]
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004cbc:	2b23      	cmp	r3, #35	@ 0x23
 8004cbe:	d13e      	bne.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                        reference_time_stamp = p_queue_entry->arrival_time;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	61fb      	str	r3, [r7, #28]
                        prefered_index = index;
 8004cc6:	7efb      	ldrb	r3, [r7, #27]
 8004cc8:	76bb      	strb	r3, [r7, #26]
 8004cca:	e038      	b.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	7a5b      	ldrb	r3, [r3, #9]
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d134      	bne.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d201      	bcs.n	8004ce6 <optiga_cmd_queue_scheduler+0xea>
                            overflow_detected = TRUE;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	767b      	strb	r3, [r7, #25]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d326      	bcc.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d31f      	bcc.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	7a1b      	ldrb	r3, [r3, #8]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 8004d02:	2b22      	cmp	r3, #34	@ 0x22
 8004d04:	d105      	bne.n	8004d12 <optiga_cmd_queue_scheduler+0x116>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004d06:	6978      	ldr	r0, [r7, #20]
 8004d08:	f7ff fe9c 	bl	8004a44 <optiga_cmd_session_available>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d010      	beq.n	8004d34 <optiga_cmd_queue_scheduler+0x138>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	7a1b      	ldrb	r3, [r3, #8]
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004d16:	2b22      	cmp	r3, #34	@ 0x22
 8004d18:	d104      	bne.n	8004d24 <optiga_cmd_queue_scheduler+0x128>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	8a9b      	ldrh	r3, [r3, #20]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d107      	bne.n	8004d34 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	7a1b      	ldrb	r3, [r3, #8]
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004d28:	2b21      	cmp	r3, #33	@ 0x21
 8004d2a:	d003      	beq.n	8004d34 <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type)))
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	7a1b      	ldrb	r3, [r3, #8]
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 8004d30:	2b23      	cmp	r3, #35	@ 0x23
 8004d32:	d104      	bne.n	8004d3e <optiga_cmd_queue_scheduler+0x142>
                            reference_time_stamp = p_queue_entry->arrival_time;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	61fb      	str	r3, [r7, #28]
                            prefered_index = index;
 8004d3a:	7efb      	ldrb	r3, [r7, #27]
 8004d3c:	76bb      	strb	r3, [r7, #26]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004d3e:	7efb      	ldrb	r3, [r7, #27]
 8004d40:	3301      	adds	r3, #1
 8004d42:	76fb      	strb	r3, [r7, #27]
 8004d44:	7efb      	ldrb	r3, [r7, #27]
 8004d46:	2b05      	cmp	r3, #5
 8004d48:	d9a0      	bls.n	8004c8c <optiga_cmd_queue_scheduler+0x90>
        } while((0xFF == prefered_index) && (TRUE == overflow_detected));
 8004d4a:	7ebb      	ldrb	r3, [r7, #26]
 8004d4c:	2bff      	cmp	r3, #255	@ 0xff
 8004d4e:	d102      	bne.n	8004d56 <optiga_cmd_queue_scheduler+0x15a>
 8004d50:	7e7b      	ldrb	r3, [r7, #25]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d08e      	beq.n	8004c74 <optiga_cmd_queue_scheduler+0x78>
        if (0xFF != prefered_index)
 8004d56:	7ebb      	ldrb	r3, [r7, #26]
 8004d58:	2bff      	cmp	r3, #255	@ 0xff
 8004d5a:	d054      	beq.n	8004e06 <optiga_cmd_queue_scheduler+0x20a>
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
 8004d5c:	7eba      	ldrb	r2, [r7, #26]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	005b      	lsls	r3, r3, #1
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 8004d70:	7eba      	ldrb	r2, [r7, #26]
 8004d72:	6979      	ldr	r1, [r7, #20]
 8004d74:	4613      	mov	r3, r2
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	4413      	add	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	2b22      	cmp	r3, #34	@ 0x22
 8004d86:	d111      	bne.n	8004dac <optiga_cmd_queue_scheduler+0x1b0>
                (OPTIGA_CMD_NO_SESSION_OID == ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	8a9b      	ldrh	r3, [r3, #20]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10c      	bne.n	8004dac <optiga_cmd_queue_scheduler+0x1b0>
                optiga_cmd_session_assign((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx));
 8004d92:	7eba      	ldrb	r2, [r7, #26]
 8004d94:	6979      	ldr	r1, [r7, #20]
 8004d96:	4613      	mov	r3, r2
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	4413      	add	r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	440b      	add	r3, r1
 8004da0:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7ff fe62 	bl	8004a70 <optiga_cmd_session_assign>
            my_os_event = ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx))->p_optiga->p_pal_os_event_ctx;
 8004dac:	7eba      	ldrb	r2, [r7, #26]
 8004dae:	6979      	ldr	r1, [r7, #20]
 8004db0:	4613      	mov	r3, r2
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004dc6:	613b      	str	r3, [r7, #16]
            pal_os_event_register_callback_oneshot(my_os_event,
 8004dc8:	7eba      	ldrb	r2, [r7, #26]
 8004dca:	6979      	ldr	r1, [r7, #20]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	2332      	movs	r3, #50	@ 0x32
 8004dde:	4910      	ldr	r1, [pc, #64]	@ (8004e20 <optiga_cmd_queue_scheduler+0x224>)
 8004de0:	6938      	ldr	r0, [r7, #16]
 8004de2:	f002 fafd 	bl	80073e0 <pal_os_event_register_callback_oneshot>
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
 8004de6:	7eba      	ldrb	r2, [r7, #26]
 8004de8:	6979      	ldr	r1, [r7, #20]
 8004dea:	4613      	mov	r3, r2
 8004dec:	005b      	lsls	r3, r3, #1
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004df8:	2204      	movs	r2, #4
 8004dfa:	701a      	strb	r2, [r3, #0]
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
}
 8004e04:	e006      	b.n	8004e14 <optiga_cmd_queue_scheduler+0x218>
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 8004e06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	4903      	ldr	r1, [pc, #12]	@ (8004e1c <optiga_cmd_queue_scheduler+0x220>)
 8004e0e:	6938      	ldr	r0, [r7, #16]
 8004e10:	f002 fae6 	bl	80073e0 <pal_os_event_register_callback_oneshot>
}
 8004e14:	bf00      	nop
 8004e16:	3720      	adds	r7, #32
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	08004bfd 	.word	0x08004bfd
 8004e20:	080049df 	.word	0x080049df

08004e24 <optiga_cmd_queue_update_slot>:

/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
 8004e24:	b5b0      	push	{r4, r5, r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	70fb      	strb	r3, [r7, #3]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	7f9b      	ldrb	r3, [r3, #30]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	005b      	lsls	r3, r3, #1
 8004e3e:	440b      	add	r3, r1
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b23      	cmp	r3, #35	@ 0x23
 8004e4c:	d111      	bne.n	8004e72 <optiga_cmd_queue_update_slot+0x4e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	7f9b      	ldrb	r3, [r3, #30]
 8004e56:	4619      	mov	r1, r3
 8004e58:	460b      	mov	r3, r1
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	440b      	add	r3, r1
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004e66:	781b      	ldrb	r3, [r3, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8004e68:	2b23      	cmp	r3, #35	@ 0x23
 8004e6a:	d112      	bne.n	8004e92 <optiga_cmd_queue_update_slot+0x6e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	2b23      	cmp	r3, #35	@ 0x23
 8004e70:	d00f      	beq.n	8004e92 <optiga_cmd_queue_update_slot+0x6e>
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681c      	ldr	r4, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	7f9b      	ldrb	r3, [r3, #30]
 8004e7a:	461d      	mov	r5, r3
 8004e7c:	f002 fb62 	bl	8007544 <pal_os_timer_get_time_in_microseconds>
 8004e80:	4602      	mov	r2, r0
 8004e82:	462b      	mov	r3, r5
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	442b      	add	r3, r5
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4423      	add	r3, r4
 8004e8c:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004e90:	601a      	str	r2, [r3, #0]
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	7f9b      	ldrb	r3, [r3, #30]
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	005b      	lsls	r3, r3, #1
 8004ea0:	440b      	add	r3, r1
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	601a      	str	r2, [r3, #0]
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	7f9b      	ldrb	r3, [r3, #30]
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	460b      	mov	r3, r1
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	440b      	add	r3, r1
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	2b23      	cmp	r3, #35	@ 0x23
 8004eca:	d111      	bne.n	8004ef0 <optiga_cmd_queue_update_slot+0xcc>
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	2b23      	cmp	r3, #35	@ 0x23
 8004ed0:	d10e      	bne.n	8004ef0 <optiga_cmd_queue_update_slot+0xcc>
        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == request_type))
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	7f9b      	ldrb	r3, [r3, #30]
 8004eda:	4619      	mov	r1, r3
 8004edc:	460b      	mov	r3, r1
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	440b      	add	r3, r1
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004eea:	2208      	movs	r2, #8
 8004eec:	701a      	strb	r2, [r3, #0]
 8004eee:	e00d      	b.n	8004f0c <optiga_cmd_queue_update_slot+0xe8>
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	7f9b      	ldrb	r3, [r3, #30]
 8004ef8:	4619      	mov	r1, r3
 8004efa:	460b      	mov	r3, r1
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	440b      	add	r3, r1
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004f08:	2202      	movs	r2, #2
 8004f0a:	701a      	strb	r2, [r3, #0]
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	7f9b      	ldrb	r3, [r3, #30]
 8004f14:	4619      	mov	r1, r3
 8004f16:	460b      	mov	r3, r1
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	440b      	add	r3, r1
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004f24:	78fa      	ldrb	r2, [r7, #3]
 8004f26:	701a      	strb	r2, [r3, #0]
}
 8004f28:	bf00      	nop
 8004f2a:	3708      	adds	r7, #8
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bdb0      	pop	{r4, r5, r7, pc}

08004f30 <optiga_cmd_queue_reset_slot>:

/*
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	7f9b      	ldrb	r3, [r3, #30]
 8004f40:	4619      	mov	r1, r3
 8004f42:	460b      	mov	r3, r1
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	440b      	add	r3, r1
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004f50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f54:	601a      	str	r2, [r3, #0]
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	7f9b      	ldrb	r3, [r3, #30]
 8004f5e:	4619      	mov	r1, r3
 8004f60:	460b      	mov	r3, r1
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	440b      	add	r3, r1
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	7f9b      	ldrb	r3, [r3, #30]
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	440b      	add	r3, r1
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4413      	add	r3, r2
 8004f86:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	701a      	strb	r2, [r3, #0]
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	7f9b      	ldrb	r3, [r3, #30]
 8004f96:	4619      	mov	r1, r3
 8004f98:	460b      	mov	r3, r1
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	440b      	add	r3, r1
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	701a      	strb	r2, [r3, #0]
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	4903      	ldr	r1, [pc, #12]	@ (8004fc8 <optiga_cmd_queue_reset_slot+0x98>)
 8004fba:	f002 f9d3 	bl	8007364 <pal_os_event_start>
}
 8004fbe:	bf00      	nop
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	08004bfd 	.word	0x08004bfd

08004fcc <optiga_cmd_release_strict_lock>:

/*
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	7f9b      	ldrb	r3, [r3, #30]
 8004fdc:	4619      	mov	r1, r3
 8004fde:	460b      	mov	r3, r1
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	440b      	add	r3, r1
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004fec:	2201      	movs	r2, #1
 8004fee:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	7f9b      	ldrb	r3, [r3, #30]
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	440b      	add	r3, r1
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8005008:	2200      	movs	r2, #0
 800500a:	701a      	strb	r2, [r3, #0]
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <optiga_cmd_request_session>:

optiga_lib_status_t optiga_cmd_request_session(optiga_cmd_t * me)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_update_slot(me , OPTIGA_CMD_QUEUE_REQUEST_SESSION);
 8005020:	2122      	movs	r1, #34	@ 0x22
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f7ff fefe 	bl	8004e24 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <optiga_cmd_release_session>:

optiga_lib_status_t optiga_cmd_release_session(optiga_cmd_t * me)
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b082      	sub	sp, #8
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
    optiga_cmd_session_free(me);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff fd4a 	bl	8004ad4 <optiga_cmd_session_free>
    return (OPTIGA_CMD_SUCCESS);
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <optiga_cmd_request_lock>:

optiga_lib_status_t optiga_cmd_request_lock(optiga_cmd_t * me, uint8_t lock_type)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b082      	sub	sp, #8
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
 8005052:	460b      	mov	r3, r1
 8005054:	70fb      	strb	r3, [r7, #3]
    optiga_cmd_queue_update_slot(me , lock_type);
 8005056:	78fb      	ldrb	r3, [r7, #3]
 8005058:	4619      	mov	r1, r3
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7ff fee2 	bl	8004e24 <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <optiga_cmd_release_lock>:

optiga_lib_status_t optiga_cmd_release_lock(const optiga_cmd_t * me)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b082      	sub	sp, #8
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_reset_slot(me);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7ff ff5c 	bl	8004f30 <optiga_cmd_queue_reset_slot>
    return (OPTIGA_CMD_SUCCESS);
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3708      	adds	r7, #8
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <optiga_cmd_restore_context>:

_STATIC_H optiga_lib_status_t optiga_cmd_restore_context(const optiga_cmd_t * me)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b084      	sub	sp, #16
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
#define OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE         (0x04)
    uint16_t context_handle_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 800508a:	f240 2302 	movw	r3, #514	@ 0x202
 800508e:	81fb      	strh	r3, [r7, #14]
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005094:	2b00      	cmp	r3, #0
 8005096:	d011      	beq.n	80050bc <optiga_cmd_restore_context+0x3a>
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 8005098:	2308      	movs	r3, #8
 800509a:	81bb      	strh	r3, [r7, #12]
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                  me->p_optiga->optiga_context_handle_buffer,
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 80050a8:	f107 020c 	add.w	r2, r7, #12
 80050ac:	4619      	mov	r1, r3
 80050ae:	f002 f8d1 	bl	8007254 <pal_os_datastore_read>
 80050b2:	4603      	mov	r3, r0
 80050b4:	81fb      	strh	r3, [r7, #14]
                                                  &context_handle_length);
            if (PAL_STATUS_SUCCESS != return_status)
 80050b6:	89fb      	ldrh	r3, [r7, #14]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d11a      	bne.n	80050f2 <optiga_cmd_restore_context+0x70>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 80050c4:	4618      	mov	r0, r3
 80050c6:	f001 fb39 	bl	800673c <optiga_common_get_uint32>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d10d      	bne.n	80050ec <optiga_cmd_restore_context+0x6a>
            0 == optiga_common_get_uint32(&me->p_optiga->optiga_context_handle_buffer[OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE]))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f203 6384 	addw	r3, r3, #1668	@ 0x684
 80050d8:	4618      	mov	r0, r3
 80050da:	f001 fb2f 	bl	800673c <optiga_common_get_uint32>
 80050de:	4603      	mov	r3, r0
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d103      	bne.n	80050ec <optiga_cmd_restore_context+0x6a>
        {
            return_status = OPTIGA_CMD_ERROR;
 80050e4:	f240 2302 	movw	r3, #514	@ 0x202
 80050e8:	81fb      	strh	r3, [r7, #14]
            break;
 80050ea:	e003      	b.n	80050f4 <optiga_cmd_restore_context+0x72>
        }

        return_status = OPTIGA_LIB_SUCCESS;
 80050ec:	2300      	movs	r3, #0
 80050ee:	81fb      	strh	r3, [r7, #14]
 80050f0:	e000      	b.n	80050f4 <optiga_cmd_restore_context+0x72>
                break;
 80050f2:	bf00      	nop
    } while (FALSE);
#undef OPTIGA_CMD_OFFSET_OF_NEXT_BYTE
    return (return_status);
 80050f4:	89fb      	ldrh	r3, [r7, #14]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <optiga_cmd_clear_app_ctx>:
    return (return_status);
}

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
_STATIC_H void optiga_cmd_clear_app_ctx(void * p_ctx)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	60fb      	str	r3, [r7, #12]
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	7e5b      	ldrb	r3, [r3, #25]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d029      	beq.n	8005166 <optiga_cmd_clear_app_ctx+0x68>
        (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	7f1b      	ldrb	r3, [r3, #28]
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8005116:	2b22      	cmp	r3, #34	@ 0x22
 8005118:	d125      	bne.n	8005166 <optiga_cmd_clear_app_ctx+0x68>
    {
        pal_os_memset(me->p_optiga->optiga_context_handle_buffer,0,
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005122:	2208      	movs	r2, #8
 8005124:	2100      	movs	r1, #0
 8005126:	4618      	mov	r0, r3
 8005128:	f002 f9f4 	bl	8007514 <pal_os_memset>
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005130:	2b33      	cmp	r3, #51	@ 0x33
 8005132:	d118      	bne.n	8005166 <optiga_cmd_clear_app_ctx+0x68>
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8005138:	2b00      	cmp	r3, #0
 800513a:	d014      	beq.n	8005166 <optiga_cmd_clear_app_ctx+0x68>
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                     me->p_optiga->optiga_context_handle_buffer,
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005148:	2208      	movs	r2, #8
 800514a:	4619      	mov	r1, r3
 800514c:	f002 f804 	bl	8007158 <pal_os_datastore_write>
 8005150:	4603      	mov	r3, r0
 8005152:	461a      	mov	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	841a      	strh	r2, [r3, #32]
                                                     sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (PAL_STATUS_SUCCESS != me->exit_status)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8c1b      	ldrh	r3, [r3, #32]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <optiga_cmd_clear_app_ctx+0x68>
            {
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2204      	movs	r2, #4
 8005164:	759a      	strb	r2, [r3, #22]
            }
        }
    }
}
 8005166:	bf00      	nop
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <optiga_cmd_execute_comms_open>:
#endif

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2201      	movs	r2, #1
 800517e:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	7ddb      	ldrb	r3, [r3, #23]
 8005184:	2b02      	cmp	r3, #2
 8005186:	d05f      	beq.n	8005248 <optiga_cmd_execute_comms_open+0xd8>
 8005188:	2b02      	cmp	r3, #2
 800518a:	dc6d      	bgt.n	8005268 <optiga_cmd_execute_comms_open+0xf8>
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <optiga_cmd_execute_comms_open+0x26>
 8005190:	2b01      	cmp	r3, #1
 8005192:	d01b      	beq.n	80051cc <optiga_cmd_execute_comms_open+0x5c>
 8005194:	e068      	b.n	8005268 <optiga_cmd_execute_comms_open+0xf8>
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8005196:	2121      	movs	r1, #33	@ 0x21
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f7ff ff56 	bl	800504a <optiga_cmd_request_lock>
 800519e:	4603      	mov	r3, r0
 80051a0:	461a      	mov	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	8c1b      	ldrh	r3, [r3, #32]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <optiga_cmd_execute_comms_open+0x54>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2204      	movs	r2, #4
 80051b2:	759a      	strb	r2, [r3, #22]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f240 2202 	movw	r2, #514	@ 0x202
 80051ba:	841a      	strh	r2, [r3, #32]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2200      	movs	r2, #0
 80051c0:	701a      	strb	r2, [r3, #0]
                    break;
 80051c2:	e05c      	b.n	800527e <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	75da      	strb	r2, [r3, #23]
                break;
 80051ca:	e058      	b.n	800527e <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	7e92      	ldrb	r2, [r2, #26]
 80051d6:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	7ed2      	ldrb	r2, [r2, #27]
 80051e2:	74da      	strb	r2, [r3, #19]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	7f12      	ldrb	r2, [r2, #28]
 80051ee:	751a      	strb	r2, [r3, #20]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 80051fe:	601a      	str	r2, [r3, #0]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	4618      	mov	r0, r3
 800520a:	f001 f829 	bl	8006260 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4618      	mov	r0, r3
 8005216:	f001 f833 	bl	8006280 <optiga_comms_open>
 800521a:	4603      	mov	r3, r0
 800521c:	461a      	mov	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8c1b      	ldrh	r3, [r3, #32]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <optiga_cmd_execute_comms_open+0xd0>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2204      	movs	r2, #4
 800522e:	759a      	strb	r2, [r3, #22]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f240 2202 	movw	r2, #514	@ 0x202
 8005236:	841a      	strh	r2, [r3, #32]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	2200      	movs	r2, #0
 800523c:	701a      	strb	r2, [r3, #0]
                    break;
 800523e:	e01e      	b.n	800527e <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	75da      	strb	r2, [r3, #23]
                break;
 8005246:	e01a      	b.n	800527e <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005250:	2332      	movs	r3, #50	@ 0x32
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	4910      	ldr	r1, [pc, #64]	@ (8005298 <optiga_cmd_execute_comms_open+0x128>)
 8005256:	f002 f8c3 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2202      	movs	r2, #2
 800525e:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2209      	movs	r2, #9
 8005264:	75da      	strb	r2, [r3, #23]
                break;
 8005266:	e00a      	b.n	800527e <optiga_cmd_execute_comms_open+0x10e>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2204      	movs	r2, #4
 800526c:	759a      	strb	r2, [r3, #22]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f240 2202 	movw	r2, #514	@ 0x202
 8005274:	841a      	strh	r2, [r3, #32]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2200      	movs	r2, #0
 800527a:	701a      	strb	r2, [r3, #0]
            break;
 800527c:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d104      	bne.n	8005290 <optiga_cmd_execute_comms_open+0x120>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	7d9b      	ldrb	r3, [r3, #22]
 800528a:	2b00      	cmp	r3, #0
 800528c:	f43f af75 	beq.w	800517a <optiga_cmd_execute_comms_open+0xa>
}
 8005290:	bf00      	nop
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	080049df 	.word	0x080049df

0800529c <optiga_cmd_execute_comms_close>:

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2201      	movs	r2, #1
 80052aa:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	7ddb      	ldrb	r3, [r3, #23]
 80052b0:	2b03      	cmp	r3, #3
 80052b2:	d002      	beq.n	80052ba <optiga_cmd_execute_comms_close+0x1e>
 80052b4:	2b04      	cmp	r3, #4
 80052b6:	d068      	beq.n	800538a <optiga_cmd_execute_comms_close+0xee>
 80052b8:	e07a      	b.n	80053b0 <optiga_cmd_execute_comms_close+0x114>
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	7f1b      	ldrb	r3, [r3, #28]
 80052be:	2b22      	cmp	r3, #34	@ 0x22
 80052c0:	d002      	beq.n	80052c8 <optiga_cmd_execute_comms_close+0x2c>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2204      	movs	r2, #4
 80052c6:	75da      	strb	r2, [r3, #23]
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	7e92      	ldrb	r2, [r2, #26]
 80052d2:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	7ed2      	ldrb	r2, [r2, #27]
 80052de:	74da      	strb	r2, [r3, #19]
                if (0 != me->p_optiga->protection_level_state)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f893 3688 	ldrb.w	r3, [r3, #1672]	@ 0x688
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d006      	beq.n	80052fa <optiga_cmd_execute_comms_close+0x5e>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	7f12      	ldrb	r2, [r2, #28]
 80052f6:	751a      	strb	r2, [r3, #20]
 80052f8:	e004      	b.n	8005304 <optiga_cmd_execute_comms_close+0x68>
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2233      	movs	r2, #51	@ 0x33
 8005302:	751a      	strb	r2, [r3, #20]
                }
                me->p_optiga->protection_level_state = 0;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2204      	movs	r2, #4
 8005312:	75da      	strb	r2, [r3, #23]

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8005322:	601a      	str	r2, [r3, #0]

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6879      	ldr	r1, [r7, #4]
 800532c:	4618      	mov	r0, r3
 800532e:	f000 ff97 	bl	8006260 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_close(me->p_optiga->p_optiga_comms);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4618      	mov	r0, r3
 800533a:	f001 f81f 	bl	800637c <optiga_comms_close>
 800533e:	4603      	mov	r3, r0
 8005340:	461a      	mov	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	8c1b      	ldrh	r3, [r3, #32]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <optiga_cmd_execute_comms_close+0xc8>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2204      	movs	r2, #4
 8005352:	759a      	strb	r2, [r3, #22]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f240 2202 	movw	r2, #514	@ 0x202
 800535a:	841a      	strh	r2, [r3, #32]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2200      	movs	r2, #0
 8005360:	701a      	strb	r2, [r3, #0]
                    break;
 8005362:	e031      	b.n	80053c8 <optiga_cmd_execute_comms_close+0x12c>
                }

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	7f1b      	ldrb	r3, [r3, #28]
 8005368:	2b22      	cmp	r3, #34	@ 0x22
 800536a:	d106      	bne.n	800537a <optiga_cmd_execute_comms_close+0xde>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2204      	movs	r2, #4
 8005370:	75da      	strb	r2, [r3, #23]
                    *exit_loop = TRUE;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2201      	movs	r2, #1
 8005376:	701a      	strb	r2, [r3, #0]
                    me->exit_status = optiga_cmd_release_lock(me);
                }
#else
                me->exit_status = optiga_cmd_release_lock(me);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 8005378:	e026      	b.n	80053c8 <optiga_cmd_execute_comms_close+0x12c>
                    me->exit_status = optiga_cmd_release_lock(me);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7ff fe75 	bl	800506a <optiga_cmd_release_lock>
 8005380:	4603      	mov	r3, r0
 8005382:	461a      	mov	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	841a      	strh	r2, [r3, #32]
                break;
 8005388:	e01e      	b.n	80053c8 <optiga_cmd_execute_comms_close+0x12c>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE:
            {
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	68d2      	ldr	r2, [r2, #12]
 8005392:	2100      	movs	r1, #0
 8005394:	4610      	mov	r0, r2
 8005396:	4798      	blx	r3
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	7f1b      	ldrb	r3, [r3, #28]
 800539c:	2b22      	cmp	r3, #34	@ 0x22
 800539e:	d112      	bne.n	80053c6 <optiga_cmd_execute_comms_close+0x12a>
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f7ff fe62 	bl	800506a <optiga_cmd_release_lock>
 80053a6:	4603      	mov	r3, r0
 80053a8:	461a      	mov	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	841a      	strh	r2, [r3, #32]
                }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 80053ae:	e00a      	b.n	80053c6 <optiga_cmd_execute_comms_close+0x12a>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2204      	movs	r2, #4
 80053b4:	759a      	strb	r2, [r3, #22]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f240 2202 	movw	r2, #514	@ 0x202
 80053bc:	841a      	strh	r2, [r3, #32]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2200      	movs	r2, #0
 80053c2:	701a      	strb	r2, [r3, #0]
            break;
 80053c4:	e000      	b.n	80053c8 <optiga_cmd_execute_comms_close+0x12c>
                break;
 80053c6:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d104      	bne.n	80053da <optiga_cmd_execute_comms_close+0x13e>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	7d9b      	ldrb	r3, [r3, #22]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	f43f af66 	beq.w	80052a6 <optiga_cmd_execute_comms_close+0xa>
}
 80053da:	bf00      	nop
 80053dc:	3708      	adds	r7, #8
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <optiga_cmd_execute_prepare_command>:

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80053e4:	b590      	push	{r4, r7, lr}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af02      	add	r7, sp, #8
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	60fb      	str	r3, [r7, #12]
    do
    {
        switch (me->cmd_sub_execution_state)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	7ddb      	ldrb	r3, [r3, #23]
 80053f8:	3b05      	subs	r3, #5
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	f200 80d6 	bhi.w	80055ac <optiga_cmd_execute_prepare_command+0x1c8>
 8005400:	a201      	add	r2, pc, #4	@ (adr r2, 8005408 <optiga_cmd_execute_prepare_command+0x24>)
 8005402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005406:	bf00      	nop
 8005408:	0800541d 	.word	0x0800541d
 800540c:	0800541d 	.word	0x0800541d
 8005410:	08005471 	.word	0x08005471
 8005414:	08005485 	.word	0x08005485
 8005418:	080054c1 	.word	0x080054c1
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2201      	movs	r2, #1
 8005420:	701a      	strb	r2, [r3, #0]
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	7ddb      	ldrb	r3, [r3, #23]
 8005426:	2b05      	cmp	r3, #5
 8005428:	d107      	bne.n	800543a <optiga_cmd_execute_prepare_command+0x56>
                {
                    me->exit_status = optiga_cmd_request_session(me);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7ff fdf4 	bl	8005018 <optiga_cmd_request_session>
 8005430:	4603      	mov	r3, r0
 8005432:	461a      	mov	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	841a      	strh	r2, [r3, #32]
 8005438:	e007      	b.n	800544a <optiga_cmd_execute_prepare_command+0x66>
                }
                else
                {
                    me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 800543a:	2121      	movs	r1, #33	@ 0x21
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f7ff fe04 	bl	800504a <optiga_cmd_request_lock>
 8005442:	4603      	mov	r3, r0
 8005444:	461a      	mov	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	841a      	strh	r2, [r3, #32]
                }
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	8c1b      	ldrh	r3, [r3, #32]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <optiga_cmd_execute_prepare_command+0x84>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2204      	movs	r2, #4
 8005456:	759a      	strb	r2, [r3, #22]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f240 2202 	movw	r2, #514	@ 0x202
 800545e:	841a      	strh	r2, [r3, #32]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2200      	movs	r2, #0
 8005464:	701a      	strb	r2, [r3, #0]
                    break;
 8005466:	e0ac      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2209      	movs	r2, #9
 800546c:	75da      	strb	r2, [r3, #23]
                break;
 800546e:	e0a8      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff fdab 	bl	8004fcc <optiga_cmd_release_strict_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2208      	movs	r2, #8
 800547a:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	2200      	movs	r2, #0
 8005480:	701a      	strb	r2, [r3, #0]
                break;
 8005482:	e09e      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 8005484:	2123      	movs	r1, #35	@ 0x23
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7ff fddf 	bl	800504a <optiga_cmd_request_lock>
 800548c:	4603      	mov	r3, r0
 800548e:	461a      	mov	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	8c1b      	ldrh	r3, [r3, #32]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <optiga_cmd_execute_prepare_command+0xce>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2204      	movs	r2, #4
 80054a0:	759a      	strb	r2, [r3, #22]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f240 2202 	movw	r2, #514	@ 0x202
 80054a8:	841a      	strh	r2, [r3, #32]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2200      	movs	r2, #0
 80054ae:	701a      	strb	r2, [r3, #0]
                    break;
 80054b0:	e087      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2209      	movs	r2, #9
 80054b6:	75da      	strb	r2, [r3, #23]
                *exit_loop = TRUE;
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2201      	movs	r2, #1
 80054bc:	701a      	strb	r2, [r3, #0]
                break;
 80054be:	e080      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_PREPARE_APDU:
            {
                *exit_loop = TRUE;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	2201      	movs	r2, #1
 80054c4:	701a      	strb	r2, [r3, #0]
                me->exit_status = optiga_cmd_handler(me);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	4798      	blx	r3
 80054cc:	4603      	mov	r3, r0
 80054ce:	461a      	mov	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8c1b      	ldrh	r3, [r3, #32]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d006      	beq.n	80054ea <optiga_cmd_execute_prepare_command+0x106>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2204      	movs	r2, #4
 80054e0:	759a      	strb	r2, [r3, #22]
                    *exit_loop = FALSE;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2200      	movs	r2, #0
 80054e6:	701a      	strb	r2, [r3, #0]
                    break;
 80054e8:	e06b      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f240 6222 	movw	r2, #1570	@ 0x622
 80054f2:	80da      	strh	r2, [r3, #6]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	7e92      	ldrb	r2, [r2, #26]
 80054fe:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	7ed2      	ldrb	r2, [r2, #27]
 800550a:	74da      	strb	r2, [r3, #19]
                me->p_optiga->protection_level_state |= me->protection_level;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f893 1688 	ldrb.w	r1, [r3, #1672]	@ 0x688
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	7e9a      	ldrb	r2, [r3, #26]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	430a      	orrs	r2, r1
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4618      	mov	r0, r3
 800552e:	f000 fe97 	bl	8006260 <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6818      	ldr	r0, [r3, #0]
                                                          me->p_optiga->optiga_comms_buffer,
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f103 010d 	add.w	r1, r3, #13
                                                          me->p_optiga->comms_tx_size,
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005544:	889a      	ldrh	r2, [r3, #4]
                                                          me->p_optiga->optiga_comms_buffer,
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f103 040d 	add.w	r4, r3, #13
                                                          &(me->p_optiga->comms_rx_size));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8005552:	3306      	adds	r3, #6
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	4623      	mov	r3, r4
 8005558:	f000 feca 	bl	80062f0 <optiga_comms_transceive>
 800555c:	4603      	mov	r3, r0
 800555e:	461a      	mov	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8c1b      	ldrh	r3, [r3, #32]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00a      	beq.n	8005582 <optiga_cmd_execute_prepare_command+0x19e>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2204      	movs	r2, #4
 8005570:	759a      	strb	r2, [r3, #22]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f240 2202 	movw	r2, #514	@ 0x202
 8005578:	841a      	strh	r2, [r3, #32]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2200      	movs	r2, #0
 800557e:	701a      	strb	r2, [r3, #0]
                    break;
 8005580:	e01f      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2203      	movs	r2, #3
 8005586:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	220a      	movs	r2, #10
 800558c:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	7f5b      	ldrb	r3, [r3, #29]
 8005592:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005596:	b2da      	uxtb	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	775a      	strb	r2, [r3, #29]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	7f5b      	ldrb	r3, [r3, #29]
 80055a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	775a      	strb	r2, [r3, #29]
                break;
 80055aa:	e00a      	b.n	80055c2 <optiga_cmd_execute_prepare_command+0x1de>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2204      	movs	r2, #4
 80055b0:	759a      	strb	r2, [r3, #22]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f240 2202 	movw	r2, #514	@ 0x202
 80055b8:	841a      	strh	r2, [r3, #32]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2200      	movs	r2, #0
 80055be:	701a      	strb	r2, [r3, #0]
            break;
 80055c0:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d104      	bne.n	80055d4 <optiga_cmd_execute_prepare_command+0x1f0>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	7d9b      	ldrb	r3, [r3, #22]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	f43f af10 	beq.w	80053f4 <optiga_cmd_execute_prepare_command+0x10>
}
 80055d4:	bf00      	nop
 80055d6:	3714      	adds	r7, #20
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd90      	pop	{r4, r7, pc}

080055dc <optiga_cmd_execute_get_device_error>:

_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2201      	movs	r2, #1
 80055ea:	701a      	strb	r2, [r3, #0]
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fa17 	bl	8005a20 <optiga_cmd_get_error_code_handler>
 80055f2:	4603      	mov	r3, r0
 80055f4:	461a      	mov	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	841a      	strh	r2, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8c1b      	ldrh	r3, [r3, #32]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d004      	beq.n	800560c <optiga_cmd_execute_get_device_error+0x30>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	8c1b      	ldrh	r3, [r3, #32]
 8005606:	b21b      	sxth	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	da0a      	bge.n	8005622 <optiga_cmd_execute_get_device_error+0x46>
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	8c1b      	ldrh	r3, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 8005610:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005614:	d10c      	bne.n	8005630 <optiga_cmd_execute_get_device_error+0x54>
            ((me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK) == OPTIGA_CMD_ERROR_CODE_RX)))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	7f5b      	ldrb	r3, [r3, #29]
 800561a:	f003 0303 	and.w	r3, r3, #3
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 800561e:	2b03      	cmp	r3, #3
 8005620:	d106      	bne.n	8005630 <optiga_cmd_execute_get_device_error+0x54>
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2204      	movs	r2, #4
 8005626:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	2200      	movs	r2, #0
 800562c:	701a      	strb	r2, [r3, #0]
            break;
 800562e:	bf00      	nop
        }
    } while (FALSE);
}
 8005630:	bf00      	nop
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <optiga_cmd_execute_process_optiga_response>:

_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	60fb      	str	r3, [r7, #12]
    do
    {
        *exit_loop = TRUE;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2201      	movs	r2, #1
 800564c:	701a      	strb	r2, [r3, #0]
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	7f5b      	ldrb	r3, [r3, #29]
 8005652:	b25b      	sxtb	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	da0b      	bge.n	8005670 <optiga_cmd_execute_process_optiga_response+0x38>
        {
            me->exit_status = optiga_cmd_handler(me);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	4798      	blx	r3
 800565e:	4603      	mov	r3, r0
 8005660:	461a      	mov	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	841a      	strh	r2, [r3, #32]
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
            break;
        }
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	8c1b      	ldrh	r3, [r3, #32]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d14e      	bne.n	800570c <optiga_cmd_execute_process_optiga_response+0xd4>
 800566e:	e006      	b.n	800567e <optiga_cmd_execute_process_optiga_response+0x46>
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2204      	movs	r2, #4
 8005674:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
            break;
 800567c:	e06f      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2bf1      	cmp	r3, #241	@ 0xf1
 8005686:	d113      	bne.n	80056b0 <optiga_cmd_execute_process_optiga_response+0x78>
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	4934      	ldr	r1, [pc, #208]	@ (8005768 <optiga_cmd_execute_process_optiga_response+0x130>)
 8005698:	f001 fea2 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2201      	movs	r2, #1
 80056a0:	701a      	strb	r2, [r3, #0]
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2203      	movs	r2, #3
 80056ac:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
            }
        }
    } while (FALSE);
}
 80056ae:	e056      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
                if (FALSE == me->chaining_ongoing)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	7e1b      	ldrb	r3, [r3, #24]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10e      	bne.n	80056d6 <optiga_cmd_execute_process_optiga_response+0x9e>
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	7ddb      	ldrb	r3, [r3, #23]
 80056bc:	2b0e      	cmp	r3, #14
 80056be:	d006      	beq.n	80056ce <optiga_cmd_execute_process_optiga_response+0x96>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	7ddb      	ldrb	r3, [r3, #23]
 80056c4:	2b0d      	cmp	r3, #13
 80056c6:	d002      	beq.n	80056ce <optiga_cmd_execute_process_optiga_response+0x96>
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	220c      	movs	r2, #12
 80056cc:	75da      	strb	r2, [r3, #23]
                    *exit_loop = FALSE;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2200      	movs	r2, #0
 80056d2:	701a      	strb	r2, [r3, #0]
                    break;
 80056d4:	e043      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
                    pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 80056de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	4920      	ldr	r1, [pc, #128]	@ (8005768 <optiga_cmd_execute_process_optiga_response+0x130>)
 80056e6:	f001 fe7b 	bl	80073e0 <pal_os_event_register_callback_oneshot>
                    *exit_loop = TRUE;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2201      	movs	r2, #1
 80056ee:	701a      	strb	r2, [r3, #0]
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	7e9b      	ldrb	r3, [r3, #26]
 80056f4:	f003 0303 	and.w	r3, r3, #3
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	769a      	strb	r2, [r3, #26]
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2202      	movs	r2, #2
 8005702:	759a      	strb	r2, [r3, #22]
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2209      	movs	r2, #9
 8005708:	75da      	strb	r2, [r3, #23]
}
 800570a:	e028      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	8c1b      	ldrh	r3, [r3, #32]
 8005710:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8005714:	d106      	bne.n	8005724 <optiga_cmd_execute_process_optiga_response+0xec>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	220c      	movs	r2, #12
 800571a:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	2200      	movs	r2, #0
 8005720:	701a      	strb	r2, [r3, #0]
                break;
 8005722:	e01c      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
            else if (OPTIGA_CMD_EXEC_RELEASE_SESSION == me->cmd_sub_execution_state)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	7ddb      	ldrb	r3, [r3, #23]
 8005728:	2b0d      	cmp	r3, #13
 800572a:	d103      	bne.n	8005734 <optiga_cmd_execute_process_optiga_response+0xfc>
                *exit_loop = FALSE;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2200      	movs	r2, #0
 8005730:	701a      	strb	r2, [r3, #0]
}
 8005732:	e014      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	220b      	movs	r2, #11
 8005738:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	7f5b      	ldrb	r3, [r3, #29]
 800573e:	f023 0303 	bic.w	r3, r3, #3
 8005742:	b2da      	uxtb	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	775a      	strb	r2, [r3, #29]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	7f5b      	ldrb	r3, [r3, #29]
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	b2da      	uxtb	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	775a      	strb	r2, [r3, #29]
                *exit_loop = FALSE;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2200      	movs	r2, #0
 800575a:	701a      	strb	r2, [r3, #0]
}
 800575c:	e7ff      	b.n	800575e <optiga_cmd_execute_process_optiga_response+0x126>
 800575e:	bf00      	nop
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	080049df 	.word	0x080049df

0800576c <optiga_cmd_execute_process_response>:

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
    do
    {
        switch (me->cmd_sub_execution_state)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	7ddb      	ldrb	r3, [r3, #23]
 800577a:	3b0a      	subs	r3, #10
 800577c:	2b04      	cmp	r3, #4
 800577e:	d84d      	bhi.n	800581c <optiga_cmd_execute_process_response+0xb0>
 8005780:	a201      	add	r2, pc, #4	@ (adr r2, 8005788 <optiga_cmd_execute_process_response+0x1c>)
 8005782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005786:	bf00      	nop
 8005788:	0800579d 	.word	0x0800579d
 800578c:	080057a7 	.word	0x080057a7
 8005790:	080057f1 	.word	0x080057f1
 8005794:	080057b1 	.word	0x080057b1
 8005798:	08005805 	.word	0x08005805
        {
            case OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE:
            {
                optiga_cmd_execute_process_optiga_response(me, exit_loop);
 800579c:	6839      	ldr	r1, [r7, #0]
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff ff4a 	bl	8005638 <optiga_cmd_execute_process_optiga_response>
                break;
 80057a4:	e045      	b.n	8005832 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_GET_DEVICE_ERROR:
            {
                optiga_cmd_execute_get_device_error(me, exit_loop);
 80057a6:	6839      	ldr	r1, [r7, #0]
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff ff17 	bl	80055dc <optiga_cmd_execute_get_device_error>
                break;
 80057ae:	e040      	b.n	8005832 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_SESSION:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_session(me);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff fc3e 	bl	8005032 <optiga_cmd_release_session>
                if (OPTIGA_LIB_SUCCESS == me->exit_status)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	8c1b      	ldrh	r3, [r3, #32]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d103      	bne.n	80057c6 <optiga_cmd_execute_process_response+0x5a>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	220c      	movs	r2, #12
 80057c2:	75da      	strb	r2, [r3, #23]
 80057c4:	e010      	b.n	80057e8 <optiga_cmd_execute_process_response+0x7c>
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	220b      	movs	r2, #11
 80057ca:	75da      	strb	r2, [r3, #23]
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	7f5b      	ldrb	r3, [r3, #29]
 80057d0:	f023 0303 	bic.w	r3, r3, #3
 80057d4:	b2da      	uxtb	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	775a      	strb	r2, [r3, #29]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	7f5b      	ldrb	r3, [r3, #29]
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	b2da      	uxtb	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	775a      	strb	r2, [r3, #29]
                }
                *exit_loop = FALSE;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
                break;
 80057ee:	e020      	b.n	8005832 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_LOCK:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_lock(me);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff fc3a 	bl	800506a <optiga_cmd_release_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_STATE_EXIT;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	220e      	movs	r2, #14
 80057fa:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2200      	movs	r2, #0
 8005800:	701a      	strb	r2, [r3, #0]
                break;
 8005802:	e016      	b.n	8005832 <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_STATE_EXIT:
            {
                me->handler(me->caller_context, me->exit_status);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	68d0      	ldr	r0, [r2, #12]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	8c12      	ldrh	r2, [r2, #32]
 8005810:	4611      	mov	r1, r2
 8005812:	4798      	blx	r3
                *exit_loop = TRUE;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2201      	movs	r2, #1
 8005818:	701a      	strb	r2, [r3, #0]
                break;
 800581a:	e00a      	b.n	8005832 <optiga_cmd_execute_process_response+0xc6>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2204      	movs	r2, #4
 8005820:	759a      	strb	r2, [r3, #22]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f240 2202 	movw	r2, #514	@ 0x202
 8005828:	841a      	strh	r2, [r3, #32]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2200      	movs	r2, #0
 800582e:	701a      	strb	r2, [r3, #0]
            break;
 8005830:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d103      	bne.n	8005842 <optiga_cmd_execute_process_response+0xd6>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	7d9b      	ldrb	r3, [r3, #22]
 800583e:	2b03      	cmp	r3, #3
 8005840:	d099      	beq.n	8005776 <optiga_cmd_execute_process_response+0xa>
}
 8005842:	bf00      	nop
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop

0800584c <optiga_cmd_execute_error_handler>:

_STATIC_H void optiga_cmd_execute_error_handler(const optiga_cmd_t * me, uint8_t * exit_loop)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7ff fc07 	bl	800506a <optiga_cmd_release_lock>
        me->handler(me->caller_context, me->exit_status);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	68d0      	ldr	r0, [r2, #12]
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	8c12      	ldrh	r2, [r2, #32]
 8005868:	4611      	mov	r1, r2
 800586a:	4798      	blx	r3
        *exit_loop = TRUE;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2201      	movs	r2, #1
 8005870:	701a      	strb	r2, [r3, #0]
    } while (FALSE);
}
 8005872:	bf00      	nop
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <optiga_cmd_execute_handler>:

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	460b      	mov	r3, r1
 8005886:	807b      	strh	r3, [r7, #2]
    uint8_t exit_loop = TRUE;
 8005888:	2301      	movs	r3, #1
 800588a:	72fb      	strb	r3, [r7, #11]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	60fb      	str	r3, [r7, #12]

    // in event of no success, release lock and exit
    if (OPTIGA_LIB_SUCCESS != event)
 8005890:	887b      	ldrh	r3, [r7, #2]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d008      	beq.n	80058a8 <optiga_cmd_execute_handler+0x2c>
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff fc31 	bl	80050fe <optiga_cmd_clear_app_ctx>
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2204      	movs	r2, #4
 80058a0:	759a      	strb	r2, [r3, #22]
        me->exit_status = event;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	887a      	ldrh	r2, [r7, #2]
 80058a6:	841a      	strh	r2, [r3, #32]
    }

    do
    {
        switch (me->cmd_next_execution_state)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	7d9b      	ldrb	r3, [r3, #22]
 80058ac:	2b04      	cmp	r3, #4
 80058ae:	d830      	bhi.n	8005912 <optiga_cmd_execute_handler+0x96>
 80058b0:	a201      	add	r2, pc, #4	@ (adr r2, 80058b8 <optiga_cmd_execute_handler+0x3c>)
 80058b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b6:	bf00      	nop
 80058b8:	080058cd 	.word	0x080058cd
 80058bc:	080058db 	.word	0x080058db
 80058c0:	080058e9 	.word	0x080058e9
 80058c4:	080058f7 	.word	0x080058f7
 80058c8:	08005905 	.word	0x08005905
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN:
            {
                optiga_cmd_execute_comms_open(me, &exit_loop);
 80058cc:	f107 030b 	add.w	r3, r7, #11
 80058d0:	4619      	mov	r1, r3
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f7ff fc4c 	bl	8005170 <optiga_cmd_execute_comms_open>
                break;
 80058d8:	e01c      	b.n	8005914 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 80058da:	f107 030b 	add.w	r3, r7, #11
 80058de:	4619      	mov	r1, r3
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f7ff fcdb 	bl	800529c <optiga_cmd_execute_comms_close>
                break;
 80058e6:	e015      	b.n	8005914 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 80058e8:	f107 030b 	add.w	r3, r7, #11
 80058ec:	4619      	mov	r1, r3
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff fd78 	bl	80053e4 <optiga_cmd_execute_prepare_command>
                break;
 80058f4:	e00e      	b.n	8005914 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 80058f6:	f107 030b 	add.w	r3, r7, #11
 80058fa:	4619      	mov	r1, r3
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f7ff ff35 	bl	800576c <optiga_cmd_execute_process_response>
                break;
 8005902:	e007      	b.n	8005914 <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_ERROR_HANDLER:
            {
                optiga_cmd_execute_error_handler(me, &exit_loop);
 8005904:	f107 030b 	add.w	r3, r7, #11
 8005908:	4619      	mov	r1, r3
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7ff ff9e 	bl	800584c <optiga_cmd_execute_error_handler>
                break;
 8005910:	e000      	b.n	8005914 <optiga_cmd_execute_handler+0x98>
            }
            default :
                break;
 8005912:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 8005914:	7afb      	ldrb	r3, [r7, #11]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0c6      	beq.n	80058a8 <optiga_cmd_execute_handler+0x2c>
}
 800591a:	bf00      	nop
 800591c:	bf00      	nop
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <optiga_cmd_create>:

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
 8005924:	b590      	push	{r4, r7, lr}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	4603      	mov	r3, r0
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
 8005930:	73fb      	strb	r3, [r7, #15]
    optiga_cmd_t * me = NULL;
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]

    pal_os_lock_enter_critical_section();
 8005936:	f001 fdb7 	bl	80074a8 <pal_os_lock_enter_critical_section>
    do
    {
        //lint --e{778} suppress "There is no chance of g_optiga_list become 0."
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
 800593a:	7bfb      	ldrb	r3, [r7, #15]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d15b      	bne.n	80059f8 <optiga_cmd_create+0xd4>
        {
            break;
        }
        // Get number of free slots
        if (0 == optiga_cmd_queue_get_count_of(g_optiga_list[optiga_instance_id],
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	4a33      	ldr	r2, [pc, #204]	@ (8005a10 <optiga_cmd_create+0xec>)
 8005944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005948:	2200      	movs	r2, #0
 800594a:	2109      	movs	r1, #9
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff f8e1 	bl	8004b14 <optiga_cmd_queue_get_count_of>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d051      	beq.n	80059fc <optiga_cmd_create+0xd8>
                                               OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
        {
            break;
        }

        me = (optiga_cmd_t *)pal_os_calloc(1, sizeof(optiga_cmd_t));
 8005958:	2128      	movs	r1, #40	@ 0x28
 800595a:	2001      	movs	r0, #1
 800595c:	f001 fdb2 	bl	80074c4 <pal_os_calloc>
 8005960:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d04b      	beq.n	8005a00 <optiga_cmd_create+0xdc>
        {
            break;
        }

        me->handler = handler;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	611a      	str	r2, [r3, #16]
        me->caller_context = caller_context;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	60da      	str	r2, [r3, #12]

        me->p_optiga = g_optiga_list[optiga_instance_id];
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	4a26      	ldr	r2, [pc, #152]	@ (8005a10 <optiga_cmd_create+0xec>)
 8005978:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	601a      	str	r2, [r3, #0]
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	4a24      	ldr	r2, [pc, #144]	@ (8005a14 <optiga_cmd_create+0xf0>)
 8005984:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	845a      	strh	r2, [r3, #34]	@ 0x22

        if (FALSE == me->p_optiga->instance_init_state)
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	7b1b      	ldrb	r3, [r3, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d129      	bne.n	80059ea <optiga_cmd_create+0xc6>
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	681c      	ldr	r4, [r3, #0]
 800599e:	4611      	mov	r1, r2
 80059a0:	481d      	ldr	r0, [pc, #116]	@ (8005a18 <optiga_cmd_create+0xf4>)
 80059a2:	f001 fd05 	bl	80073b0 <pal_os_event_create>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f8c4 3678 	str.w	r3, [r4, #1656]	@ 0x678
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	681c      	ldr	r4, [r3, #0]
 80059b0:	6979      	ldr	r1, [r7, #20]
 80059b2:	481a      	ldr	r0, [pc, #104]	@ (8005a1c <optiga_cmd_create+0xf8>)
 80059b4:	f000 fc2e 	bl	8006214 <optiga_comms_create>
 80059b8:	4603      	mov	r3, r0
 80059ba:	6023      	str	r3, [r4, #0]
            if (NULL == me->p_optiga->p_optiga_comms)
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d105      	bne.n	80059d2 <optiga_cmd_create+0xae>
            {
                pal_os_free(me);
 80059c6:	6978      	ldr	r0, [r7, #20]
 80059c8:	f001 fd8a 	bl	80074e0 <pal_os_free>
                me = NULL;
 80059cc:	2300      	movs	r3, #0
 80059ce:	617b      	str	r3, [r7, #20]
                break;
 80059d0:	e017      	b.n	8005a02 <optiga_cmd_create+0xde>
            }
            me->p_optiga->instance_init_state = TRUE;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2201      	movs	r2, #1
 80059d8:	731a      	strb	r2, [r3, #12]
            me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 80059e8:	601a      	str	r2, [r3, #0]
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	331e      	adds	r3, #30
 80059ee:	4619      	mov	r1, r3
 80059f0:	6978      	ldr	r0, [r7, #20]
 80059f2:	f7ff f8d0 	bl	8004b96 <optiga_cmd_queue_assign_slot>
 80059f6:	e004      	b.n	8005a02 <optiga_cmd_create+0xde>
            break;
 80059f8:	bf00      	nop
 80059fa:	e002      	b.n	8005a02 <optiga_cmd_create+0xde>
            break;
 80059fc:	bf00      	nop
 80059fe:	e000      	b.n	8005a02 <optiga_cmd_create+0xde>
            break;
 8005a00:	bf00      	nop
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 8005a02:	f001 fd58 	bl	80074b6 <pal_os_lock_exit_critical_section>
    return (me);
 8005a06:	697b      	ldr	r3, [r7, #20]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	371c      	adds	r7, #28
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd90      	pop	{r4, r7, pc}
 8005a10:	200004cc 	.word	0x200004cc
 8005a14:	200004d0 	.word	0x200004d0
 8005a18:	08004bfd 	.word	0x08004bfd
 8005a1c:	0800587d 	.word	0x0800587d

08005a20 <optiga_cmd_get_error_code_handler>:

/*
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
 8005a20:	b590      	push	{r4, r7, lr}
 8005a22:	b087      	sub	sp, #28
 8005a24:	af02      	add	r7, sp, #8
 8005a26:	6078      	str	r0, [r7, #4]
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 8005a28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a2c:	81fb      	strh	r3, [r7, #14]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 8005a2e:	2309      	movs	r3, #9
 8005a30:	81bb      	strh	r3, [r7, #12]
#define OPTIGA_CMD_OFFSET                     (0x0000)
#define OPTIGA_CMD_BYTES_TO_READ              (0x0001)
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	60bb      	str	r3, [r7, #8]

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	7f5b      	ldrb	r3, [r3, #29]
 8005a3c:	f003 0303 	and.w	r3, r3, #3
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	f000 8099 	beq.w	8005b78 <optiga_cmd_get_error_code_handler+0x158>
 8005a46:	2b03      	cmp	r3, #3
 8005a48:	f300 80b6 	bgt.w	8005bb8 <optiga_cmd_get_error_code_handler+0x198>
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d002      	beq.n	8005a56 <optiga_cmd_get_error_code_handler+0x36>
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d052      	beq.n	8005afa <optiga_cmd_get_error_code_handler+0xda>
                                                   (register_callback)optiga_cmd_event_trigger_execute,
                                                   me, OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
        break;
        default:
            break;
 8005a54:	e0b0      	b.n	8005bb8 <optiga_cmd_get_error_code_handler+0x198>
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_LAST_ERROR_CODE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f103 020d 	add.w	r2, r3, #13
 8005a5e:	89bb      	ldrh	r3, [r7, #12]
 8005a60:	4413      	add	r3, r2
 8005a62:	f24f 11c2 	movw	r1, #61890	@ 0xf1c2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fe30 	bl	80066cc <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005a6c:	89bb      	ldrh	r3, [r7, #12]
 8005a6e:	3302      	adds	r3, #2
 8005a70:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_OFFSET);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f103 020d 	add.w	r2, r3, #13
 8005a7a:	89bb      	ldrh	r3, [r7, #12]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	2100      	movs	r1, #0
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 fe23 	bl	80066cc <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005a86:	89bb      	ldrh	r3, [r7, #12]
 8005a88:	3302      	adds	r3, #2
 8005a8a:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_BYTES_TO_READ);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f103 020d 	add.w	r2, r3, #13
 8005a94:	89bb      	ldrh	r3, [r7, #12]
 8005a96:	4413      	add	r3, r2
 8005a98:	2101      	movs	r1, #1
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fe16 	bl	80066cc <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005aa0:	89bb      	ldrh	r3, [r7, #12]
 8005aa2:	3302      	adds	r3, #2
 8005aa4:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 8005aa6:	89bb      	ldrh	r3, [r7, #12]
 8005aa8:	3b09      	subs	r3, #9
 8005aaa:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 8005ab2:	3305      	adds	r3, #5
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	f7fe ff3d 	bl	8004936 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	89ba      	ldrh	r2, [r7, #12]
 8005ac2:	3a05      	subs	r2, #5
 8005ac4:	b292      	uxth	r2, r2
 8005ac6:	809a      	strh	r2, [r3, #4]
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	7f5b      	ldrb	r3, [r3, #29]
 8005acc:	f023 0303 	bic.w	r3, r3, #3
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	775a      	strb	r2, [r3, #29]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	7f5b      	ldrb	r3, [r3, #29]
 8005ada:	f043 0302 	orr.w	r3, r3, #2
 8005ade:	b2da      	uxtb	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	775a      	strb	r2, [r3, #29]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005aec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4935      	ldr	r1, [pc, #212]	@ (8005bc8 <optiga_cmd_get_error_code_handler+0x1a8>)
 8005af4:	f001 fc74 	bl	80073e0 <pal_os_event_register_callback_oneshot>
        break;
 8005af8:	e061      	b.n	8005bbe <optiga_cmd_get_error_code_handler+0x19e>
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f240 6222 	movw	r2, #1570	@ 0x622
 8005b02:	80da      	strh	r2, [r3, #6]
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	7e92      	ldrb	r2, [r2, #26]
 8005b0e:	749a      	strb	r2, [r3, #18]
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	7ed2      	ldrb	r2, [r2, #27]
 8005b1a:	74da      	strb	r2, [r3, #19]
            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fb9c 	bl	8006260 <optiga_comms_set_callback_context>
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	6818      	ldr	r0, [r3, #0]
                                                    p_optiga->optiga_comms_buffer,
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f103 010d 	add.w	r1, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	889a      	ldrh	r2, [r3, #4]
                                                    p_optiga->optiga_comms_buffer,
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f103 040d 	add.w	r4, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	3306      	adds	r3, #6
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	4623      	mov	r3, r4
 8005b44:	f000 fbd4 	bl	80062f0 <optiga_comms_transceive>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_COMMS_SUCCESS != return_status)
 8005b4c:	89fb      	ldrh	r3, [r7, #14]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <optiga_cmd_get_error_code_handler+0x13a>
                return_status = OPTIGA_CMD_ERROR;
 8005b52:	f240 2302 	movw	r3, #514	@ 0x202
 8005b56:	81fb      	strh	r3, [r7, #14]
                break;
 8005b58:	e031      	b.n	8005bbe <optiga_cmd_get_error_code_handler+0x19e>
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	7f5b      	ldrb	r3, [r3, #29]
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	b2da      	uxtb	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	775a      	strb	r2, [r3, #29]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	7f5b      	ldrb	r3, [r3, #29]
 8005b6c:	f043 0303 	orr.w	r3, r3, #3
 8005b70:	b2da      	uxtb	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	775a      	strb	r2, [r3, #29]
        break;
 8005b76:	e022      	b.n	8005bbe <optiga_cmd_get_error_code_handler+0x19e>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	7c9b      	ldrb	r3, [r3, #18]
 8005b7e:	2bff      	cmp	r3, #255	@ 0xff
 8005b80:	d01c      	beq.n	8005bbc <optiga_cmd_get_error_code_handler+0x19c>
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	7d9b      	ldrb	r3, [r3, #22]
 8005b88:	81fb      	strh	r3, [r7, #14]
            return_status = return_status | OPTIGA_DEVICE_ERROR;
 8005b8a:	89fb      	ldrh	r3, [r7, #14]
 8005b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b94:	81fb      	strh	r3, [r7, #14]
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2203      	movs	r2, #3
 8005b9a:	759a      	strb	r2, [r3, #22]
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	220a      	movs	r2, #10
 8005ba0:	75da      	strb	r2, [r3, #23]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005baa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	4905      	ldr	r1, [pc, #20]	@ (8005bc8 <optiga_cmd_get_error_code_handler+0x1a8>)
 8005bb2:	f001 fc15 	bl	80073e0 <pal_os_event_register_callback_oneshot>
        break;
 8005bb6:	e002      	b.n	8005bbe <optiga_cmd_get_error_code_handler+0x19e>
            break;
 8005bb8:	bf00      	nop
 8005bba:	e000      	b.n	8005bbe <optiga_cmd_get_error_code_handler+0x19e>
                break;
 8005bbc:	bf00      	nop

#undef OPTIGA_CMD_OFFSET
#undef OPTIGA_CMD_BYTES_TO_READ
#undef OPTIGA_CMD_GET_DATA_OBJECT_CMD
#undef OPTIGA_CMD_PARAM
    return (return_status);
 8005bbe:	89fb      	ldrh	r3, [r7, #14]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd90      	pop	{r4, r7, pc}
 8005bc8:	080049df 	.word	0x080049df

08005bcc <optiga_cmd_open_application_handler>:

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005bd4:	f240 2302 	movw	r3, #514	@ 0x202
 8005bd8:	81fb      	strh	r3, [r7, #14]

    switch ((uint8_t)me->cmd_next_execution_state)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	7d9b      	ldrb	r3, [r3, #22]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d002      	beq.n	8005be8 <optiga_cmd_open_application_handler+0x1c>
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d07a      	beq.n	8005cdc <optiga_cmd_open_application_handler+0x110>
            return_status = OPTIGA_LIB_SUCCESS;

        }
        break;
        default:
            break;
 8005be6:	e0a2      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
            OPTIGA_CMD_LOG_MESSAGE("Sending open app command...");
 8005be8:	4a53      	ldr	r2, [pc, #332]	@ (8005d38 <optiga_cmd_open_application_handler+0x16c>)
 8005bea:	4954      	ldr	r1, [pc, #336]	@ (8005d3c <optiga_cmd_open_application_handler+0x170>)
 8005bec:	4854      	ldr	r0, [pc, #336]	@ (8005d40 <optiga_cmd_open_application_handler+0x174>)
 8005bee:	f000 ff09 	bl	8006a04 <optiga_lib_print_message>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + sizeof(g_optiga_unique_application_identifier);
 8005bf2:	2314      	movs	r3, #20
 8005bf4:	81bb      	strh	r3, [r7, #12]
            total_apdu_length += ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ? (0) :
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	7e5b      	ldrb	r3, [r3, #25]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <optiga_cmd_open_application_handler+0x36>
 8005bfe:	2200      	movs	r2, #0
 8005c00:	e000      	b.n	8005c04 <optiga_cmd_open_application_handler+0x38>
 8005c02:	2208      	movs	r2, #8
 8005c04:	89bb      	ldrh	r3, [r7, #12]
 8005c06:	4413      	add	r3, r2
 8005c08:	81bb      	strh	r3, [r7, #12]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8005c0a:	89bb      	ldrh	r3, [r7, #12]
 8005c0c:	f240 6215 	movw	r2, #1557	@ 0x615
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d903      	bls.n	8005c1c <optiga_cmd_open_application_handler+0x50>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005c14:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005c18:	81fb      	strh	r3, [r7, #14]
                break;
 8005c1a:	e088      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	7e5b      	ldrb	r3, [r3, #25]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d005      	beq.n	8005c30 <optiga_cmd_open_application_handler+0x64>
                if (OPTIGA_LIB_SUCCESS != optiga_cmd_restore_context(me))
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f7ff fa2c 	bl	8005082 <optiga_cmd_restore_context>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d17d      	bne.n	8005d2c <optiga_cmd_open_application_handler+0x160>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	7e59      	ldrb	r1, [r3, #25]
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	7e5b      	ldrb	r3, [r3, #25]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <optiga_cmd_open_application_handler+0x74>
 8005c3c:	2210      	movs	r2, #16
 8005c3e:	e000      	b.n	8005c42 <optiga_cmd_open_application_handler+0x76>
 8005c40:	2218      	movs	r2, #24
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005c48:	3305      	adds	r3, #5
 8005c4a:	20f0      	movs	r0, #240	@ 0xf0
 8005c4c:	f7fe fe73 	bl	8004936 <optiga_cmd_prepare_apdu_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	330d      	adds	r3, #13
 8005c56:	3309      	adds	r3, #9
 8005c58:	2210      	movs	r2, #16
 8005c5a:	493a      	ldr	r1, [pc, #232]	@ (8005d44 <optiga_cmd_open_application_handler+0x178>)
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f001 fc4a 	bl	80074f6 <pal_os_memcpy>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	7e5b      	ldrb	r3, [r3, #25]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00b      	beq.n	8005c82 <optiga_cmd_open_application_handler+0xb6>
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f103 0026 	add.w	r0, r3, #38	@ 0x26
                              me->p_optiga->optiga_context_handle_buffer,
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 8005c7a:	2208      	movs	r2, #8
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	f001 fc3a 	bl	80074f6 <pal_os_memcpy>
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	7e5b      	ldrb	r3, [r3, #25]
            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <optiga_cmd_open_application_handler+0xc2>
 8005c8a:	2214      	movs	r2, #20
 8005c8c:	e000      	b.n	8005c90 <optiga_cmd_open_application_handler+0xc4>
 8005c8e:	221c      	movs	r2, #28
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	809a      	strh	r2, [r3, #4]
            pal_os_memset(me->p_optiga->optiga_context_handle_buffer,
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f001 fc36 	bl	8007514 <pal_os_memset>
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d012      	beq.n	8005cd6 <optiga_cmd_open_application_handler+0x10a>
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                       me->p_optiga->optiga_context_handle_buffer,
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005cbc:	2208      	movs	r2, #8
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	f001 fa4a 	bl	8007158 <pal_os_datastore_write>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	81fb      	strh	r3, [r7, #14]
                if (PAL_STATUS_SUCCESS != return_status)
 8005cc8:	89fb      	ldrh	r3, [r7, #14]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <optiga_cmd_open_application_handler+0x10a>
                    return_status = OPTIGA_CMD_ERROR;
 8005cce:	f240 2302 	movw	r3, #514	@ 0x202
 8005cd2:	81fb      	strh	r3, [r7, #14]
                    break;
 8005cd4:	e02b      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
            return_status = OPTIGA_LIB_SUCCESS;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	81fb      	strh	r3, [r7, #14]
        break;
 8005cda:	e028      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
            OPTIGA_CMD_LOG_MESSAGE("Processing response for open app command...");
 8005cdc:	4a16      	ldr	r2, [pc, #88]	@ (8005d38 <optiga_cmd_open_application_handler+0x16c>)
 8005cde:	4917      	ldr	r1, [pc, #92]	@ (8005d3c <optiga_cmd_open_application_handler+0x170>)
 8005ce0:	4819      	ldr	r0, [pc, #100]	@ (8005d48 <optiga_cmd_open_application_handler+0x17c>)
 8005ce2:	f000 fe8f 	bl	8006a04 <optiga_lib_print_message>
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	7c9b      	ldrb	r3, [r3, #18]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d010      	beq.n	8005d12 <optiga_cmd_open_application_handler+0x146>
                OPTIGA_CMD_LOG_MESSAGE("Error in processing open app response...");
 8005cf0:	4a11      	ldr	r2, [pc, #68]	@ (8005d38 <optiga_cmd_open_application_handler+0x16c>)
 8005cf2:	4912      	ldr	r1, [pc, #72]	@ (8005d3c <optiga_cmd_open_application_handler+0x170>)
 8005cf4:	4815      	ldr	r0, [pc, #84]	@ (8005d4c <optiga_cmd_open_application_handler+0x180>)
 8005cf6:	f000 fe85 	bl	8006a04 <optiga_lib_print_message>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	7f5b      	ldrb	r3, [r3, #29]
 8005cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	775a      	strb	r2, [r3, #29]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	7f5a      	ldrb	r2, [r3, #29]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	775a      	strb	r2, [r3, #29]
                break;
 8005d10:	e00d      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2233      	movs	r2, #51	@ 0x33
 8005d1a:	751a      	strb	r2, [r3, #20]
            OPTIGA_CMD_LOG_MESSAGE("Response of open app command is processed...");
 8005d1c:	4a06      	ldr	r2, [pc, #24]	@ (8005d38 <optiga_cmd_open_application_handler+0x16c>)
 8005d1e:	4907      	ldr	r1, [pc, #28]	@ (8005d3c <optiga_cmd_open_application_handler+0x170>)
 8005d20:	480b      	ldr	r0, [pc, #44]	@ (8005d50 <optiga_cmd_open_application_handler+0x184>)
 8005d22:	f000 fe6f 	bl	8006a04 <optiga_lib_print_message>
            return_status = OPTIGA_LIB_SUCCESS;
 8005d26:	2300      	movs	r3, #0
 8005d28:	81fb      	strh	r3, [r7, #14]
        break;
 8005d2a:	e000      	b.n	8005d2e <optiga_cmd_open_application_handler+0x162>
                    break;
 8005d2c:	bf00      	nop
    }

    return (return_status);
 8005d2e:	89fb      	ldrh	r3, [r7, #14]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	080102c8 	.word	0x080102c8
 8005d3c:	080102d0 	.word	0x080102d0
 8005d40:	080102e8 	.word	0x080102e8
 8005d44:	08010fbc 	.word	0x08010fbc
 8005d48:	08010304 	.word	0x08010304
 8005d4c:	08010330 	.word	0x08010330
 8005d50:	0801035c 	.word	0x0801035c

08005d54 <optiga_cmd_open_application>:


optiga_lib_status_t optiga_cmd_open_application(optiga_cmd_t * me, uint8_t cmd_param, void * params)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af04      	add	r7, sp, #16
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
 8005d62:	4a0b      	ldr	r2, [pc, #44]	@ (8005d90 <optiga_cmd_open_application+0x3c>)
 8005d64:	490b      	ldr	r1, [pc, #44]	@ (8005d94 <optiga_cmd_open_application+0x40>)
 8005d66:	480c      	ldr	r0, [pc, #48]	@ (8005d98 <optiga_cmd_open_application+0x44>)
 8005d68:	f000 fe4c 	bl	8006a04 <optiga_lib_print_message>
    optiga_cmd_execute(me,
 8005d6c:	7af9      	ldrb	r1, [r7, #11]
 8005d6e:	23f0      	movs	r3, #240	@ 0xf0
 8005d70:	9302      	str	r3, [sp, #8]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	9301      	str	r3, [sp, #4]
 8005d76:	2300      	movs	r3, #0
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	4a07      	ldr	r2, [pc, #28]	@ (8005d9c <optiga_cmd_open_application+0x48>)
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f7fe fe39 	bl	80049f6 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_OPEN_APPLICATION, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	080102c8 	.word	0x080102c8
 8005d94:	080102d0 	.word	0x080102d0
 8005d98:	08010fcc 	.word	0x08010fcc
 8005d9c:	08005bcd 	.word	0x08005bcd

08005da0 <optiga_cmd_calc_hash_set_current_hash_sequence>:
#endif // OPTIGA_CRYPT_RSA_DECRYPT_ENABLED

#ifdef OPTIGA_CRYPT_HASH_ENABLED

_STATIC_H void optiga_cmd_calc_hash_set_current_hash_sequence(const optiga_cmd_t * me)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
    optiga_calc_hash_params_t * p_optiga_calc_hash = (optiga_calc_hash_params_t *)me->p_input;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	60fb      	str	r3, [r7, #12]
    uint32_t apparent_comms_buffer_size = (OPTIGA_MAX_COMMS_BUFFER_SIZE - (OPTIGA_CMD_APDU_INDATA_OFFSET + OPTIGA_CMD_HASH_HEADER_SIZE \
 8005dae:	f240 6303 	movw	r3, #1539	@ 0x603
 8005db2:	60bb      	str	r3, [r7, #8]
                                          + OPTIGA_CMD_INTERMEDIATE_CONTEXT_HEADER));

    p_optiga_calc_hash->current_hash_sequence = p_optiga_calc_hash->hash_sequence;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	7e1a      	ldrb	r2, [r3, #24]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	765a      	strb	r2, [r3, #25]

    // Check for hash sequence as S&F
    if(OPTIGA_CRYPT_HASH_START_FINAL == p_optiga_calc_hash->hash_sequence)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	7e1b      	ldrb	r3, [r3, #24]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d11d      	bne.n	8005e00 <optiga_cmd_calc_hash_set_current_hash_sequence+0x60>
    {
        // Calculate the apparent comms buffer size and compare with hash data length
        if(apparent_comms_buffer_size < p_optiga_calc_hash->p_hash_data->length)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d217      	bcs.n	8005e00 <optiga_cmd_calc_hash_set_current_hash_sequence+0x60>
        {
            // sent data is 0 hence change the hash sequence to S
            if( 0 == p_optiga_calc_hash->data_sent)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d103      	bne.n	8005de0 <optiga_cmd_calc_hash_set_current_hash_sequence+0x40>
            {
                p_optiga_calc_hash->current_hash_sequence = OPTIGA_CRYPT_HASH_START;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	765a      	strb	r2, [r3, #25]
            {
                p_optiga_calc_hash->current_hash_sequence = OPTIGA_CRYPT_HASH_FINAL;
            }
        }
    }
}
 8005dde:	e00f      	b.n	8005e00 <optiga_cmd_calc_hash_set_current_hash_sequence+0x60>
            else if((p_optiga_calc_hash->data_sent + apparent_comms_buffer_size) < p_optiga_calc_hash->p_hash_data->length)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	441a      	add	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d203      	bcs.n	8005dfa <optiga_cmd_calc_hash_set_current_hash_sequence+0x5a>
                p_optiga_calc_hash->current_hash_sequence = OPTIGA_CRYPT_HASH_CONTINUE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2202      	movs	r2, #2
 8005df6:	765a      	strb	r2, [r3, #25]
}
 8005df8:	e002      	b.n	8005e00 <optiga_cmd_calc_hash_set_current_hash_sequence+0x60>
                p_optiga_calc_hash->current_hash_sequence = OPTIGA_CRYPT_HASH_FINAL;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2203      	movs	r2, #3
 8005dfe:	765a      	strb	r2, [r3, #25]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <optiga_cmd_check_hash_alg_length>:

_STATIC_H uint16_t optiga_cmd_check_hash_alg_length(uint8_t algo_identifier)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	4603      	mov	r3, r0
 8005e14:	71fb      	strb	r3, [r7, #7]
    uint16_t hash_output_len = 0;    
 8005e16:	2300      	movs	r3, #0
 8005e18:	81fb      	strh	r3, [r7, #14]

    switch(algo_identifier)
 8005e1a:	79fb      	ldrb	r3, [r7, #7]
 8005e1c:	2be2      	cmp	r3, #226	@ 0xe2
 8005e1e:	d102      	bne.n	8005e26 <optiga_cmd_check_hash_alg_length+0x1a>
    {

        case OPTIGA_HASH_TYPE_SHA_256:
        {
            hash_output_len = 0x20;
 8005e20:	2320      	movs	r3, #32
 8005e22:	81fb      	strh	r3, [r7, #14]
        }
        break;
 8005e24:	e000      	b.n	8005e28 <optiga_cmd_check_hash_alg_length+0x1c>
        default:
        break;
 8005e26:	bf00      	nop
    }        

    return hash_output_len;
 8005e28:	89fb      	ldrh	r3, [r7, #14]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3714      	adds	r7, #20
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
	...

08005e38 <optiga_cmd_calc_hash_handler>:

/*
* CalCHash handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_calc_hash_handler(optiga_cmd_t * me)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
    optiga_calc_hash_params_t * p_optiga_calc_hash = (optiga_calc_hash_params_t *)me->p_input;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	613b      	str	r3, [r7, #16]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 8005e46:	2309      	movs	r3, #9
 8005e48:	817b      	strh	r3, [r7, #10]
    uint16_t out_data_size;
    uint32_t length_to_hash;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005e4a:	f240 2302 	movw	r3, #514	@ 0x202
 8005e4e:	82fb      	strh	r3, [r7, #22]


    switch ((uint8_t)me->cmd_next_execution_state)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	7d9b      	ldrb	r3, [r3, #22]
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d003      	beq.n	8005e60 <optiga_cmd_calc_hash_handler+0x28>
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	f000 8110 	beq.w	800607e <optiga_cmd_calc_hash_handler+0x246>
            OPTIGA_CMD_LOG_MESSAGE("Response of calculate hash command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
        default:
            break;
 8005e5e:	e1a1      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
            optiga_cmd_calc_hash_set_current_hash_sequence(me);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7ff ff9d 	bl	8005da0 <optiga_cmd_calc_hash_set_current_hash_sequence>
            OPTIGA_CMD_LOG_MESSAGE("Sending calculate hash command..");
 8005e66:	4a93      	ldr	r2, [pc, #588]	@ (80060b4 <optiga_cmd_calc_hash_handler+0x27c>)
 8005e68:	4993      	ldr	r1, [pc, #588]	@ (80060b8 <optiga_cmd_calc_hash_handler+0x280>)
 8005e6a:	4894      	ldr	r0, [pc, #592]	@ (80060bc <optiga_cmd_calc_hash_handler+0x284>)
 8005e6c:	f000 fdca 	bl	8006a04 <optiga_lib_print_message>
            me->chaining_ongoing = FALSE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	761a      	strb	r2, [r3, #24]
            if (NULL != p_optiga_calc_hash->p_hash_data)
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d052      	beq.n	8005f24 <optiga_cmd_calc_hash_handler+0xec>
                length_to_hash = MIN(((OPTIGA_MAX_COMMS_BUFFER_SIZE - (index_for_data + OPTIGA_CMD_HASH_HEADER_SIZE + OPTIGA_CMD_INTERMEDIATE_CONTEXT_HEADER)) -
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	1ad2      	subs	r2, r2, r3
 8005e8a:	897b      	ldrh	r3, [r7, #10]
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	440b      	add	r3, r1
 8005e94:	f5c3 63c1 	rsb	r3, r3, #1544	@ 0x608
 8005e98:	3304      	adds	r3, #4
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	bf28      	it	cs
 8005e9e:	4613      	movcs	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]
                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = p_optiga_calc_hash->current_hash_sequence;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f103 020d 	add.w	r2, r3, #13
 8005eaa:	897b      	ldrh	r3, [r7, #10]
 8005eac:	1c59      	adds	r1, r3, #1
 8005eae:	b289      	uxth	r1, r1
 8005eb0:	8179      	strh	r1, [r7, #10]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	7e52      	ldrb	r2, [r2, #25]
 8005eb8:	701a      	strb	r2, [r3, #0]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), length_to_hash);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330d      	adds	r3, #13
 8005ec0:	897a      	ldrh	r2, [r7, #10]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	4611      	mov	r1, r2
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 fbfe 	bl	80066cc <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005ed0:	897b      	ldrh	r3, [r7, #10]
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	817b      	strh	r3, [r7, #10]
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	330d      	adds	r3, #13
 8005ede:	897a      	ldrh	r2, [r7, #10]
 8005ee0:	1898      	adds	r0, r3, r2
                              p_optiga_calc_hash->p_hash_data->buffer + p_optiga_calc_hash->data_sent,
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	4413      	add	r3, r2
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	f001 fb00 	bl	80074f6 <pal_os_memcpy>
                index_for_data += length_to_hash;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	897b      	ldrh	r3, [r7, #10]
 8005efc:	4413      	add	r3, r2
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	817b      	strh	r3, [r7, #10]
                p_optiga_calc_hash->data_sent += length_to_hash;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	691a      	ldr	r2, [r3, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	441a      	add	r2, r3
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	611a      	str	r2, [r3, #16]
                if (p_optiga_calc_hash->data_sent != p_optiga_calc_hash->p_hash_data->length)
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	691a      	ldr	r2, [r3, #16]
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d04e      	beq.n	8005fba <optiga_cmd_calc_hash_handler+0x182>
                    me->chaining_ongoing = TRUE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	761a      	strb	r2, [r3, #24]
 8005f22:	e04a      	b.n	8005fba <optiga_cmd_calc_hash_handler+0x182>
            else if (NULL != p_optiga_calc_hash->p_hash_oid)
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d03b      	beq.n	8005fa4 <optiga_cmd_calc_hash_handler+0x16c>
                optiga_cmd_prepare_tag_header(p_optiga_calc_hash->current_hash_sequence,
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	7e58      	ldrb	r0, [r3, #25]
                                              me->p_optiga->optiga_comms_buffer,
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header(p_optiga_calc_hash->current_hash_sequence,
 8005f38:	f107 030a 	add.w	r3, r7, #10
 8005f3c:	2106      	movs	r1, #6
 8005f3e:	f7fe fd1d 	bl	800497c <optiga_cmd_prepare_tag_header>
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	330d      	adds	r3, #13
 8005f48:	897a      	ldrh	r2, [r7, #10]
 8005f4a:	441a      	add	r2, r3
                                          p_optiga_calc_hash->p_hash_oid->oid);
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	681b      	ldr	r3, [r3, #0]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	4619      	mov	r1, r3
 8005f54:	4610      	mov	r0, r2
 8005f56:	f000 fbb9 	bl	80066cc <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005f5a:	897b      	ldrh	r3, [r7, #10]
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	817b      	strh	r3, [r7, #10]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	330d      	adds	r3, #13
 8005f68:	897a      	ldrh	r2, [r7, #10]
 8005f6a:	441a      	add	r2, r3
                                          p_optiga_calc_hash->p_hash_oid->offset);
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	681b      	ldr	r3, [r3, #0]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f70:	885b      	ldrh	r3, [r3, #2]
 8005f72:	4619      	mov	r1, r3
 8005f74:	4610      	mov	r0, r2
 8005f76:	f000 fba9 	bl	80066cc <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005f7a:	897b      	ldrh	r3, [r7, #10]
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	817b      	strh	r3, [r7, #10]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	330d      	adds	r3, #13
 8005f88:	897a      	ldrh	r2, [r7, #10]
 8005f8a:	441a      	add	r2, r3
                                          p_optiga_calc_hash->p_hash_oid->length);
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	681b      	ldr	r3, [r3, #0]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005f90:	889b      	ldrh	r3, [r3, #4]
 8005f92:	4619      	mov	r1, r3
 8005f94:	4610      	mov	r0, r2
 8005f96:	f000 fb99 	bl	80066cc <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005f9a:	897b      	ldrh	r3, [r7, #10]
 8005f9c:	3302      	adds	r3, #2
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	817b      	strh	r3, [r7, #10]
 8005fa2:	e00a      	b.n	8005fba <optiga_cmd_calc_hash_handler+0x182>
                optiga_cmd_prepare_tag_header (p_optiga_calc_hash->current_hash_sequence,
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	7e58      	ldrb	r0, [r3, #25]
                                               me->p_optiga->optiga_comms_buffer,
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header (p_optiga_calc_hash->current_hash_sequence,
 8005fb0:	f107 030a 	add.w	r3, r7, #10
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	f7fe fce1 	bl	800497c <optiga_cmd_prepare_tag_header>
            if ((NULL != p_optiga_calc_hash->p_hash_context) &&
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d036      	beq.n	8006030 <optiga_cmd_calc_hash_handler+0x1f8>
                (0 != p_optiga_calc_hash->apparent_context_size))
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	695b      	ldr	r3, [r3, #20]
            if ((NULL != p_optiga_calc_hash->p_hash_context) &&
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d032      	beq.n	8006030 <optiga_cmd_calc_hash_handler+0x1f8>
                *(me->p_optiga->optiga_comms_buffer + index_for_data++) = OPTIGA_CRYPT_INTERMEDIATE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f103 020d 	add.w	r2, r3, #13
 8005fd2:	897b      	ldrh	r3, [r7, #10]
 8005fd4:	1c59      	adds	r1, r3, #1
 8005fd6:	b289      	uxth	r1, r1
 8005fd8:	8179      	strh	r1, [r7, #10]
 8005fda:	4413      	add	r3, r2
 8005fdc:	2206      	movs	r2, #6
 8005fde:	701a      	strb	r2, [r3, #0]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	330d      	adds	r3, #13
 8005fe6:	897a      	ldrh	r2, [r7, #10]
 8005fe8:	441a      	add	r2, r3
                                          p_optiga_calc_hash->p_hash_context->context_buffer_length);
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	689b      	ldr	r3, [r3, #8]
                optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data),
 8005fee:	889b      	ldrh	r3, [r3, #4]
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f000 fb6a 	bl	80066cc <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005ff8:	897b      	ldrh	r3, [r7, #10]
 8005ffa:	3302      	adds	r3, #2
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	817b      	strh	r3, [r7, #10]
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	330d      	adds	r3, #13
 8006006:	897a      	ldrh	r2, [r7, #10]
 8006008:	1898      	adds	r0, r3, r2
                              p_optiga_calc_hash->p_hash_context->context_buffer,
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	6819      	ldr	r1, [r3, #0]
                              p_optiga_calc_hash->p_hash_context->context_buffer_length);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	889b      	ldrh	r3, [r3, #4]
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8006016:	461a      	mov	r2, r3
 8006018:	f001 fa6d 	bl	80074f6 <pal_os_memcpy>
                index_for_data += p_optiga_calc_hash->p_hash_context->context_buffer_length;
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	889a      	ldrh	r2, [r3, #4]
 8006022:	897b      	ldrh	r3, [r7, #10]
 8006024:	4413      	add	r3, r2
 8006026:	b29b      	uxth	r3, r3
 8006028:	817b      	strh	r3, [r7, #10]
                p_optiga_calc_hash->apparent_context_size = 0;
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2200      	movs	r2, #0
 800602e:	615a      	str	r2, [r3, #20]
            if((TRUE == p_optiga_calc_hash->export_hash_ctx) && (FALSE == me->chaining_ongoing))
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	7e9b      	ldrb	r3, [r3, #26]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d10d      	bne.n	8006054 <optiga_cmd_calc_hash_handler+0x21c>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	7e1b      	ldrb	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d109      	bne.n	8006054 <optiga_cmd_calc_hash_handler+0x21c>
                                              me->p_optiga->optiga_comms_buffer,
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f103 020d 	add.w	r2, r3, #13
                optiga_cmd_prepare_tag_header(OPTIGA_CRYPT_HASH_CONTX_OUT,
 8006048:	f107 030a 	add.w	r3, r7, #10
 800604c:	2100      	movs	r1, #0
 800604e:	2007      	movs	r0, #7
 8006050:	f7fe fc94 	bl	800497c <optiga_cmd_prepare_tag_header>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_HASH,
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	7e59      	ldrb	r1, [r3, #25]
 8006058:	897b      	ldrh	r3, [r7, #10]
 800605a:	3b09      	subs	r3, #9
 800605c:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_CALC_HASH,
 8006064:	3305      	adds	r3, #5
 8006066:	20b0      	movs	r0, #176	@ 0xb0
 8006068:	f7fe fc65 	bl	8004936 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 800606c:	897a      	ldrh	r2, [r7, #10]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3a05      	subs	r2, #5
 8006074:	b292      	uxth	r2, r2
 8006076:	809a      	strh	r2, [r3, #4]
            return_status = OPTIGA_LIB_SUCCESS;
 8006078:	2300      	movs	r3, #0
 800607a:	82fb      	strh	r3, [r7, #22]
        break;
 800607c:	e092      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
            OPTIGA_CMD_LOG_MESSAGE("Processing response for calculate hash command...");
 800607e:	4a0d      	ldr	r2, [pc, #52]	@ (80060b4 <optiga_cmd_calc_hash_handler+0x27c>)
 8006080:	490d      	ldr	r1, [pc, #52]	@ (80060b8 <optiga_cmd_calc_hash_handler+0x280>)
 8006082:	480f      	ldr	r0, [pc, #60]	@ (80060c0 <optiga_cmd_calc_hash_handler+0x288>)
 8006084:	f000 fcbe 	bl	8006a04 <optiga_lib_print_message>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	7c9b      	ldrb	r3, [r3, #18]
 800608e:	2bff      	cmp	r3, #255	@ 0xff
 8006090:	d11a      	bne.n	80060c8 <optiga_cmd_calc_hash_handler+0x290>
                OPTIGA_CMD_LOG_MESSAGE("Error in processing calculate hash response...");
 8006092:	4a08      	ldr	r2, [pc, #32]	@ (80060b4 <optiga_cmd_calc_hash_handler+0x27c>)
 8006094:	4908      	ldr	r1, [pc, #32]	@ (80060b8 <optiga_cmd_calc_hash_handler+0x280>)
 8006096:	480b      	ldr	r0, [pc, #44]	@ (80060c4 <optiga_cmd_calc_hash_handler+0x28c>)
 8006098:	f000 fcb4 	bl	8006a04 <optiga_lib_print_message>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	7f5b      	ldrb	r3, [r3, #29]
 80060a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060a4:	b2da      	uxtb	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	775a      	strb	r2, [r3, #29]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	7f5a      	ldrb	r2, [r3, #29]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	775a      	strb	r2, [r3, #29]
                break;
 80060b2:	e077      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
 80060b4:	080102c8 	.word	0x080102c8
 80060b8:	080102d0 	.word	0x080102d0
 80060bc:	08010b94 	.word	0x08010b94
 80060c0:	08010bb8 	.word	0x08010bb8
 80060c4:	08010bec 	.word	0x08010bec
            if((FALSE == me->chaining_ongoing) && (NULL != p_optiga_calc_hash->p_out_digest))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	7e1b      	ldrb	r3, [r3, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d125      	bne.n	800611c <optiga_cmd_calc_hash_handler+0x2e4>
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d021      	beq.n	800611c <optiga_cmd_calc_hash_handler+0x2e4>
                if (OPTIGA_CRYPT_HASH_START_FINAL != me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET])
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	7d9b      	ldrb	r3, [r3, #22]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d15b      	bne.n	800619a <optiga_cmd_calc_hash_handler+0x362>
                optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	3317      	adds	r3, #23
 80060e8:	f107 0208 	add.w	r2, r7, #8
 80060ec:	4611      	mov	r1, r2
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fb41 	bl	8006776 <optiga_common_get_uint16>
                if(optiga_cmd_check_hash_alg_length(me->cmd_param) != out_data_size)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	7e5b      	ldrb	r3, [r3, #25]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7ff fe87 	bl	8005e0c <optiga_cmd_check_hash_alg_length>
 80060fe:	4603      	mov	r3, r0
 8006100:	461a      	mov	r2, r3
 8006102:	893b      	ldrh	r3, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	d14a      	bne.n	800619e <optiga_cmd_calc_hash_handler+0x366>
                pal_os_memcpy(p_optiga_calc_hash->p_out_digest,
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	68d8      	ldr	r0, [r3, #12]
                              &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	3319      	adds	r3, #25
                pal_os_memcpy(p_optiga_calc_hash->p_out_digest,
 8006112:	893a      	ldrh	r2, [r7, #8]
 8006114:	4619      	mov	r1, r3
 8006116:	f001 f9ee 	bl	80074f6 <pal_os_memcpy>
 800611a:	e036      	b.n	800618a <optiga_cmd_calc_hash_handler+0x352>
            else if ((TRUE == p_optiga_calc_hash->export_hash_ctx) && (FALSE == me->chaining_ongoing) && (NULL != p_optiga_calc_hash->p_hash_context))
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	7e9b      	ldrb	r3, [r3, #26]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d132      	bne.n	800618a <optiga_cmd_calc_hash_handler+0x352>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	7e1b      	ldrb	r3, [r3, #24]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d12e      	bne.n	800618a <optiga_cmd_calc_hash_handler+0x352>
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d02a      	beq.n	800618a <optiga_cmd_calc_hash_handler+0x352>
                if (OPTIGA_CRYPT_INTERMEDIATE != me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET])
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	7d9b      	ldrb	r3, [r3, #22]
 800613a:	2b06      	cmp	r3, #6
 800613c:	d131      	bne.n	80061a2 <optiga_cmd_calc_hash_handler+0x36a>
                optiga_common_get_uint16(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	3317      	adds	r3, #23
 8006144:	f107 0208 	add.w	r2, r7, #8
 8006148:	4611      	mov	r1, r2
 800614a:	4618      	mov	r0, r3
 800614c:	f000 fb13 	bl	8006776 <optiga_common_get_uint16>
                if (p_optiga_calc_hash->p_hash_context->context_buffer_length < out_data_size)
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	889a      	ldrh	r2, [r3, #4]
 8006156:	893b      	ldrh	r3, [r7, #8]
 8006158:	429a      	cmp	r2, r3
 800615a:	d208      	bcs.n	800616e <optiga_cmd_calc_hash_handler+0x336>
                    OPTIGA_CMD_LOG_MESSAGE("Error in processing calculate hash response...");
 800615c:	4a14      	ldr	r2, [pc, #80]	@ (80061b0 <optiga_cmd_calc_hash_handler+0x378>)
 800615e:	4915      	ldr	r1, [pc, #84]	@ (80061b4 <optiga_cmd_calc_hash_handler+0x37c>)
 8006160:	4815      	ldr	r0, [pc, #84]	@ (80061b8 <optiga_cmd_calc_hash_handler+0x380>)
 8006162:	f000 fc4f 	bl	8006a04 <optiga_lib_print_message>
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8006166:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800616a:	82fb      	strh	r3, [r7, #22]
                    break;
 800616c:	e01a      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
                pal_os_memcpy(p_optiga_calc_hash->p_hash_context->context_buffer,
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	6818      	ldr	r0, [r3, #0]
                              &me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3319      	adds	r3, #25
                pal_os_memcpy(p_optiga_calc_hash->p_hash_context->context_buffer,
 800617a:	893a      	ldrh	r2, [r7, #8]
 800617c:	4619      	mov	r1, r3
 800617e:	f001 f9ba 	bl	80074f6 <pal_os_memcpy>
                p_optiga_calc_hash->p_hash_context->context_buffer_length = out_data_size;
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	893a      	ldrh	r2, [r7, #8]
 8006188:	809a      	strh	r2, [r3, #4]
            OPTIGA_CMD_LOG_MESSAGE("Response of calculate hash command is processed...");
 800618a:	4a09      	ldr	r2, [pc, #36]	@ (80061b0 <optiga_cmd_calc_hash_handler+0x378>)
 800618c:	4909      	ldr	r1, [pc, #36]	@ (80061b4 <optiga_cmd_calc_hash_handler+0x37c>)
 800618e:	480b      	ldr	r0, [pc, #44]	@ (80061bc <optiga_cmd_calc_hash_handler+0x384>)
 8006190:	f000 fc38 	bl	8006a04 <optiga_lib_print_message>
            return_status = OPTIGA_LIB_SUCCESS;
 8006194:	2300      	movs	r3, #0
 8006196:	82fb      	strh	r3, [r7, #22]
        break;
 8006198:	e004      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
                   break;
 800619a:	bf00      	nop
 800619c:	e002      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
                    break;
 800619e:	bf00      	nop
 80061a0:	e000      	b.n	80061a4 <optiga_cmd_calc_hash_handler+0x36c>
                    break;
 80061a2:	bf00      	nop
    }

    return (return_status);
 80061a4:	8afb      	ldrh	r3, [r7, #22]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	080102c8 	.word	0x080102c8
 80061b4:	080102d0 	.word	0x080102d0
 80061b8:	08010bec 	.word	0x08010bec
 80061bc:	08010c1c 	.word	0x08010c1c

080061c0 <optiga_cmd_calc_hash>:

optiga_lib_status_t optiga_cmd_calc_hash(optiga_cmd_t * me,
                                         uint8_t cmd_param,
                                         optiga_calc_hash_params_t * params)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b08a      	sub	sp, #40	@ 0x28
 80061c4:	af04      	add	r7, sp, #16
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	460b      	mov	r3, r1
 80061ca:	607a      	str	r2, [r7, #4]
 80061cc:	72fb      	strb	r3, [r7, #11]
    optiga_calc_hash_params_t * p_optiga_calc_hash = (optiga_calc_hash_params_t*)params;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	617b      	str	r3, [r7, #20]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
 80061d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006204 <optiga_cmd_calc_hash+0x44>)
 80061d4:	490c      	ldr	r1, [pc, #48]	@ (8006208 <optiga_cmd_calc_hash+0x48>)
 80061d6:	480d      	ldr	r0, [pc, #52]	@ (800620c <optiga_cmd_calc_hash+0x4c>)
 80061d8:	f000 fc14 	bl	8006a04 <optiga_lib_print_message>

    p_optiga_calc_hash->data_sent = 0;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	2200      	movs	r2, #0
 80061e0:	611a      	str	r2, [r3, #16]

    optiga_cmd_execute(me,
 80061e2:	7af9      	ldrb	r1, [r7, #11]
 80061e4:	23b0      	movs	r3, #176	@ 0xb0
 80061e6:	9302      	str	r3, [sp, #8]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	9301      	str	r3, [sp, #4]
 80061ec:	2306      	movs	r3, #6
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	2302      	movs	r3, #2
 80061f2:	4a07      	ldr	r2, [pc, #28]	@ (8006210 <optiga_cmd_calc_hash+0x50>)
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f7fe fbfe 	bl	80049f6 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_CALC_HASH, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	080102c8 	.word	0x080102c8
 8006208:	080102d0 	.word	0x080102d0
 800620c:	08010fe8 	.word	0x08010fe8
 8006210:	08005e39 	.word	0x08005e39

08006214 <optiga_comms_create>:

_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t *p_ctx);
_STATIC_H void ifx_i2c_event_handler(void* p_ctx, optiga_lib_status_t event);

optiga_comms_t * optiga_comms_create(callback_handler_t callback, void * context)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
    optiga_comms_t * p_optiga_comms = NULL;
 800621e:	2300      	movs	r3, #0
 8006220:	60fb      	str	r3, [r7, #12]

    do
    {
        p_optiga_comms = &optiga_comms;
 8006222:	4b0e      	ldr	r3, [pc, #56]	@ (800625c <optiga_comms_create+0x48>)
 8006224:	60fb      	str	r3, [r7, #12]

        if (FALSE == p_optiga_comms->instance_init_state)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	7c1b      	ldrb	r3, [r3, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d110      	bne.n	8006250 <optiga_comms_create+0x3c>
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
 800622e:	f000 fe05 	bl	8006e3c <pal_init>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d002      	beq.n	800623e <optiga_comms_create+0x2a>
            {
                p_optiga_comms = NULL;
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
                break;
 800623c:	e008      	b.n	8006250 <optiga_comms_create+0x3c>
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	60da      	str	r2, [r3, #12]
            p_optiga_comms->p_upper_layer_ctx = context;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	683a      	ldr	r2, [r7, #0]
 8006248:	609a      	str	r2, [r3, #8]
            p_optiga_comms->instance_init_state = TRUE;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2201      	movs	r2, #1
 800624e:	741a      	strb	r2, [r3, #16]
        }
    } while (FALSE);
    return (p_optiga_comms);
 8006250:	68fb      	ldr	r3, [r7, #12]
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	200004d4 	.word	0x200004d4

08006260 <optiga_comms_set_callback_context>:
    p_optiga_comms->upper_layer_handler = handler;
    return (0);
}

optiga_lib_status_t optiga_comms_set_callback_context(optiga_comms_t * p_optiga_comms, void * context)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
    p_optiga_comms->p_upper_layer_ctx = context;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	609a      	str	r2, [r3, #8]
    return (0);
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
	...

08006280 <optiga_comms_open>:


/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8006288:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800628c:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f8a6 	bl	80063e0 <check_optiga_comms_state>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d122      	bne.n	80062e0 <optiga_comms_open+0x60>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	4a10      	ldr	r2, [pc, #64]	@ (80062ec <optiga_comms_open+0x6c>)
 80062aa:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	7d12      	ldrb	r2, [r2, #20]
 80062b6:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->pal_os_event_ctx = p_ctx->p_pal_os_event_ctx;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284

        status = ifx_i2c_open((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fa fc66 	bl	8000b9c <ifx_i2c_open>
 80062d0:	4603      	mov	r3, r0
 80062d2:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 80062d4:	89fb      	ldrh	r3, [r7, #14]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d002      	beq.n	80062e0 <optiga_comms_open+0x60>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 80062e0:	89fb      	ldrh	r3, [r7, #14]
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	08006415 	.word	0x08006415

080062f0 <optiga_comms_transceive>:
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af02      	add	r7, sp, #8
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	603b      	str	r3, [r7, #0]
 80062fc:	4613      	mov	r3, r2
 80062fe:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8006300:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8006304:	82fb      	strh	r3, [r7, #22]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 f86a 	bl	80063e0 <check_optiga_comms_state>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d12c      	bne.n	800636c <optiga_comms_transceive+0x7c>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	4a15      	ldr	r2, [pc, #84]	@ (8006378 <optiga_comms_transceive+0x88>)
 8006322:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protection_level = p_ctx->protection_level;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	7c92      	ldrb	r2, [r2, #18]
 800632e:	f883 24c0 	strb.w	r2, [r3, #1216]	@ 0x4c0
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protocol_version = p_ctx->protocol_version;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	7cd2      	ldrb	r2, [r2, #19]
 800633a:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	7d12      	ldrb	r2, [r2, #20]
 8006346:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = (ifx_i2c_transceive((ifx_i2c_context_t * )(p_ctx->p_comms_ctx),
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6858      	ldr	r0, [r3, #4]
 800634e:	88fa      	ldrh	r2, [r7, #6]
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	68b9      	ldr	r1, [r7, #8]
 8006358:	f7fa fc59 	bl	8000c0e <ifx_i2c_transceive>
 800635c:	4603      	mov	r3, r0
 800635e:	82fb      	strh	r3, [r7, #22]
                                     p_tx_data,
                                     tx_data_length,
                                     p_rx_data,
                                     p_rx_data_len));
        if (IFX_I2C_STACK_SUCCESS != status)
 8006360:	8afb      	ldrh	r3, [r7, #22]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <optiga_comms_transceive+0x7c>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 800636c:	8afb      	ldrh	r3, [r7, #22]
}
 800636e:	4618      	mov	r0, r3
 8006370:	3718      	adds	r7, #24
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	08006415 	.word	0x08006415

0800637c <optiga_comms_close>:


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8006384:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8006388:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f828 	bl	80063e0 <check_optiga_comms_state>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d11c      	bne.n	80063d0 <optiga_comms_close+0x54>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	4a0d      	ldr	r2, [pc, #52]	@ (80063dc <optiga_comms_close+0x60>)
 80063a6:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	7d12      	ldrb	r2, [r2, #20]
 80063b2:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = ifx_i2c_close((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7fa fc60 	bl	8000c80 <ifx_i2c_close>
 80063c0:	4603      	mov	r3, r0
 80063c2:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 80063c4:	89fb      	ldrh	r3, [r7, #14]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d002      	beq.n	80063d0 <optiga_comms_close+0x54>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 80063d0:	89fb      	ldrh	r3, [r7, #14]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	08006415 	.word	0x08006415

080063e0 <check_optiga_comms_state>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80063e8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80063ec:	81fb      	strh	r3, [r7, #14]
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d008      	beq.n	8006406 <check_optiga_comms_state+0x26>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	7c5b      	ldrb	r3, [r3, #17]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d004      	beq.n	8006406 <check_optiga_comms_state+0x26>
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	745a      	strb	r2, [r3, #17]
        status = OPTIGA_COMMS_SUCCESS;
 8006402:	2300      	movs	r3, #0
 8006404:	81fb      	strh	r3, [r7, #14]
    }
    return (status);
 8006406:	89fb      	ldrh	r3, [r7, #14]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <ifx_i2c_event_handler>:

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	807b      	strh	r3, [r7, #2]
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	60fb      	str	r3, [r7, #12]
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	887a      	ldrh	r2, [r7, #2]
 800642c:	4611      	mov	r1, r2
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	4798      	blx	r3
    ((optiga_comms_t * )p_upper_layer_ctx)->state = OPTIGA_COMMS_FREE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	745a      	strb	r2, [r3, #17]
}
 8006438:	bf00      	nop
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <optiga_crypt_generic_event_handler>:

#endif

_STATIC_H void optiga_crypt_generic_event_handler(void * p_ctx,
                                                  optiga_lib_status_t event)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	460b      	mov	r3, r1
 800644a:	807b      	strh	r3, [r7, #2]
    optiga_crypt_t * me = (optiga_crypt_t *)p_ctx;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	60fb      	str	r3, [r7, #12]

    me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    me->handler(me->caller_context, event);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006460:	8879      	ldrh	r1, [r7, #2]
 8006462:	4610      	mov	r0, r2
 8006464:	4798      	blx	r3
}
 8006466:	bf00      	nop
 8006468:	3710      	adds	r7, #16
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <optiga_crypt_reset_protection_level>:

_STATIC_H void optiga_crypt_reset_protection_level(optiga_crypt_t * me)
{
 800646e:	b580      	push	{r7, lr}
 8006470:	b082      	sub	sp, #8
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d004      	beq.n	8006486 <optiga_crypt_reset_protection_level+0x18>
#endif
    {
        OPTIGA_CRYPT_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 800647c:	2200      	movs	r2, #0
 800647e:	2101      	movs	r1, #1
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f880 	bl	8006586 <optiga_crypt_set_comms_params>
    }
}
 8006486:	bf00      	nop
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <optiga_crypt_hash_generic>:
                                                        optiga_hash_context_t * hash_ctx,
                                                        uint32_t context_length,                                                        
                                                        const void * data_to_hash,
                                                        bool_t export_intermediate_ctx,
                                                        uint8_t * hash_output)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b084      	sub	sp, #16
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
 8006496:	4608      	mov	r0, r1
 8006498:	4611      	mov	r1, r2
 800649a:	461a      	mov	r2, r3
 800649c:	4603      	mov	r3, r0
 800649e:	70fb      	strb	r3, [r7, #3]
 80064a0:	460b      	mov	r3, r1
 80064a2:	70bb      	strb	r3, [r7, #2]
 80064a4:	4613      	mov	r3, r2
 80064a6:	707b      	strb	r3, [r7, #1]
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
 80064a8:	f240 4302 	movw	r3, #1026	@ 0x402
 80064ac:	81fb      	strh	r3, [r7, #14]
    optiga_calc_hash_params_t * p_params;
    do
    {
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d103      	bne.n	80064c0 <optiga_crypt_hash_generic+0x32>
        {
            return_value = OPTIGA_CRYPT_ERROR_INSTANCE_IN_USE;
 80064b8:	f240 4305 	movw	r3, #1029	@ 0x405
 80064bc:	81fb      	strh	r3, [r7, #14]
            break;
 80064be:	e05a      	b.n	8006576 <optiga_crypt_hash_generic+0xe8>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
        p_params = (optiga_calc_hash_params_t *)&(me->params.optiga_calc_hash_params);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	60bb      	str	r3, [r7, #8]
        pal_os_memset(&me->params,0x00,sizeof(optiga_crypt_params_t));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2234      	movs	r2, #52	@ 0x34
 80064d0:	2100      	movs	r1, #0
 80064d2:	4618      	mov	r0, r3
 80064d4:	f001 f81e 	bl	8007514 <pal_os_memset>

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064e2:	2200      	movs	r2, #0
 80064e4:	4619      	mov	r1, r3
 80064e6:	f7fe fa01 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80064f4:	2201      	movs	r2, #1
 80064f6:	4619      	mov	r1, r3
 80064f8:	f7fe f9f8 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
        p_params->hash_sequence = hash_sequence;
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	78ba      	ldrb	r2, [r7, #2]
 8006500:	761a      	strb	r2, [r3, #24]
        p_params->p_hash_context = hash_ctx;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	69ba      	ldr	r2, [r7, #24]
 8006506:	609a      	str	r2, [r3, #8]
        p_params->apparent_context_size = context_length;
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	69fa      	ldr	r2, [r7, #28]
 800650c:	615a      	str	r2, [r3, #20]
        p_params->p_hash_data = NULL;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	2200      	movs	r2, #0
 8006512:	605a      	str	r2, [r3, #4]
        p_params->p_hash_oid = NULL;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]
        p_params->p_out_digest = hash_output;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800651e:	60da      	str	r2, [r3, #12]
        p_params->export_hash_ctx = export_intermediate_ctx;
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006526:	769a      	strb	r2, [r3, #26]
        
        if ((OPTIGA_CRYPT_HASH_CONTINUE == hash_sequence) || (OPTIGA_CRYPT_HASH_START_FINAL == hash_sequence))
 8006528:	78bb      	ldrb	r3, [r7, #2]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d002      	beq.n	8006534 <optiga_crypt_hash_generic+0xa6>
 800652e:	78bb      	ldrb	r3, [r7, #2]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d110      	bne.n	8006556 <optiga_crypt_hash_generic+0xc8>
        {
            if (source_of_data_to_hash)
 8006534:	787b      	ldrb	r3, [r7, #1]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <optiga_crypt_hash_generic+0xb4>
            {
                p_params->p_hash_data = (hash_data_from_host_t *)data_to_hash;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	6a3a      	ldr	r2, [r7, #32]
 800653e:	605a      	str	r2, [r3, #4]
 8006540:	e009      	b.n	8006556 <optiga_crypt_hash_generic+0xc8>
            }
            else
            {
                p_params->hash_sequence |= OPTIGA_CRYPT_HASH_FOR_OID;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	7e1b      	ldrb	r3, [r3, #24]
 8006546:	f043 0310 	orr.w	r3, r3, #16
 800654a:	b2da      	uxtb	r2, r3
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	761a      	strb	r2, [r3, #24]
                p_params->p_hash_oid = (hash_data_in_optiga_t *)data_to_hash;
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	6a3a      	ldr	r2, [r7, #32]
 8006554:	601a      	str	r2, [r3, #0]
            }
        }

        return_value = optiga_cmd_calc_hash(me->my_cmd,
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800655a:	78f9      	ldrb	r1, [r7, #3]
 800655c:	68ba      	ldr	r2, [r7, #8]
 800655e:	4618      	mov	r0, r3
 8006560:	f7ff fe2e 	bl	80061c0 <optiga_cmd_calc_hash>
 8006564:	4603      	mov	r3, r0
 8006566:	81fb      	strh	r3, [r7, #14]
                                            hash_algorithm,
                                            (optiga_calc_hash_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 8006568:	89fb      	ldrh	r3, [r7, #14]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <optiga_crypt_hash_generic+0xe8>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
        }
    } while (FALSE);
    optiga_crypt_reset_protection_level(me);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7ff ff79 	bl	800646e <optiga_crypt_reset_protection_level>

    return (return_value);
 800657c:	89fb      	ldrh	r3, [r7, #14]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}

08006586 <optiga_crypt_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_crypt_set_comms_params(optiga_crypt_t * me,
                                   uint8_t parameter_type,
                                   uint8_t value)
{
 8006586:	b480      	push	{r7}
 8006588:	b083      	sub	sp, #12
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
 800658e:	460b      	mov	r3, r1
 8006590:	70fb      	strb	r3, [r7, #3]
 8006592:	4613      	mov	r3, r2
 8006594:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 8006596:	78fb      	ldrb	r3, [r7, #3]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d002      	beq.n	80065a2 <optiga_crypt_set_comms_params+0x1c>
 800659c:	2b02      	cmp	r3, #2
 800659e:	d005      	beq.n	80065ac <optiga_crypt_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 80065a0:	e009      	b.n	80065b6 <optiga_crypt_set_comms_params+0x30>
            me->protection_level = value;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	78ba      	ldrb	r2, [r7, #2]
 80065a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            break;
 80065aa:	e004      	b.n	80065b6 <optiga_crypt_set_comms_params+0x30>
            me->protocol_version = value;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	78ba      	ldrb	r2, [r7, #2]
 80065b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
            break;
 80065b4:	bf00      	nop
        }
    }
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
	...

080065c4 <optiga_crypt_create>:
#endif

optiga_crypt_t * optiga_crypt_create(uint8_t optiga_instance_id,
                                     callback_handler_t handler,
                                     void * caller_context)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	4603      	mov	r3, r0
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
 80065d0:	73fb      	strb	r3, [r7, #15]
    optiga_crypt_t * me = NULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d02c      	beq.n	8006636 <optiga_crypt_create+0x72>
        {
            break;
        }
#endif
        me = (optiga_crypt_t *)pal_os_calloc(1, sizeof(optiga_crypt_t));
 80065dc:	2144      	movs	r1, #68	@ 0x44
 80065de:	2001      	movs	r0, #1
 80065e0:	f000 ff70 	bl	80074c4 <pal_os_calloc>
 80065e4:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d026      	beq.n	800663a <optiga_crypt_create+0x76>
        {
            break;
        }

        me->handler = handler;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	63da      	str	r2, [r3, #60]	@ 0x3c
        me->caller_context = caller_context;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	639a      	str	r2, [r3, #56]	@ 0x38
        me->instance_state = OPTIGA_LIB_SUCCESS;
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id,
 8006610:	7bfb      	ldrb	r3, [r7, #15]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	490c      	ldr	r1, [pc, #48]	@ (8006648 <optiga_crypt_create+0x84>)
 8006616:	4618      	mov	r0, r3
 8006618:	f7ff f984 	bl	8005924 <optiga_cmd_create>
 800661c:	4602      	mov	r2, r0
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	635a      	str	r2, [r3, #52]	@ 0x34
                                       optiga_crypt_generic_event_handler,
                                       me);
        if (NULL == me->my_cmd)
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006626:	2b00      	cmp	r3, #0
 8006628:	d108      	bne.n	800663c <optiga_crypt_create+0x78>
        {
            pal_os_free(me);
 800662a:	6978      	ldr	r0, [r7, #20]
 800662c:	f000 ff58 	bl	80074e0 <pal_os_free>
            me = NULL;
 8006630:	2300      	movs	r3, #0
 8006632:	617b      	str	r3, [r7, #20]
 8006634:	e002      	b.n	800663c <optiga_crypt_create+0x78>
            break;
 8006636:	bf00      	nop
 8006638:	e000      	b.n	800663c <optiga_crypt_create+0x78>
            break;
 800663a:	bf00      	nop
        }

    } while (FALSE);

    return (me);
 800663c:	697b      	ldr	r3, [r7, #20]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	08006441 	.word	0x08006441

0800664c <optiga_crypt_hash>:
optiga_lib_status_t optiga_crypt_hash(optiga_crypt_t * me,
                                      optiga_hash_type_t hash_algorithm,
                                      uint8_t source_of_data_to_hash,
                                      const void * data_to_hash, 
                                      uint8_t * hash_output)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08c      	sub	sp, #48	@ 0x30
 8006650:	af06      	add	r7, sp, #24
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	607b      	str	r3, [r7, #4]
 8006656:	460b      	mov	r3, r1
 8006658:	72fb      	strb	r3, [r7, #11]
 800665a:	4613      	mov	r3, r2
 800665c:	72bb      	strb	r3, [r7, #10]
    optiga_lib_status_t return_value = OPTIGA_CRYPT_ERROR;
 800665e:	f240 4302 	movw	r3, #1026	@ 0x402
 8006662:	82fb      	strh	r3, [r7, #22]
    OPTIGA_CRYPT_LOG_MESSAGE(__FUNCTION__);
 8006664:	4a16      	ldr	r2, [pc, #88]	@ (80066c0 <optiga_crypt_hash+0x74>)
 8006666:	4917      	ldr	r1, [pc, #92]	@ (80066c4 <optiga_crypt_hash+0x78>)
 8006668:	4817      	ldr	r0, [pc, #92]	@ (80066c8 <optiga_crypt_hash+0x7c>)
 800666a:	f000 f9cb 	bl	8006a04 <optiga_lib_print_message>
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == data_to_hash) || (NULL == hash_output))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d009      	beq.n	8006688 <optiga_crypt_hash+0x3c>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006678:	2b00      	cmp	r3, #0
 800667a:	d005      	beq.n	8006688 <optiga_crypt_hash+0x3c>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <optiga_crypt_hash+0x3c>
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d103      	bne.n	8006690 <optiga_crypt_hash+0x44>
        {
            return_value = OPTIGA_CRYPT_ERROR_INVALID_INPUT;
 8006688:	f240 4303 	movw	r3, #1027	@ 0x403
 800668c:	82fb      	strh	r3, [r7, #22]
            break;
 800668e:	e012      	b.n	80066b6 <optiga_crypt_hash+0x6a>
        }
#endif
        return_value = optiga_crypt_hash_generic(me,
 8006690:	7aba      	ldrb	r2, [r7, #10]
 8006692:	7af9      	ldrb	r1, [r7, #11]
 8006694:	6a3b      	ldr	r3, [r7, #32]
 8006696:	9304      	str	r3, [sp, #16]
 8006698:	2300      	movs	r3, #0
 800669a:	9303      	str	r3, [sp, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	9302      	str	r3, [sp, #8]
 80066a0:	2300      	movs	r3, #0
 80066a2:	9301      	str	r3, [sp, #4]
 80066a4:	2300      	movs	r3, #0
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	4613      	mov	r3, r2
 80066aa:	2201      	movs	r2, #1
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f7ff feee 	bl	800648e <optiga_crypt_hash_generic>
 80066b2:	4603      	mov	r3, r0
 80066b4:	82fb      	strh	r3, [r7, #22]
                                                 data_to_hash,
                                                 FALSE,
                                                 hash_output);
    } while (FALSE);

    return (return_value);
 80066b6:	8afb      	ldrh	r3, [r7, #22]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	08010e9c 	.word	0x08010e9c
 80066c4:	08010ea4 	.word	0x08010ea4
 80066c8:	08011000 	.word	0x08011000

080066cc <optiga_common_set_uint16>:

#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	460b      	mov	r3, r1
 80066d6:	807b      	strh	r3, [r7, #2]
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 80066d8:	887b      	ldrh	r3, [r7, #2]
 80066da:	0a1b      	lsrs	r3, r3, #8
 80066dc:	b29b      	uxth	r3, r3
 80066de:	b2da      	uxtb	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	3301      	adds	r3, #1
 80066e8:	887a      	ldrh	r2, [r7, #2]
 80066ea:	b2d2      	uxtb	r2, r2
 80066ec:	701a      	strb	r2, [r3, #0]
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr

080066fa <optiga_common_set_uint32>:

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
 8006702:	6039      	str	r1, [r7, #0]
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	0e1b      	lsrs	r3, r3, #24
 8006708:	b2da      	uxtb	r2, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	0c1a      	lsrs	r2, r3, #16
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	3301      	adds	r3, #1
 8006716:	b2d2      	uxtb	r2, r2
 8006718:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	0a1a      	lsrs	r2, r3, #8
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	3302      	adds	r3, #2
 8006722:	b2d2      	uxtb	r2, r2
 8006724:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	3303      	adds	r3, #3
 800672a:	683a      	ldr	r2, [r7, #0]
 800672c:	b2d2      	uxtb	r2, r2
 800672e:	701a      	strb	r2, [r3, #0]
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <optiga_common_get_uint32>:

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	061a      	lsls	r2, r3, #24
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	3301      	adds	r3, #1
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	0419      	lsls	r1, r3, #16
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	3302      	adds	r3, #2
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	021b      	lsls	r3, r3, #8
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 800675a:	430b      	orrs	r3, r1
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 800675c:	6879      	ldr	r1, [r7, #4]
 800675e:	3103      	adds	r1, #3
 8006760:	7809      	ldrb	r1, [r1, #0]
 8006762:	430b      	orrs	r3, r1
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]

    return (four_byte_value);
 8006768:	68fb      	ldr	r3, [r7, #12]
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr

08006776 <optiga_common_get_uint16>:

void optiga_common_get_uint16 (const uint8_t * p_input_buffer,uint16_t* p_two_byte_value)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
 800677e:	6039      	str	r1, [r7, #0]
    *p_two_byte_value = (uint16_t)(*p_input_buffer << 8);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	021b      	lsls	r3, r3, #8
 8006786:	b29a      	uxth	r2, r3
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	801a      	strh	r2, [r3, #0]
    *p_two_byte_value |= (uint16_t)(*(p_input_buffer+1));
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	881b      	ldrh	r3, [r3, #0]
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	3201      	adds	r2, #1
 8006794:	7812      	ldrb	r2, [r2, #0]
 8006796:	4313      	orrs	r3, r2
 8006798:	b29a      	uxth	r2, r3
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	801a      	strh	r2, [r3, #0]
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <optiga_lib_byte_to_hex_string>:
/* Converts the uint8 array to hex string format */
_STATIC_H void optiga_lib_byte_to_hex_string(const uint8_t * p_array_buffer,
                                             uint8_t * p_hex_string,
                                             uint32_t length,
                                             bool_t is_input_byte_array)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b087      	sub	sp, #28
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	607a      	str	r2, [r7, #4]
 80067b6:	70fb      	strb	r3, [r7, #3]
    uint32_t loop = 0;
 80067b8:	2300      	movs	r3, #0
 80067ba:	617b      	str	r3, [r7, #20]
    uint8_t hex_byte = 0, index = 0;
 80067bc:	2300      	movs	r3, #0
 80067be:	74bb      	strb	r3, [r7, #18]
 80067c0:	2300      	movs	r3, #0
 80067c2:	74fb      	strb	r3, [r7, #19]

    do
    {
        if ((NULL == p_array_buffer) || (NULL == p_hex_string))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d05f      	beq.n	800688a <optiga_lib_byte_to_hex_string+0xe0>
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d05c      	beq.n	800688a <optiga_lib_byte_to_hex_string+0xe0>
        {
            return;
        }

        for (loop = 0; loop < length; loop++)
 80067d0:	2300      	movs	r3, #0
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	e051      	b.n	800687a <optiga_lib_byte_to_hex_string+0xd0>
        {
            index = 0;
 80067d6:	2300      	movs	r3, #0
 80067d8:	74fb      	strb	r3, [r7, #19]
            hex_byte = p_array_buffer[loop];
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	4413      	add	r3, r2
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	74bb      	strb	r3, [r7, #18]
            if (TRUE == is_input_byte_array)
 80067e4:	78fb      	ldrb	r3, [r7, #3]
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d10f      	bne.n	800680a <optiga_lib_byte_to_hex_string+0x60>
            {
                p_hex_string [index++] = '0';
 80067ea:	7cfb      	ldrb	r3, [r7, #19]
 80067ec:	1c5a      	adds	r2, r3, #1
 80067ee:	74fa      	strb	r2, [r7, #19]
 80067f0:	461a      	mov	r2, r3
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	4413      	add	r3, r2
 80067f6:	2230      	movs	r2, #48	@ 0x30
 80067f8:	701a      	strb	r2, [r3, #0]
                p_hex_string [index++] = 'x';
 80067fa:	7cfb      	ldrb	r3, [r7, #19]
 80067fc:	1c5a      	adds	r2, r3, #1
 80067fe:	74fa      	strb	r2, [r7, #19]
 8006800:	461a      	mov	r2, r3
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	4413      	add	r3, r2
 8006806:	2278      	movs	r2, #120	@ 0x78
 8006808:	701a      	strb	r2, [r3, #0]
            }

            /*Convert Byte to HexString */
            OPTIGA_LOGGER_CONVERT_BYTE_TO_HEX(hex_byte,p_hex_string, index);
 800680a:	7cbb      	ldrb	r3, [r7, #18]
 800680c:	091b      	lsrs	r3, r3, #4
 800680e:	747b      	strb	r3, [r7, #17]
 8006810:	7c7b      	ldrb	r3, [r7, #17]
 8006812:	2b09      	cmp	r3, #9
 8006814:	d903      	bls.n	800681e <optiga_lib_byte_to_hex_string+0x74>
 8006816:	7c7b      	ldrb	r3, [r7, #17]
 8006818:	3337      	adds	r3, #55	@ 0x37
 800681a:	b2db      	uxtb	r3, r3
 800681c:	e002      	b.n	8006824 <optiga_lib_byte_to_hex_string+0x7a>
 800681e:	7c7b      	ldrb	r3, [r7, #17]
 8006820:	3330      	adds	r3, #48	@ 0x30
 8006822:	b2db      	uxtb	r3, r3
 8006824:	7cfa      	ldrb	r2, [r7, #19]
 8006826:	1c51      	adds	r1, r2, #1
 8006828:	74f9      	strb	r1, [r7, #19]
 800682a:	4611      	mov	r1, r2
 800682c:	68ba      	ldr	r2, [r7, #8]
 800682e:	440a      	add	r2, r1
 8006830:	7013      	strb	r3, [r2, #0]
 8006832:	7cbb      	ldrb	r3, [r7, #18]
 8006834:	f003 030f 	and.w	r3, r3, #15
 8006838:	747b      	strb	r3, [r7, #17]
 800683a:	7c7b      	ldrb	r3, [r7, #17]
 800683c:	2b09      	cmp	r3, #9
 800683e:	d903      	bls.n	8006848 <optiga_lib_byte_to_hex_string+0x9e>
 8006840:	7c7b      	ldrb	r3, [r7, #17]
 8006842:	3337      	adds	r3, #55	@ 0x37
 8006844:	b2db      	uxtb	r3, r3
 8006846:	e002      	b.n	800684e <optiga_lib_byte_to_hex_string+0xa4>
 8006848:	7c7b      	ldrb	r3, [r7, #17]
 800684a:	3330      	adds	r3, #48	@ 0x30
 800684c:	b2db      	uxtb	r3, r3
 800684e:	7cfa      	ldrb	r2, [r7, #19]
 8006850:	1c51      	adds	r1, r2, #1
 8006852:	74f9      	strb	r1, [r7, #19]
 8006854:	4611      	mov	r1, r2
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	440a      	add	r2, r1
 800685a:	7013      	strb	r3, [r2, #0]
            
            p_hex_string [index++] = ' ';
 800685c:	7cfb      	ldrb	r3, [r7, #19]
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	74fa      	strb	r2, [r7, #19]
 8006862:	461a      	mov	r2, r3
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	4413      	add	r3, r2
 8006868:	2220      	movs	r2, #32
 800686a:	701a      	strb	r2, [r3, #0]
            p_hex_string += index;
 800686c:	7cfb      	ldrb	r3, [r7, #19]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	4413      	add	r3, r2
 8006872:	60bb      	str	r3, [r7, #8]
        for (loop = 0; loop < length; loop++)
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	3301      	adds	r3, #1
 8006878:	617b      	str	r3, [r7, #20]
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	429a      	cmp	r2, r3
 8006880:	d3a9      	bcc.n	80067d6 <optiga_lib_byte_to_hex_string+0x2c>
        }
        *p_hex_string = 0x00;
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2200      	movs	r2, #0
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	e000      	b.n	800688c <optiga_lib_byte_to_hex_string+0xe2>
            return;
 800688a:	bf00      	nop
    } while(0);
}
 800688c:	371c      	adds	r7, #28
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <optiga_lib_word_to_hex_string>:
/* Converts the uint16 value to hex string format */
_STATIC_H void optiga_lib_word_to_hex_string(uint16_t value,
                                             uint8_t * p_buffer)
{
 8006896:	b480      	push	{r7}
 8006898:	b087      	sub	sp, #28
 800689a:	af00      	add	r7, sp, #0
 800689c:	4603      	mov	r3, r0
 800689e:	6039      	str	r1, [r7, #0]
 80068a0:	80fb      	strh	r3, [r7, #6]
    uint8_t array_buffer [5] = {0};   
 80068a2:	2300      	movs	r3, #0
 80068a4:	60fb      	str	r3, [r7, #12]
 80068a6:	2300      	movs	r3, #0
 80068a8:	743b      	strb	r3, [r7, #16]
    uint8_t loop, hex_byte = 0, index = 0;
 80068aa:	2300      	movs	r3, #0
 80068ac:	757b      	strb	r3, [r7, #21]
 80068ae:	2300      	movs	r3, #0
 80068b0:	75bb      	strb	r3, [r7, #22]
    
    array_buffer [0] = (uint8_t)((value & 0xFF00) >> 8);
 80068b2:	88fb      	ldrh	r3, [r7, #6]
 80068b4:	0a1b      	lsrs	r3, r3, #8
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	733b      	strb	r3, [r7, #12]
    array_buffer [1] = (uint8_t)((value & 0x00FF));
 80068bc:	88fb      	ldrh	r3, [r7, #6]
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	737b      	strb	r3, [r7, #13]

    p_buffer [index++] = '0';
 80068c2:	7dbb      	ldrb	r3, [r7, #22]
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	75ba      	strb	r2, [r7, #22]
 80068c8:	461a      	mov	r2, r3
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	4413      	add	r3, r2
 80068ce:	2230      	movs	r2, #48	@ 0x30
 80068d0:	701a      	strb	r2, [r3, #0]
    p_buffer [index++] = 'x';
 80068d2:	7dbb      	ldrb	r3, [r7, #22]
 80068d4:	1c5a      	adds	r2, r3, #1
 80068d6:	75ba      	strb	r2, [r7, #22]
 80068d8:	461a      	mov	r2, r3
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	4413      	add	r3, r2
 80068de:	2278      	movs	r2, #120	@ 0x78
 80068e0:	701a      	strb	r2, [r3, #0]
    
    for (loop = 0; loop < 2; loop++)
 80068e2:	2300      	movs	r3, #0
 80068e4:	75fb      	strb	r3, [r7, #23]
 80068e6:	e031      	b.n	800694c <optiga_lib_word_to_hex_string+0xb6>
    {
        hex_byte = array_buffer[loop];
 80068e8:	7dfb      	ldrb	r3, [r7, #23]
 80068ea:	3318      	adds	r3, #24
 80068ec:	443b      	add	r3, r7
 80068ee:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80068f2:	757b      	strb	r3, [r7, #21]

        /*Convert Byte to HexString */
        OPTIGA_LOGGER_CONVERT_BYTE_TO_HEX(hex_byte,p_buffer, index);
 80068f4:	7d7b      	ldrb	r3, [r7, #21]
 80068f6:	091b      	lsrs	r3, r3, #4
 80068f8:	753b      	strb	r3, [r7, #20]
 80068fa:	7d3b      	ldrb	r3, [r7, #20]
 80068fc:	2b09      	cmp	r3, #9
 80068fe:	d903      	bls.n	8006908 <optiga_lib_word_to_hex_string+0x72>
 8006900:	7d3b      	ldrb	r3, [r7, #20]
 8006902:	3337      	adds	r3, #55	@ 0x37
 8006904:	b2db      	uxtb	r3, r3
 8006906:	e002      	b.n	800690e <optiga_lib_word_to_hex_string+0x78>
 8006908:	7d3b      	ldrb	r3, [r7, #20]
 800690a:	3330      	adds	r3, #48	@ 0x30
 800690c:	b2db      	uxtb	r3, r3
 800690e:	7dba      	ldrb	r2, [r7, #22]
 8006910:	1c51      	adds	r1, r2, #1
 8006912:	75b9      	strb	r1, [r7, #22]
 8006914:	4611      	mov	r1, r2
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	440a      	add	r2, r1
 800691a:	7013      	strb	r3, [r2, #0]
 800691c:	7d7b      	ldrb	r3, [r7, #21]
 800691e:	f003 030f 	and.w	r3, r3, #15
 8006922:	753b      	strb	r3, [r7, #20]
 8006924:	7d3b      	ldrb	r3, [r7, #20]
 8006926:	2b09      	cmp	r3, #9
 8006928:	d903      	bls.n	8006932 <optiga_lib_word_to_hex_string+0x9c>
 800692a:	7d3b      	ldrb	r3, [r7, #20]
 800692c:	3337      	adds	r3, #55	@ 0x37
 800692e:	b2db      	uxtb	r3, r3
 8006930:	e002      	b.n	8006938 <optiga_lib_word_to_hex_string+0xa2>
 8006932:	7d3b      	ldrb	r3, [r7, #20]
 8006934:	3330      	adds	r3, #48	@ 0x30
 8006936:	b2db      	uxtb	r3, r3
 8006938:	7dba      	ldrb	r2, [r7, #22]
 800693a:	1c51      	adds	r1, r2, #1
 800693c:	75b9      	strb	r1, [r7, #22]
 800693e:	4611      	mov	r1, r2
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	440a      	add	r2, r1
 8006944:	7013      	strb	r3, [r2, #0]
    for (loop = 0; loop < 2; loop++)
 8006946:	7dfb      	ldrb	r3, [r7, #23]
 8006948:	3301      	adds	r3, #1
 800694a:	75fb      	strb	r3, [r7, #23]
 800694c:	7dfb      	ldrb	r3, [r7, #23]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d9ca      	bls.n	80068e8 <optiga_lib_word_to_hex_string+0x52>
    }    

}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	371c      	adds	r7, #28
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <optiga_lib_print_length_of_data>:

/* Converts the uint16 value to hex string format */
_STATIC_H void optiga_lib_print_length_of_data(uint16_t value)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b092      	sub	sp, #72	@ 0x48
 8006964:	af00      	add	r7, sp, #0
 8006966:	4603      	mov	r3, r0
 8006968:	80fb      	strh	r3, [r7, #6]
    uint8_t uint16t_conv_buffer [10] = {0};
 800696a:	2300      	movs	r3, #0
 800696c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800696e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006972:	2200      	movs	r2, #0
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	809a      	strh	r2, [r3, #4]
    char_t print_buffer[50];      

    sprintf((char_t *)print_buffer, "%37s", "Length of data - ");
 8006978:	f107 0308 	add.w	r3, r7, #8
 800697c:	4a0e      	ldr	r2, [pc, #56]	@ (80069b8 <optiga_lib_print_length_of_data+0x58>)
 800697e:	490f      	ldr	r1, [pc, #60]	@ (80069bc <optiga_lib_print_length_of_data+0x5c>)
 8006980:	4618      	mov	r0, r3
 8006982:	f007 feed 	bl	800e760 <siprintf>
    strcat(print_buffer,OPTIGA_HEX_BYTE_SEPERATOR);
    optiga_lib_word_to_hex_string(value,uint16t_conv_buffer);
 8006986:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800698a:	88fb      	ldrh	r3, [r7, #6]
 800698c:	4611      	mov	r1, r2
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff ff81 	bl	8006896 <optiga_lib_word_to_hex_string>
    strcat(print_buffer,(char_t *)uint16t_conv_buffer); 
 8006994:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8006998:	f107 0308 	add.w	r3, r7, #8
 800699c:	4611      	mov	r1, r2
 800699e:	4618      	mov	r0, r3
 80069a0:	f008 f830 	bl	800ea04 <strcat>
    
    optiga_lib_print_string_with_newline(print_buffer);
 80069a4:	f107 0308 	add.w	r3, r7, #8
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 f809 	bl	80069c0 <optiga_lib_print_string_with_newline>
}
 80069ae:	bf00      	nop
 80069b0:	3748      	adds	r7, #72	@ 0x48
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	08010ebc 	.word	0x08010ebc
 80069bc:	08010ed0 	.word	0x08010ed0

080069c0 <optiga_lib_print_string_with_newline>:
    //lint --e{534} The return value is not used hence not checked*/
    pal_logger_write(&logger_console, (const uint8_t *)p_log_string, strlen(p_log_string));
}

void optiga_lib_print_string_with_newline(const char_t * p_log_string)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
    uint8_t new_line_characters [2] = {OPTIGA_LOGGER_NEW_LINE_CHAR};
 80069c8:	f640 230d 	movw	r3, #2573	@ 0xa0d
 80069cc:	81bb      	strh	r3, [r7, #12]

    if (NULL == p_log_string)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d010      	beq.n	80069f6 <optiga_lib_print_string_with_newline+0x36>
    {
        return;
    }

    //lint --e{534} The return value is not used hence not checked*/
    pal_logger_write(&logger_console, (const uint8_t *)p_log_string, strlen(p_log_string));
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f7f9 fc03 	bl	80001e0 <strlen>
 80069da:	4603      	mov	r3, r0
 80069dc:	461a      	mov	r2, r3
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	4807      	ldr	r0, [pc, #28]	@ (8006a00 <optiga_lib_print_string_with_newline+0x40>)
 80069e2:	f000 fb9f 	bl	8007124 <pal_logger_write>
    //lint --e{534} The return value is not used hence not checked*/
    pal_logger_write(&logger_console, new_line_characters, 2);
 80069e6:	f107 030c 	add.w	r3, r7, #12
 80069ea:	2202      	movs	r2, #2
 80069ec:	4619      	mov	r1, r3
 80069ee:	4804      	ldr	r0, [pc, #16]	@ (8006a00 <optiga_lib_print_string_with_newline+0x40>)
 80069f0:	f000 fb98 	bl	8007124 <pal_logger_write>
 80069f4:	e000      	b.n	80069f8 <optiga_lib_print_string_with_newline+0x38>
        return;
 80069f6:	bf00      	nop

}
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20004080 	.word	0x20004080

08006a04 <optiga_lib_print_message>:

void optiga_lib_print_message(const char_t * p_log_string,
                              const char_t * p_log_layer,
                              const char_t * p_log_color)                                  
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b0ec      	sub	sp, #432	@ 0x1b0
 8006a08:	af02      	add	r7, sp, #8
 8006a0a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a0e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8006a12:	6018      	str	r0, [r3, #0]
 8006a14:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a18:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8006a1c:	6019      	str	r1, [r3, #0]
 8006a1e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a22:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8006a26:	601a      	str	r2, [r3, #0]
    uint8_t new_line_characters[2] = {OPTIGA_LOGGER_NEW_LINE_CHAR};
 8006a28:	f640 230d 	movw	r3, #2573	@ 0xa0d
 8006a2c:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
    char_t color_buffer[400];

    if ((NULL == p_log_string) || (NULL == p_log_layer) || (NULL == p_log_color))
 8006a30:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a34:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d038      	beq.n	8006ab0 <optiga_lib_print_message+0xac>
 8006a3e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a42:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d031      	beq.n	8006ab0 <optiga_lib_print_message+0xac>
 8006a4c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a50:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d02a      	beq.n	8006ab0 <optiga_lib_print_message+0xac>
    {
        return;
    }

    OPTIGA_LIB_LOGGER_PRINT_INFO(color_buffer, p_log_string, p_log_layer, p_log_color);
 8006a5a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8006a5e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8006a62:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8006a66:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006a6a:	f107 0014 	add.w	r0, r7, #20
 8006a6e:	4913      	ldr	r1, [pc, #76]	@ (8006abc <optiga_lib_print_message+0xb8>)
 8006a70:	9101      	str	r1, [sp, #4]
 8006a72:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8006a76:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 8006a7a:	6809      	ldr	r1, [r1, #0]
 8006a7c:	9100      	str	r1, [sp, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6812      	ldr	r2, [r2, #0]
 8006a82:	490f      	ldr	r1, [pc, #60]	@ (8006ac0 <optiga_lib_print_message+0xbc>)
 8006a84:	f007 fe6c 	bl	800e760 <siprintf>
    //lint --e{534} The return value is not used hence not checked*/
    pal_logger_write(&logger_console, (const uint8_t *)color_buffer, strlen(color_buffer));
 8006a88:	f107 0314 	add.w	r3, r7, #20
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7f9 fba7 	bl	80001e0 <strlen>
 8006a92:	4602      	mov	r2, r0
 8006a94:	f107 0314 	add.w	r3, r7, #20
 8006a98:	4619      	mov	r1, r3
 8006a9a:	480a      	ldr	r0, [pc, #40]	@ (8006ac4 <optiga_lib_print_message+0xc0>)
 8006a9c:	f000 fb42 	bl	8007124 <pal_logger_write>
    //lint --e{534} The return value is not used hence not checked*/
    pal_logger_write(&logger_console, new_line_characters, 2);
 8006aa0:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8006aa4:	2202      	movs	r2, #2
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4806      	ldr	r0, [pc, #24]	@ (8006ac4 <optiga_lib_print_message+0xc0>)
 8006aaa:	f000 fb3b 	bl	8007124 <pal_logger_write>
 8006aae:	e000      	b.n	8006ab2 <optiga_lib_print_message+0xae>
        return;
 8006ab0:	bf00      	nop
}
 8006ab2:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	08010ee4 	.word	0x08010ee4
 8006ac0:	08010ed8 	.word	0x08010ed8
 8006ac4:	20004080 	.word	0x20004080

08006ac8 <optiga_lib_print_array_hex_format>:
}

void optiga_lib_print_array_hex_format(const uint8_t * p_log_string,
                                       uint16_t length,
                                       const char_t * p_log_color)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	f5ad 7d44 	sub.w	sp, sp, #784	@ 0x310
 8006ace:	af02      	add	r7, sp, #8
 8006ad0:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006ad4:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8006ad8:	6018      	str	r0, [r3, #0]
 8006ada:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006ade:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006ae8:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 8006aec:	460a      	mov	r2, r1
 8006aee:	801a      	strh	r2, [r3, #0]
    uint8_t temp_buffer[350];
    char_t output_buffer[400];
    uint16_t index;
    uint16_t temp_length;
    char_t new_line_characters[2] = {OPTIGA_LOGGER_NEW_LINE_CHAR};
 8006af0:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006af4:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8006af8:	f640 220d 	movw	r2, #2573	@ 0xa0d
 8006afc:	801a      	strh	r2, [r3, #0]
    uint8_t buffer_window = 32; // Alignment of 16 bytes per line
 8006afe:	2320      	movs	r3, #32
 8006b00:	f887 3303 	strb.w	r3, [r7, #771]	@ 0x303

    if ((NULL == p_log_string) || (NULL == p_log_color))
 8006b04:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006b08:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f000 809c 	beq.w	8006c4c <optiga_lib_print_array_hex_format+0x184>
 8006b14:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006b18:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 8094 	beq.w	8006c4c <optiga_lib_print_array_hex_format+0x184>
    {
        return;
    }
    
    optiga_lib_print_length_of_data(length);
 8006b24:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006b28:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 8006b2c:	881b      	ldrh	r3, [r3, #0]
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff ff16 	bl	8006960 <optiga_lib_print_length_of_data>
    
    //Logging the arrays in chunks of 16 bytes through chaining
    for (index = 0; index < length; index+=buffer_window)
 8006b34:	2300      	movs	r3, #0
 8006b36:	f8a7 3306 	strh.w	r3, [r7, #774]	@ 0x306
 8006b3a:	e07c      	b.n	8006c36 <optiga_lib_print_array_hex_format+0x16e>
    {
        temp_length = buffer_window;
 8006b3c:	f897 3303 	ldrb.w	r3, [r7, #771]	@ 0x303
 8006b40:	f8a7 3304 	strh.w	r3, [r7, #772]	@ 0x304
        if ((length - index) < buffer_window)
 8006b44:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006b48:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 8006b4c:	881a      	ldrh	r2, [r3, #0]
 8006b4e:	f8b7 3306 	ldrh.w	r3, [r7, #774]	@ 0x306
 8006b52:	1ad2      	subs	r2, r2, r3
 8006b54:	f897 3303 	ldrb.w	r3, [r7, #771]	@ 0x303
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	da09      	bge.n	8006b70 <optiga_lib_print_array_hex_format+0xa8>
        {
            temp_length =  length - index;
 8006b5c:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006b60:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 8006b64:	881a      	ldrh	r2, [r3, #0]
 8006b66:	f8b7 3306 	ldrh.w	r3, [r7, #774]	@ 0x306
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	f8a7 3304 	strh.w	r3, [r7, #772]	@ 0x304
        }

        pal_os_memset(temp_buffer, 0x00, sizeof(temp_buffer));
 8006b70:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8006b74:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8006b78:	2100      	movs	r1, #0
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 fcca 	bl	8007514 <pal_os_memset>
        pal_os_memset(output_buffer, 0x00, sizeof(output_buffer));
 8006b80:	f107 0314 	add.w	r3, r7, #20
 8006b84:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006b88:	2100      	movs	r1, #0
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f000 fcc2 	bl	8007514 <pal_os_memset>

        optiga_lib_byte_to_hex_string((uint8_t*)(p_log_string + index), temp_buffer, temp_length, FALSE);
 8006b90:	f8b7 3306 	ldrh.w	r3, [r7, #774]	@ 0x306
 8006b94:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8006b98:	f5a2 723f 	sub.w	r2, r2, #764	@ 0x2fc
 8006b9c:	6812      	ldr	r2, [r2, #0]
 8006b9e:	18d0      	adds	r0, r2, r3
 8006ba0:	f8b7 2304 	ldrh.w	r2, [r7, #772]	@ 0x304
 8006ba4:	f507 71d2 	add.w	r1, r7, #420	@ 0x1a4
 8006ba8:	2300      	movs	r3, #0
 8006baa:	f7ff fdfe 	bl	80067aa <optiga_lib_byte_to_hex_string>

        OPTIGA_LIB_LOGGER_PRINT_ARRAY(output_buffer,temp_buffer, p_log_color);
 8006bae:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8006bb2:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8006bb6:	f5a2 7241 	sub.w	r2, r2, #772	@ 0x304
 8006bba:	f107 0014 	add.w	r0, r7, #20
 8006bbe:	4926      	ldr	r1, [pc, #152]	@ (8006c58 <optiga_lib_print_array_hex_format+0x190>)
 8006bc0:	9100      	str	r1, [sp, #0]
 8006bc2:	6812      	ldr	r2, [r2, #0]
 8006bc4:	4925      	ldr	r1, [pc, #148]	@ (8006c5c <optiga_lib_print_array_hex_format+0x194>)
 8006bc6:	f007 fdcb 	bl	800e760 <siprintf>

        // New line characted entered at the end of each segment
        output_buffer[strlen(output_buffer)] = new_line_characters[0];
 8006bca:	f107 0314 	add.w	r3, r7, #20
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7f9 fb06 	bl	80001e0 <strlen>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006bda:	f5a3 733e 	sub.w	r3, r3, #760	@ 0x2f8
 8006bde:	7819      	ldrb	r1, [r3, #0]
 8006be0:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006be4:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 8006be8:	5499      	strb	r1, [r3, r2]
        output_buffer[strlen(output_buffer)+1] = new_line_characters[1];
 8006bea:	f107 0314 	add.w	r3, r7, #20
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7f9 faf6 	bl	80001e0 <strlen>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8006bfc:	f5a2 723e 	sub.w	r2, r2, #760	@ 0x2f8
 8006c00:	7851      	ldrb	r1, [r2, #1]
 8006c02:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8006c06:	f5a2 723d 	sub.w	r2, r2, #756	@ 0x2f4
 8006c0a:	54d1      	strb	r1, [r2, r3]
        //lint --e{534} The return value is not used hence not checked*/
        pal_logger_write(&logger_console, (const uint8_t *)output_buffer, strlen(output_buffer) + 2);
 8006c0c:	f107 0314 	add.w	r3, r7, #20
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7f9 fae5 	bl	80001e0 <strlen>
 8006c16:	4603      	mov	r3, r0
 8006c18:	1c9a      	adds	r2, r3, #2
 8006c1a:	f107 0314 	add.w	r3, r7, #20
 8006c1e:	4619      	mov	r1, r3
 8006c20:	480f      	ldr	r0, [pc, #60]	@ (8006c60 <optiga_lib_print_array_hex_format+0x198>)
 8006c22:	f000 fa7f 	bl	8007124 <pal_logger_write>
    for (index = 0; index < length; index+=buffer_window)
 8006c26:	f897 3303 	ldrb.w	r3, [r7, #771]	@ 0x303
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	f8b7 3306 	ldrh.w	r3, [r7, #774]	@ 0x306
 8006c30:	4413      	add	r3, r2
 8006c32:	f8a7 3306 	strh.w	r3, [r7, #774]	@ 0x306
 8006c36:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8006c3a:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 8006c3e:	f8b7 2306 	ldrh.w	r2, [r7, #774]	@ 0x306
 8006c42:	881b      	ldrh	r3, [r3, #0]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	f4ff af79 	bcc.w	8006b3c <optiga_lib_print_array_hex_format+0x74>
 8006c4a:	e000      	b.n	8006c4e <optiga_lib_print_array_hex_format+0x186>
        return;
 8006c4c:	bf00      	nop
    }
}
 8006c4e:	f507 7742 	add.w	r7, r7, #776	@ 0x308
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	08010ee4 	.word	0x08010ee4
 8006c5c:	08010f10 	.word	0x08010f10
 8006c60:	20004080 	.word	0x20004080

08006c64 <optiga_util_generic_event_handler>:



_STATIC_H void optiga_util_generic_event_handler(void * me,
                                                 optiga_lib_status_t event)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	807b      	strh	r3, [r7, #2]
    optiga_util_t * p_optiga_util = (optiga_util_t *)me;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	60fb      	str	r3, [r7, #12]

    p_optiga_util->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	841a      	strh	r2, [r3, #32]
    p_optiga_util->handler(p_optiga_util->caller_context, event);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	69db      	ldr	r3, [r3, #28]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	6992      	ldr	r2, [r2, #24]
 8006c82:	8879      	ldrh	r1, [r7, #2]
 8006c84:	4610      	mov	r0, r2
 8006c86:	4798      	blx	r3
}
 8006c88:	bf00      	nop
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <optiga_util_reset_protection_level>:

_STATIC_H void optiga_util_reset_protection_level(optiga_util_t * me)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d004      	beq.n	8006ca8 <optiga_util_reset_protection_level+0x18>
#endif
    {
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f804 	bl	8006cb0 <optiga_util_set_comms_params>
    }
}
 8006ca8:	bf00      	nop
 8006caa:	3708      	adds	r7, #8
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <optiga_util_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_util_set_comms_params(optiga_util_t * me,
                                  uint8_t parameter_type,
                                  uint8_t value)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	460b      	mov	r3, r1
 8006cba:	70fb      	strb	r3, [r7, #3]
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 8006cc0:	78fb      	ldrb	r3, [r7, #3]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d002      	beq.n	8006ccc <optiga_util_set_comms_params+0x1c>
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d005      	beq.n	8006cd6 <optiga_util_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 8006cca:	e009      	b.n	8006ce0 <optiga_util_set_comms_params+0x30>
            me->protection_level = value;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	78ba      	ldrb	r2, [r7, #2]
 8006cd0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            break;
 8006cd4:	e004      	b.n	8006ce0 <optiga_util_set_comms_params+0x30>
            me->protocol_version = value;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	78ba      	ldrb	r2, [r7, #2]
 8006cda:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            break;
 8006cde:	bf00      	nop
        }
    }
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <optiga_util_create>:
#endif

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	73fb      	strb	r3, [r7, #15]
    optiga_util_t * me = NULL;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d02b      	beq.n	8006d5c <optiga_util_create+0x70>
        {
            break;
        }
#endif
        me = (optiga_util_t *)pal_os_calloc(1, sizeof(optiga_util_t));
 8006d04:	2124      	movs	r1, #36	@ 0x24
 8006d06:	2001      	movs	r0, #1
 8006d08:	f000 fbdc 	bl	80074c4 <pal_os_calloc>
 8006d0c:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d025      	beq.n	8006d60 <optiga_util_create+0x74>
        {
            break;
        }

        me->handler = handler;
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	61da      	str	r2, [r3, #28]
        me->caller_context = caller_context;
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	619a      	str	r2, [r3, #24]
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	2200      	movs	r2, #0
 8006d24:	841a      	strh	r2, [r3, #32]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	490c      	ldr	r1, [pc, #48]	@ (8006d6c <optiga_util_create+0x80>)
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7fe fdf1 	bl	8005924 <optiga_cmd_create>
 8006d42:	4602      	mov	r2, r0
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	615a      	str	r2, [r3, #20]
        if (NULL == me->my_cmd)
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	695b      	ldr	r3, [r3, #20]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d108      	bne.n	8006d62 <optiga_util_create+0x76>
        {
            pal_os_free(me);
 8006d50:	6978      	ldr	r0, [r7, #20]
 8006d52:	f000 fbc5 	bl	80074e0 <pal_os_free>
            me = NULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]
 8006d5a:	e002      	b.n	8006d62 <optiga_util_create+0x76>
            break;
 8006d5c:	bf00      	nop
 8006d5e:	e000      	b.n	8006d62 <optiga_util_create+0x76>
            break;
 8006d60:	bf00      	nop
        }
    } while (FALSE);

    return (me);
 8006d62:	697b      	ldr	r3, [r7, #20]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	08006c65 	.word	0x08006c65

08006d70 <optiga_util_open_application>:
    return (return_value);
}

optiga_lib_status_t optiga_util_open_application(optiga_util_t * me,
                                                 bool_t perform_restore)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8006d7c:	f240 3302 	movw	r3, #770	@ 0x302
 8006d80:	81fb      	strh	r3, [r7, #14]

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
 8006d82:	4a2b      	ldr	r2, [pc, #172]	@ (8006e30 <optiga_util_open_application+0xc0>)
 8006d84:	492b      	ldr	r1, [pc, #172]	@ (8006e34 <optiga_util_open_application+0xc4>)
 8006d86:	482c      	ldr	r0, [pc, #176]	@ (8006e38 <optiga_util_open_application+0xc8>)
 8006d88:	f7ff fe3c 	bl	8006a04 <optiga_lib_print_message>
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <optiga_util_open_application+0x2a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	695b      	ldr	r3, [r3, #20]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d103      	bne.n	8006da2 <optiga_util_open_application+0x32>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8006d9a:	f240 3303 	movw	r3, #771	@ 0x303
 8006d9e:	81fb      	strh	r3, [r7, #14]
            break;
 8006da0:	e03d      	b.n	8006e1e <optiga_util_open_application+0xae>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	8c1b      	ldrh	r3, [r3, #32]
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d103      	bne.n	8006db2 <optiga_util_open_application+0x42>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8006daa:	f240 3305 	movw	r3, #773	@ 0x305
 8006dae:	81fb      	strh	r3, [r7, #14]
            break;
 8006db0:	e035      	b.n	8006e1e <optiga_util_open_application+0xae>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	841a      	strh	r2, [r3, #32]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6958      	ldr	r0, [r3, #20]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	f7fd fd91 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6958      	ldr	r0, [r3, #20]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	f7fd fd88 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
 8006ddc:	78fb      	ldrb	r3, [r7, #3]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d107      	bne.n	8006df2 <optiga_util_open_application+0x82>
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	2202      	movs	r2, #2
 8006de8:	2133      	movs	r1, #51	@ 0x33
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fd fd7e 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
 8006df0:	e006      	b.n	8006e00 <optiga_util_open_application+0x90>
        }
        else
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	2202      	movs	r2, #2
 8006df8:	2111      	movs	r1, #17
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7fd fd76 	bl	80048ec <optiga_cmd_set_shielded_connection_option>
        }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

        return_value = optiga_cmd_open_application(me->my_cmd, perform_restore, NULL);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	78f9      	ldrb	r1, [r7, #3]
 8006e06:	2200      	movs	r2, #0
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7fe ffa3 	bl	8005d54 <optiga_cmd_open_application>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	81fb      	strh	r3, [r7, #14]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8006e12:	89fb      	ldrh	r3, [r7, #14]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d002      	beq.n	8006e1e <optiga_util_open_application+0xae>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff ff36 	bl	8006c90 <optiga_util_reset_protection_level>

    return (return_value);
 8006e24:	89fb      	ldrh	r3, [r7, #14]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	08010f1c 	.word	0x08010f1c
 8006e34:	08010f24 	.word	0x08010f24
 8006e38:	08011014 	.word	0x08011014

08006e3c <pal_init>:

#include "optiga/pal/pal.h"


pal_status_t pal_init(void)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <pal_crypt_tls_prf_sha256>:

void pal_crypt_tls_prf_sha256(const uint8_t* secret, uint16_t secret_length,
                               const uint8_t* label, uint16_t label_length,
                               const uint8_t* seed, uint16_t seed_length,
                               uint8_t* derived_key, uint16_t* derived_key_length)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	607a      	str	r2, [r7, #4]
 8006e56:	461a      	mov	r2, r3
 8006e58:	460b      	mov	r3, r1
 8006e5a:	817b      	strh	r3, [r7, #10]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	813b      	strh	r3, [r7, #8]
    if (derived_key && derived_key_length)
 8006e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d012      	beq.n	8006e8c <pal_crypt_tls_prf_sha256+0x40>
 8006e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00f      	beq.n	8006e8c <pal_crypt_tls_prf_sha256+0x40>
    {
        for (uint16_t i = 0; i < *derived_key_length; i++)
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	82fb      	strh	r3, [r7, #22]
 8006e70:	e007      	b.n	8006e82 <pal_crypt_tls_prf_sha256+0x36>
        {
            derived_key[i] = 0x00;  // Dummy output
 8006e72:	8afb      	ldrh	r3, [r7, #22]
 8006e74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e76:	4413      	add	r3, r2
 8006e78:	2200      	movs	r2, #0
 8006e7a:	701a      	strb	r2, [r3, #0]
        for (uint16_t i = 0; i < *derived_key_length; i++)
 8006e7c:	8afb      	ldrh	r3, [r7, #22]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	82fb      	strh	r3, [r7, #22]
 8006e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	8afa      	ldrh	r2, [r7, #22]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d3f2      	bcc.n	8006e72 <pal_crypt_tls_prf_sha256+0x26>
        }
    }
}
 8006e8c:	bf00      	nop
 8006e8e:	371c      	adds	r7, #28
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <pal_crypt_encrypt_aes128_ccm>:

int pal_crypt_encrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  uint8_t* output, uint8_t* tag, uint16_t tag_length)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b087      	sub	sp, #28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	603b      	str	r3, [r7, #0]
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	82fb      	strh	r3, [r7, #22]
 8006eac:	e00a      	b.n	8006ec4 <pal_crypt_encrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real encryption
 8006eae:	8afb      	ldrh	r3, [r7, #22]
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	441a      	add	r2, r3
 8006eb4:	8afb      	ldrh	r3, [r7, #22]
 8006eb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eb8:	440b      	add	r3, r1
 8006eba:	7812      	ldrb	r2, [r2, #0]
 8006ebc:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 8006ebe:	8afb      	ldrh	r3, [r7, #22]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	82fb      	strh	r3, [r7, #22]
 8006ec4:	8afa      	ldrh	r2, [r7, #22]
 8006ec6:	8c3b      	ldrh	r3, [r7, #32]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d3f0      	bcc.n	8006eae <pal_crypt_encrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	371c      	adds	r7, #28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <pal_crypt_decrypt_aes128_ccm>:
int pal_crypt_decrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  const uint8_t* tag, uint16_t tag_length,
                                  uint8_t* output)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b087      	sub	sp, #28
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	60f8      	str	r0, [r7, #12]
 8006ee2:	60b9      	str	r1, [r7, #8]
 8006ee4:	603b      	str	r3, [r7, #0]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 8006eea:	2300      	movs	r3, #0
 8006eec:	82fb      	strh	r3, [r7, #22]
 8006eee:	e00a      	b.n	8006f06 <pal_crypt_decrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real decryption
 8006ef0:	8afb      	ldrh	r3, [r7, #22]
 8006ef2:	683a      	ldr	r2, [r7, #0]
 8006ef4:	441a      	add	r2, r3
 8006ef6:	8afb      	ldrh	r3, [r7, #22]
 8006ef8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006efa:	440b      	add	r3, r1
 8006efc:	7812      	ldrb	r2, [r2, #0]
 8006efe:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 8006f00:	8afb      	ldrh	r3, [r7, #22]
 8006f02:	3301      	adds	r3, #1
 8006f04:	82fb      	strh	r3, [r7, #22]
 8006f06:	8afa      	ldrh	r2, [r7, #22]
 8006f08:	8c3b      	ldrh	r3, [r7, #32]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d3f0      	bcc.n	8006ef0 <pal_crypt_decrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	371c      	adds	r7, #28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <pal_gpio_set_high>:
#include "stm32f4xx_hal.h" // <-- change based on your STM32 series



void pal_gpio_set_high(const pal_gpio_t * p_gpio_context)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	4619      	mov	r1, r3
 8006f30:	f002 fb7e 	bl	8009630 <HAL_GPIO_WritePin>
                      GPIO_PIN_SET);
}
 8006f34:	bf00      	nop
 8006f36:	3708      	adds	r7, #8
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <pal_gpio_set_low>:

void pal_gpio_set_low(const pal_gpio_t * p_gpio_context)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	4619      	mov	r1, r3
 8006f50:	f002 fb6e 	bl	8009630 <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 8006f54:	bf00      	nop
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <pal_i2c_acquire>:

static volatile uint32_t g_entry_count = 0;
static pal_i2c_t * gp_pal_i2c_current_ctx;

static pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    if (0 == g_entry_count)
 8006f64:	4b08      	ldr	r3, [pc, #32]	@ (8006f88 <pal_i2c_acquire+0x2c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d106      	bne.n	8006f7a <pal_i2c_acquire+0x1e>
    {
        g_entry_count++;
 8006f6c:	4b06      	ldr	r3, [pc, #24]	@ (8006f88 <pal_i2c_acquire+0x2c>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3301      	adds	r3, #1
 8006f72:	4a05      	ldr	r2, [pc, #20]	@ (8006f88 <pal_i2c_acquire+0x2c>)
 8006f74:	6013      	str	r3, [r2, #0]
        return PAL_STATUS_SUCCESS;
 8006f76:	2300      	movs	r3, #0
 8006f78:	e000      	b.n	8006f7c <pal_i2c_acquire+0x20>
    }
    return PAL_STATUS_FAILURE;
 8006f7a:	2301      	movs	r3, #1
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	20004088 	.word	0x20004088

08006f8c <pal_i2c_release>:

static void pal_i2c_release(const void * p_i2c_context)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    g_entry_count = 0;
 8006f94:	4b04      	ldr	r3, [pc, #16]	@ (8006fa8 <pal_i2c_release+0x1c>)
 8006f96:	2200      	movs	r2, #0
 8006f98:	601a      	str	r2, [r3, #0]
}
 8006f9a:	bf00      	nop
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	20004088 	.word	0x20004088

08006fac <invoke_upper_layer_callback>:

static void invoke_upper_layer_callback(const pal_i2c_t * p_pal_i2c_ctx, optiga_lib_status_t event)
{
 8006fac:	b590      	push	{r4, r7, lr}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	807b      	strh	r3, [r7, #2]
    if (p_pal_i2c_ctx->upper_layer_event_handler != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d008      	beq.n	8006fd2 <invoke_upper_layer_callback+0x26>
    {
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	461c      	mov	r4, r3
            p_pal_i2c_ctx->p_upper_layer_ctx, event);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 8006fca:	887a      	ldrh	r2, [r7, #2]
 8006fcc:	4611      	mov	r1, r2
 8006fce:	4618      	mov	r0, r3
 8006fd0:	47a0      	blx	r4
    }
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7ff ffd8 	bl	8006f8c <pal_i2c_release>
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd90      	pop	{r4, r7, pc}

08006fe4 <pal_i2c_init>:

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
    // Typically handled by MX or HAL init elsewhere
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr

08006ffa <pal_i2c_deinit>:

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8007002:	2300      	movs	r3, #0
}
 8007004:	4618      	mov	r0, r3
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <pal_i2c_write>:

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length) {
 8007010:	b580      	push	{r7, lr}
 8007012:	b088      	sub	sp, #32
 8007014:	af02      	add	r7, sp, #8
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	4613      	mov	r3, r2
 800701c:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 800701e:	2301      	movs	r3, #1
 8007020:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f7ff ff9a 	bl	8006f5c <pal_i2c_acquire>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d120      	bne.n	8007070 <pal_i2c_write+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 800702e:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <pal_i2c_write+0x78>)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 800703c:	005b      	lsls	r3, r3, #1
 800703e:	b299      	uxth	r1, r3
 8007040:	88fb      	ldrh	r3, [r7, #6]
 8007042:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007046:	9200      	str	r2, [sp, #0]
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	f002 fc89 	bl	8009960 <HAL_I2C_Master_Transmit>
 800704e:	4603      	mov	r3, r0
 8007050:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 8007052:	7d7b      	ldrb	r3, [r7, #21]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d106      	bne.n	8007066 <pal_i2c_write+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 8007058:	2100      	movs	r1, #0
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f7ff ffa6 	bl	8006fac <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 8007060:	2300      	movs	r3, #0
 8007062:	82fb      	strh	r3, [r7, #22]
 8007064:	e00a      	b.n	800707c <pal_i2c_write+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 8007066:	2101      	movs	r1, #1
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f7ff ff9f 	bl	8006fac <invoke_upper_layer_callback>
 800706e:	e005      	b.n	800707c <pal_i2c_write+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8007070:	2302      	movs	r3, #2
 8007072:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 8007074:	2102      	movs	r1, #2
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f7ff ff98 	bl	8006fac <invoke_upper_layer_callback>
    }

    return status;
 800707c:	8afb      	ldrh	r3, [r7, #22]
}
 800707e:	4618      	mov	r0, r3
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	2000408c 	.word	0x2000408c

0800708c <pal_i2c_read>:

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b088      	sub	sp, #32
 8007090:	af02      	add	r7, sp, #8
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	4613      	mov	r3, r2
 8007098:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 800709a:	2301      	movs	r3, #1
 800709c:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	f7ff ff5c 	bl	8006f5c <pal_i2c_acquire>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d120      	bne.n	80070ec <pal_i2c_read+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 80070aa:	4a16      	ldr	r2, [pc, #88]	@ (8007104 <pal_i2c_read+0x78>)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 80070b8:	005b      	lsls	r3, r3, #1
 80070ba:	b299      	uxth	r1, r3
 80070bc:	88fb      	ldrh	r3, [r7, #6]
 80070be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070c2:	9200      	str	r2, [sp, #0]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	f002 fd49 	bl	8009b5c <HAL_I2C_Master_Receive>
 80070ca:	4603      	mov	r3, r0
 80070cc:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 80070ce:	7d7b      	ldrb	r3, [r7, #21]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d106      	bne.n	80070e2 <pal_i2c_read+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 80070d4:	2100      	movs	r1, #0
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f7ff ff68 	bl	8006fac <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 80070dc:	2300      	movs	r3, #0
 80070de:	82fb      	strh	r3, [r7, #22]
 80070e0:	e00a      	b.n	80070f8 <pal_i2c_read+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 80070e2:	2101      	movs	r1, #1
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f7ff ff61 	bl	8006fac <invoke_upper_layer_callback>
 80070ea:	e005      	b.n	80070f8 <pal_i2c_read+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 80070ec:	2302      	movs	r3, #2
 80070ee:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 80070f0:	2102      	movs	r1, #2
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f7ff ff5a 	bl	8006fac <invoke_upper_layer_callback>
    }

    return status;
 80070f8:	8afb      	ldrh	r3, [r7, #22]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	2000408c 	.word	0x2000408c

08007108 <pal_i2c_set_bitrate>:

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	460b      	mov	r3, r1
 8007112:	807b      	strh	r3, [r7, #2]
    // Not applicable for STM32 HAL — config is done via CubeMX
    (void)p_i2c_context;
    (void)bitrate;
    return PAL_STATUS_SUCCESS;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <pal_logger_write>:
    return return_status;
}


pal_status_t pal_logger_write(void * p_logger_context, const uint8_t * p_log_data, uint32_t log_data_length)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b086      	sub	sp, #24
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	60b9      	str	r1, [r7, #8]
 800712e:	607a      	str	r2, [r7, #4]

    int32_t return_status = PAL_STATUS_FAILURE;
 8007130:	2301      	movs	r3, #1
 8007132:	617b      	str	r3, [r7, #20]
    pal_logger_t * p_log_context = p_logger_context;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	613b      	str	r3, [r7, #16]

    do
    {
        HAL_UART_Transmit(&huart2, p_log_data, log_data_length, HAL_MAX_DELAY);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	b29a      	uxth	r2, r3
 800713c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007140:	68b9      	ldr	r1, [r7, #8]
 8007142:	4804      	ldr	r0, [pc, #16]	@ (8007154 <pal_logger_write+0x30>)
 8007144:	f006 f9dc 	bl	800d500 <HAL_UART_Transmit>
    } while(0);
    return ((pal_status_t)return_status);
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	b29b      	uxth	r3, r3
}
 800714c:	4618      	mov	r0, r3
 800714e:	3718      	adds	r7, #24
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}
 8007154:	20000678 	.word	0x20000678

08007158 <pal_os_datastore_write>:


pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	4603      	mov	r3, r0
 8007160:	6039      	str	r1, [r7, #0]
 8007162:	80fb      	strh	r3, [r7, #6]
 8007164:	4613      	mov	r3, r2
 8007166:	80bb      	strh	r3, [r7, #4]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8007168:	2301      	movs	r3, #1
 800716a:	81fb      	strh	r3, [r7, #14]
    uint8_t offset = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	737b      	strb	r3, [r7, #13]

    switch(datastore_id)
 8007170:	88fb      	ldrh	r3, [r7, #6]
 8007172:	2b33      	cmp	r3, #51	@ 0x33
 8007174:	d043      	beq.n	80071fe <pal_os_datastore_write+0xa6>
 8007176:	2b33      	cmp	r3, #51	@ 0x33
 8007178:	dc5e      	bgt.n	8007238 <pal_os_datastore_write+0xe0>
 800717a:	2b11      	cmp	r3, #17
 800717c:	d002      	beq.n	8007184 <pal_os_datastore_write+0x2c>
 800717e:	2b22      	cmp	r3, #34	@ 0x22
 8007180:	d020      	beq.n	80071c4 <pal_os_datastore_write+0x6c>
            return_status = PAL_STATUS_SUCCESS;
            break;
        }
        default:
        {
            break;
 8007182:	e059      	b.n	8007238 <pal_os_datastore_write+0xe0>
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8007184:	88bb      	ldrh	r3, [r7, #4]
 8007186:	2b40      	cmp	r3, #64	@ 0x40
 8007188:	d858      	bhi.n	800723c <pal_os_datastore_write+0xe4>
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 800718a:	88bb      	ldrh	r3, [r7, #4]
 800718c:	0a1b      	lsrs	r3, r3, #8
 800718e:	b299      	uxth	r1, r3
 8007190:	7b7b      	ldrb	r3, [r7, #13]
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	737a      	strb	r2, [r7, #13]
 8007196:	461a      	mov	r2, r3
 8007198:	b2c9      	uxtb	r1, r1
 800719a:	4b2b      	ldr	r3, [pc, #172]	@ (8007248 <pal_os_datastore_write+0xf0>)
 800719c:	5499      	strb	r1, [r3, r2]
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
 800719e:	7b7b      	ldrb	r3, [r7, #13]
 80071a0:	1c5a      	adds	r2, r3, #1
 80071a2:	737a      	strb	r2, [r7, #13]
 80071a4:	461a      	mov	r2, r3
 80071a6:	88bb      	ldrh	r3, [r7, #4]
 80071a8:	b2d9      	uxtb	r1, r3
 80071aa:	4b27      	ldr	r3, [pc, #156]	@ (8007248 <pal_os_datastore_write+0xf0>)
 80071ac:	5499      	strb	r1, [r3, r2]
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 80071ae:	7b7b      	ldrb	r3, [r7, #13]
 80071b0:	4a25      	ldr	r2, [pc, #148]	@ (8007248 <pal_os_datastore_write+0xf0>)
 80071b2:	4413      	add	r3, r2
 80071b4:	88ba      	ldrh	r2, [r7, #4]
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	4618      	mov	r0, r3
 80071ba:	f007 fc88 	bl	800eace <memcpy>
                return_status = PAL_STATUS_SUCCESS;
 80071be:	2300      	movs	r3, #0
 80071c0:	81fb      	strh	r3, [r7, #14]
            break;
 80071c2:	e03b      	b.n	800723c <pal_os_datastore_write+0xe4>
            data_store_manage_context_buffer[offset++] = (uint8_t)(length>>8);
 80071c4:	88bb      	ldrh	r3, [r7, #4]
 80071c6:	0a1b      	lsrs	r3, r3, #8
 80071c8:	b299      	uxth	r1, r3
 80071ca:	7b7b      	ldrb	r3, [r7, #13]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	737a      	strb	r2, [r7, #13]
 80071d0:	461a      	mov	r2, r3
 80071d2:	b2c9      	uxtb	r1, r1
 80071d4:	4b1d      	ldr	r3, [pc, #116]	@ (800724c <pal_os_datastore_write+0xf4>)
 80071d6:	5499      	strb	r1, [r3, r2]
            data_store_manage_context_buffer[offset++] = (uint8_t)(length);
 80071d8:	7b7b      	ldrb	r3, [r7, #13]
 80071da:	1c5a      	adds	r2, r3, #1
 80071dc:	737a      	strb	r2, [r7, #13]
 80071de:	461a      	mov	r2, r3
 80071e0:	88bb      	ldrh	r3, [r7, #4]
 80071e2:	b2d9      	uxtb	r1, r3
 80071e4:	4b19      	ldr	r3, [pc, #100]	@ (800724c <pal_os_datastore_write+0xf4>)
 80071e6:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_manage_context_buffer[offset],p_buffer,length);
 80071e8:	7b7b      	ldrb	r3, [r7, #13]
 80071ea:	4a18      	ldr	r2, [pc, #96]	@ (800724c <pal_os_datastore_write+0xf4>)
 80071ec:	4413      	add	r3, r2
 80071ee:	88ba      	ldrh	r2, [r7, #4]
 80071f0:	6839      	ldr	r1, [r7, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f007 fc6b 	bl	800eace <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 80071f8:	2300      	movs	r3, #0
 80071fa:	81fb      	strh	r3, [r7, #14]
            break;
 80071fc:	e01f      	b.n	800723e <pal_os_datastore_write+0xe6>
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 80071fe:	88bb      	ldrh	r3, [r7, #4]
 8007200:	0a1b      	lsrs	r3, r3, #8
 8007202:	b299      	uxth	r1, r3
 8007204:	7b7b      	ldrb	r3, [r7, #13]
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	737a      	strb	r2, [r7, #13]
 800720a:	461a      	mov	r2, r3
 800720c:	b2c9      	uxtb	r1, r1
 800720e:	4b10      	ldr	r3, [pc, #64]	@ (8007250 <pal_os_datastore_write+0xf8>)
 8007210:	5499      	strb	r1, [r3, r2]
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
 8007212:	7b7b      	ldrb	r3, [r7, #13]
 8007214:	1c5a      	adds	r2, r3, #1
 8007216:	737a      	strb	r2, [r7, #13]
 8007218:	461a      	mov	r2, r3
 800721a:	88bb      	ldrh	r3, [r7, #4]
 800721c:	b2d9      	uxtb	r1, r3
 800721e:	4b0c      	ldr	r3, [pc, #48]	@ (8007250 <pal_os_datastore_write+0xf8>)
 8007220:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 8007222:	7b7b      	ldrb	r3, [r7, #13]
 8007224:	4a0a      	ldr	r2, [pc, #40]	@ (8007250 <pal_os_datastore_write+0xf8>)
 8007226:	4413      	add	r3, r2
 8007228:	88ba      	ldrh	r2, [r7, #4]
 800722a:	6839      	ldr	r1, [r7, #0]
 800722c:	4618      	mov	r0, r3
 800722e:	f007 fc4e 	bl	800eace <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 8007232:	2300      	movs	r3, #0
 8007234:	81fb      	strh	r3, [r7, #14]
            break;
 8007236:	e002      	b.n	800723e <pal_os_datastore_write+0xe6>
            break;
 8007238:	bf00      	nop
 800723a:	e000      	b.n	800723e <pal_os_datastore_write+0xe6>
            break;
 800723c:	bf00      	nop
        }
    }
    return return_status;
 800723e:	89fb      	ldrh	r3, [r7, #14]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	2000050c 	.word	0x2000050c
 800724c:	20004090 	.word	0x20004090
 8007250:	200040d4 	.word	0x200040d4

08007254 <pal_os_datastore_read>:


pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	4603      	mov	r3, r0
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	81fb      	strh	r3, [r7, #14]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8007262:	2301      	movs	r3, #1
 8007264:	82fb      	strh	r3, [r7, #22]
    uint16_t data_length;
    uint8_t offset = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	757b      	strb	r3, [r7, #21]

    switch(datastore_id)
 800726a:	89fb      	ldrh	r3, [r7, #14]
 800726c:	2b33      	cmp	r3, #51	@ 0x33
 800726e:	d049      	beq.n	8007304 <pal_os_datastore_read+0xb0>
 8007270:	2b33      	cmp	r3, #51	@ 0x33
 8007272:	dc67      	bgt.n	8007344 <pal_os_datastore_read+0xf0>
 8007274:	2b11      	cmp	r3, #17
 8007276:	d002      	beq.n	800727e <pal_os_datastore_read+0x2a>
 8007278:	2b22      	cmp	r3, #34	@ 0x22
 800727a:	d023      	beq.n	80072c4 <pal_os_datastore_read+0x70>
 800727c:	e062      	b.n	8007344 <pal_os_datastore_read+0xf0>
            // This has to be enhanced by user only,
            // if the platform binding shared secret is stored in non-volatile 
            // memory with a specific location and not as a context segment 
            // else updating the share secret content is good enough.

            data_length = (uint16_t) (optiga_platform_binding_shared_secret[offset++] << 8);
 800727e:	7d7b      	ldrb	r3, [r7, #21]
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	757a      	strb	r2, [r7, #21]
 8007284:	461a      	mov	r2, r3
 8007286:	4b34      	ldr	r3, [pc, #208]	@ (8007358 <pal_os_datastore_read+0x104>)
 8007288:	5c9b      	ldrb	r3, [r3, r2]
 800728a:	021b      	lsls	r3, r3, #8
 800728c:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(optiga_platform_binding_shared_secret[offset++]);
 800728e:	7d7b      	ldrb	r3, [r7, #21]
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	757a      	strb	r2, [r7, #21]
 8007294:	461a      	mov	r2, r3
 8007296:	4b30      	ldr	r3, [pc, #192]	@ (8007358 <pal_os_datastore_read+0x104>)
 8007298:	5c9b      	ldrb	r3, [r3, r2]
 800729a:	461a      	mov	r2, r3
 800729c:	8a7b      	ldrh	r3, [r7, #18]
 800729e:	4313      	orrs	r3, r2
 80072a0:	827b      	strh	r3, [r7, #18]
            if (data_length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 80072a2:	8a7b      	ldrh	r3, [r7, #18]
 80072a4:	2b40      	cmp	r3, #64	@ 0x40
 80072a6:	d851      	bhi.n	800734c <pal_os_datastore_read+0xf8>
            {
                memcpy(p_buffer,&optiga_platform_binding_shared_secret[offset], data_length);
 80072a8:	7d7b      	ldrb	r3, [r7, #21]
 80072aa:	4a2b      	ldr	r2, [pc, #172]	@ (8007358 <pal_os_datastore_read+0x104>)
 80072ac:	4413      	add	r3, r2
 80072ae:	8a7a      	ldrh	r2, [r7, #18]
 80072b0:	4619      	mov	r1, r3
 80072b2:	68b8      	ldr	r0, [r7, #8]
 80072b4:	f007 fc0b 	bl	800eace <memcpy>
                *p_buffer_length = data_length;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	8a7a      	ldrh	r2, [r7, #18]
 80072bc:	801a      	strh	r2, [r3, #0]
                return_status = PAL_STATUS_SUCCESS;
 80072be:	2300      	movs	r3, #0
 80072c0:	82fb      	strh	r3, [r7, #22]
            }
            break;
 80072c2:	e043      	b.n	800734c <pal_os_datastore_read+0xf8>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if manage context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_manage_context_buffer[offset++] << 8);
 80072c4:	7d7b      	ldrb	r3, [r7, #21]
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	757a      	strb	r2, [r7, #21]
 80072ca:	461a      	mov	r2, r3
 80072cc:	4b23      	ldr	r3, [pc, #140]	@ (800735c <pal_os_datastore_read+0x108>)
 80072ce:	5c9b      	ldrb	r3, [r3, r2]
 80072d0:	021b      	lsls	r3, r3, #8
 80072d2:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_manage_context_buffer[offset++]);
 80072d4:	7d7b      	ldrb	r3, [r7, #21]
 80072d6:	1c5a      	adds	r2, r3, #1
 80072d8:	757a      	strb	r2, [r7, #21]
 80072da:	461a      	mov	r2, r3
 80072dc:	4b1f      	ldr	r3, [pc, #124]	@ (800735c <pal_os_datastore_read+0x108>)
 80072de:	5c9b      	ldrb	r3, [r3, r2]
 80072e0:	461a      	mov	r2, r3
 80072e2:	8a7b      	ldrh	r3, [r7, #18]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_manage_context_buffer[offset], data_length);
 80072e8:	7d7b      	ldrb	r3, [r7, #21]
 80072ea:	4a1c      	ldr	r2, [pc, #112]	@ (800735c <pal_os_datastore_read+0x108>)
 80072ec:	4413      	add	r3, r2
 80072ee:	8a7a      	ldrh	r2, [r7, #18]
 80072f0:	4619      	mov	r1, r3
 80072f2:	68b8      	ldr	r0, [r7, #8]
 80072f4:	f007 fbeb 	bl	800eace <memcpy>
            *p_buffer_length = data_length;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	8a7a      	ldrh	r2, [r7, #18]
 80072fc:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 80072fe:	2300      	movs	r3, #0
 8007300:	82fb      	strh	r3, [r7, #22]
            break;
 8007302:	e024      	b.n	800734e <pal_os_datastore_read+0xfa>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if application context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_app_context_buffer[offset++] << 8);
 8007304:	7d7b      	ldrb	r3, [r7, #21]
 8007306:	1c5a      	adds	r2, r3, #1
 8007308:	757a      	strb	r2, [r7, #21]
 800730a:	461a      	mov	r2, r3
 800730c:	4b14      	ldr	r3, [pc, #80]	@ (8007360 <pal_os_datastore_read+0x10c>)
 800730e:	5c9b      	ldrb	r3, [r3, r2]
 8007310:	021b      	lsls	r3, r3, #8
 8007312:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_app_context_buffer[offset++]);
 8007314:	7d7b      	ldrb	r3, [r7, #21]
 8007316:	1c5a      	adds	r2, r3, #1
 8007318:	757a      	strb	r2, [r7, #21]
 800731a:	461a      	mov	r2, r3
 800731c:	4b10      	ldr	r3, [pc, #64]	@ (8007360 <pal_os_datastore_read+0x10c>)
 800731e:	5c9b      	ldrb	r3, [r3, r2]
 8007320:	461a      	mov	r2, r3
 8007322:	8a7b      	ldrh	r3, [r7, #18]
 8007324:	4313      	orrs	r3, r2
 8007326:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_app_context_buffer[offset], data_length);
 8007328:	7d7b      	ldrb	r3, [r7, #21]
 800732a:	4a0d      	ldr	r2, [pc, #52]	@ (8007360 <pal_os_datastore_read+0x10c>)
 800732c:	4413      	add	r3, r2
 800732e:	8a7a      	ldrh	r2, [r7, #18]
 8007330:	4619      	mov	r1, r3
 8007332:	68b8      	ldr	r0, [r7, #8]
 8007334:	f007 fbcb 	bl	800eace <memcpy>
            *p_buffer_length = data_length;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	8a7a      	ldrh	r2, [r7, #18]
 800733c:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 800733e:	2300      	movs	r3, #0
 8007340:	82fb      	strh	r3, [r7, #22]
            break;
 8007342:	e004      	b.n	800734e <pal_os_datastore_read+0xfa>
        }
        default:
        {
            *p_buffer_length = 0;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	801a      	strh	r2, [r3, #0]
            break;
 800734a:	e000      	b.n	800734e <pal_os_datastore_read+0xfa>
            break;
 800734c:	bf00      	nop
        }
    }

    return return_status;
 800734e:	8afb      	ldrh	r3, [r7, #22]
}
 8007350:	4618      	mov	r0, r3
 8007352:	3718      	adds	r7, #24
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}
 8007358:	2000050c 	.word	0x2000050c
 800735c:	20004090 	.word	0x20004090
 8007360:	200040d4 	.word	0x200040d4

08007364 <pal_os_event_start>:
static pal_os_event_t pal_os_event_0 = {0};
static uint32_t timer_expiry = 0;
static uint8_t timer_running = 0;

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
    if (0 == p_pal_os_event->is_event_triggered)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	7a1b      	ldrb	r3, [r3, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d109      	bne.n	800738c <pal_os_event_start+0x28>
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2201      	movs	r2, #1
 800737c:	721a      	strb	r2, [r3, #8]
        pal_os_event_register_callback_oneshot(p_pal_os_event,callback,callback_args,1000);
 800737e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	68b9      	ldr	r1, [r7, #8]
 8007386:	68f8      	ldr	r0, [r7, #12]
 8007388:	f000 f82a 	bl	80073e0 <pal_os_event_register_callback_oneshot>
    }
}
 800738c:	bf00      	nop
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <pal_os_event_stop>:

void pal_os_event_stop(pal_os_event_t * p_pal_os_event)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
    p_pal_os_event->is_event_triggered = 0;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	721a      	strb	r2, [r3, #8]
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <pal_os_event_create>:

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
    if (( NULL != callback )&&( NULL != callback_args ))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d007      	beq.n	80073d0 <pal_os_event_create+0x20>
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <pal_os_event_create+0x20>
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	6879      	ldr	r1, [r7, #4]
 80073ca:	4804      	ldr	r0, [pc, #16]	@ (80073dc <pal_os_event_create+0x2c>)
 80073cc:	f7ff ffca 	bl	8007364 <pal_os_event_start>
    }
    return (&pal_os_event_0);
 80073d0:	4b02      	ldr	r3, [pc, #8]	@ (80073dc <pal_os_event_create+0x2c>)
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3708      	adds	r7, #8
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	200040e0 	.word	0x200040e0

080073e0 <pal_os_event_register_callback_oneshot>:

void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                            register_callback callback,
                                            void* callback_args,
                                            uint32_t time_us)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
 80073ec:	603b      	str	r3, [r7, #0]
    // Convert microseconds to milliseconds
    uint32_t time_ms = time_us / 1000;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007428 <pal_os_event_register_callback_oneshot+0x48>)
 80073f2:	fba2 2303 	umull	r2, r3, r2, r3
 80073f6:	099b      	lsrs	r3, r3, #6
 80073f8:	617b      	str	r3, [r7, #20]

    p_pal_os_event->callback_registered = callback;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	615a      	str	r2, [r3, #20]
    p_pal_os_event->callback_ctx = callback_args;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	601a      	str	r2, [r3, #0]

    timer_expiry = HAL_GetTick() + time_ms;
 8007406:	f001 f89d 	bl	8008544 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	4413      	add	r3, r2
 8007410:	4a06      	ldr	r2, [pc, #24]	@ (800742c <pal_os_event_register_callback_oneshot+0x4c>)
 8007412:	6013      	str	r3, [r2, #0]
    timer_running = 1;
 8007414:	4b06      	ldr	r3, [pc, #24]	@ (8007430 <pal_os_event_register_callback_oneshot+0x50>)
 8007416:	2201      	movs	r2, #1
 8007418:	701a      	strb	r2, [r3, #0]

    // Start TIM2 interrupt if not already started
    HAL_TIM_Base_Start_IT(&htim2);
 800741a:	4806      	ldr	r0, [pc, #24]	@ (8007434 <pal_os_event_register_callback_oneshot+0x54>)
 800741c:	f005 fc3c 	bl	800cc98 <HAL_TIM_Base_Start_IT>
}
 8007420:	bf00      	nop
 8007422:	3718      	adds	r7, #24
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	10624dd3 	.word	0x10624dd3
 800742c:	200040f8 	.word	0x200040f8
 8007430:	200040fc 	.word	0x200040fc
 8007434:	20000630 	.word	0x20000630

08007438 <pal_os_event_trigger_registered_callback>:

void pal_os_event_trigger_registered_callback(void)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
    if (pal_os_event_0.callback_registered)
 800743e:	4b0d      	ldr	r3, [pc, #52]	@ (8007474 <pal_os_event_trigger_registered_callback+0x3c>)
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d011      	beq.n	800746a <pal_os_event_trigger_registered_callback+0x32>
    {
        register_callback cb = pal_os_event_0.callback_registered;
 8007446:	4b0b      	ldr	r3, [pc, #44]	@ (8007474 <pal_os_event_trigger_registered_callback+0x3c>)
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	607b      	str	r3, [r7, #4]
        void* ctx = pal_os_event_0.callback_ctx;
 800744c:	4b09      	ldr	r3, [pc, #36]	@ (8007474 <pal_os_event_trigger_registered_callback+0x3c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	603b      	str	r3, [r7, #0]

        // Clear timer and reset state
        pal_os_event_0.callback_registered = NULL;
 8007452:	4b08      	ldr	r3, [pc, #32]	@ (8007474 <pal_os_event_trigger_registered_callback+0x3c>)
 8007454:	2200      	movs	r2, #0
 8007456:	615a      	str	r2, [r3, #20]
        pal_os_event_0.callback_ctx = NULL;
 8007458:	4b06      	ldr	r3, [pc, #24]	@ (8007474 <pal_os_event_trigger_registered_callback+0x3c>)
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]
        timer_running = 0;
 800745e:	4b06      	ldr	r3, [pc, #24]	@ (8007478 <pal_os_event_trigger_registered_callback+0x40>)
 8007460:	2200      	movs	r2, #0
 8007462:	701a      	strb	r2, [r3, #0]

        cb(ctx);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6838      	ldr	r0, [r7, #0]
 8007468:	4798      	blx	r3
    }
}
 800746a:	bf00      	nop
 800746c:	3708      	adds	r7, #8
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	200040e0 	.word	0x200040e0
 8007478:	200040fc 	.word	0x200040fc

0800747c <pal_os_event_timer_tick>:

// This function should be called periodically from TIM2 ISR
void pal_os_event_timer_tick(void)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	af00      	add	r7, sp, #0
    if (timer_running && (HAL_GetTick() >= timer_expiry))
 8007480:	4b07      	ldr	r3, [pc, #28]	@ (80074a0 <pal_os_event_timer_tick+0x24>)
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d008      	beq.n	800749a <pal_os_event_timer_tick+0x1e>
 8007488:	f001 f85c 	bl	8008544 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	4b05      	ldr	r3, [pc, #20]	@ (80074a4 <pal_os_event_timer_tick+0x28>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	429a      	cmp	r2, r3
 8007494:	d301      	bcc.n	800749a <pal_os_event_timer_tick+0x1e>
    {
        pal_os_event_trigger_registered_callback();
 8007496:	f7ff ffcf 	bl	8007438 <pal_os_event_trigger_registered_callback>
    }
}
 800749a:	bf00      	nop
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	200040fc 	.word	0x200040fc
 80074a4:	200040f8 	.word	0x200040f8

080074a8 <pal_os_lock_enter_critical_section>:
        p_lock->lock--;
    }
}

void pal_os_lock_enter_critical_section()
{
 80074a8:	b480      	push	{r7}
 80074aa:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section entry
}
 80074ac:	bf00      	nop
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <pal_os_lock_exit_critical_section>:

void pal_os_lock_exit_critical_section()
{
 80074b6:	b480      	push	{r7}
 80074b8:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section exit
}
 80074ba:	bf00      	nop
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <pal_os_calloc>:
{
    return malloc(block_size);
}

void * pal_os_calloc(uint32_t number_of_blocks , uint32_t block_size)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
    return calloc(number_of_blocks, block_size);
 80074ce:	6839      	ldr	r1, [r7, #0]
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f007 f873 	bl	800e5bc <calloc>
 80074d6:	4603      	mov	r3, r0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3708      	adds	r7, #8
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <pal_os_free>:

void pal_os_free(void * block)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
    free(block);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f007 f883 	bl	800e5f4 <free>
}
 80074ee:	bf00      	nop
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <pal_os_memcpy>:

void pal_os_memcpy(void * p_destination, const void * p_source, uint32_t size)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	60f8      	str	r0, [r7, #12]
 80074fe:	60b9      	str	r1, [r7, #8]
 8007500:	607a      	str	r2, [r7, #4]
    memcpy(p_destination, p_source, size);
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f007 fae1 	bl	800eace <memcpy>
}
 800750c:	bf00      	nop
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <pal_os_memset>:

void pal_os_memset(void * p_buffer, uint32_t value, uint32_t size)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
    // Since memset takes int for value and sets byte-wise, cast to unsigned char
    memset(p_buffer, (unsigned char)value, size);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	4619      	mov	r1, r3
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f007 fa8a 	bl	800ea42 <memset>
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <pal_os_timer_get_time_in_milliseconds>:
#include "optiga/pal/pal_os_timer.h"
#include "stm32f4xx_hal.h"

// Uses HAL_GetTick() (1ms resolution based on SysTick)
uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // SysTick provides time since HAL_Init()
 800753a:	f001 f803 	bl	8008544 <HAL_GetTick>
 800753e:	4603      	mov	r3, r0
}
 8007540:	4618      	mov	r0, r3
 8007542:	bd80      	pop	{r7, pc}

08007544 <pal_os_timer_get_time_in_microseconds>:
{
    HAL_Delay(milliseconds);  // Blocking delay
}

uint32_t pal_os_timer_get_time_in_microseconds(void)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	af00      	add	r7, sp, #0
    // HAL tick is in ms, convert to µs (multiply by 1000)
    return ((uint64_t)HAL_GetTick()) * 1000;
 8007548:	f000 fffc 	bl	8008544 <HAL_GetTick>
 800754c:	4603      	mov	r3, r0
 800754e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007552:	fb02 f303 	mul.w	r3, r2, r3
}
 8007556:	4618      	mov	r0, r3
 8007558:	bd80      	pop	{r7, pc}
	...

0800755c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007562:	2300      	movs	r3, #0
 8007564:	607b      	str	r3, [r7, #4]
 8007566:	4b10      	ldr	r3, [pc, #64]	@ (80075a8 <HAL_MspInit+0x4c>)
 8007568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800756a:	4a0f      	ldr	r2, [pc, #60]	@ (80075a8 <HAL_MspInit+0x4c>)
 800756c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007570:	6453      	str	r3, [r2, #68]	@ 0x44
 8007572:	4b0d      	ldr	r3, [pc, #52]	@ (80075a8 <HAL_MspInit+0x4c>)
 8007574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800757a:	607b      	str	r3, [r7, #4]
 800757c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800757e:	2300      	movs	r3, #0
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	4b09      	ldr	r3, [pc, #36]	@ (80075a8 <HAL_MspInit+0x4c>)
 8007584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007586:	4a08      	ldr	r2, [pc, #32]	@ (80075a8 <HAL_MspInit+0x4c>)
 8007588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800758c:	6413      	str	r3, [r2, #64]	@ 0x40
 800758e:	4b06      	ldr	r3, [pc, #24]	@ (80075a8 <HAL_MspInit+0x4c>)
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	40023800 	.word	0x40023800

080075ac <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a0b      	ldr	r2, [pc, #44]	@ (80075e8 <HAL_CRC_MspInit+0x3c>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d10d      	bne.n	80075da <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
 80075c2:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <HAL_CRC_MspInit+0x40>)
 80075c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c6:	4a09      	ldr	r2, [pc, #36]	@ (80075ec <HAL_CRC_MspInit+0x40>)
 80075c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80075cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80075ce:	4b07      	ldr	r3, [pc, #28]	@ (80075ec <HAL_CRC_MspInit+0x40>)
 80075d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075d6:	60fb      	str	r3, [r7, #12]
 80075d8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 80075da:	bf00      	nop
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	40023000 	.word	0x40023000
 80075ec:	40023800 	.word	0x40023800

080075f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	@ 0x28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075f8:	f107 0314 	add.w	r3, r7, #20
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	605a      	str	r2, [r3, #4]
 8007602:	609a      	str	r2, [r3, #8]
 8007604:	60da      	str	r2, [r3, #12]
 8007606:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a1d      	ldr	r2, [pc, #116]	@ (8007684 <HAL_I2C_MspInit+0x94>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d134      	bne.n	800767c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007612:	2300      	movs	r3, #0
 8007614:	613b      	str	r3, [r7, #16]
 8007616:	4b1c      	ldr	r3, [pc, #112]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 8007618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800761a:	4a1b      	ldr	r2, [pc, #108]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 800761c:	f043 0302 	orr.w	r3, r3, #2
 8007620:	6313      	str	r3, [r2, #48]	@ 0x30
 8007622:	4b19      	ldr	r3, [pc, #100]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 8007624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007626:	f003 0302 	and.w	r3, r3, #2
 800762a:	613b      	str	r3, [r7, #16]
 800762c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800762e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007634:	2312      	movs	r3, #18
 8007636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007638:	2300      	movs	r3, #0
 800763a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800763c:	2303      	movs	r3, #3
 800763e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007640:	2304      	movs	r3, #4
 8007642:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007644:	f107 0314 	add.w	r3, r7, #20
 8007648:	4619      	mov	r1, r3
 800764a:	4810      	ldr	r0, [pc, #64]	@ (800768c <HAL_I2C_MspInit+0x9c>)
 800764c:	f001 fe54 	bl	80092f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007650:	2300      	movs	r3, #0
 8007652:	60fb      	str	r3, [r7, #12]
 8007654:	4b0c      	ldr	r3, [pc, #48]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 8007656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007658:	4a0b      	ldr	r2, [pc, #44]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 800765a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800765e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007660:	4b09      	ldr	r3, [pc, #36]	@ (8007688 <HAL_I2C_MspInit+0x98>)
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007668:	60fb      	str	r3, [r7, #12]
 800766a:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800766c:	2200      	movs	r2, #0
 800766e:	2100      	movs	r1, #0
 8007670:	2020      	movs	r0, #32
 8007672:	f001 f872 	bl	800875a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8007676:	2020      	movs	r0, #32
 8007678:	f001 f88b 	bl	8008792 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800767c:	bf00      	nop
 800767e:	3728      	adds	r7, #40	@ 0x28
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40005400 	.word	0x40005400
 8007688:	40023800 	.word	0x40023800
 800768c:	40020400 	.word	0x40020400

08007690 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a0:	d115      	bne.n	80076ce <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80076a2:	2300      	movs	r3, #0
 80076a4:	60fb      	str	r3, [r7, #12]
 80076a6:	4b0c      	ldr	r3, [pc, #48]	@ (80076d8 <HAL_TIM_Base_MspInit+0x48>)
 80076a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076aa:	4a0b      	ldr	r2, [pc, #44]	@ (80076d8 <HAL_TIM_Base_MspInit+0x48>)
 80076ac:	f043 0301 	orr.w	r3, r3, #1
 80076b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80076b2:	4b09      	ldr	r3, [pc, #36]	@ (80076d8 <HAL_TIM_Base_MspInit+0x48>)
 80076b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80076be:	2200      	movs	r2, #0
 80076c0:	2100      	movs	r1, #0
 80076c2:	201c      	movs	r0, #28
 80076c4:	f001 f849 	bl	800875a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80076c8:	201c      	movs	r0, #28
 80076ca:	f001 f862 	bl	8008792 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80076ce:	bf00      	nop
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	40023800 	.word	0x40023800

080076dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	@ 0x28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076e4:	f107 0314 	add.w	r3, r7, #20
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]
 80076ec:	605a      	str	r2, [r3, #4]
 80076ee:	609a      	str	r2, [r3, #8]
 80076f0:	60da      	str	r2, [r3, #12]
 80076f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007770 <HAL_UART_MspInit+0x94>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d133      	bne.n	8007766 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80076fe:	2300      	movs	r3, #0
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	4b1c      	ldr	r3, [pc, #112]	@ (8007774 <HAL_UART_MspInit+0x98>)
 8007704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007706:	4a1b      	ldr	r2, [pc, #108]	@ (8007774 <HAL_UART_MspInit+0x98>)
 8007708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800770c:	6413      	str	r3, [r2, #64]	@ 0x40
 800770e:	4b19      	ldr	r3, [pc, #100]	@ (8007774 <HAL_UART_MspInit+0x98>)
 8007710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007716:	613b      	str	r3, [r7, #16]
 8007718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800771a:	2300      	movs	r3, #0
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	4b15      	ldr	r3, [pc, #84]	@ (8007774 <HAL_UART_MspInit+0x98>)
 8007720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007722:	4a14      	ldr	r2, [pc, #80]	@ (8007774 <HAL_UART_MspInit+0x98>)
 8007724:	f043 0301 	orr.w	r3, r3, #1
 8007728:	6313      	str	r3, [r2, #48]	@ 0x30
 800772a:	4b12      	ldr	r3, [pc, #72]	@ (8007774 <HAL_UART_MspInit+0x98>)
 800772c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007736:	230c      	movs	r3, #12
 8007738:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800773a:	2302      	movs	r3, #2
 800773c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800773e:	2300      	movs	r3, #0
 8007740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007742:	2300      	movs	r3, #0
 8007744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007746:	2307      	movs	r3, #7
 8007748:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800774a:	f107 0314 	add.w	r3, r7, #20
 800774e:	4619      	mov	r1, r3
 8007750:	4809      	ldr	r0, [pc, #36]	@ (8007778 <HAL_UART_MspInit+0x9c>)
 8007752:	f001 fdd1 	bl	80092f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007756:	2200      	movs	r2, #0
 8007758:	2100      	movs	r1, #0
 800775a:	2026      	movs	r0, #38	@ 0x26
 800775c:	f000 fffd 	bl	800875a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007760:	2026      	movs	r0, #38	@ 0x26
 8007762:	f001 f816 	bl	8008792 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8007766:	bf00      	nop
 8007768:	3728      	adds	r7, #40	@ 0x28
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	40004400 	.word	0x40004400
 8007774:	40023800 	.word	0x40023800
 8007778:	40020000 	.word	0x40020000

0800777c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800777c:	b480      	push	{r7}
 800777e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007780:	bf00      	nop
 8007782:	e7fd      	b.n	8007780 <NMI_Handler+0x4>

08007784 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007784:	b480      	push	{r7}
 8007786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007788:	bf00      	nop
 800778a:	e7fd      	b.n	8007788 <HardFault_Handler+0x4>

0800778c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800778c:	b480      	push	{r7}
 800778e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007790:	bf00      	nop
 8007792:	e7fd      	b.n	8007790 <MemManage_Handler+0x4>

08007794 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007794:	b480      	push	{r7}
 8007796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007798:	bf00      	nop
 800779a:	e7fd      	b.n	8007798 <BusFault_Handler+0x4>

0800779c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800779c:	b480      	push	{r7}
 800779e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <UsageFault_Handler+0x4>

080077a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80077a4:	b480      	push	{r7}
 80077a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80077a8:	bf00      	nop
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr

080077b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80077b2:	b480      	push	{r7}
 80077b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80077b6:	bf00      	nop
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80077c0:	b480      	push	{r7}
 80077c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80077c4:	bf00      	nop
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80077d2:	f000 fea3 	bl	800851c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80077d6:	bf00      	nop
 80077d8:	bd80      	pop	{r7, pc}
	...

080077dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80077e0:	4802      	ldr	r0, [pc, #8]	@ (80077ec <TIM2_IRQHandler+0x10>)
 80077e2:	f005 fabb 	bl	800cd5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80077e6:	bf00      	nop
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	20000630 	.word	0x20000630

080077f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80077f4:	4802      	ldr	r0, [pc, #8]	@ (8007800 <I2C1_EV_IRQHandler+0x10>)
 80077f6:	f002 fd11 	bl	800a21c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80077fa:	bf00      	nop
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	200005dc 	.word	0x200005dc

08007804 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8007808:	4802      	ldr	r0, [pc, #8]	@ (8007814 <I2C1_ER_IRQHandler+0x10>)
 800780a:	f002 fe5a 	bl	800a4c2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800780e:	bf00      	nop
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	200005dc 	.word	0x200005dc

08007818 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800781c:	4802      	ldr	r0, [pc, #8]	@ (8007828 <USART2_IRQHandler+0x10>)
 800781e:	f005 ff91 	bl	800d744 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007822:	bf00      	nop
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	20000678 	.word	0x20000678

0800782c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8007830:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007834:	f001 ff16 	bl	8009664 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007838:	bf00      	nop
 800783a:	bd80      	pop	{r7, pc}

0800783c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007848:	2300      	movs	r3, #0
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	e00a      	b.n	8007864 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800784e:	f3af 8000 	nop.w
 8007852:	4601      	mov	r1, r0
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	1c5a      	adds	r2, r3, #1
 8007858:	60ba      	str	r2, [r7, #8]
 800785a:	b2ca      	uxtb	r2, r1
 800785c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	3301      	adds	r3, #1
 8007862:	617b      	str	r3, [r7, #20]
 8007864:	697a      	ldr	r2, [r7, #20]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	429a      	cmp	r2, r3
 800786a:	dbf0      	blt.n	800784e <_read+0x12>
  }

  return len;
 800786c:	687b      	ldr	r3, [r7, #4]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}

08007876 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007876:	b580      	push	{r7, lr}
 8007878:	b086      	sub	sp, #24
 800787a:	af00      	add	r7, sp, #0
 800787c:	60f8      	str	r0, [r7, #12]
 800787e:	60b9      	str	r1, [r7, #8]
 8007880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007882:	2300      	movs	r3, #0
 8007884:	617b      	str	r3, [r7, #20]
 8007886:	e009      	b.n	800789c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	60ba      	str	r2, [r7, #8]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	4618      	mov	r0, r3
 8007892:	f7fc fb35 	bl	8003f00 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	3301      	adds	r3, #1
 800789a:	617b      	str	r3, [r7, #20]
 800789c:	697a      	ldr	r2, [r7, #20]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	dbf1      	blt.n	8007888 <_write+0x12>
  }
  return len;
 80078a4:	687b      	ldr	r3, [r7, #4]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3718      	adds	r7, #24
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <_close>:

int _close(int file)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b083      	sub	sp, #12
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80078b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80078c6:	b480      	push	{r7}
 80078c8:	b083      	sub	sp, #12
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
 80078ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80078d6:	605a      	str	r2, [r3, #4]
  return 0;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	370c      	adds	r7, #12
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <_isatty>:

int _isatty(int file)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b083      	sub	sp, #12
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80078ee:	2301      	movs	r3, #1
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
	...

08007918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007920:	4a14      	ldr	r2, [pc, #80]	@ (8007974 <_sbrk+0x5c>)
 8007922:	4b15      	ldr	r3, [pc, #84]	@ (8007978 <_sbrk+0x60>)
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800792c:	4b13      	ldr	r3, [pc, #76]	@ (800797c <_sbrk+0x64>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d102      	bne.n	800793a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007934:	4b11      	ldr	r3, [pc, #68]	@ (800797c <_sbrk+0x64>)
 8007936:	4a12      	ldr	r2, [pc, #72]	@ (8007980 <_sbrk+0x68>)
 8007938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800793a:	4b10      	ldr	r3, [pc, #64]	@ (800797c <_sbrk+0x64>)
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4413      	add	r3, r2
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	429a      	cmp	r2, r3
 8007946:	d207      	bcs.n	8007958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007948:	f007 f894 	bl	800ea74 <__errno>
 800794c:	4603      	mov	r3, r0
 800794e:	220c      	movs	r2, #12
 8007950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007952:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007956:	e009      	b.n	800796c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007958:	4b08      	ldr	r3, [pc, #32]	@ (800797c <_sbrk+0x64>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800795e:	4b07      	ldr	r3, [pc, #28]	@ (800797c <_sbrk+0x64>)
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4413      	add	r3, r2
 8007966:	4a05      	ldr	r2, [pc, #20]	@ (800797c <_sbrk+0x64>)
 8007968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800796a:	68fb      	ldr	r3, [r7, #12]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3718      	adds	r7, #24
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	20018000 	.word	0x20018000
 8007978:	00000400 	.word	0x00000400
 800797c:	20004100 	.word	0x20004100
 8007980:	20004680 	.word	0x20004680

08007984 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007984:	b480      	push	{r7}
 8007986:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007988:	4b06      	ldr	r3, [pc, #24]	@ (80079a4 <SystemInit+0x20>)
 800798a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800798e:	4a05      	ldr	r2, [pc, #20]	@ (80079a4 <SystemInit+0x20>)
 8007990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007998:	bf00      	nop
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	e000ed00 	.word	0xe000ed00

080079a8 <receive_packet>:
  * @param  timeout
  * @retval HAL_OK: normally return
  *         HAL_BUSY: abort by user
  */

static HAL_StatusTypeDef receive_packet(uint8_t *p_data, uint32_t *p_length, uint32_t timeout) {
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
    uint16_t crc;
    uint32_t packetSize = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	61fb      	str	r3, [r7, #28]
    HAL_StatusTypeDef status;
    uint8_t char1;

    *p_length = 0;
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2200      	movs	r2, #0
 80079bc:	601a      	str	r2, [r3, #0]
    status = HAL_UART_Receive(&UartHandle, &char1, 1, timeout);
 80079be:	f107 0117 	add.w	r1, r7, #23
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	485e      	ldr	r0, [pc, #376]	@ (8007b40 <receive_packet+0x198>)
 80079c8:	f005 fe25 	bl	800d616 <HAL_UART_Receive>
 80079cc:	4603      	mov	r3, r0
 80079ce:	76fb      	strb	r3, [r7, #27]

    if (status != HAL_OK) {
 80079d0:	7efb      	ldrb	r3, [r7, #27]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <receive_packet+0x32>
        return status;
 80079d6:	7efb      	ldrb	r3, [r7, #27]
 80079d8:	e0ae      	b.n	8007b38 <receive_packet+0x190>
    }

    switch(char1) {
 80079da:	7dfb      	ldrb	r3, [r7, #23]
 80079dc:	2b61      	cmp	r3, #97	@ 0x61
 80079de:	d057      	beq.n	8007a90 <receive_packet+0xe8>
 80079e0:	2b61      	cmp	r3, #97	@ 0x61
 80079e2:	dc57      	bgt.n	8007a94 <receive_packet+0xec>
 80079e4:	2b18      	cmp	r3, #24
 80079e6:	dc37      	bgt.n	8007a58 <receive_packet+0xb0>
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	dd53      	ble.n	8007a94 <receive_packet+0xec>
 80079ec:	3b01      	subs	r3, #1
 80079ee:	2b17      	cmp	r3, #23
 80079f0:	d850      	bhi.n	8007a94 <receive_packet+0xec>
 80079f2:	a201      	add	r2, pc, #4	@ (adr r2, 80079f8 <receive_packet+0x50>)
 80079f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f8:	08007a5f 	.word	0x08007a5f
 80079fc:	08007a65 	.word	0x08007a65
 8007a00:	08007a95 	.word	0x08007a95
 8007a04:	08007a99 	.word	0x08007a99
 8007a08:	08007a95 	.word	0x08007a95
 8007a0c:	08007a95 	.word	0x08007a95
 8007a10:	08007a95 	.word	0x08007a95
 8007a14:	08007a95 	.word	0x08007a95
 8007a18:	08007a95 	.word	0x08007a95
 8007a1c:	08007a95 	.word	0x08007a95
 8007a20:	08007a95 	.word	0x08007a95
 8007a24:	08007a95 	.word	0x08007a95
 8007a28:	08007a95 	.word	0x08007a95
 8007a2c:	08007a95 	.word	0x08007a95
 8007a30:	08007a95 	.word	0x08007a95
 8007a34:	08007a95 	.word	0x08007a95
 8007a38:	08007a95 	.word	0x08007a95
 8007a3c:	08007a95 	.word	0x08007a95
 8007a40:	08007a95 	.word	0x08007a95
 8007a44:	08007a95 	.word	0x08007a95
 8007a48:	08007a95 	.word	0x08007a95
 8007a4c:	08007a95 	.word	0x08007a95
 8007a50:	08007a95 	.word	0x08007a95
 8007a54:	08007a6d 	.word	0x08007a6d
 8007a58:	2b41      	cmp	r3, #65	@ 0x41
 8007a5a:	d019      	beq.n	8007a90 <receive_packet+0xe8>
 8007a5c:	e01a      	b.n	8007a94 <receive_packet+0xec>
        case SOH:
            packetSize = PACKET_SIZE;
 8007a5e:	2380      	movs	r3, #128	@ 0x80
 8007a60:	61fb      	str	r3, [r7, #28]
            break;
 8007a62:	e01a      	b.n	8007a9a <receive_packet+0xf2>
        case STX:
            packetSize = PACKET_1K_SIZE;
 8007a64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a68:	61fb      	str	r3, [r7, #28]
            break;
 8007a6a:	e016      	b.n	8007a9a <receive_packet+0xf2>
        case EOT:
        	break;

        case CA:
            if ((HAL_UART_Receive(&UartHandle, &char1, 1, timeout) != HAL_OK) || (char1 != CA)) {
 8007a6c:	f107 0117 	add.w	r1, r7, #23
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	4832      	ldr	r0, [pc, #200]	@ (8007b40 <receive_packet+0x198>)
 8007a76:	f005 fdce 	bl	800d616 <HAL_UART_Receive>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d102      	bne.n	8007a86 <receive_packet+0xde>
 8007a80:	7dfb      	ldrb	r3, [r7, #23]
 8007a82:	2b18      	cmp	r3, #24
 8007a84:	d001      	beq.n	8007a8a <receive_packet+0xe2>
                return HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	e056      	b.n	8007b38 <receive_packet+0x190>
            }
            packetSize = 2;
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	61fb      	str	r3, [r7, #28]
            break;
 8007a8e:	e004      	b.n	8007a9a <receive_packet+0xf2>
        case ABORT1:
        case ABORT2:
            return HAL_BUSY;
 8007a90:	2302      	movs	r3, #2
 8007a92:	e051      	b.n	8007b38 <receive_packet+0x190>
        default:
            return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e04f      	b.n	8007b38 <receive_packet+0x190>
        	break;
 8007a98:	bf00      	nop
    }

    *p_data = char1;
 8007a9a:	7dfa      	ldrb	r2, [r7, #23]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	701a      	strb	r2, [r3, #0]

    if (packetSize >= PACKET_SIZE) {
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	2b7f      	cmp	r3, #127	@ 0x7f
 8007aa4:	d942      	bls.n	8007b2c <receive_packet+0x184>
        status = HAL_UART_Receive(&UartHandle,
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	1c99      	adds	r1, r3, #2
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	3304      	adds	r3, #4
 8007ab0:	b29a      	uxth	r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4822      	ldr	r0, [pc, #136]	@ (8007b40 <receive_packet+0x198>)
 8007ab6:	f005 fdae 	bl	800d616 <HAL_UART_Receive>
 8007aba:	4603      	mov	r3, r0
 8007abc:	76fb      	strb	r3, [r7, #27]
                                &p_data[PACKET_NUMBER_INDEX],
                                (packetSize + PACKET_OVERHEAD_SIZE),
                                timeout);

        if (status != HAL_OK) {
 8007abe:	7efb      	ldrb	r3, [r7, #27]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d004      	beq.n	8007ace <receive_packet+0x126>
            *p_length = 0;
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	601a      	str	r2, [r3, #0]
            return status;
 8007aca:	7efb      	ldrb	r3, [r7, #27]
 8007acc:	e034      	b.n	8007b38 <receive_packet+0x190>
        }

        /* Validate packet sequence numbers */
        if (p_data[PACKET_NUMBER_INDEX] != ((p_data[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE)) {
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	3302      	adds	r3, #2
 8007ad2:	781a      	ldrb	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	3303      	adds	r3, #3
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	43db      	mvns	r3, r3
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d004      	beq.n	8007aec <receive_packet+0x144>
            *p_length = 0;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	601a      	str	r2, [r3, #0]
            return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e025      	b.n	8007b38 <receive_packet+0x190>
        }

        /* Check CRC */
        crc = (p_data[packetSize + PACKET_DATA_INDEX] << 8) |
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	3304      	adds	r3, #4
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4413      	add	r3, r2
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	021b      	lsls	r3, r3, #8
 8007af8:	b21a      	sxth	r2, r3
               p_data[packetSize + PACKET_DATA_INDEX + 1];
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	3305      	adds	r3, #5
 8007afe:	68f9      	ldr	r1, [r7, #12]
 8007b00:	440b      	add	r3, r1
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	b21b      	sxth	r3, r3
        crc = (p_data[packetSize + PACKET_DATA_INDEX] << 8) |
 8007b06:	4313      	orrs	r3, r2
 8007b08:	b21b      	sxth	r3, r3
 8007b0a:	833b      	strh	r3, [r7, #24]

        if (calc_crc16(&p_data[PACKET_DATA_INDEX], packetSize) != crc )
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	3304      	adds	r3, #4
 8007b10:	69f9      	ldr	r1, [r7, #28]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f000 f90a 	bl	8007d2c <calc_crc16>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	8b3b      	ldrh	r3, [r7, #24]
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d006      	beq.n	8007b30 <receive_packet+0x188>
                  {
                    packetSize = 0;
 8007b22:	2300      	movs	r3, #0
 8007b24:	61fb      	str	r3, [r7, #28]
                    status = HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	76fb      	strb	r3, [r7, #27]
 8007b2a:	e001      	b.n	8007b30 <receive_packet+0x188>
                  }
    }
    else packetSize = 0;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	61fb      	str	r3, [r7, #28]

    *p_length = packetSize;
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	69fa      	ldr	r2, [r7, #28]
 8007b34:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3720      	adds	r7, #32
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	20000678 	.word	0x20000678

08007b44 <prepare_initial_packet>:
  * @param  p_file_name: name of the file to be sent
  * @param  length: length of the file to be sent in bytes
  * @retval None
  */

static void prepare_initial_packet(uint8_t* p_data, const uint8_t* p_file_name, uint32_t length) {
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08a      	sub	sp, #40	@ 0x28
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
    uint32_t i = 0, j = 0;
 8007b50:	2300      	movs	r3, #0
 8007b52:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b54:	2300      	movs	r3, #0
 8007b56:	623b      	str	r3, [r7, #32]
    uint8_t aString[10];  // camelCase for non-pointers

    /* First three bytes are constant */
    p_data[PACKET_START_INDEX] = SOH;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	701a      	strb	r2, [r3, #0]
    p_data[PACKET_NUMBER_INDEX] = 0x00;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	3302      	adds	r3, #2
 8007b64:	2200      	movs	r2, #0
 8007b66:	701a      	strb	r2, [r3, #0]
    p_data[PACKET_CNUMBER_INDEX] = 0xff;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	3303      	adds	r3, #3
 8007b6c:	22ff      	movs	r2, #255	@ 0xff
 8007b6e:	701a      	strb	r2, [r3, #0]

    /* Filename written */
    for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++) {
 8007b70:	2300      	movs	r3, #0
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b74:	e00b      	b.n	8007b8e <prepare_initial_packet+0x4a>
        p_data[i + PACKET_DATA_INDEX] = p_file_name[i];
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7a:	441a      	add	r2, r3
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	3304      	adds	r3, #4
 8007b80:	68f9      	ldr	r1, [r7, #12]
 8007b82:	440b      	add	r3, r1
 8007b84:	7812      	ldrb	r2, [r2, #0]
 8007b86:	701a      	strb	r2, [r3, #0]
    for (i = 0; (p_file_name[i] != '\0') && (i < FILE_NAME_LENGTH); i++) {
 8007b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b92:	4413      	add	r3, r2
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d002      	beq.n	8007ba0 <prepare_initial_packet+0x5c>
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8007b9e:	d9ea      	bls.n	8007b76 <prepare_initial_packet+0x32>
    }
    p_data[i + PACKET_DATA_INDEX] = 0x00;
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba2:	3304      	adds	r3, #4
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	2200      	movs	r2, #0
 8007baa:	701a      	strb	r2, [r3, #0]

    /* File size written */
    int_to_str(aString, length);  // Assuming `int_to_str` is your function
 8007bac:	f107 0314 	add.w	r3, r7, #20
 8007bb0:	6879      	ldr	r1, [r7, #4]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7f8 fce4 	bl	8000580 <int_to_str>
    i += 1 + PACKET_DATA_INDEX;
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	3305      	adds	r3, #5
 8007bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    while (aString[j] != '\0') {
 8007bbe:	e00c      	b.n	8007bda <prepare_initial_packet+0x96>
        p_data[i++] = aString[j++];
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	623a      	str	r2, [r7, #32]
 8007bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bc8:	1c51      	adds	r1, r2, #1
 8007bca:	6279      	str	r1, [r7, #36]	@ 0x24
 8007bcc:	68f9      	ldr	r1, [r7, #12]
 8007bce:	440a      	add	r2, r1
 8007bd0:	3328      	adds	r3, #40	@ 0x28
 8007bd2:	443b      	add	r3, r7
 8007bd4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8007bd8:	7013      	strb	r3, [r2, #0]
    while (aString[j] != '\0') {
 8007bda:	f107 0214 	add.w	r2, r7, #20
 8007bde:	6a3b      	ldr	r3, [r7, #32]
 8007be0:	4413      	add	r3, r2
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1eb      	bne.n	8007bc0 <prepare_initial_packet+0x7c>
    }

    /* Padding with zeros */
    for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++) {
 8007be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bea:	623b      	str	r3, [r7, #32]
 8007bec:	e007      	b.n	8007bfe <prepare_initial_packet+0xba>
        p_data[j] = 0;
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	701a      	strb	r2, [r3, #0]
    for (j = i; j < PACKET_SIZE + PACKET_DATA_INDEX; j++) {
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	623b      	str	r3, [r7, #32]
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	2b83      	cmp	r3, #131	@ 0x83
 8007c02:	d9f4      	bls.n	8007bee <prepare_initial_packet+0xaa>
    }
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	3728      	adds	r7, #40	@ 0x28
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <prepare_packet>:
  * @param  pkt_nr: number of the packet
  * @param  size_blk: length of the block to be sent in bytes
  * @retval None
  */

void prepare_packet(uint8_t* p_source, uint8_t* p_packet, uint8_t pktNr, uint32_t sizeBlk) {
 8007c0e:	b480      	push	{r7}
 8007c10:	b089      	sub	sp, #36	@ 0x24
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	603b      	str	r3, [r7, #0]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	71fb      	strb	r3, [r7, #7]
    uint8_t* p_record;  // Pointer: p_ prefix + snake_case
    uint32_t i, size, packetSize;  // camelCase for non-pointers

    /* Determine packet size (1K or normal) */
    packetSize = (sizeBlk >= PACKET_1K_SIZE) ? PACKET_1K_SIZE : PACKET_SIZE;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c24:	d302      	bcc.n	8007c2c <prepare_packet+0x1e>
 8007c26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c2a:	e000      	b.n	8007c2e <prepare_packet+0x20>
 8007c2c:	2380      	movs	r3, #128	@ 0x80
 8007c2e:	617b      	str	r3, [r7, #20]
    size = (sizeBlk < packetSize) ? sizeBlk : packetSize;
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	4293      	cmp	r3, r2
 8007c36:	bf28      	it	cs
 8007c38:	4613      	movcs	r3, r2
 8007c3a:	613b      	str	r3, [r7, #16]

    /* Set packet header */
    p_packet[PACKET_START_INDEX] = (packetSize == PACKET_1K_SIZE) ? STX : SOH;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c42:	d101      	bne.n	8007c48 <prepare_packet+0x3a>
 8007c44:	2202      	movs	r2, #2
 8007c46:	e000      	b.n	8007c4a <prepare_packet+0x3c>
 8007c48:	2201      	movs	r2, #1
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	701a      	strb	r2, [r3, #0]
    p_packet[PACKET_NUMBER_INDEX] = pktNr;
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	3302      	adds	r3, #2
 8007c54:	79fa      	ldrb	r2, [r7, #7]
 8007c56:	701a      	strb	r2, [r3, #0]
    p_packet[PACKET_CNUMBER_INDEX] = ~pktNr;
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	3303      	adds	r3, #3
 8007c5c:	79fa      	ldrb	r2, [r7, #7]
 8007c5e:	43d2      	mvns	r2, r2
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	701a      	strb	r2, [r3, #0]

    /* Copy data into packet */
    p_record = p_source;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	61fb      	str	r3, [r7, #28]
    for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX; i++) {
 8007c68:	2304      	movs	r3, #4
 8007c6a:	61bb      	str	r3, [r7, #24]
 8007c6c:	e00a      	b.n	8007c84 <prepare_packet+0x76>
        p_packet[i] = *p_record++;
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	1c5a      	adds	r2, r3, #1
 8007c72:	61fa      	str	r2, [r7, #28]
 8007c74:	68b9      	ldr	r1, [r7, #8]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	440a      	add	r2, r1
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	7013      	strb	r3, [r2, #0]
    for (i = PACKET_DATA_INDEX; i < size + PACKET_DATA_INDEX; i++) {
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	3301      	adds	r3, #1
 8007c82:	61bb      	str	r3, [r7, #24]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	3304      	adds	r3, #4
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d3ef      	bcc.n	8007c6e <prepare_packet+0x60>
    }

    /* Pad remaining space with EOF (0x1A) */
    if (size <= packetSize) {
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d810      	bhi.n	8007cb8 <prepare_packet+0xaa>
        for (i = size + PACKET_DATA_INDEX; i < packetSize + PACKET_DATA_INDEX; i++) {
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	61bb      	str	r3, [r7, #24]
 8007c9c:	e007      	b.n	8007cae <prepare_packet+0xa0>
            p_packet[i] = 0x1A;  // EOF marker
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	221a      	movs	r2, #26
 8007ca6:	701a      	strb	r2, [r3, #0]
        for (i = size + PACKET_DATA_INDEX; i < packetSize + PACKET_DATA_INDEX; i++) {
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	3301      	adds	r3, #1
 8007cac:	61bb      	str	r3, [r7, #24]
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	69ba      	ldr	r2, [r7, #24]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d3f2      	bcc.n	8007c9e <prepare_packet+0x90>
        }
    }
}
 8007cb8:	bf00      	nop
 8007cba:	3724      	adds	r7, #36	@ 0x24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <update_crc16>:
  * @brief  Update CRC16 for input byte
  * @param  crc_in input value
  * @param  input byte
  * @retval None
  */
uint16_t update_crc16(uint16_t crcIn, uint8_t byte) {
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	4603      	mov	r3, r0
 8007ccc:	460a      	mov	r2, r1
 8007cce:	80fb      	strh	r3, [r7, #6]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	717b      	strb	r3, [r7, #5]
    uint32_t crc = crcIn;
 8007cd4:	88fb      	ldrh	r3, [r7, #6]
 8007cd6:	60fb      	str	r3, [r7, #12]
    uint32_t in = byte | 0x100;
 8007cd8:	797b      	ldrb	r3, [r7, #5]
 8007cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cde:	60bb      	str	r3, [r7, #8]

    do {
        crc <<= 1;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	60fb      	str	r3, [r7, #12]
        in <<= 1;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	60bb      	str	r3, [r7, #8]
        if (in & 0x100)
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <update_crc16+0x38>
            ++crc;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	60fb      	str	r3, [r7, #12]
        if (crc & 0x10000)
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d005      	beq.n	8007d12 <update_crc16+0x4e>
            crc ^= 0x1021;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8007d0c:	f083 0301 	eor.w	r3, r3, #1
 8007d10:	60fb      	str	r3, [r7, #12]
    } while (!(in & 0x10000));
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d0e1      	beq.n	8007ce0 <update_crc16+0x1c>

    return crc & 0xFFFFu;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	b29b      	uxth	r3, r3
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3714      	adds	r7, #20
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <calc_crc16>:
  * @brief  Cal CRC16 for YModem Packet
  * @param  data
  * @param  length
  * @retval None
  */
uint16_t calc_crc16(const uint8_t* p_data, uint32_t size) {
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
	uint32_t crc = 0;
 8007d36:	2300      	movs	r3, #0
 8007d38:	60fb      	str	r3, [r7, #12]
	const uint8_t* p_data_end = p_data + size;
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	4413      	add	r3, r2
 8007d40:	60bb      	str	r3, [r7, #8]

	while (p_data < p_data_end)
 8007d42:	e00a      	b.n	8007d5a <calc_crc16+0x2e>
		crc = update_crc16(crc, *p_data++);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	b298      	uxth	r0, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	1c5a      	adds	r2, r3, #1
 8007d4c:	607a      	str	r2, [r7, #4]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	4619      	mov	r1, r3
 8007d52:	f7ff ffb7 	bl	8007cc4 <update_crc16>
 8007d56:	4603      	mov	r3, r0
 8007d58:	60fb      	str	r3, [r7, #12]
	while (p_data < p_data_end)
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d3f0      	bcc.n	8007d44 <calc_crc16+0x18>

	crc = update_crc16(crc, 0);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	2100      	movs	r1, #0
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7ff ffab 	bl	8007cc4 <update_crc16>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	60fb      	str	r3, [r7, #12]
	crc = update_crc16(crc, 0);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	2100      	movs	r1, #0
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f7ff ffa3 	bl	8007cc4 <update_crc16>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	60fb      	str	r3, [r7, #12]

	return crc & 0xFFFFu;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	b29b      	uxth	r3, r3
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <ymodem_receive>:
/**
  * @brief  Receive a file using the ymodem protocol with CRC16.
  * @param  p_size The size of the file.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef ymodem_receive(uint32_t* p_size) {
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b09a      	sub	sp, #104	@ 0x68
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
	 	 	 HAL_FLASH_Unlock();
 8007d98:	f000 fe56 	bl	8008a48 <HAL_FLASH_Unlock>
			 HAL_FLASH_OB_Unlock();
 8007d9c:	f000 fe86 	bl	8008aac <HAL_FLASH_OB_Unlock>
			  FLASH_OBProgramInitTypeDef config;
			  HAL_FLASHEx_OBGetConfig(&config);
 8007da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f001 f8dd 	bl	8008f64 <HAL_FLASHEx_OBGetConfig>
			 config.OptionType = OPTIONBYTE_WRP;
 8007daa:	2301      	movs	r3, #1
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
			 config.WRPState= OB_WRPSTATE_DISABLE;
 8007dae:	2300      	movs	r3, #0
 8007db0:	62bb      	str	r3, [r7, #40]	@ 0x28
			 config.RDPLevel = OB_RDP_LEVEL0;
 8007db2:	23aa      	movs	r3, #170	@ 0xaa
 8007db4:	637b      	str	r3, [r7, #52]	@ 0x34
			  config.WRPSector = (OB_WRP_SECTOR_5 | OB_WRP_SECTOR_6 | OB_WRP_SECTOR_7);
 8007db6:	23e0      	movs	r3, #224	@ 0xe0
 8007db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			  if (HAL_FLASHEx_OBProgram(&config) == HAL_OK)
 8007dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f001 f862 	bl	8008e88 <HAL_FLASHEx_OBProgram>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <ymodem_receive+0x3e>
			  {
			      HAL_FLASH_OB_Launch(); // This will cause a reset!
 8007dca:	f000 fe9b 	bl	8008b04 <HAL_FLASH_OB_Launch>
			  }

			  HAL_FLASH_OB_Lock();
 8007dce:	f000 fe89 	bl	8008ae4 <HAL_FLASH_OB_Lock>
			  HAL_FLASH_Lock();
 8007dd2:	f000 fe5b 	bl	8008a8c <HAL_FLASH_Lock>

    uint32_t flashDestination, ramSource, fileSize;
    uint32_t i, packetLength, sessionDone = 0, fileDone, sessionBegin = 0, errors = 0;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dda:	2300      	movs	r3, #0
 8007ddc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007dde:	2300      	movs	r3, #0
 8007de0:	653b      	str	r3, [r7, #80]	@ 0x50
    uint8_t* p_filePtr;
    uint8_t p_fileSize[FILE_SIZE_LENGTH], tmp, packetsReceived;
    COM_StatusTypeDef result = COM_OK;
 8007de2:	2300      	movs	r3, #0
 8007de4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    flashDestination = APPLICATION_ADDRESS;
 8007de8:	4baf      	ldr	r3, [pc, #700]	@ (80080a8 <ymodem_receive+0x318>)
 8007dea:	667b      	str	r3, [r7, #100]	@ 0x64

    while ((sessionDone == 0) && (result == COM_OK)) {
 8007dec:	e125      	b.n	800803a <ymodem_receive+0x2aa>
        packetsReceived = 0;
 8007dee:	2300      	movs	r3, #0
 8007df0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        fileDone = 0;
 8007df4:	2300      	movs	r3, #0
 8007df6:	65bb      	str	r3, [r7, #88]	@ 0x58
        while ((fileDone == 0) && (result == COM_OK)) {
 8007df8:	e117      	b.n	800802a <ymodem_receive+0x29a>
            switch (receive_packet(aPacketData, &packetLength, DOWNLOAD_TIMEOUT)) {
 8007dfa:	f107 031c 	add.w	r3, r7, #28
 8007dfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007e02:	4619      	mov	r1, r3
 8007e04:	48a9      	ldr	r0, [pc, #676]	@ (80080ac <ymodem_receive+0x31c>)
 8007e06:	f7ff fdcf 	bl	80079a8 <receive_packet>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <ymodem_receive+0x88>
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	f000 80e9 	beq.w	8007fe8 <ymodem_receive+0x258>
 8007e16:	e0f1      	b.n	8007ffc <ymodem_receive+0x26c>
                case HAL_OK:
                    errors = 0;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	653b      	str	r3, [r7, #80]	@ 0x50
                    switch (packetLength) {
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d008      	beq.n	8007e34 <ymodem_receive+0xa4>
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	d10c      	bne.n	8007e40 <ymodem_receive+0xb0>
                        case 2:
                            serial_put_byte(ACK);
 8007e26:	2006      	movs	r0, #6
 8007e28:	f7f8 fd08 	bl	800083c <serial_put_byte>
                            result = COM_ABORT;
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                            break;
 8007e32:	e0d8      	b.n	8007fe6 <ymodem_receive+0x256>

                        case 0:
                            serial_put_byte(ACK);
 8007e34:	2006      	movs	r0, #6
 8007e36:	f7f8 fd01 	bl	800083c <serial_put_byte>
                            fileDone = 1;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
                            break;
 8007e3e:	e0d2      	b.n	8007fe6 <ymodem_receive+0x256>

                        default:
                            if (aPacketData[PACKET_NUMBER_INDEX] != (packetsReceived & 0xffU)) {
 8007e40:	4b9a      	ldr	r3, [pc, #616]	@ (80080ac <ymodem_receive+0x31c>)
 8007e42:	789b      	ldrb	r3, [r3, #2]
 8007e44:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d003      	beq.n	8007e54 <ymodem_receive+0xc4>
                                serial_put_byte(NAK);
 8007e4c:	2015      	movs	r0, #21
 8007e4e:	f7f8 fcf5 	bl	800083c <serial_put_byte>
                                	}
                                }
                                packetsReceived++;
                                sessionBegin = 1;
                            }
                            break;
 8007e52:	e0c7      	b.n	8007fe4 <ymodem_receive+0x254>
                                if (packetsReceived == 0) {
 8007e54:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d17c      	bne.n	8007f56 <ymodem_receive+0x1c6>
                                    if (aPacketData[PACKET_DATA_INDEX] != 0) {
 8007e5c:	4b93      	ldr	r3, [pc, #588]	@ (80080ac <ymodem_receive+0x31c>)
 8007e5e:	791b      	ldrb	r3, [r3, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d070      	beq.n	8007f46 <ymodem_receive+0x1b6>
                                        p_filePtr = aPacketData + PACKET_DATA_INDEX;
 8007e64:	4b92      	ldr	r3, [pc, #584]	@ (80080b0 <ymodem_receive+0x320>)
 8007e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
                                        i = 0;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	663b      	str	r3, [r7, #96]	@ 0x60
                                        while ((*p_filePtr != 0) && (i < FILE_NAME_LENGTH)) {
 8007e6c:	e008      	b.n	8007e80 <ymodem_receive+0xf0>
                                            aFileName[i++] = *p_filePtr++;
 8007e6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e70:	1c53      	adds	r3, r2, #1
 8007e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e76:	1c59      	adds	r1, r3, #1
 8007e78:	6639      	str	r1, [r7, #96]	@ 0x60
 8007e7a:	7811      	ldrb	r1, [r2, #0]
 8007e7c:	4a8d      	ldr	r2, [pc, #564]	@ (80080b4 <ymodem_receive+0x324>)
 8007e7e:	54d1      	strb	r1, [r2, r3]
                                        while ((*p_filePtr != 0) && (i < FILE_NAME_LENGTH)) {
 8007e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <ymodem_receive+0xfe>
 8007e88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8007e8c:	d9ef      	bls.n	8007e6e <ymodem_receive+0xde>
                                        aFileName[i++] = '\0';
 8007e8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e90:	1c5a      	adds	r2, r3, #1
 8007e92:	663a      	str	r2, [r7, #96]	@ 0x60
 8007e94:	4a87      	ldr	r2, [pc, #540]	@ (80080b4 <ymodem_receive+0x324>)
 8007e96:	2100      	movs	r1, #0
 8007e98:	54d1      	strb	r1, [r2, r3]
                                        i = 0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	663b      	str	r3, [r7, #96]	@ 0x60
                                        p_filePtr++;
 8007e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                                        while ((*p_filePtr != ' ') && (i < FILE_SIZE_LENGTH)) {
 8007ea4:	e00a      	b.n	8007ebc <ymodem_receive+0x12c>
                                            p_fileSize[i++] = *p_filePtr++;
 8007ea6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ea8:	1c53      	adds	r3, r2, #1
 8007eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007eac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007eae:	1c59      	adds	r1, r3, #1
 8007eb0:	6639      	str	r1, [r7, #96]	@ 0x60
 8007eb2:	7812      	ldrb	r2, [r2, #0]
 8007eb4:	3368      	adds	r3, #104	@ 0x68
 8007eb6:	443b      	add	r3, r7
 8007eb8:	f803 2c5c 	strb.w	r2, [r3, #-92]
                                        while ((*p_filePtr != ' ') && (i < FILE_SIZE_LENGTH)) {
 8007ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	2b20      	cmp	r3, #32
 8007ec2:	d002      	beq.n	8007eca <ymodem_receive+0x13a>
 8007ec4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ec6:	2b0f      	cmp	r3, #15
 8007ec8:	d9ed      	bls.n	8007ea6 <ymodem_receive+0x116>
                                        p_fileSize[i++] = '\0';
 8007eca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ecc:	1c5a      	adds	r2, r3, #1
 8007ece:	663a      	str	r2, [r7, #96]	@ 0x60
 8007ed0:	3368      	adds	r3, #104	@ 0x68
 8007ed2:	443b      	add	r3, r7
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f803 2c5c 	strb.w	r2, [r3, #-92]
                                        str_to_int(p_fileSize, &fileSize);
 8007eda:	f107 0220 	add.w	r2, r7, #32
 8007ede:	f107 030c 	add.w	r3, r7, #12
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7f8 fb99 	bl	800061c <str_to_int>
                                        if (fileSize > (USER_FLASH_SIZE + 1)) {
 8007eea:	6a3b      	ldr	r3, [r7, #32]
 8007eec:	4a72      	ldr	r2, [pc, #456]	@ (80080b8 <ymodem_receive+0x328>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d915      	bls.n	8007f1e <ymodem_receive+0x18e>
                                            tmp = CA;
 8007ef2:	2318      	movs	r3, #24
 8007ef4:	72fb      	strb	r3, [r7, #11]
                                            HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8007ef6:	f107 010b 	add.w	r1, r7, #11
 8007efa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007efe:	2201      	movs	r2, #1
 8007f00:	486e      	ldr	r0, [pc, #440]	@ (80080bc <ymodem_receive+0x32c>)
 8007f02:	f005 fafd 	bl	800d500 <HAL_UART_Transmit>
                                            HAL_UART_Transmit(&UartHandle, &tmp, 1, NAK_TIMEOUT);
 8007f06:	f107 010b 	add.w	r1, r7, #11
 8007f0a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007f0e:	2201      	movs	r2, #1
 8007f10:	486a      	ldr	r0, [pc, #424]	@ (80080bc <ymodem_receive+0x32c>)
 8007f12:	f005 faf5 	bl	800d500 <HAL_UART_Transmit>
                                            result = COM_LIMIT;
 8007f16:	2305      	movs	r3, #5
 8007f18:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                                            break;
 8007f1c:	e063      	b.n	8007fe6 <ymodem_receive+0x256>
                                        FLASH_IF_disable_all_protection();
 8007f1e:	f7f8 fd4b 	bl	80009b8 <FLASH_IF_disable_all_protection>
                                        if (FLASH_IF_erase(APPLICATION_ADDRESS) != FLASHIF_OK) {
 8007f22:	4861      	ldr	r0, [pc, #388]	@ (80080a8 <ymodem_receive+0x318>)
 8007f24:	f7f8 fcfe 	bl	8000924 <FLASH_IF_erase>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <ymodem_receive+0x1a2>
                                            return COM_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e0d8      	b.n	80080e4 <ymodem_receive+0x354>
                                        *p_size = fileSize;
 8007f32:	6a3a      	ldr	r2, [r7, #32]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	601a      	str	r2, [r3, #0]
                                        serial_put_byte(ACK);
 8007f38:	2006      	movs	r0, #6
 8007f3a:	f7f8 fc7f 	bl	800083c <serial_put_byte>
                                        serial_put_byte(CRC16);
 8007f3e:	2043      	movs	r0, #67	@ 0x43
 8007f40:	f7f8 fc7c 	bl	800083c <serial_put_byte>
 8007f44:	e047      	b.n	8007fd6 <ymodem_receive+0x246>
                                        serial_put_byte(ACK);
 8007f46:	2006      	movs	r0, #6
 8007f48:	f7f8 fc78 	bl	800083c <serial_put_byte>
                                        fileDone = 1;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	65bb      	str	r3, [r7, #88]	@ 0x58
                                        sessionDone = 1;
 8007f50:	2301      	movs	r3, #1
 8007f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                        break;
 8007f54:	e047      	b.n	8007fe6 <ymodem_receive+0x256>
                                	ramSource = (uint32_t)&aPacketData[PACKET_DATA_INDEX];
 8007f56:	4b56      	ldr	r3, [pc, #344]	@ (80080b0 <ymodem_receive+0x320>)
 8007f58:	647b      	str	r3, [r7, #68]	@ 0x44
                                	if (ramSource == 0 || ramSource < 0x20000000 || ramSource > 0x2004FFFF) {
 8007f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d007      	beq.n	8007f70 <ymodem_receive+0x1e0>
 8007f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f66:	d303      	bcc.n	8007f70 <ymodem_receive+0x1e0>
 8007f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f6a:	4a55      	ldr	r2, [pc, #340]	@ (80080c0 <ymodem_receive+0x330>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d909      	bls.n	8007f84 <ymodem_receive+0x1f4>
                                	    serial_put_byte(CA);
 8007f70:	2018      	movs	r0, #24
 8007f72:	f7f8 fc63 	bl	800083c <serial_put_byte>
                                	    serial_put_byte(CA);
 8007f76:	2018      	movs	r0, #24
 8007f78:	f7f8 fc60 	bl	800083c <serial_put_byte>
                                	    result = FLASHIF_WRITING_ERROR;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8007f82:	e028      	b.n	8007fd6 <ymodem_receive+0x246>
                                	    uint32_t stt = FLASH_IF_write(flashDestination, (uint32_t*)ramSource, packetLength / 4);
 8007f84:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	089b      	lsrs	r3, r3, #2
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8007f8e:	f7f8 fd45 	bl	8000a1c <FLASH_IF_write>
 8007f92:	6438      	str	r0, [r7, #64]	@ 0x40
                                	    if (stt == FLASHIF_WRITING_ERROR) {
 8007f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d109      	bne.n	8007fae <ymodem_receive+0x21e>
                                	        serial_put_byte(CA);
 8007f9a:	2018      	movs	r0, #24
 8007f9c:	f7f8 fc4e 	bl	800083c <serial_put_byte>
                                	        serial_put_byte(CA);
 8007fa0:	2018      	movs	r0, #24
 8007fa2:	f7f8 fc4b 	bl	800083c <serial_put_byte>
                                	        result = FLASHIF_WRITING_ERROR;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8007fac:	e013      	b.n	8007fd6 <ymodem_receive+0x246>
                                	    else if (stt == FLASHIF_WRITINGCTRL_ERROR) {
 8007fae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d109      	bne.n	8007fc8 <ymodem_receive+0x238>
                                	        serial_put_byte(CA);
 8007fb4:	2018      	movs	r0, #24
 8007fb6:	f7f8 fc41 	bl	800083c <serial_put_byte>
                                	        serial_put_byte(CA);
 8007fba:	2018      	movs	r0, #24
 8007fbc:	f7f8 fc3e 	bl	800083c <serial_put_byte>
                                	        result = FLASHIF_WRITINGCTRL_ERROR;
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8007fc6:	e006      	b.n	8007fd6 <ymodem_receive+0x246>
                                	        flashDestination += packetLength;
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fcc:	4413      	add	r3, r2
 8007fce:	667b      	str	r3, [r7, #100]	@ 0x64
                                	        serial_put_byte(ACK);
 8007fd0:	2006      	movs	r0, #6
 8007fd2:	f7f8 fc33 	bl	800083c <serial_put_byte>
                                packetsReceived++;
 8007fd6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8007fda:	3301      	adds	r3, #1
 8007fdc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
                                sessionBegin = 1;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	657b      	str	r3, [r7, #84]	@ 0x54
                            break;
 8007fe4:	bf00      	nop
                    }
                    break;
 8007fe6:	e020      	b.n	800802a <ymodem_receive+0x29a>

                case HAL_BUSY:

                    serial_put_byte(CA);
 8007fe8:	2018      	movs	r0, #24
 8007fea:	f7f8 fc27 	bl	800083c <serial_put_byte>
                    serial_put_byte(CA);
 8007fee:	2018      	movs	r0, #24
 8007ff0:	f7f8 fc24 	bl	800083c <serial_put_byte>
                    result = COM_ABORT;
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    break;
 8007ffa:	e016      	b.n	800802a <ymodem_receive+0x29a>

                default:
                    if (sessionBegin) {
 8007ffc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d002      	beq.n	8008008 <ymodem_receive+0x278>
                        errors++;
 8008002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008004:	3301      	adds	r3, #1
 8008006:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                    if (errors > MAX_ERRORS) {
 8008008:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800800a:	2b05      	cmp	r3, #5
 800800c:	d909      	bls.n	8008022 <ymodem_receive+0x292>

                        serial_put_byte(CA);
 800800e:	2018      	movs	r0, #24
 8008010:	f7f8 fc14 	bl	800083c <serial_put_byte>
                        serial_put_byte(CA);
 8008014:	2018      	movs	r0, #24
 8008016:	f7f8 fc11 	bl	800083c <serial_put_byte>
                        result = COM_ABORT;
 800801a:	2302      	movs	r3, #2
 800801c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    }
                    else {
                        serial_put_byte(CRC16);
                    }
                    break;
 8008020:	e002      	b.n	8008028 <ymodem_receive+0x298>
                        serial_put_byte(CRC16);
 8008022:	2043      	movs	r0, #67	@ 0x43
 8008024:	f7f8 fc0a 	bl	800083c <serial_put_byte>
                    break;
 8008028:	bf00      	nop
        while ((fileDone == 0) && (result == COM_OK)) {
 800802a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800802c:	2b00      	cmp	r3, #0
 800802e:	d104      	bne.n	800803a <ymodem_receive+0x2aa>
 8008030:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8008034:	2b00      	cmp	r3, #0
 8008036:	f43f aee0 	beq.w	8007dfa <ymodem_receive+0x6a>
    while ((sessionDone == 0) && (result == COM_OK)) {
 800803a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800803c:	2b00      	cmp	r3, #0
 800803e:	d104      	bne.n	800804a <ymodem_receive+0x2ba>
 8008040:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8008044:	2b00      	cmp	r3, #0
 8008046:	f43f aed2 	beq.w	8007dee <ymodem_receive+0x5e>
            }
        }
    }
    HAL_Delay(5000);
 800804a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800804e:	f000 fa85 	bl	800855c <HAL_Delay>
    /* Final status report */
    if (result == COM_OK) {
 8008052:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10b      	bne.n	8008072 <ymodem_receive+0x2e2>
        serial_put_string((uint8_t*)"\r\nYMODEM Success: ");
 800805a:	481a      	ldr	r0, [pc, #104]	@ (80080c4 <ymodem_receive+0x334>)
 800805c:	f7f8 fbd2 	bl	8000804 <serial_put_string>
        serial_put_string(aFileName);
 8008060:	4814      	ldr	r0, [pc, #80]	@ (80080b4 <ymodem_receive+0x324>)
 8008062:	f7f8 fbcf 	bl	8000804 <serial_put_string>

        serial_put_string((uint8_t*)p_fileSize);
 8008066:	f107 030c 	add.w	r3, r7, #12
 800806a:	4618      	mov	r0, r3
 800806c:	f7f8 fbca 	bl	8000804 <serial_put_string>
 8008070:	e036      	b.n	80080e0 <ymodem_receive+0x350>
    }
    else {
        serial_put_string((uint8_t*)"\r\nYMODEM Failed: ");
 8008072:	4815      	ldr	r0, [pc, #84]	@ (80080c8 <ymodem_receive+0x338>)
 8008074:	f7f8 fbc6 	bl	8000804 <serial_put_string>
        switch(result) {
 8008078:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800807c:	2b05      	cmp	r3, #5
 800807e:	d006      	beq.n	800808e <ymodem_receive+0x2fe>
 8008080:	2b05      	cmp	r3, #5
 8008082:	dc29      	bgt.n	80080d8 <ymodem_receive+0x348>
 8008084:	2b02      	cmp	r3, #2
 8008086:	d00a      	beq.n	800809e <ymodem_receive+0x30e>
 8008088:	2b04      	cmp	r3, #4
 800808a:	d004      	beq.n	8008096 <ymodem_receive+0x306>
 800808c:	e024      	b.n	80080d8 <ymodem_receive+0x348>
            case COM_LIMIT:
                serial_put_string((uint8_t*)"File too large");
 800808e:	480f      	ldr	r0, [pc, #60]	@ (80080cc <ymodem_receive+0x33c>)
 8008090:	f7f8 fbb8 	bl	8000804 <serial_put_string>
                break;
 8008094:	e024      	b.n	80080e0 <ymodem_receive+0x350>
            case COM_DATA:
                serial_put_string((uint8_t*)"Flash write error");
 8008096:	480e      	ldr	r0, [pc, #56]	@ (80080d0 <ymodem_receive+0x340>)
 8008098:	f7f8 fbb4 	bl	8000804 <serial_put_string>
                break;
 800809c:	e020      	b.n	80080e0 <ymodem_receive+0x350>

            case COM_ABORT:
                serial_put_string((uint8_t*)"Transfer aborted");
 800809e:	480d      	ldr	r0, [pc, #52]	@ (80080d4 <ymodem_receive+0x344>)
 80080a0:	f7f8 fbb0 	bl	8000804 <serial_put_string>
                break;
 80080a4:	e01c      	b.n	80080e0 <ymodem_receive+0x350>
 80080a6:	bf00      	nop
 80080a8:	08020000 	.word	0x08020000
 80080ac:	20004104 	.word	0x20004104
 80080b0:	20004108 	.word	0x20004108
 80080b4:	200006cc 	.word	0x200006cc
 80080b8:	00060001 	.word	0x00060001
 80080bc:	20000678 	.word	0x20000678
 80080c0:	2004ffff 	.word	0x2004ffff
 80080c4:	08010f3c 	.word	0x08010f3c
 80080c8:	08010f50 	.word	0x08010f50
 80080cc:	08010f64 	.word	0x08010f64
 80080d0:	08010f74 	.word	0x08010f74
 80080d4:	08010f88 	.word	0x08010f88
            default:
                serial_put_string((uint8_t*)"Unknown error");\
 80080d8:	4804      	ldr	r0, [pc, #16]	@ (80080ec <ymodem_receive+0x35c>)
 80080da:	f7f8 fb93 	bl	8000804 <serial_put_string>
                break;
 80080de:	bf00      	nop
        }
    }

    return result;
 80080e0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3768      	adds	r7, #104	@ 0x68
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	08010f9c 	.word	0x08010f9c

080080f0 <ymodem_transmit>:
  * @param  p_buff: Address of the first byte
  * @param  p_file_name: Name of the file sent
  * @param  file_size: Size of the transmission
  * @retval COM_StatusTypeDef result of the communication
  */
COM_StatusTypeDef ymodem_transmit(uint8_t* p_buf, const uint8_t* p_file_name, uint32_t file_size) {
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b08e      	sub	sp, #56	@ 0x38
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
    uint32_t errors = 0, ackRecpt = 0, size = 0, pktSize;
 80080fc:	2300      	movs	r3, #0
 80080fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008100:	2300      	movs	r3, #0
 8008102:	633b      	str	r3, [r7, #48]	@ 0x30
 8008104:	2300      	movs	r3, #0
 8008106:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t *p_buf_int;
    COM_StatusTypeDef result = COM_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t blkNumber = 1;
 800810e:	2301      	movs	r3, #1
 8008110:	623b      	str	r3, [r7, #32]
#else
    uint8_t tempChkSum;
#endif

    /* Prepare first block - header */
    prepare_initial_packet(aPacketData, p_file_name, file_size);
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	68b9      	ldr	r1, [r7, #8]
 8008116:	4899      	ldr	r0, [pc, #612]	@ (800837c <ymodem_transmit+0x28c>)
 8008118:	f7ff fd14 	bl	8007b44 <prepare_initial_packet>

    while ((!ackRecpt) && (result == COM_OK)) {
 800811c:	e054      	b.n	80081c8 <ymodem_transmit+0xd8>
        /* Send Packet */
        HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 800811e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008122:	2283      	movs	r2, #131	@ 0x83
 8008124:	4996      	ldr	r1, [pc, #600]	@ (8008380 <ymodem_transmit+0x290>)
 8008126:	4897      	ldr	r0, [pc, #604]	@ (8008384 <ymodem_transmit+0x294>)
 8008128:	f005 f9ea 	bl	800d500 <HAL_UART_Transmit>

        /* Send CRC or Checksum */
#ifdef CRC16_F
        tempCrc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 800812c:	2280      	movs	r2, #128	@ 0x80
 800812e:	4996      	ldr	r1, [pc, #600]	@ (8008388 <ymodem_transmit+0x298>)
 8008130:	4896      	ldr	r0, [pc, #600]	@ (800838c <ymodem_transmit+0x29c>)
 8008132:	f000 fb64 	bl	80087fe <HAL_CRC_Calculate>
 8008136:	61b8      	str	r0, [r7, #24]
        serial_put_byte(tempCrc >> 8);
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	0a1b      	lsrs	r3, r3, #8
 800813c:	b2db      	uxtb	r3, r3
 800813e:	4618      	mov	r0, r3
 8008140:	f7f8 fb7c 	bl	800083c <serial_put_byte>
        serial_put_byte(tempCrc & 0xFF);
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	b2db      	uxtb	r3, r3
 8008148:	4618      	mov	r0, r3
 800814a:	f7f8 fb77 	bl	800083c <serial_put_byte>
        tempChkSum = calc_checksum(&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
        Serial_PutByte(tempChkSum);
#endif

        /* Wait for response */
        if (HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) {
 800814e:	f107 0110 	add.w	r1, r7, #16
 8008152:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008156:	2201      	movs	r2, #1
 8008158:	488a      	ldr	r0, [pc, #552]	@ (8008384 <ymodem_transmit+0x294>)
 800815a:	f005 fa5c 	bl	800d616 <HAL_UART_Receive>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d128      	bne.n	80081b6 <ymodem_transmit+0xc6>
            if (aRxCtrl[0] == ACK) {
 8008164:	7c3b      	ldrb	r3, [r7, #16]
 8008166:	2b06      	cmp	r3, #6
 8008168:	d10a      	bne.n	8008180 <ymodem_transmit+0x90>
                ackRecpt = 1;
 800816a:	2301      	movs	r3, #1
 800816c:	633b      	str	r3, [r7, #48]	@ 0x30
                HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT); // Wait for 'C'
 800816e:	f107 0110 	add.w	r1, r7, #16
 8008172:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008176:	2201      	movs	r2, #1
 8008178:	4882      	ldr	r0, [pc, #520]	@ (8008384 <ymodem_transmit+0x294>)
 800817a:	f005 fa4c 	bl	800d616 <HAL_UART_Receive>
 800817e:	e01d      	b.n	80081bc <ymodem_transmit+0xcc>
            }
            else if (aRxCtrl[0] == CA) {
 8008180:	7c3b      	ldrb	r3, [r7, #16]
 8008182:	2b18      	cmp	r3, #24
 8008184:	d11a      	bne.n	80081bc <ymodem_transmit+0xcc>
                if ((HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (aRxCtrl[0] == CA)) {
 8008186:	f107 0110 	add.w	r1, r7, #16
 800818a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800818e:	2201      	movs	r2, #1
 8008190:	487c      	ldr	r0, [pc, #496]	@ (8008384 <ymodem_transmit+0x294>)
 8008192:	f005 fa40 	bl	800d616 <HAL_UART_Receive>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d10f      	bne.n	80081bc <ymodem_transmit+0xcc>
 800819c:	7c3b      	ldrb	r3, [r7, #16]
 800819e:	2b18      	cmp	r3, #24
 80081a0:	d10c      	bne.n	80081bc <ymodem_transmit+0xcc>
                    HAL_Delay(2);
 80081a2:	2002      	movs	r0, #2
 80081a4:	f000 f9da 	bl	800855c <HAL_Delay>
                    __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 80081a8:	4b76      	ldr	r3, [pc, #472]	@ (8008384 <ymodem_transmit+0x294>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
                    result = COM_ABORT;
 80081ae:	2302      	movs	r3, #2
 80081b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80081b4:	e002      	b.n	80081bc <ymodem_transmit+0xcc>
                }
            }
        }
        else {
            errors++;
 80081b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b8:	3301      	adds	r3, #1
 80081ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        if (errors >= MAX_ERRORS) {
 80081bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081be:	2b04      	cmp	r3, #4
 80081c0:	d902      	bls.n	80081c8 <ymodem_transmit+0xd8>
            result = COM_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((!ackRecpt) && (result == COM_OK)) {
 80081c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d103      	bne.n	80081d6 <ymodem_transmit+0xe6>
 80081ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d0a3      	beq.n	800811e <ymodem_transmit+0x2e>
        }
    }

    p_buf_int = p_buf;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    size = file_size;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Send data packets */
    while ((size) && (result == COM_OK)) {
 80081de:	e06e      	b.n	80082be <ymodem_transmit+0x1ce>
        prepare_packet(p_buf_int, aPacketData, blkNumber, size);
 80081e0:	6a3b      	ldr	r3, [r7, #32]
 80081e2:	b2da      	uxtb	r2, r3
 80081e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e6:	4965      	ldr	r1, [pc, #404]	@ (800837c <ymodem_transmit+0x28c>)
 80081e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081ea:	f7ff fd10 	bl	8007c0e <prepare_packet>
        ackRecpt = 0;
 80081ee:	2300      	movs	r3, #0
 80081f0:	633b      	str	r3, [r7, #48]	@ 0x30
        errors = 0;
 80081f2:	2300      	movs	r3, #0
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34

        while ((!ackRecpt) && (result == COM_OK)) {
 80081f6:	e05b      	b.n	80082b0 <ymodem_transmit+0x1c0>
            /* Determine packet size */
            pktSize = (size >= PACKET_1K_SIZE) ? PACKET_1K_SIZE : PACKET_SIZE;
 80081f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081fe:	d302      	bcc.n	8008206 <ymodem_transmit+0x116>
 8008200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008204:	e000      	b.n	8008208 <ymodem_transmit+0x118>
 8008206:	2380      	movs	r3, #128	@ 0x80
 8008208:	617b      	str	r3, [r7, #20]

            /* Send packet */
            HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], pktSize + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	b29b      	uxth	r3, r3
 800820e:	3303      	adds	r3, #3
 8008210:	b29a      	uxth	r2, r3
 8008212:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008216:	495a      	ldr	r1, [pc, #360]	@ (8008380 <ymodem_transmit+0x290>)
 8008218:	485a      	ldr	r0, [pc, #360]	@ (8008384 <ymodem_transmit+0x294>)
 800821a:	f005 f971 	bl	800d500 <HAL_UART_Transmit>

            /* Send CRC/Checksum */
#ifdef CRC16_F
            tempCrc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], pktSize);
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	4959      	ldr	r1, [pc, #356]	@ (8008388 <ymodem_transmit+0x298>)
 8008222:	485a      	ldr	r0, [pc, #360]	@ (800838c <ymodem_transmit+0x29c>)
 8008224:	f000 faeb 	bl	80087fe <HAL_CRC_Calculate>
 8008228:	61b8      	str	r0, [r7, #24]
            serial_put_byte(tempCrc >> 8);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	0a1b      	lsrs	r3, r3, #8
 800822e:	b2db      	uxtb	r3, r3
 8008230:	4618      	mov	r0, r3
 8008232:	f7f8 fb03 	bl	800083c <serial_put_byte>
            serial_put_byte(tempCrc & 0xFF);
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	b2db      	uxtb	r3, r3
 800823a:	4618      	mov	r0, r3
 800823c:	f7f8 fafe 	bl	800083c <serial_put_byte>
            tempChkSum = calc_checksum(&aPacketData[PACKET_DATA_INDEX], pktSize);
            Serial_PutByte(tempChkSum);
#endif

            /* Wait for ACK */
            if ((HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (aRxCtrl[0] == ACK)) {
 8008240:	f107 0110 	add.w	r1, r7, #16
 8008244:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008248:	2201      	movs	r2, #1
 800824a:	484e      	ldr	r0, [pc, #312]	@ (8008384 <ymodem_transmit+0x294>)
 800824c:	f005 f9e3 	bl	800d616 <HAL_UART_Receive>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d123      	bne.n	800829e <ymodem_transmit+0x1ae>
 8008256:	7c3b      	ldrb	r3, [r7, #16]
 8008258:	2b06      	cmp	r3, #6
 800825a:	d120      	bne.n	800829e <ymodem_transmit+0x1ae>
                ackRecpt = 1;
 800825c:	2301      	movs	r3, #1
 800825e:	633b      	str	r3, [r7, #48]	@ 0x30
                if (size > pktSize) {
 8008260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	429a      	cmp	r2, r3
 8008266:	d913      	bls.n	8008290 <ymodem_transmit+0x1a0>
                    p_buf_int += pktSize;
 8008268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	4413      	add	r3, r2
 800826e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    size -= pktSize;
 8008270:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if (blkNumber == (USER_FLASH_SIZE / PACKET_1K_SIZE)) {
 8008278:	6a3b      	ldr	r3, [r7, #32]
 800827a:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800827e:	d103      	bne.n	8008288 <ymodem_transmit+0x198>
                        result = COM_LIMIT;
 8008280:	2305      	movs	r3, #5
 8008282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if (size > pktSize) {
 8008286:	e00d      	b.n	80082a4 <ymodem_transmit+0x1b4>
                    } else {
                        blkNumber++;
 8008288:	6a3b      	ldr	r3, [r7, #32]
 800828a:	3301      	adds	r3, #1
 800828c:	623b      	str	r3, [r7, #32]
                if (size > pktSize) {
 800828e:	e009      	b.n	80082a4 <ymodem_transmit+0x1b4>
                    }
                }
                else {
                    p_buf_int += pktSize;
 8008290:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	4413      	add	r3, r2
 8008296:	62bb      	str	r3, [r7, #40]	@ 0x28
                    size = 0;
 8008298:	2300      	movs	r3, #0
 800829a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if (size > pktSize) {
 800829c:	e002      	b.n	80082a4 <ymodem_transmit+0x1b4>
                }
            }
            else {
                errors++;
 800829e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a0:	3301      	adds	r3, #1
 80082a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            if (errors >= MAX_ERRORS) {
 80082a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	d902      	bls.n	80082b0 <ymodem_transmit+0x1c0>
                result = COM_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        while ((!ackRecpt) && (result == COM_OK)) {
 80082b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d103      	bne.n	80082be <ymodem_transmit+0x1ce>
 80082b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d09c      	beq.n	80081f8 <ymodem_transmit+0x108>
    while ((size) && (result == COM_OK)) {
 80082be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d003      	beq.n	80082cc <ymodem_transmit+0x1dc>
 80082c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d089      	beq.n	80081e0 <ymodem_transmit+0xf0>
            }
        }
    }

    /* Send EOT */
    if (result == COM_OK) {
 80082cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d143      	bne.n	800835c <ymodem_transmit+0x26c>
        ackRecpt = 0;
 80082d4:	2300      	movs	r3, #0
 80082d6:	633b      	str	r3, [r7, #48]	@ 0x30
        errors = 0;
 80082d8:	2300      	movs	r3, #0
 80082da:	637b      	str	r3, [r7, #52]	@ 0x34
        while ((!ackRecpt) && (result == COM_OK)) {
 80082dc:	e037      	b.n	800834e <ymodem_transmit+0x25e>
            serial_put_byte(EOT);
 80082de:	2004      	movs	r0, #4
 80082e0:	f7f8 faac 	bl	800083c <serial_put_byte>

            if (HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) {
 80082e4:	f107 0110 	add.w	r1, r7, #16
 80082e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80082ec:	2201      	movs	r2, #1
 80082ee:	4825      	ldr	r0, [pc, #148]	@ (8008384 <ymodem_transmit+0x294>)
 80082f0:	f005 f991 	bl	800d616 <HAL_UART_Receive>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d120      	bne.n	800833c <ymodem_transmit+0x24c>
                if (aRxCtrl[0] == ACK) {
 80082fa:	7c3b      	ldrb	r3, [r7, #16]
 80082fc:	2b06      	cmp	r3, #6
 80082fe:	d102      	bne.n	8008306 <ymodem_transmit+0x216>
                    ackRecpt = 1;
 8008300:	2301      	movs	r3, #1
 8008302:	633b      	str	r3, [r7, #48]	@ 0x30
 8008304:	e01d      	b.n	8008342 <ymodem_transmit+0x252>
                }
                else if (aRxCtrl[0] == CA) {
 8008306:	7c3b      	ldrb	r3, [r7, #16]
 8008308:	2b18      	cmp	r3, #24
 800830a:	d11a      	bne.n	8008342 <ymodem_transmit+0x252>
                    if ((HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) && (aRxCtrl[0] == CA)) {
 800830c:	f107 0110 	add.w	r1, r7, #16
 8008310:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008314:	2201      	movs	r2, #1
 8008316:	481b      	ldr	r0, [pc, #108]	@ (8008384 <ymodem_transmit+0x294>)
 8008318:	f005 f97d 	bl	800d616 <HAL_UART_Receive>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10f      	bne.n	8008342 <ymodem_transmit+0x252>
 8008322:	7c3b      	ldrb	r3, [r7, #16]
 8008324:	2b18      	cmp	r3, #24
 8008326:	d10c      	bne.n	8008342 <ymodem_transmit+0x252>
                        HAL_Delay(2);
 8008328:	2002      	movs	r0, #2
 800832a:	f000 f917 	bl	800855c <HAL_Delay>
                        __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 800832e:	4b15      	ldr	r3, [pc, #84]	@ (8008384 <ymodem_transmit+0x294>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
                        result = COM_ABORT;
 8008334:	2302      	movs	r3, #2
 8008336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800833a:	e002      	b.n	8008342 <ymodem_transmit+0x252>
                    }
                }
            }
            else {
                errors++;
 800833c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800833e:	3301      	adds	r3, #1
 8008340:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            if (errors >= MAX_ERRORS) {
 8008342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008344:	2b04      	cmp	r3, #4
 8008346:	d902      	bls.n	800834e <ymodem_transmit+0x25e>
                result = COM_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        while ((!ackRecpt) && (result == COM_OK)) {
 800834e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008350:	2b00      	cmp	r3, #0
 8008352:	d103      	bne.n	800835c <ymodem_transmit+0x26c>
 8008354:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008358:	2b00      	cmp	r3, #0
 800835a:	d0c0      	beq.n	80082de <ymodem_transmit+0x1ee>
            }
        }
    }

    /* Send empty packet to close session */
    if (result == COM_OK) {
 800835c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008360:	2b00      	cmp	r3, #0
 8008362:	d14e      	bne.n	8008402 <ymodem_transmit+0x312>
        aPacketData[PACKET_START_INDEX] = SOH;
 8008364:	4b05      	ldr	r3, [pc, #20]	@ (800837c <ymodem_transmit+0x28c>)
 8008366:	2201      	movs	r2, #1
 8008368:	705a      	strb	r2, [r3, #1]
        aPacketData[PACKET_NUMBER_INDEX] = 0;
 800836a:	4b04      	ldr	r3, [pc, #16]	@ (800837c <ymodem_transmit+0x28c>)
 800836c:	2200      	movs	r2, #0
 800836e:	709a      	strb	r2, [r3, #2]
        aPacketData[PACKET_CNUMBER_INDEX] = 0xFF;
 8008370:	4b02      	ldr	r3, [pc, #8]	@ (800837c <ymodem_transmit+0x28c>)
 8008372:	22ff      	movs	r2, #255	@ 0xff
 8008374:	70da      	strb	r2, [r3, #3]
        for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++) {
 8008376:	2304      	movs	r3, #4
 8008378:	77fb      	strb	r3, [r7, #31]
 800837a:	e010      	b.n	800839e <ymodem_transmit+0x2ae>
 800837c:	20004104 	.word	0x20004104
 8008380:	20004105 	.word	0x20004105
 8008384:	20000678 	.word	0x20000678
 8008388:	20004108 	.word	0x20004108
 800838c:	200005d4 	.word	0x200005d4
            aPacketData[i] = 0x00;
 8008390:	7ffb      	ldrb	r3, [r7, #31]
 8008392:	4a1f      	ldr	r2, [pc, #124]	@ (8008410 <ymodem_transmit+0x320>)
 8008394:	2100      	movs	r1, #0
 8008396:	54d1      	strb	r1, [r2, r3]
        for (i = PACKET_DATA_INDEX; i < (PACKET_SIZE + PACKET_DATA_INDEX); i++) {
 8008398:	7ffb      	ldrb	r3, [r7, #31]
 800839a:	3301      	adds	r3, #1
 800839c:	77fb      	strb	r3, [r7, #31]
 800839e:	7ffb      	ldrb	r3, [r7, #31]
 80083a0:	2b83      	cmp	r3, #131	@ 0x83
 80083a2:	d9f5      	bls.n	8008390 <ymodem_transmit+0x2a0>
        }

        HAL_UART_Transmit(&UartHandle, &aPacketData[PACKET_START_INDEX], PACKET_SIZE + PACKET_HEADER_SIZE, NAK_TIMEOUT);
 80083a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80083a8:	2283      	movs	r2, #131	@ 0x83
 80083aa:	491a      	ldr	r1, [pc, #104]	@ (8008414 <ymodem_transmit+0x324>)
 80083ac:	481a      	ldr	r0, [pc, #104]	@ (8008418 <ymodem_transmit+0x328>)
 80083ae:	f005 f8a7 	bl	800d500 <HAL_UART_Transmit>

#ifdef CRC16_F
        tempCrc = HAL_CRC_Calculate(&CrcHandle, (uint32_t*)&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
 80083b2:	2280      	movs	r2, #128	@ 0x80
 80083b4:	4919      	ldr	r1, [pc, #100]	@ (800841c <ymodem_transmit+0x32c>)
 80083b6:	481a      	ldr	r0, [pc, #104]	@ (8008420 <ymodem_transmit+0x330>)
 80083b8:	f000 fa21 	bl	80087fe <HAL_CRC_Calculate>
 80083bc:	61b8      	str	r0, [r7, #24]
        serial_put_byte(tempCrc >> 8);
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	0a1b      	lsrs	r3, r3, #8
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7f8 fa39 	bl	800083c <serial_put_byte>
        serial_put_byte(tempCrc & 0xFF);
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7f8 fa34 	bl	800083c <serial_put_byte>
#else
        tempChkSum = calc_checksum(&aPacketData[PACKET_DATA_INDEX], PACKET_SIZE);
        Serial_PutByte(tempChkSum);
#endif

        if (HAL_UART_Receive(&UartHandle, &aRxCtrl[0], 1, NAK_TIMEOUT) == HAL_OK) {
 80083d4:	f107 0110 	add.w	r1, r7, #16
 80083d8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80083dc:	2201      	movs	r2, #1
 80083de:	480e      	ldr	r0, [pc, #56]	@ (8008418 <ymodem_transmit+0x328>)
 80083e0:	f005 f919 	bl	800d616 <HAL_UART_Receive>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <ymodem_transmit+0x312>
            if (aRxCtrl[0] == CA) {
 80083ea:	7c3b      	ldrb	r3, [r7, #16]
 80083ec:	2b18      	cmp	r3, #24
 80083ee:	d108      	bne.n	8008402 <ymodem_transmit+0x312>
                HAL_Delay(2);
 80083f0:	2002      	movs	r0, #2
 80083f2:	f000 f8b3 	bl	800855c <HAL_Delay>
                __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 80083f6:	4b08      	ldr	r3, [pc, #32]	@ (8008418 <ymodem_transmit+0x328>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	685b      	ldr	r3, [r3, #4]
                result = COM_ABORT;
 80083fc:	2302      	movs	r3, #2
 80083fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    return result;
 8008402:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008406:	4618      	mov	r0, r3
 8008408:	3738      	adds	r7, #56	@ 0x38
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	20004104 	.word	0x20004104
 8008414:	20004105 	.word	0x20004105
 8008418:	20000678 	.word	0x20000678
 800841c:	20004108 	.word	0x20004108
 8008420:	200005d4 	.word	0x200005d4

08008424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8008424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800845c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008428:	f7ff faac 	bl	8007984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800842c:	480c      	ldr	r0, [pc, #48]	@ (8008460 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800842e:	490d      	ldr	r1, [pc, #52]	@ (8008464 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008430:	4a0d      	ldr	r2, [pc, #52]	@ (8008468 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008434:	e002      	b.n	800843c <LoopCopyDataInit>

08008436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800843a:	3304      	adds	r3, #4

0800843c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800843c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800843e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008440:	d3f9      	bcc.n	8008436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008442:	4a0a      	ldr	r2, [pc, #40]	@ (800846c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008444:	4c0a      	ldr	r4, [pc, #40]	@ (8008470 <LoopFillZerobss+0x22>)
  movs r3, #0
 8008446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008448:	e001      	b.n	800844e <LoopFillZerobss>

0800844a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800844a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800844c:	3204      	adds	r2, #4

0800844e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800844e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008450:	d3fb      	bcc.n	800844a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8008452:	f006 fb15 	bl	800ea80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008456:	f7fb fd65 	bl	8003f24 <main>
  bx  lr    
 800845a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800845c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8008460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008464:	200005b8 	.word	0x200005b8
  ldr r2, =_sidata
 8008468:	08011090 	.word	0x08011090
  ldr r2, =_sbss
 800846c:	200005b8 	.word	0x200005b8
  ldr r4, =_ebss
 8008470:	2000467c 	.word	0x2000467c

08008474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008474:	e7fe      	b.n	8008474 <ADC_IRQHandler>
	...

08008478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800847c:	4b0e      	ldr	r3, [pc, #56]	@ (80084b8 <HAL_Init+0x40>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a0d      	ldr	r2, [pc, #52]	@ (80084b8 <HAL_Init+0x40>)
 8008482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008486:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008488:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <HAL_Init+0x40>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a0a      	ldr	r2, [pc, #40]	@ (80084b8 <HAL_Init+0x40>)
 800848e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008492:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008494:	4b08      	ldr	r3, [pc, #32]	@ (80084b8 <HAL_Init+0x40>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a07      	ldr	r2, [pc, #28]	@ (80084b8 <HAL_Init+0x40>)
 800849a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800849e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80084a0:	2003      	movs	r0, #3
 80084a2:	f000 f94f 	bl	8008744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80084a6:	2000      	movs	r0, #0
 80084a8:	f000 f808 	bl	80084bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80084ac:	f7ff f856 	bl	800755c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	40023c00 	.word	0x40023c00

080084bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80084c4:	4b12      	ldr	r3, [pc, #72]	@ (8008510 <HAL_InitTick+0x54>)
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	4b12      	ldr	r3, [pc, #72]	@ (8008514 <HAL_InitTick+0x58>)
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	4619      	mov	r1, r3
 80084ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80084d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80084d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80084da:	4618      	mov	r0, r3
 80084dc:	f000 f967 	bl	80087ae <HAL_SYSTICK_Config>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d001      	beq.n	80084ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e00e      	b.n	8008508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b0f      	cmp	r3, #15
 80084ee:	d80a      	bhi.n	8008506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80084f0:	2200      	movs	r2, #0
 80084f2:	6879      	ldr	r1, [r7, #4]
 80084f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084f8:	f000 f92f 	bl	800875a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80084fc:	4a06      	ldr	r2, [pc, #24]	@ (8008518 <HAL_InitTick+0x5c>)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008502:	2300      	movs	r3, #0
 8008504:	e000      	b.n	8008508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
}
 8008508:	4618      	mov	r0, r3
 800850a:	3708      	adds	r7, #8
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}
 8008510:	20000550 	.word	0x20000550
 8008514:	20000558 	.word	0x20000558
 8008518:	20000554 	.word	0x20000554

0800851c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800851c:	b480      	push	{r7}
 800851e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008520:	4b06      	ldr	r3, [pc, #24]	@ (800853c <HAL_IncTick+0x20>)
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	461a      	mov	r2, r3
 8008526:	4b06      	ldr	r3, [pc, #24]	@ (8008540 <HAL_IncTick+0x24>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4413      	add	r3, r2
 800852c:	4a04      	ldr	r2, [pc, #16]	@ (8008540 <HAL_IncTick+0x24>)
 800852e:	6013      	str	r3, [r2, #0]
}
 8008530:	bf00      	nop
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	20000558 	.word	0x20000558
 8008540:	2000450c 	.word	0x2000450c

08008544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008544:	b480      	push	{r7}
 8008546:	af00      	add	r7, sp, #0
  return uwTick;
 8008548:	4b03      	ldr	r3, [pc, #12]	@ (8008558 <HAL_GetTick+0x14>)
 800854a:	681b      	ldr	r3, [r3, #0]
}
 800854c:	4618      	mov	r0, r3
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	2000450c 	.word	0x2000450c

0800855c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008564:	f7ff ffee 	bl	8008544 <HAL_GetTick>
 8008568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008574:	d005      	beq.n	8008582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008576:	4b0a      	ldr	r3, [pc, #40]	@ (80085a0 <HAL_Delay+0x44>)
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	4413      	add	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008582:	bf00      	nop
 8008584:	f7ff ffde 	bl	8008544 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	429a      	cmp	r2, r3
 8008592:	d8f7      	bhi.n	8008584 <HAL_Delay+0x28>
  {
  }
}
 8008594:	bf00      	nop
 8008596:	bf00      	nop
 8008598:	3710      	adds	r7, #16
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	20000558 	.word	0x20000558

080085a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f003 0307 	and.w	r3, r3, #7
 80085b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80085b4:	4b0c      	ldr	r3, [pc, #48]	@ (80085e8 <__NVIC_SetPriorityGrouping+0x44>)
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80085c0:	4013      	ands	r3, r2
 80085c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80085cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80085d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80085d6:	4a04      	ldr	r2, [pc, #16]	@ (80085e8 <__NVIC_SetPriorityGrouping+0x44>)
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	60d3      	str	r3, [r2, #12]
}
 80085dc:	bf00      	nop
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	e000ed00 	.word	0xe000ed00

080085ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80085ec:	b480      	push	{r7}
 80085ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80085f0:	4b04      	ldr	r3, [pc, #16]	@ (8008604 <__NVIC_GetPriorityGrouping+0x18>)
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	0a1b      	lsrs	r3, r3, #8
 80085f6:	f003 0307 	and.w	r3, r3, #7
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	e000ed00 	.word	0xe000ed00

08008608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
 800860e:	4603      	mov	r3, r0
 8008610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008616:	2b00      	cmp	r3, #0
 8008618:	db0b      	blt.n	8008632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800861a:	79fb      	ldrb	r3, [r7, #7]
 800861c:	f003 021f 	and.w	r2, r3, #31
 8008620:	4907      	ldr	r1, [pc, #28]	@ (8008640 <__NVIC_EnableIRQ+0x38>)
 8008622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008626:	095b      	lsrs	r3, r3, #5
 8008628:	2001      	movs	r0, #1
 800862a:	fa00 f202 	lsl.w	r2, r0, r2
 800862e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008632:	bf00      	nop
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	e000e100 	.word	0xe000e100

08008644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	4603      	mov	r3, r0
 800864c:	6039      	str	r1, [r7, #0]
 800864e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008654:	2b00      	cmp	r3, #0
 8008656:	db0a      	blt.n	800866e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	b2da      	uxtb	r2, r3
 800865c:	490c      	ldr	r1, [pc, #48]	@ (8008690 <__NVIC_SetPriority+0x4c>)
 800865e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008662:	0112      	lsls	r2, r2, #4
 8008664:	b2d2      	uxtb	r2, r2
 8008666:	440b      	add	r3, r1
 8008668:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800866c:	e00a      	b.n	8008684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	b2da      	uxtb	r2, r3
 8008672:	4908      	ldr	r1, [pc, #32]	@ (8008694 <__NVIC_SetPriority+0x50>)
 8008674:	79fb      	ldrb	r3, [r7, #7]
 8008676:	f003 030f 	and.w	r3, r3, #15
 800867a:	3b04      	subs	r3, #4
 800867c:	0112      	lsls	r2, r2, #4
 800867e:	b2d2      	uxtb	r2, r2
 8008680:	440b      	add	r3, r1
 8008682:	761a      	strb	r2, [r3, #24]
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr
 8008690:	e000e100 	.word	0xe000e100
 8008694:	e000ed00 	.word	0xe000ed00

08008698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008698:	b480      	push	{r7}
 800869a:	b089      	sub	sp, #36	@ 0x24
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	f1c3 0307 	rsb	r3, r3, #7
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	bf28      	it	cs
 80086b6:	2304      	movcs	r3, #4
 80086b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	3304      	adds	r3, #4
 80086be:	2b06      	cmp	r3, #6
 80086c0:	d902      	bls.n	80086c8 <NVIC_EncodePriority+0x30>
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	3b03      	subs	r3, #3
 80086c6:	e000      	b.n	80086ca <NVIC_EncodePriority+0x32>
 80086c8:	2300      	movs	r3, #0
 80086ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80086cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	fa02 f303 	lsl.w	r3, r2, r3
 80086d6:	43da      	mvns	r2, r3
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	401a      	ands	r2, r3
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80086e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	fa01 f303 	lsl.w	r3, r1, r3
 80086ea:	43d9      	mvns	r1, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80086f0:	4313      	orrs	r3, r2
         );
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3724      	adds	r7, #36	@ 0x24
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr
	...

08008700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	3b01      	subs	r3, #1
 800870c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008710:	d301      	bcc.n	8008716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008712:	2301      	movs	r3, #1
 8008714:	e00f      	b.n	8008736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008716:	4a0a      	ldr	r2, [pc, #40]	@ (8008740 <SysTick_Config+0x40>)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	3b01      	subs	r3, #1
 800871c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800871e:	210f      	movs	r1, #15
 8008720:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008724:	f7ff ff8e 	bl	8008644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008728:	4b05      	ldr	r3, [pc, #20]	@ (8008740 <SysTick_Config+0x40>)
 800872a:	2200      	movs	r2, #0
 800872c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800872e:	4b04      	ldr	r3, [pc, #16]	@ (8008740 <SysTick_Config+0x40>)
 8008730:	2207      	movs	r2, #7
 8008732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	e000e010 	.word	0xe000e010

08008744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7ff ff29 	bl	80085a4 <__NVIC_SetPriorityGrouping>
}
 8008752:	bf00      	nop
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800875a:	b580      	push	{r7, lr}
 800875c:	b086      	sub	sp, #24
 800875e:	af00      	add	r7, sp, #0
 8008760:	4603      	mov	r3, r0
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
 8008766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008768:	2300      	movs	r3, #0
 800876a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800876c:	f7ff ff3e 	bl	80085ec <__NVIC_GetPriorityGrouping>
 8008770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	68b9      	ldr	r1, [r7, #8]
 8008776:	6978      	ldr	r0, [r7, #20]
 8008778:	f7ff ff8e 	bl	8008698 <NVIC_EncodePriority>
 800877c:	4602      	mov	r2, r0
 800877e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008782:	4611      	mov	r1, r2
 8008784:	4618      	mov	r0, r3
 8008786:	f7ff ff5d 	bl	8008644 <__NVIC_SetPriority>
}
 800878a:	bf00      	nop
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b082      	sub	sp, #8
 8008796:	af00      	add	r7, sp, #0
 8008798:	4603      	mov	r3, r0
 800879a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800879c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087a0:	4618      	mov	r0, r3
 80087a2:	f7ff ff31 	bl	8008608 <__NVIC_EnableIRQ>
}
 80087a6:	bf00      	nop
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b082      	sub	sp, #8
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f7ff ffa2 	bl	8008700 <SysTick_Config>
 80087bc:	4603      	mov	r3, r0
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3708      	adds	r7, #8
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b082      	sub	sp, #8
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d101      	bne.n	80087d8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e00e      	b.n	80087f6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	795b      	ldrb	r3, [r3, #5]
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d105      	bne.n	80087ee <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7fe fedf 	bl	80075ac <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80087fe:	b480      	push	{r7}
 8008800:	b087      	sub	sp, #28
 8008802:	af00      	add	r7, sp, #0
 8008804:	60f8      	str	r0, [r7, #12]
 8008806:	60b9      	str	r1, [r7, #8]
 8008808:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800880a:	2300      	movs	r3, #0
 800880c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2202      	movs	r2, #2
 8008812:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689a      	ldr	r2, [r3, #8]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f042 0201 	orr.w	r2, r2, #1
 8008822:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8008824:	2300      	movs	r3, #0
 8008826:	617b      	str	r3, [r7, #20]
 8008828:	e00a      	b.n	8008840 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	68ba      	ldr	r2, [r7, #8]
 8008830:	441a      	add	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	6812      	ldr	r2, [r2, #0]
 8008838:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	3301      	adds	r3, #1
 800883e:	617b      	str	r3, [r7, #20]
 8008840:	697a      	ldr	r2, [r7, #20]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	429a      	cmp	r2, r3
 8008846:	d3f0      	bcc.n	800882a <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2201      	movs	r2, #1
 8008854:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8008856:	693b      	ldr	r3, [r7, #16]
}
 8008858:	4618      	mov	r0, r3
 800885a:	371c      	adds	r7, #28
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008870:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008872:	f7ff fe67 	bl	8008544 <HAL_GetTick>
 8008876:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b02      	cmp	r3, #2
 8008882:	d008      	beq.n	8008896 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2280      	movs	r2, #128	@ 0x80
 8008888:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e052      	b.n	800893c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f022 0216 	bic.w	r2, r2, #22
 80088a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	695a      	ldr	r2, [r3, #20]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d103      	bne.n	80088c6 <HAL_DMA_Abort+0x62>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d007      	beq.n	80088d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f022 0208 	bic.w	r2, r2, #8
 80088d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f022 0201 	bic.w	r2, r2, #1
 80088e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80088e6:	e013      	b.n	8008910 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80088e8:	f7ff fe2c 	bl	8008544 <HAL_GetTick>
 80088ec:	4602      	mov	r2, r0
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	2b05      	cmp	r3, #5
 80088f4:	d90c      	bls.n	8008910 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2220      	movs	r2, #32
 80088fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2203      	movs	r2, #3
 8008900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800890c:	2303      	movs	r3, #3
 800890e:	e015      	b.n	800893c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1e4      	bne.n	80088e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008922:	223f      	movs	r2, #63	@ 0x3f
 8008924:	409a      	lsls	r2, r3
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008952:	b2db      	uxtb	r3, r3
 8008954:	2b02      	cmp	r3, #2
 8008956:	d004      	beq.n	8008962 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2280      	movs	r2, #128	@ 0x80
 800895c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e00c      	b.n	800897c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2205      	movs	r2, #5
 8008966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f022 0201 	bic.w	r2, r2, #1
 8008978:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	370c      	adds	r7, #12
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008996:	b2db      	uxtb	r3, r3
}
 8008998:	4618      	mov	r0, r3
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b086      	sub	sp, #24
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80089b2:	4b23      	ldr	r3, [pc, #140]	@ (8008a40 <HAL_FLASH_Program+0x9c>)
 80089b4:	7e1b      	ldrb	r3, [r3, #24]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d101      	bne.n	80089be <HAL_FLASH_Program+0x1a>
 80089ba:	2302      	movs	r3, #2
 80089bc:	e03b      	b.n	8008a36 <HAL_FLASH_Program+0x92>
 80089be:	4b20      	ldr	r3, [pc, #128]	@ (8008a40 <HAL_FLASH_Program+0x9c>)
 80089c0:	2201      	movs	r2, #1
 80089c2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80089c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80089c8:	f000 f8b0 	bl	8008b2c <FLASH_WaitForLastOperation>
 80089cc:	4603      	mov	r3, r0
 80089ce:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80089d0:	7dfb      	ldrb	r3, [r7, #23]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d12b      	bne.n	8008a2e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d105      	bne.n	80089e8 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80089dc:	783b      	ldrb	r3, [r7, #0]
 80089de:	4619      	mov	r1, r3
 80089e0:	68b8      	ldr	r0, [r7, #8]
 80089e2:	f000 f95b 	bl	8008c9c <FLASH_Program_Byte>
 80089e6:	e016      	b.n	8008a16 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d105      	bne.n	80089fa <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80089ee:	883b      	ldrh	r3, [r7, #0]
 80089f0:	4619      	mov	r1, r3
 80089f2:	68b8      	ldr	r0, [r7, #8]
 80089f4:	f000 f92e 	bl	8008c54 <FLASH_Program_HalfWord>
 80089f8:	e00d      	b.n	8008a16 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	d105      	bne.n	8008a0c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	4619      	mov	r1, r3
 8008a04:	68b8      	ldr	r0, [r7, #8]
 8008a06:	f000 f903 	bl	8008c10 <FLASH_Program_Word>
 8008a0a:	e004      	b.n	8008a16 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8008a0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a10:	68b8      	ldr	r0, [r7, #8]
 8008a12:	f000 f8cb 	bl	8008bac <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008a16:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008a1a:	f000 f887 	bl	8008b2c <FLASH_WaitForLastOperation>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8008a22:	4b08      	ldr	r3, [pc, #32]	@ (8008a44 <HAL_FLASH_Program+0xa0>)
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	4a07      	ldr	r2, [pc, #28]	@ (8008a44 <HAL_FLASH_Program+0xa0>)
 8008a28:	f023 0301 	bic.w	r3, r3, #1
 8008a2c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008a2e:	4b04      	ldr	r3, [pc, #16]	@ (8008a40 <HAL_FLASH_Program+0x9c>)
 8008a30:	2200      	movs	r2, #0
 8008a32:	761a      	strb	r2, [r3, #24]

  return status;
 8008a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3718      	adds	r7, #24
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	20004510 	.word	0x20004510
 8008a44:	40023c00 	.word	0x40023c00

08008a48 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008a52:	4b0b      	ldr	r3, [pc, #44]	@ (8008a80 <HAL_FLASH_Unlock+0x38>)
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	da0b      	bge.n	8008a72 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008a5a:	4b09      	ldr	r3, [pc, #36]	@ (8008a80 <HAL_FLASH_Unlock+0x38>)
 8008a5c:	4a09      	ldr	r2, [pc, #36]	@ (8008a84 <HAL_FLASH_Unlock+0x3c>)
 8008a5e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008a60:	4b07      	ldr	r3, [pc, #28]	@ (8008a80 <HAL_FLASH_Unlock+0x38>)
 8008a62:	4a09      	ldr	r2, [pc, #36]	@ (8008a88 <HAL_FLASH_Unlock+0x40>)
 8008a64:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008a66:	4b06      	ldr	r3, [pc, #24]	@ (8008a80 <HAL_FLASH_Unlock+0x38>)
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	da01      	bge.n	8008a72 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008a72:	79fb      	ldrb	r3, [r7, #7]
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	40023c00 	.word	0x40023c00
 8008a84:	45670123 	.word	0x45670123
 8008a88:	cdef89ab 	.word	0xcdef89ab

08008a8c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8008a90:	4b05      	ldr	r3, [pc, #20]	@ (8008aa8 <HAL_FLASH_Lock+0x1c>)
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	4a04      	ldr	r2, [pc, #16]	@ (8008aa8 <HAL_FLASH_Lock+0x1c>)
 8008a96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a9a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	40023c00 	.word	0x40023c00

08008aac <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8008aac:	b480      	push	{r7}
 8008aae:	af00      	add	r7, sp, #0
  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8008ab0:	4b09      	ldr	r3, [pc, #36]	@ (8008ad8 <HAL_FLASH_OB_Unlock+0x2c>)
 8008ab2:	695b      	ldr	r3, [r3, #20]
 8008ab4:	f003 0301 	and.w	r3, r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d007      	beq.n	8008acc <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8008abc:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <HAL_FLASH_OB_Unlock+0x2c>)
 8008abe:	4a07      	ldr	r2, [pc, #28]	@ (8008adc <HAL_FLASH_OB_Unlock+0x30>)
 8008ac0:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8008ac2:	4b05      	ldr	r3, [pc, #20]	@ (8008ad8 <HAL_FLASH_OB_Unlock+0x2c>)
 8008ac4:	4a06      	ldr	r2, [pc, #24]	@ (8008ae0 <HAL_FLASH_OB_Unlock+0x34>)
 8008ac6:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	e000      	b.n	8008ace <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	40023c00 	.word	0x40023c00
 8008adc:	08192a3b 	.word	0x08192a3b
 8008ae0:	4c5d6e7f 	.word	0x4c5d6e7f

08008ae4 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <HAL_FLASH_OB_Lock+0x1c>)
 8008aea:	695b      	ldr	r3, [r3, #20]
 8008aec:	4a04      	ldr	r2, [pc, #16]	@ (8008b00 <HAL_FLASH_OB_Lock+0x1c>)
 8008aee:	f043 0301 	orr.w	r3, r3, #1
 8008af2:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	40023c00 	.word	0x40023c00

08008b04 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8008b08:	4b07      	ldr	r3, [pc, #28]	@ (8008b28 <HAL_FLASH_OB_Launch+0x24>)
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	4a06      	ldr	r2, [pc, #24]	@ (8008b28 <HAL_FLASH_OB_Launch+0x24>)
 8008b10:	f043 0302 	orr.w	r3, r3, #2
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 8008b18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008b1c:	f000 f806 	bl	8008b2c <FLASH_WaitForLastOperation>
 8008b20:	4603      	mov	r3, r0
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	40023c14 	.word	0x40023c14

08008b2c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008b38:	4b1a      	ldr	r3, [pc, #104]	@ (8008ba4 <FLASH_WaitForLastOperation+0x78>)
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8008b3e:	f7ff fd01 	bl	8008544 <HAL_GetTick>
 8008b42:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008b44:	e010      	b.n	8008b68 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b4c:	d00c      	beq.n	8008b68 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d007      	beq.n	8008b64 <FLASH_WaitForLastOperation+0x38>
 8008b54:	f7ff fcf6 	bl	8008544 <HAL_GetTick>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d201      	bcs.n	8008b68 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e019      	b.n	8008b9c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008b68:	4b0f      	ldr	r3, [pc, #60]	@ (8008ba8 <FLASH_WaitForLastOperation+0x7c>)
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1e8      	bne.n	8008b46 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8008b74:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba8 <FLASH_WaitForLastOperation+0x7c>)
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008b80:	4b09      	ldr	r3, [pc, #36]	@ (8008ba8 <FLASH_WaitForLastOperation+0x7c>)
 8008b82:	2201      	movs	r2, #1
 8008b84:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8008b86:	4b08      	ldr	r3, [pc, #32]	@ (8008ba8 <FLASH_WaitForLastOperation+0x7c>)
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d003      	beq.n	8008b9a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8008b92:	f000 f8a5 	bl	8008ce0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e000      	b.n	8008b9c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8008b9a:	2300      	movs	r3, #0

}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	20004510 	.word	0x20004510
 8008ba8:	40023c00 	.word	0x40023c00

08008bac <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008bb8:	4b14      	ldr	r3, [pc, #80]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	4a13      	ldr	r2, [pc, #76]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8008bc4:	4b11      	ldr	r3, [pc, #68]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	4a10      	ldr	r2, [pc, #64]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bca:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008bce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8008c0c <FLASH_Program_DoubleWord+0x60>)
 8008bd6:	f043 0301 	orr.w	r3, r3, #1
 8008bda:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	683a      	ldr	r2, [r7, #0]
 8008be0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008be2:	f3bf 8f6f 	isb	sy
}
 8008be6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8008be8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bec:	f04f 0200 	mov.w	r2, #0
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	000a      	movs	r2, r1
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	68f9      	ldr	r1, [r7, #12]
 8008bfa:	3104      	adds	r1, #4
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	600b      	str	r3, [r1, #0]
}
 8008c00:	bf00      	nop
 8008c02:	3714      	adds	r7, #20
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr
 8008c0c:	40023c00 	.word	0x40023c00

08008c10 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c24:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8008c26:	4b0a      	ldr	r3, [pc, #40]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	4a09      	ldr	r2, [pc, #36]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008c32:	4b07      	ldr	r3, [pc, #28]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c34:	691b      	ldr	r3, [r3, #16]
 8008c36:	4a06      	ldr	r2, [pc, #24]	@ (8008c50 <FLASH_Program_Word+0x40>)
 8008c38:	f043 0301 	orr.w	r3, r3, #1
 8008c3c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	683a      	ldr	r2, [r7, #0]
 8008c42:	601a      	str	r2, [r3, #0]
}
 8008c44:	bf00      	nop
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr
 8008c50:	40023c00 	.word	0x40023c00

08008c54 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008c60:	4b0d      	ldr	r3, [pc, #52]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	4a0c      	ldr	r2, [pc, #48]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8008c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	4a09      	ldr	r2, [pc, #36]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008c78:	4b07      	ldr	r3, [pc, #28]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c7a:	691b      	ldr	r3, [r3, #16]
 8008c7c:	4a06      	ldr	r2, [pc, #24]	@ (8008c98 <FLASH_Program_HalfWord+0x44>)
 8008c7e:	f043 0301 	orr.w	r3, r3, #1
 8008c82:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	887a      	ldrh	r2, [r7, #2]
 8008c88:	801a      	strh	r2, [r3, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	370c      	adds	r7, #12
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	40023c00 	.word	0x40023c00

08008c9c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	4a0b      	ldr	r2, [pc, #44]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cb2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8008cb4:	4b09      	ldr	r3, [pc, #36]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008cb6:	4a09      	ldr	r2, [pc, #36]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008cbc:	4b07      	ldr	r3, [pc, #28]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	4a06      	ldr	r2, [pc, #24]	@ (8008cdc <FLASH_Program_Byte+0x40>)
 8008cc2:	f043 0301 	orr.w	r3, r3, #1
 8008cc6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	78fa      	ldrb	r2, [r7, #3]
 8008ccc:	701a      	strb	r2, [r3, #0]
}
 8008cce:	bf00      	nop
 8008cd0:	370c      	adds	r7, #12
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	40023c00 	.word	0x40023c00

08008ce0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8008ce4:	4b2f      	ldr	r3, [pc, #188]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	f003 0310 	and.w	r3, r3, #16
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d008      	beq.n	8008d02 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8008cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008cf2:	69db      	ldr	r3, [r3, #28]
 8008cf4:	f043 0310 	orr.w	r3, r3, #16
 8008cf8:	4a2b      	ldr	r2, [pc, #172]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008cfa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8008cfc:	4b29      	ldr	r3, [pc, #164]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008cfe:	2210      	movs	r2, #16
 8008d00:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8008d02:	4b28      	ldr	r3, [pc, #160]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	f003 0320 	and.w	r3, r3, #32
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d008      	beq.n	8008d20 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8008d0e:	4b26      	ldr	r3, [pc, #152]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	f043 0308 	orr.w	r3, r3, #8
 8008d16:	4a24      	ldr	r2, [pc, #144]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d18:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8008d1a:	4b22      	ldr	r3, [pc, #136]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d1c:	2220      	movs	r2, #32
 8008d1e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8008d20:	4b20      	ldr	r3, [pc, #128]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d008      	beq.n	8008d3e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8008d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d2e:	69db      	ldr	r3, [r3, #28]
 8008d30:	f043 0304 	orr.w	r3, r3, #4
 8008d34:	4a1c      	ldr	r2, [pc, #112]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d36:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8008d38:	4b1a      	ldr	r3, [pc, #104]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d3a:	2240      	movs	r2, #64	@ 0x40
 8008d3c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8008d3e:	4b19      	ldr	r3, [pc, #100]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d008      	beq.n	8008d5c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8008d4a:	4b17      	ldr	r3, [pc, #92]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d4c:	69db      	ldr	r3, [r3, #28]
 8008d4e:	f043 0302 	orr.w	r3, r3, #2
 8008d52:	4a15      	ldr	r2, [pc, #84]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d54:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8008d56:	4b13      	ldr	r3, [pc, #76]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d58:	2280      	movs	r2, #128	@ 0x80
 8008d5a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8008d5c:	4b11      	ldr	r3, [pc, #68]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d009      	beq.n	8008d7c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8008d68:	4b0f      	ldr	r3, [pc, #60]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d6a:	69db      	ldr	r3, [r3, #28]
 8008d6c:	f043 0301 	orr.w	r3, r3, #1
 8008d70:	4a0d      	ldr	r2, [pc, #52]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d72:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8008d74:	4b0b      	ldr	r3, [pc, #44]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d7a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8008d7c:	4b09      	ldr	r3, [pc, #36]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	f003 0302 	and.w	r3, r3, #2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d008      	beq.n	8008d9a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8008d88:	4b07      	ldr	r3, [pc, #28]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d8a:	69db      	ldr	r3, [r3, #28]
 8008d8c:	f043 0320 	orr.w	r3, r3, #32
 8008d90:	4a05      	ldr	r2, [pc, #20]	@ (8008da8 <FLASH_SetErrorCode+0xc8>)
 8008d92:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8008d94:	4b03      	ldr	r3, [pc, #12]	@ (8008da4 <FLASH_SetErrorCode+0xc4>)
 8008d96:	2202      	movs	r2, #2
 8008d98:	60da      	str	r2, [r3, #12]
  }
}
 8008d9a:	bf00      	nop
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr
 8008da4:	40023c00 	.word	0x40023c00
 8008da8:	20004510 	.word	0x20004510

08008dac <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8008db6:	2300      	movs	r3, #0
 8008db8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008dba:	4b31      	ldr	r3, [pc, #196]	@ (8008e80 <HAL_FLASHEx_Erase+0xd4>)
 8008dbc:	7e1b      	ldrb	r3, [r3, #24]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d101      	bne.n	8008dc6 <HAL_FLASHEx_Erase+0x1a>
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e058      	b.n	8008e78 <HAL_FLASHEx_Erase+0xcc>
 8008dc6:	4b2e      	ldr	r3, [pc, #184]	@ (8008e80 <HAL_FLASHEx_Erase+0xd4>)
 8008dc8:	2201      	movs	r2, #1
 8008dca:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008dcc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008dd0:	f7ff feac 	bl	8008b2c <FLASH_WaitForLastOperation>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008dd8:	7bfb      	ldrb	r3, [r7, #15]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d148      	bne.n	8008e70 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008de4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d115      	bne.n	8008e1a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4619      	mov	r1, r3
 8008dfa:	4610      	mov	r0, r2
 8008dfc:	f000 f8d6 	bl	8008fac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008e00:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008e04:	f7ff fe92 	bl	8008b2c <FLASH_WaitForLastOperation>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8008e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008e84 <HAL_FLASHEx_Erase+0xd8>)
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	4a1c      	ldr	r2, [pc, #112]	@ (8008e84 <HAL_FLASHEx_Erase+0xd8>)
 8008e12:	f023 0304 	bic.w	r3, r3, #4
 8008e16:	6113      	str	r3, [r2, #16]
 8008e18:	e028      	b.n	8008e6c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	60bb      	str	r3, [r7, #8]
 8008e20:	e01c      	b.n	8008e5c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	4619      	mov	r1, r3
 8008e2a:	68b8      	ldr	r0, [r7, #8]
 8008e2c:	f000 f8e2 	bl	8008ff4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008e30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008e34:	f7ff fe7a 	bl	8008b2c <FLASH_WaitForLastOperation>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8008e3c:	4b11      	ldr	r3, [pc, #68]	@ (8008e84 <HAL_FLASHEx_Erase+0xd8>)
 8008e3e:	691b      	ldr	r3, [r3, #16]
 8008e40:	4a10      	ldr	r2, [pc, #64]	@ (8008e84 <HAL_FLASHEx_Erase+0xd8>)
 8008e42:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8008e46:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d003      	beq.n	8008e56 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	601a      	str	r2, [r3, #0]
          break;
 8008e54:	e00a      	b.n	8008e6c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	60bb      	str	r3, [r7, #8]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	68da      	ldr	r2, [r3, #12]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	4413      	add	r3, r2
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d3da      	bcc.n	8008e22 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008e6c:	f000 f9fe 	bl	800926c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008e70:	4b03      	ldr	r3, [pc, #12]	@ (8008e80 <HAL_FLASHEx_Erase+0xd4>)
 8008e72:	2200      	movs	r2, #0
 8008e74:	761a      	strb	r2, [r3, #24]

  return status;
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	20004510 	.word	0x20004510
 8008e84:	40023c00 	.word	0x40023c00

08008e88 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008e94:	4b32      	ldr	r3, [pc, #200]	@ (8008f60 <HAL_FLASHEx_OBProgram+0xd8>)
 8008e96:	7e1b      	ldrb	r3, [r3, #24]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d101      	bne.n	8008ea0 <HAL_FLASHEx_OBProgram+0x18>
 8008e9c:	2302      	movs	r3, #2
 8008e9e:	e05b      	b.n	8008f58 <HAL_FLASHEx_OBProgram+0xd0>
 8008ea0:	4b2f      	ldr	r3, [pc, #188]	@ (8008f60 <HAL_FLASHEx_OBProgram+0xd8>)
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 0301 	and.w	r3, r3, #1
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d018      	beq.n	8008ee4 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d10a      	bne.n	8008ed0 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	689a      	ldr	r2, [r3, #8]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	f000 f8dd 	bl	8009084 <FLASH_OB_EnableWRP>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	73fb      	strb	r3, [r7, #15]
 8008ece:	e009      	b.n	8008ee4 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	689a      	ldr	r2, [r3, #8]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	4619      	mov	r1, r3
 8008eda:	4610      	mov	r0, r2
 8008edc:	f000 f8f4 	bl	80090c8 <FLASH_OB_DisableWRP>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f003 0302 	and.w	r3, r3, #2
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d007      	beq.n	8008f00 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	691b      	ldr	r3, [r3, #16]
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 f906 	bl	8009108 <FLASH_OB_RDP_LevelConfig>
 8008efc:	4603      	mov	r3, r0
 8008efe:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0304 	and.w	r3, r3, #4
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d013      	beq.n	8008f34 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	7e1b      	ldrb	r3, [r3, #24]
 8008f10:	f003 0320 	and.w	r3, r3, #32
 8008f14:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8008f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f1e:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8008f24:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	f000 f906 	bl	800913c <FLASH_OB_UserConfig>
 8008f30:	4603      	mov	r3, r0
 8008f32:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f003 0308 	and.w	r3, r3, #8
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d007      	beq.n	8008f50 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	695b      	ldr	r3, [r3, #20]
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	4618      	mov	r0, r3
 8008f48:	f000 f926 	bl	8009198 <FLASH_OB_BOR_LevelConfig>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008f50:	4b03      	ldr	r3, [pc, #12]	@ (8008f60 <HAL_FLASHEx_OBProgram+0xd8>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	761a      	strb	r2, [r3, #24]

  return status;
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	20004510 	.word	0x20004510

08008f64 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	220f      	movs	r2, #15
 8008f70:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8008f72:	f000 f93f 	bl	80091f4 <FLASH_OB_GetWRP>
 8008f76:	4603      	mov	r3, r0
 8008f78:	461a      	mov	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8008f7e:	f000 f945 	bl	800920c <FLASH_OB_GetRDP>
 8008f82:	4603      	mov	r3, r0
 8008f84:	461a      	mov	r2, r3
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8008f8a:	f000 f923 	bl	80091d4 <FLASH_OB_GetUser>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	461a      	mov	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8008f96:	f000 f959 	bl	800924c <FLASH_OB_GetBOR>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	615a      	str	r2, [r3, #20]
}
 8008fa2:	bf00      	nop
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
	...

08008fac <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	6039      	str	r1, [r7, #0]
 8008fb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fba:	691b      	ldr	r3, [r3, #16]
 8008fbc:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8008fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	4a09      	ldr	r2, [pc, #36]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fca:	f043 0304 	orr.w	r3, r3, #4
 8008fce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8008fd0:	4b07      	ldr	r3, [pc, #28]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fd2:	691a      	ldr	r2, [r3, #16]
 8008fd4:	79fb      	ldrb	r3, [r7, #7]
 8008fd6:	021b      	lsls	r3, r3, #8
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	4a05      	ldr	r2, [pc, #20]	@ (8008ff0 <FLASH_MassErase+0x44>)
 8008fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fe0:	6113      	str	r3, [r2, #16]
}
 8008fe2:	bf00      	nop
 8008fe4:	370c      	adds	r7, #12
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	40023c00 	.word	0x40023c00

08008ff4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b085      	sub	sp, #20
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8009000:	2300      	movs	r3, #0
 8009002:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8009004:	78fb      	ldrb	r3, [r7, #3]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d102      	bne.n	8009010 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800900a:	2300      	movs	r3, #0
 800900c:	60fb      	str	r3, [r7, #12]
 800900e:	e010      	b.n	8009032 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8009010:	78fb      	ldrb	r3, [r7, #3]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d103      	bne.n	800901e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8009016:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800901a:	60fb      	str	r3, [r7, #12]
 800901c:	e009      	b.n	8009032 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800901e:	78fb      	ldrb	r3, [r7, #3]
 8009020:	2b02      	cmp	r3, #2
 8009022:	d103      	bne.n	800902c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8009024:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009028:	60fb      	str	r3, [r7, #12]
 800902a:	e002      	b.n	8009032 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800902c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009030:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009032:	4b13      	ldr	r3, [pc, #76]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	4a12      	ldr	r2, [pc, #72]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800903c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800903e:	4b10      	ldr	r3, [pc, #64]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009040:	691a      	ldr	r2, [r3, #16]
 8009042:	490f      	ldr	r1, [pc, #60]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	4313      	orrs	r3, r2
 8009048:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800904a:	4b0d      	ldr	r3, [pc, #52]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	4a0c      	ldr	r2, [pc, #48]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009050:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009054:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8009056:	4b0a      	ldr	r3, [pc, #40]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009058:	691a      	ldr	r2, [r3, #16]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	00db      	lsls	r3, r3, #3
 800905e:	4313      	orrs	r3, r2
 8009060:	4a07      	ldr	r2, [pc, #28]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 8009062:	f043 0302 	orr.w	r3, r3, #2
 8009066:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8009068:	4b05      	ldr	r3, [pc, #20]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	4a04      	ldr	r2, [pc, #16]	@ (8009080 <FLASH_Erase_Sector+0x8c>)
 800906e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009072:	6113      	str	r3, [r2, #16]
}
 8009074:	bf00      	nop
 8009076:	3714      	adds	r7, #20
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	40023c00 	.word	0x40023c00

08009084 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009092:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009096:	f7ff fd49 	bl	8008b2c <FLASH_WaitForLastOperation>
 800909a:	4603      	mov	r3, r0
 800909c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800909e:	7bfb      	ldrb	r3, [r7, #15]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d10a      	bne.n	80090ba <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 80090a4:	4b07      	ldr	r3, [pc, #28]	@ (80090c4 <FLASH_OB_EnableWRP+0x40>)
 80090a6:	881b      	ldrh	r3, [r3, #0]
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	43db      	mvns	r3, r3
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	4904      	ldr	r1, [pc, #16]	@ (80090c4 <FLASH_OB_EnableWRP+0x40>)
 80090b4:	4013      	ands	r3, r2
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	800b      	strh	r3, [r1, #0]
  }

  return status;
 80090ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	40023c16 	.word	0x40023c16

080090c8 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80090d2:	2300      	movs	r3, #0
 80090d4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80090d6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80090da:	f7ff fd27 	bl	8008b2c <FLASH_WaitForLastOperation>
 80090de:	4603      	mov	r3, r0
 80090e0:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 80090e8:	4b06      	ldr	r3, [pc, #24]	@ (8009104 <FLASH_OB_DisableWRP+0x3c>)
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	4904      	ldr	r1, [pc, #16]	@ (8009104 <FLASH_OB_DisableWRP+0x3c>)
 80090f4:	4313      	orrs	r3, r2
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	800b      	strh	r3, [r1, #0]
  }

  return status;
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	40023c16 	.word	0x40023c16

08009108 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	4603      	mov	r3, r0
 8009110:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009116:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800911a:	f7ff fd07 	bl	8008b2c <FLASH_WaitForLastOperation>
 800911e:	4603      	mov	r3, r0
 8009120:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8009122:	7bfb      	ldrb	r3, [r7, #15]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d102      	bne.n	800912e <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 8009128:	4a03      	ldr	r2, [pc, #12]	@ (8009138 <FLASH_OB_RDP_LevelConfig+0x30>)
 800912a:	79fb      	ldrb	r3, [r7, #7]
 800912c:	7013      	strb	r3, [r2, #0]
  }

  return status;
 800912e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}
 8009138:	40023c15 	.word	0x40023c15

0800913c <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	4603      	mov	r3, r0
 8009144:	71fb      	strb	r3, [r7, #7]
 8009146:	460b      	mov	r3, r1
 8009148:	71bb      	strb	r3, [r7, #6]
 800914a:	4613      	mov	r3, r2
 800914c:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp;
  HAL_StatusTypeDef status = HAL_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009152:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009156:	f7ff fce9 	bl	8008b2c <FLASH_WaitForLastOperation>
 800915a:	4603      	mov	r3, r0
 800915c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800915e:	7bfb      	ldrb	r3, [r7, #15]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d111      	bne.n	8009188 <FLASH_OB_UserConfig+0x4c>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8009164:	4b0b      	ldr	r3, [pc, #44]	@ (8009194 <FLASH_OB_UserConfig+0x58>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	b2db      	uxtb	r3, r3
 800916a:	f003 031f 	and.w	r3, r3, #31
 800916e:	73bb      	strb	r3, [r7, #14]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 8009170:	79ba      	ldrb	r2, [r7, #6]
 8009172:	7bbb      	ldrb	r3, [r7, #14]
 8009174:	4313      	orrs	r3, r2
 8009176:	b2da      	uxtb	r2, r3
 8009178:	797b      	ldrb	r3, [r7, #5]
 800917a:	4313      	orrs	r3, r2
 800917c:	b2da      	uxtb	r2, r3
 800917e:	4905      	ldr	r1, [pc, #20]	@ (8009194 <FLASH_OB_UserConfig+0x58>)
 8009180:	79fb      	ldrb	r3, [r7, #7]
 8009182:	4313      	orrs	r3, r2
 8009184:	b2db      	uxtb	r3, r3
 8009186:	700b      	strb	r3, [r1, #0]
  }

  return status;
 8009188:	7bfb      	ldrb	r3, [r7, #15]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	40023c14 	.word	0x40023c14

08009198 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	4603      	mov	r3, r0
 80091a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80091a2:	4b0b      	ldr	r3, [pc, #44]	@ (80091d0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	4a09      	ldr	r2, [pc, #36]	@ (80091d0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80091aa:	f023 030c 	bic.w	r3, r3, #12
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 80091b2:	4b07      	ldr	r3, [pc, #28]	@ (80091d0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	b2da      	uxtb	r2, r3
 80091b8:	4905      	ldr	r1, [pc, #20]	@ (80091d0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80091ba:	79fb      	ldrb	r3, [r7, #7]
 80091bc:	4313      	orrs	r3, r2
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 80091c2:	2300      	movs	r3, #0

}
 80091c4:	4618      	mov	r0, r3
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr
 80091d0:	40023c14 	.word	0x40023c14

080091d4 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 80091d8:	4b05      	ldr	r3, [pc, #20]	@ (80091f0 <FLASH_OB_GetUser+0x1c>)
 80091da:	695b      	ldr	r3, [r3, #20]
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	f023 031f 	bic.w	r3, r3, #31
 80091e2:	b2db      	uxtb	r3, r3
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	40023c00 	.word	0x40023c00

080091f4 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 80091f4:	b480      	push	{r7}
 80091f6:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80091f8:	4b03      	ldr	r3, [pc, #12]	@ (8009208 <FLASH_OB_GetWRP+0x14>)
 80091fa:	881b      	ldrh	r3, [r3, #0]
 80091fc:	b29b      	uxth	r3, r3
}
 80091fe:	4618      	mov	r0, r3
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	40023c16 	.word	0x40023c16

0800920c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8009212:	23aa      	movs	r3, #170	@ 0xaa
 8009214:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 8009216:	4b0c      	ldr	r3, [pc, #48]	@ (8009248 <FLASH_OB_GetRDP+0x3c>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2bcc      	cmp	r3, #204	@ 0xcc
 800921e:	d102      	bne.n	8009226 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8009220:	23cc      	movs	r3, #204	@ 0xcc
 8009222:	71fb      	strb	r3, [r7, #7]
 8009224:	e009      	b.n	800923a <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 8009226:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <FLASH_OB_GetRDP+0x3c>)
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	b2db      	uxtb	r3, r3
 800922c:	2baa      	cmp	r3, #170	@ 0xaa
 800922e:	d102      	bne.n	8009236 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8009230:	23aa      	movs	r3, #170	@ 0xaa
 8009232:	71fb      	strb	r3, [r7, #7]
 8009234:	e001      	b.n	800923a <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8009236:	2355      	movs	r3, #85	@ 0x55
 8009238:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800923a:	79fb      	ldrb	r3, [r7, #7]
}
 800923c:	4618      	mov	r0, r3
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr
 8009248:	40023c15 	.word	0x40023c15

0800924c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800924c:	b480      	push	{r7}
 800924e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8009250:	4b05      	ldr	r3, [pc, #20]	@ (8009268 <FLASH_OB_GetBOR+0x1c>)
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	b2db      	uxtb	r3, r3
 8009256:	f003 030c 	and.w	r3, r3, #12
 800925a:	b2db      	uxtb	r3, r3
}
 800925c:	4618      	mov	r0, r3
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	40023c14 	.word	0x40023c14

0800926c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800926c:	b480      	push	{r7}
 800926e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8009270:	4b20      	ldr	r3, [pc, #128]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009278:	2b00      	cmp	r3, #0
 800927a:	d017      	beq.n	80092ac <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800927c:	4b1d      	ldr	r3, [pc, #116]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a1c      	ldr	r2, [pc, #112]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 8009282:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009286:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8009288:	4b1a      	ldr	r3, [pc, #104]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a19      	ldr	r2, [pc, #100]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 800928e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009292:	6013      	str	r3, [r2, #0]
 8009294:	4b17      	ldr	r3, [pc, #92]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a16      	ldr	r2, [pc, #88]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 800929a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800929e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80092a0:	4b14      	ldr	r3, [pc, #80]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a13      	ldr	r2, [pc, #76]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80092aa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80092ac:	4b11      	ldr	r3, [pc, #68]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d017      	beq.n	80092e8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80092b8:	4b0e      	ldr	r3, [pc, #56]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a0d      	ldr	r2, [pc, #52]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092c2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80092c4:	4b0b      	ldr	r3, [pc, #44]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a0a      	ldr	r2, [pc, #40]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	4b08      	ldr	r3, [pc, #32]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a07      	ldr	r2, [pc, #28]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092da:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80092dc:	4b05      	ldr	r3, [pc, #20]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a04      	ldr	r2, [pc, #16]	@ (80092f4 <FLASH_FlushCaches+0x88>)
 80092e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80092e6:	6013      	str	r3, [r2, #0]
  }
}
 80092e8:	bf00      	nop
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	40023c00 	.word	0x40023c00

080092f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b089      	sub	sp, #36	@ 0x24
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009302:	2300      	movs	r3, #0
 8009304:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009306:	2300      	movs	r3, #0
 8009308:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800930a:	2300      	movs	r3, #0
 800930c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800930e:	2300      	movs	r3, #0
 8009310:	61fb      	str	r3, [r7, #28]
 8009312:	e159      	b.n	80095c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009314:	2201      	movs	r2, #1
 8009316:	69fb      	ldr	r3, [r7, #28]
 8009318:	fa02 f303 	lsl.w	r3, r2, r3
 800931c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	4013      	ands	r3, r2
 8009326:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009328:	693a      	ldr	r2, [r7, #16]
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	429a      	cmp	r2, r3
 800932e:	f040 8148 	bne.w	80095c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	f003 0303 	and.w	r3, r3, #3
 800933a:	2b01      	cmp	r3, #1
 800933c:	d005      	beq.n	800934a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009346:	2b02      	cmp	r3, #2
 8009348:	d130      	bne.n	80093ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	005b      	lsls	r3, r3, #1
 8009354:	2203      	movs	r2, #3
 8009356:	fa02 f303 	lsl.w	r3, r2, r3
 800935a:	43db      	mvns	r3, r3
 800935c:	69ba      	ldr	r2, [r7, #24]
 800935e:	4013      	ands	r3, r2
 8009360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	68da      	ldr	r2, [r3, #12]
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	005b      	lsls	r3, r3, #1
 800936a:	fa02 f303 	lsl.w	r3, r2, r3
 800936e:	69ba      	ldr	r2, [r7, #24]
 8009370:	4313      	orrs	r3, r2
 8009372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	69ba      	ldr	r2, [r7, #24]
 8009378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009380:	2201      	movs	r2, #1
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	fa02 f303 	lsl.w	r3, r2, r3
 8009388:	43db      	mvns	r3, r3
 800938a:	69ba      	ldr	r2, [r7, #24]
 800938c:	4013      	ands	r3, r2
 800938e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	091b      	lsrs	r3, r3, #4
 8009396:	f003 0201 	and.w	r2, r3, #1
 800939a:	69fb      	ldr	r3, [r7, #28]
 800939c:	fa02 f303 	lsl.w	r3, r2, r3
 80093a0:	69ba      	ldr	r2, [r7, #24]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	69ba      	ldr	r2, [r7, #24]
 80093aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	2b03      	cmp	r3, #3
 80093b6:	d017      	beq.n	80093e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	005b      	lsls	r3, r3, #1
 80093c2:	2203      	movs	r2, #3
 80093c4:	fa02 f303 	lsl.w	r3, r2, r3
 80093c8:	43db      	mvns	r3, r3
 80093ca:	69ba      	ldr	r2, [r7, #24]
 80093cc:	4013      	ands	r3, r2
 80093ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	69fb      	ldr	r3, [r7, #28]
 80093d6:	005b      	lsls	r3, r3, #1
 80093d8:	fa02 f303 	lsl.w	r3, r2, r3
 80093dc:	69ba      	ldr	r2, [r7, #24]
 80093de:	4313      	orrs	r3, r2
 80093e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	69ba      	ldr	r2, [r7, #24]
 80093e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	f003 0303 	and.w	r3, r3, #3
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d123      	bne.n	800943c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	08da      	lsrs	r2, r3, #3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	3208      	adds	r2, #8
 80093fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009400:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	f003 0307 	and.w	r3, r3, #7
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	220f      	movs	r2, #15
 800940c:	fa02 f303 	lsl.w	r3, r2, r3
 8009410:	43db      	mvns	r3, r3
 8009412:	69ba      	ldr	r2, [r7, #24]
 8009414:	4013      	ands	r3, r2
 8009416:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	691a      	ldr	r2, [r3, #16]
 800941c:	69fb      	ldr	r3, [r7, #28]
 800941e:	f003 0307 	and.w	r3, r3, #7
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	fa02 f303 	lsl.w	r3, r2, r3
 8009428:	69ba      	ldr	r2, [r7, #24]
 800942a:	4313      	orrs	r3, r2
 800942c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800942e:	69fb      	ldr	r3, [r7, #28]
 8009430:	08da      	lsrs	r2, r3, #3
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	3208      	adds	r2, #8
 8009436:	69b9      	ldr	r1, [r7, #24]
 8009438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009442:	69fb      	ldr	r3, [r7, #28]
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	2203      	movs	r2, #3
 8009448:	fa02 f303 	lsl.w	r3, r2, r3
 800944c:	43db      	mvns	r3, r3
 800944e:	69ba      	ldr	r2, [r7, #24]
 8009450:	4013      	ands	r3, r2
 8009452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	f003 0203 	and.w	r2, r3, #3
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	fa02 f303 	lsl.w	r3, r2, r3
 8009464:	69ba      	ldr	r2, [r7, #24]
 8009466:	4313      	orrs	r3, r2
 8009468:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	69ba      	ldr	r2, [r7, #24]
 800946e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 80a2 	beq.w	80095c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800947e:	2300      	movs	r3, #0
 8009480:	60fb      	str	r3, [r7, #12]
 8009482:	4b57      	ldr	r3, [pc, #348]	@ (80095e0 <HAL_GPIO_Init+0x2e8>)
 8009484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009486:	4a56      	ldr	r2, [pc, #344]	@ (80095e0 <HAL_GPIO_Init+0x2e8>)
 8009488:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800948c:	6453      	str	r3, [r2, #68]	@ 0x44
 800948e:	4b54      	ldr	r3, [pc, #336]	@ (80095e0 <HAL_GPIO_Init+0x2e8>)
 8009490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009492:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800949a:	4a52      	ldr	r2, [pc, #328]	@ (80095e4 <HAL_GPIO_Init+0x2ec>)
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	089b      	lsrs	r3, r3, #2
 80094a0:	3302      	adds	r3, #2
 80094a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	f003 0303 	and.w	r3, r3, #3
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	220f      	movs	r2, #15
 80094b2:	fa02 f303 	lsl.w	r3, r2, r3
 80094b6:	43db      	mvns	r3, r3
 80094b8:	69ba      	ldr	r2, [r7, #24]
 80094ba:	4013      	ands	r3, r2
 80094bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a49      	ldr	r2, [pc, #292]	@ (80095e8 <HAL_GPIO_Init+0x2f0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d019      	beq.n	80094fa <HAL_GPIO_Init+0x202>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a48      	ldr	r2, [pc, #288]	@ (80095ec <HAL_GPIO_Init+0x2f4>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d013      	beq.n	80094f6 <HAL_GPIO_Init+0x1fe>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a47      	ldr	r2, [pc, #284]	@ (80095f0 <HAL_GPIO_Init+0x2f8>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00d      	beq.n	80094f2 <HAL_GPIO_Init+0x1fa>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a46      	ldr	r2, [pc, #280]	@ (80095f4 <HAL_GPIO_Init+0x2fc>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d007      	beq.n	80094ee <HAL_GPIO_Init+0x1f6>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a45      	ldr	r2, [pc, #276]	@ (80095f8 <HAL_GPIO_Init+0x300>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d101      	bne.n	80094ea <HAL_GPIO_Init+0x1f2>
 80094e6:	2304      	movs	r3, #4
 80094e8:	e008      	b.n	80094fc <HAL_GPIO_Init+0x204>
 80094ea:	2307      	movs	r3, #7
 80094ec:	e006      	b.n	80094fc <HAL_GPIO_Init+0x204>
 80094ee:	2303      	movs	r3, #3
 80094f0:	e004      	b.n	80094fc <HAL_GPIO_Init+0x204>
 80094f2:	2302      	movs	r3, #2
 80094f4:	e002      	b.n	80094fc <HAL_GPIO_Init+0x204>
 80094f6:	2301      	movs	r3, #1
 80094f8:	e000      	b.n	80094fc <HAL_GPIO_Init+0x204>
 80094fa:	2300      	movs	r3, #0
 80094fc:	69fa      	ldr	r2, [r7, #28]
 80094fe:	f002 0203 	and.w	r2, r2, #3
 8009502:	0092      	lsls	r2, r2, #2
 8009504:	4093      	lsls	r3, r2
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	4313      	orrs	r3, r2
 800950a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800950c:	4935      	ldr	r1, [pc, #212]	@ (80095e4 <HAL_GPIO_Init+0x2ec>)
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	089b      	lsrs	r3, r3, #2
 8009512:	3302      	adds	r3, #2
 8009514:	69ba      	ldr	r2, [r7, #24]
 8009516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800951a:	4b38      	ldr	r3, [pc, #224]	@ (80095fc <HAL_GPIO_Init+0x304>)
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	43db      	mvns	r3, r3
 8009524:	69ba      	ldr	r2, [r7, #24]
 8009526:	4013      	ands	r3, r2
 8009528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	4313      	orrs	r3, r2
 800953c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800953e:	4a2f      	ldr	r2, [pc, #188]	@ (80095fc <HAL_GPIO_Init+0x304>)
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009544:	4b2d      	ldr	r3, [pc, #180]	@ (80095fc <HAL_GPIO_Init+0x304>)
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	43db      	mvns	r3, r3
 800954e:	69ba      	ldr	r2, [r7, #24]
 8009550:	4013      	ands	r3, r2
 8009552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800955c:	2b00      	cmp	r3, #0
 800955e:	d003      	beq.n	8009568 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8009560:	69ba      	ldr	r2, [r7, #24]
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	4313      	orrs	r3, r2
 8009566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009568:	4a24      	ldr	r2, [pc, #144]	@ (80095fc <HAL_GPIO_Init+0x304>)
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800956e:	4b23      	ldr	r3, [pc, #140]	@ (80095fc <HAL_GPIO_Init+0x304>)
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	43db      	mvns	r3, r3
 8009578:	69ba      	ldr	r2, [r7, #24]
 800957a:	4013      	ands	r3, r2
 800957c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009586:	2b00      	cmp	r3, #0
 8009588:	d003      	beq.n	8009592 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800958a:	69ba      	ldr	r2, [r7, #24]
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	4313      	orrs	r3, r2
 8009590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009592:	4a1a      	ldr	r2, [pc, #104]	@ (80095fc <HAL_GPIO_Init+0x304>)
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009598:	4b18      	ldr	r3, [pc, #96]	@ (80095fc <HAL_GPIO_Init+0x304>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	43db      	mvns	r3, r3
 80095a2:	69ba      	ldr	r2, [r7, #24]
 80095a4:	4013      	ands	r3, r2
 80095a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d003      	beq.n	80095bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80095b4:	69ba      	ldr	r2, [r7, #24]
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80095bc:	4a0f      	ldr	r2, [pc, #60]	@ (80095fc <HAL_GPIO_Init+0x304>)
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	3301      	adds	r3, #1
 80095c6:	61fb      	str	r3, [r7, #28]
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	2b0f      	cmp	r3, #15
 80095cc:	f67f aea2 	bls.w	8009314 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80095d0:	bf00      	nop
 80095d2:	bf00      	nop
 80095d4:	3724      	adds	r7, #36	@ 0x24
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	40023800 	.word	0x40023800
 80095e4:	40013800 	.word	0x40013800
 80095e8:	40020000 	.word	0x40020000
 80095ec:	40020400 	.word	0x40020400
 80095f0:	40020800 	.word	0x40020800
 80095f4:	40020c00 	.word	0x40020c00
 80095f8:	40021000 	.word	0x40021000
 80095fc:	40013c00 	.word	0x40013c00

08009600 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	460b      	mov	r3, r1
 800960a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	691a      	ldr	r2, [r3, #16]
 8009610:	887b      	ldrh	r3, [r7, #2]
 8009612:	4013      	ands	r3, r2
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009618:	2301      	movs	r3, #1
 800961a:	73fb      	strb	r3, [r7, #15]
 800961c:	e001      	b.n	8009622 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800961e:	2300      	movs	r3, #0
 8009620:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009622:	7bfb      	ldrb	r3, [r7, #15]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3714      	adds	r7, #20
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	460b      	mov	r3, r1
 800963a:	807b      	strh	r3, [r7, #2]
 800963c:	4613      	mov	r3, r2
 800963e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009640:	787b      	ldrb	r3, [r7, #1]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d003      	beq.n	800964e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009646:	887a      	ldrh	r2, [r7, #2]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800964c:	e003      	b.n	8009656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800964e:	887b      	ldrh	r3, [r7, #2]
 8009650:	041a      	lsls	r2, r3, #16
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	619a      	str	r2, [r3, #24]
}
 8009656:	bf00      	nop
 8009658:	370c      	adds	r7, #12
 800965a:	46bd      	mov	sp, r7
 800965c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009660:	4770      	bx	lr
	...

08009664 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
 800966a:	4603      	mov	r3, r0
 800966c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800966e:	4b08      	ldr	r3, [pc, #32]	@ (8009690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009670:	695a      	ldr	r2, [r3, #20]
 8009672:	88fb      	ldrh	r3, [r7, #6]
 8009674:	4013      	ands	r3, r2
 8009676:	2b00      	cmp	r3, #0
 8009678:	d006      	beq.n	8009688 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800967a:	4a05      	ldr	r2, [pc, #20]	@ (8009690 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800967c:	88fb      	ldrh	r3, [r7, #6]
 800967e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009680:	88fb      	ldrh	r3, [r7, #6]
 8009682:	4618      	mov	r0, r3
 8009684:	f000 f806 	bl	8009694 <HAL_GPIO_EXTI_Callback>
  }
}
 8009688:	bf00      	nop
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}
 8009690:	40013c00 	.word	0x40013c00

08009694 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	4603      	mov	r3, r0
 800969c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800969e:	bf00      	nop
 80096a0:	370c      	adds	r7, #12
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
	...

080096ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d101      	bne.n	80096be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	e12b      	b.n	8009916 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d106      	bne.n	80096d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f7fd ff8c 	bl	80075f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2224      	movs	r2, #36	@ 0x24
 80096dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f022 0201 	bic.w	r2, r2, #1
 80096ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800970e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009710:	f003 fa4a 	bl	800cba8 <HAL_RCC_GetPCLK1Freq>
 8009714:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	4a81      	ldr	r2, [pc, #516]	@ (8009920 <HAL_I2C_Init+0x274>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d807      	bhi.n	8009730 <HAL_I2C_Init+0x84>
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	4a80      	ldr	r2, [pc, #512]	@ (8009924 <HAL_I2C_Init+0x278>)
 8009724:	4293      	cmp	r3, r2
 8009726:	bf94      	ite	ls
 8009728:	2301      	movls	r3, #1
 800972a:	2300      	movhi	r3, #0
 800972c:	b2db      	uxtb	r3, r3
 800972e:	e006      	b.n	800973e <HAL_I2C_Init+0x92>
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	4a7d      	ldr	r2, [pc, #500]	@ (8009928 <HAL_I2C_Init+0x27c>)
 8009734:	4293      	cmp	r3, r2
 8009736:	bf94      	ite	ls
 8009738:	2301      	movls	r3, #1
 800973a:	2300      	movhi	r3, #0
 800973c:	b2db      	uxtb	r3, r3
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e0e7      	b.n	8009916 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	4a78      	ldr	r2, [pc, #480]	@ (800992c <HAL_I2C_Init+0x280>)
 800974a:	fba2 2303 	umull	r2, r3, r2, r3
 800974e:	0c9b      	lsrs	r3, r3, #18
 8009750:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	430a      	orrs	r2, r1
 8009764:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	6a1b      	ldr	r3, [r3, #32]
 800976c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	4a6a      	ldr	r2, [pc, #424]	@ (8009920 <HAL_I2C_Init+0x274>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d802      	bhi.n	8009780 <HAL_I2C_Init+0xd4>
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	3301      	adds	r3, #1
 800977e:	e009      	b.n	8009794 <HAL_I2C_Init+0xe8>
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009786:	fb02 f303 	mul.w	r3, r2, r3
 800978a:	4a69      	ldr	r2, [pc, #420]	@ (8009930 <HAL_I2C_Init+0x284>)
 800978c:	fba2 2303 	umull	r2, r3, r2, r3
 8009790:	099b      	lsrs	r3, r3, #6
 8009792:	3301      	adds	r3, #1
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	6812      	ldr	r2, [r2, #0]
 8009798:	430b      	orrs	r3, r1
 800979a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	69db      	ldr	r3, [r3, #28]
 80097a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80097a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	495c      	ldr	r1, [pc, #368]	@ (8009920 <HAL_I2C_Init+0x274>)
 80097b0:	428b      	cmp	r3, r1
 80097b2:	d819      	bhi.n	80097e8 <HAL_I2C_Init+0x13c>
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	1e59      	subs	r1, r3, #1
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	005b      	lsls	r3, r3, #1
 80097be:	fbb1 f3f3 	udiv	r3, r1, r3
 80097c2:	1c59      	adds	r1, r3, #1
 80097c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80097c8:	400b      	ands	r3, r1
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00a      	beq.n	80097e4 <HAL_I2C_Init+0x138>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	1e59      	subs	r1, r3, #1
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	005b      	lsls	r3, r3, #1
 80097d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80097dc:	3301      	adds	r3, #1
 80097de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097e2:	e051      	b.n	8009888 <HAL_I2C_Init+0x1dc>
 80097e4:	2304      	movs	r3, #4
 80097e6:	e04f      	b.n	8009888 <HAL_I2C_Init+0x1dc>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d111      	bne.n	8009814 <HAL_I2C_Init+0x168>
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	1e58      	subs	r0, r3, #1
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6859      	ldr	r1, [r3, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	005b      	lsls	r3, r3, #1
 80097fc:	440b      	add	r3, r1
 80097fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8009802:	3301      	adds	r3, #1
 8009804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009808:	2b00      	cmp	r3, #0
 800980a:	bf0c      	ite	eq
 800980c:	2301      	moveq	r3, #1
 800980e:	2300      	movne	r3, #0
 8009810:	b2db      	uxtb	r3, r3
 8009812:	e012      	b.n	800983a <HAL_I2C_Init+0x18e>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	1e58      	subs	r0, r3, #1
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6859      	ldr	r1, [r3, #4]
 800981c:	460b      	mov	r3, r1
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	440b      	add	r3, r1
 8009822:	0099      	lsls	r1, r3, #2
 8009824:	440b      	add	r3, r1
 8009826:	fbb0 f3f3 	udiv	r3, r0, r3
 800982a:	3301      	adds	r3, #1
 800982c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009830:	2b00      	cmp	r3, #0
 8009832:	bf0c      	ite	eq
 8009834:	2301      	moveq	r3, #1
 8009836:	2300      	movne	r3, #0
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	d001      	beq.n	8009842 <HAL_I2C_Init+0x196>
 800983e:	2301      	movs	r3, #1
 8009840:	e022      	b.n	8009888 <HAL_I2C_Init+0x1dc>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10e      	bne.n	8009868 <HAL_I2C_Init+0x1bc>
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	1e58      	subs	r0, r3, #1
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6859      	ldr	r1, [r3, #4]
 8009852:	460b      	mov	r3, r1
 8009854:	005b      	lsls	r3, r3, #1
 8009856:	440b      	add	r3, r1
 8009858:	fbb0 f3f3 	udiv	r3, r0, r3
 800985c:	3301      	adds	r3, #1
 800985e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009866:	e00f      	b.n	8009888 <HAL_I2C_Init+0x1dc>
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	1e58      	subs	r0, r3, #1
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6859      	ldr	r1, [r3, #4]
 8009870:	460b      	mov	r3, r1
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	440b      	add	r3, r1
 8009876:	0099      	lsls	r1, r3, #2
 8009878:	440b      	add	r3, r1
 800987a:	fbb0 f3f3 	udiv	r3, r0, r3
 800987e:	3301      	adds	r3, #1
 8009880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009884:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009888:	6879      	ldr	r1, [r7, #4]
 800988a:	6809      	ldr	r1, [r1, #0]
 800988c:	4313      	orrs	r3, r2
 800988e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	69da      	ldr	r2, [r3, #28]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a1b      	ldr	r3, [r3, #32]
 80098a2:	431a      	orrs	r2, r3
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80098b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	6911      	ldr	r1, [r2, #16]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	68d2      	ldr	r2, [r2, #12]
 80098c2:	4311      	orrs	r1, r2
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	6812      	ldr	r2, [r2, #0]
 80098c8:	430b      	orrs	r3, r1
 80098ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	695a      	ldr	r2, [r3, #20]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	699b      	ldr	r3, [r3, #24]
 80098de:	431a      	orrs	r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	430a      	orrs	r2, r1
 80098e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f042 0201 	orr.w	r2, r2, #1
 80098f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2200      	movs	r2, #0
 80098fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2220      	movs	r2, #32
 8009902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009914:	2300      	movs	r3, #0
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	000186a0 	.word	0x000186a0
 8009924:	001e847f 	.word	0x001e847f
 8009928:	003d08ff 	.word	0x003d08ff
 800992c:	431bde83 	.word	0x431bde83
 8009930:	10624dd3 	.word	0x10624dd3

08009934 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	695b      	ldr	r3, [r3, #20]
 8009942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009946:	2b80      	cmp	r3, #128	@ 0x80
 8009948:	d103      	bne.n	8009952 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2200      	movs	r2, #0
 8009950:	611a      	str	r2, [r3, #16]
  }
}
 8009952:	bf00      	nop
 8009954:	370c      	adds	r7, #12
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
	...

08009960 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af02      	add	r7, sp, #8
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	607a      	str	r2, [r7, #4]
 800996a:	461a      	mov	r2, r3
 800996c:	460b      	mov	r3, r1
 800996e:	817b      	strh	r3, [r7, #10]
 8009970:	4613      	mov	r3, r2
 8009972:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009974:	f7fe fde6 	bl	8008544 <HAL_GetTick>
 8009978:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009980:	b2db      	uxtb	r3, r3
 8009982:	2b20      	cmp	r3, #32
 8009984:	f040 80e0 	bne.w	8009b48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	2319      	movs	r3, #25
 800998e:	2201      	movs	r2, #1
 8009990:	4970      	ldr	r1, [pc, #448]	@ (8009b54 <HAL_I2C_Master_Transmit+0x1f4>)
 8009992:	68f8      	ldr	r0, [r7, #12]
 8009994:	f002 fa14 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009998:	4603      	mov	r3, r0
 800999a:	2b00      	cmp	r3, #0
 800999c:	d001      	beq.n	80099a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800999e:	2302      	movs	r3, #2
 80099a0:	e0d3      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	d101      	bne.n	80099b0 <HAL_I2C_Master_Transmit+0x50>
 80099ac:	2302      	movs	r3, #2
 80099ae:	e0cc      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	2b01      	cmp	r3, #1
 80099c4:	d007      	beq.n	80099d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f042 0201 	orr.w	r2, r2, #1
 80099d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2221      	movs	r2, #33	@ 0x21
 80099ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2210      	movs	r2, #16
 80099f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	893a      	ldrh	r2, [r7, #8]
 8009a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	4a50      	ldr	r2, [pc, #320]	@ (8009b58 <HAL_I2C_Master_Transmit+0x1f8>)
 8009a16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009a18:	8979      	ldrh	r1, [r7, #10]
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	6a3a      	ldr	r2, [r7, #32]
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f001 ffd6 	bl	800b9d0 <I2C_MasterRequestWrite>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d001      	beq.n	8009a2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e08d      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a2e:	2300      	movs	r3, #0
 8009a30:	613b      	str	r3, [r7, #16]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	695b      	ldr	r3, [r3, #20]
 8009a38:	613b      	str	r3, [r7, #16]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	699b      	ldr	r3, [r3, #24]
 8009a40:	613b      	str	r3, [r7, #16]
 8009a42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009a44:	e066      	b.n	8009b14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a46:	697a      	ldr	r2, [r7, #20]
 8009a48:	6a39      	ldr	r1, [r7, #32]
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f002 fad2 	bl	800bff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00d      	beq.n	8009a72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a5a:	2b04      	cmp	r3, #4
 8009a5c:	d107      	bne.n	8009a6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009a6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e06b      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a76:	781a      	ldrb	r2, [r3, #0]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a82:	1c5a      	adds	r2, r3, #1
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	b29a      	uxth	r2, r3
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	b29a      	uxth	r2, r3
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	f003 0304 	and.w	r3, r3, #4
 8009aac:	2b04      	cmp	r3, #4
 8009aae:	d11b      	bne.n	8009ae8 <HAL_I2C_Master_Transmit+0x188>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d017      	beq.n	8009ae8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009abc:	781a      	ldrb	r2, [r3, #0]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac8:	1c5a      	adds	r2, r3, #1
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	b29a      	uxth	r2, r3
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ae8:	697a      	ldr	r2, [r7, #20]
 8009aea:	6a39      	ldr	r1, [r7, #32]
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f002 fac9 	bl	800c084 <I2C_WaitOnBTFFlagUntilTimeout>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00d      	beq.n	8009b14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009afc:	2b04      	cmp	r3, #4
 8009afe:	d107      	bne.n	8009b10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009b10:	2301      	movs	r3, #1
 8009b12:	e01a      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d194      	bne.n	8009a46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2220      	movs	r2, #32
 8009b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2200      	movs	r2, #0
 8009b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009b44:	2300      	movs	r3, #0
 8009b46:	e000      	b.n	8009b4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009b48:	2302      	movs	r3, #2
  }
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3718      	adds	r7, #24
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	00100002 	.word	0x00100002
 8009b58:	ffff0000 	.word	0xffff0000

08009b5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b08c      	sub	sp, #48	@ 0x30
 8009b60:	af02      	add	r7, sp, #8
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	607a      	str	r2, [r7, #4]
 8009b66:	461a      	mov	r2, r3
 8009b68:	460b      	mov	r3, r1
 8009b6a:	817b      	strh	r3, [r7, #10]
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009b70:	f7fe fce8 	bl	8008544 <HAL_GetTick>
 8009b74:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b20      	cmp	r3, #32
 8009b80:	f040 8217 	bne.w	8009fb2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b86:	9300      	str	r3, [sp, #0]
 8009b88:	2319      	movs	r3, #25
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	497c      	ldr	r1, [pc, #496]	@ (8009d80 <HAL_I2C_Master_Receive+0x224>)
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f002 f916 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d001      	beq.n	8009b9e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	e20a      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d101      	bne.n	8009bac <HAL_I2C_Master_Receive+0x50>
 8009ba8:	2302      	movs	r3, #2
 8009baa:	e203      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f003 0301 	and.w	r3, r3, #1
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d007      	beq.n	8009bd2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f042 0201 	orr.w	r2, r2, #1
 8009bd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009be0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2222      	movs	r2, #34	@ 0x22
 8009be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2210      	movs	r2, #16
 8009bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	893a      	ldrh	r2, [r7, #8]
 8009c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	4a5c      	ldr	r2, [pc, #368]	@ (8009d84 <HAL_I2C_Master_Receive+0x228>)
 8009c12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009c14:	8979      	ldrh	r1, [r7, #10]
 8009c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f001 ff5a 	bl	800bad4 <I2C_MasterRequestRead>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e1c4      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d113      	bne.n	8009c5a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c32:	2300      	movs	r3, #0
 8009c34:	623b      	str	r3, [r7, #32]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	695b      	ldr	r3, [r3, #20]
 8009c3c:	623b      	str	r3, [r7, #32]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	699b      	ldr	r3, [r3, #24]
 8009c44:	623b      	str	r3, [r7, #32]
 8009c46:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c56:	601a      	str	r2, [r3, #0]
 8009c58:	e198      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d11b      	bne.n	8009c9a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c72:	2300      	movs	r3, #0
 8009c74:	61fb      	str	r3, [r7, #28]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	695b      	ldr	r3, [r3, #20]
 8009c7c:	61fb      	str	r3, [r7, #28]
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	61fb      	str	r3, [r7, #28]
 8009c86:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	e178      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c9e:	2b02      	cmp	r3, #2
 8009ca0:	d11b      	bne.n	8009cda <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cb0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009cc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	61bb      	str	r3, [r7, #24]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	61bb      	str	r3, [r7, #24]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	61bb      	str	r3, [r7, #24]
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	e158      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009ce8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cea:	2300      	movs	r3, #0
 8009cec:	617b      	str	r3, [r7, #20]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	695b      	ldr	r3, [r3, #20]
 8009cf4:	617b      	str	r3, [r7, #20]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	699b      	ldr	r3, [r3, #24]
 8009cfc:	617b      	str	r3, [r7, #20]
 8009cfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009d00:	e144      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d06:	2b03      	cmp	r3, #3
 8009d08:	f200 80f1 	bhi.w	8009eee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d123      	bne.n	8009d5c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009d18:	68f8      	ldr	r0, [r7, #12]
 8009d1a:	f002 fa2d 	bl	800c178 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d001      	beq.n	8009d28 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e145      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	691a      	ldr	r2, [r3, #16]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d32:	b2d2      	uxtb	r2, r2
 8009d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	3b01      	subs	r3, #1
 8009d54:	b29a      	uxth	r2, r3
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009d5a:	e117      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	d14e      	bne.n	8009e02 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d66:	9300      	str	r3, [sp, #0]
 8009d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	4906      	ldr	r1, [pc, #24]	@ (8009d88 <HAL_I2C_Master_Receive+0x22c>)
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f002 f826 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d008      	beq.n	8009d8c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e11a      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
 8009d7e:	bf00      	nop
 8009d80:	00100002 	.word	0x00100002
 8009d84:	ffff0000 	.word	0xffff0000
 8009d88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	691a      	ldr	r2, [r3, #16]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009da6:	b2d2      	uxtb	r2, r2
 8009da8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dae:	1c5a      	adds	r2, r3, #1
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db8:	3b01      	subs	r3, #1
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	691a      	ldr	r2, [r3, #16]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dd8:	b2d2      	uxtb	r2, r2
 8009dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de0:	1c5a      	adds	r2, r3, #1
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dea:	3b01      	subs	r3, #1
 8009dec:	b29a      	uxth	r2, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009e00:	e0c4      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e04:	9300      	str	r3, [sp, #0]
 8009e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e08:	2200      	movs	r2, #0
 8009e0a:	496c      	ldr	r1, [pc, #432]	@ (8009fbc <HAL_I2C_Master_Receive+0x460>)
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f001 ffd7 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d001      	beq.n	8009e1c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e0cb      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	691a      	ldr	r2, [r3, #16]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e36:	b2d2      	uxtb	r2, r2
 8009e38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e3e:	1c5a      	adds	r2, r3, #1
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	3b01      	subs	r3, #1
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e64:	2200      	movs	r2, #0
 8009e66:	4955      	ldr	r1, [pc, #340]	@ (8009fbc <HAL_I2C_Master_Receive+0x460>)
 8009e68:	68f8      	ldr	r0, [r7, #12]
 8009e6a:	f001 ffa9 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d001      	beq.n	8009e78 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	e09d      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	681a      	ldr	r2, [r3, #0]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	691a      	ldr	r2, [r3, #16]
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e92:	b2d2      	uxtb	r2, r2
 8009e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9a:	1c5a      	adds	r2, r3, #1
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	b29a      	uxth	r2, r3
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009eb0:	b29b      	uxth	r3, r3
 8009eb2:	3b01      	subs	r3, #1
 8009eb4:	b29a      	uxth	r2, r3
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	691a      	ldr	r2, [r3, #16]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ec4:	b2d2      	uxtb	r2, r2
 8009ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ecc:	1c5a      	adds	r2, r3, #1
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ee2:	b29b      	uxth	r3, r3
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	b29a      	uxth	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009eec:	e04e      	b.n	8009f8c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ef0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f002 f940 	bl	800c178 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d001      	beq.n	8009f02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e058      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	691a      	ldr	r2, [r3, #16]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f0c:	b2d2      	uxtb	r2, r2
 8009f0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f14:	1c5a      	adds	r2, r3, #1
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	b29a      	uxth	r2, r3
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	b29a      	uxth	r2, r3
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	695b      	ldr	r3, [r3, #20]
 8009f3a:	f003 0304 	and.w	r3, r3, #4
 8009f3e:	2b04      	cmp	r3, #4
 8009f40:	d124      	bne.n	8009f8c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f46:	2b03      	cmp	r3, #3
 8009f48:	d107      	bne.n	8009f5a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009f58:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	691a      	ldr	r2, [r3, #16]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f64:	b2d2      	uxtb	r2, r2
 8009f66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f6c:	1c5a      	adds	r2, r3, #1
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f76:	3b01      	subs	r3, #1
 8009f78:	b29a      	uxth	r2, r3
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	3b01      	subs	r3, #1
 8009f86:	b29a      	uxth	r2, r3
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f47f aeb6 	bne.w	8009d02 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2220      	movs	r2, #32
 8009f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	e000      	b.n	8009fb4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8009fb2:	2302      	movs	r3, #2
  }
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3728      	adds	r7, #40	@ 0x28
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}
 8009fbc:	00010004 	.word	0x00010004

08009fc0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b08a      	sub	sp, #40	@ 0x28
 8009fc4:	af02      	add	r7, sp, #8
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	607a      	str	r2, [r7, #4]
 8009fca:	603b      	str	r3, [r7, #0]
 8009fcc:	460b      	mov	r3, r1
 8009fce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8009fd0:	f7fe fab8 	bl	8008544 <HAL_GetTick>
 8009fd4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	2b20      	cmp	r3, #32
 8009fe4:	f040 8111 	bne.w	800a20a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	2319      	movs	r3, #25
 8009fee:	2201      	movs	r2, #1
 8009ff0:	4988      	ldr	r1, [pc, #544]	@ (800a214 <HAL_I2C_IsDeviceReady+0x254>)
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f001 fee4 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d001      	beq.n	800a002 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8009ffe:	2302      	movs	r3, #2
 800a000:	e104      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d101      	bne.n	800a010 <HAL_I2C_IsDeviceReady+0x50>
 800a00c:	2302      	movs	r3, #2
 800a00e:	e0fd      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2201      	movs	r2, #1
 800a014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f003 0301 	and.w	r3, r3, #1
 800a022:	2b01      	cmp	r3, #1
 800a024:	d007      	beq.n	800a036 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f042 0201 	orr.w	r2, r2, #1
 800a034:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a044:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	2224      	movs	r2, #36	@ 0x24
 800a04a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	2200      	movs	r2, #0
 800a052:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	4a70      	ldr	r2, [pc, #448]	@ (800a218 <HAL_I2C_IsDeviceReady+0x258>)
 800a058:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a068:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	2200      	movs	r2, #0
 800a072:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f001 fea2 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00d      	beq.n	800a09e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a08c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a090:	d103      	bne.n	800a09a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a098:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800a09a:	2303      	movs	r3, #3
 800a09c:	e0b6      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a09e:	897b      	ldrh	r3, [r7, #10]
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a0ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800a0ae:	f7fe fa49 	bl	8008544 <HAL_GetTick>
 800a0b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	f003 0302 	and.w	r3, r3, #2
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	bf0c      	ite	eq
 800a0c2:	2301      	moveq	r3, #1
 800a0c4:	2300      	movne	r3, #0
 800a0c6:	b2db      	uxtb	r3, r3
 800a0c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	695b      	ldr	r3, [r3, #20]
 800a0d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0d8:	bf0c      	ite	eq
 800a0da:	2301      	moveq	r3, #1
 800a0dc:	2300      	movne	r3, #0
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a0e2:	e025      	b.n	800a130 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a0e4:	f7fe fa2e 	bl	8008544 <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	683a      	ldr	r2, [r7, #0]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d302      	bcc.n	800a0fa <HAL_I2C_IsDeviceReady+0x13a>
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d103      	bne.n	800a102 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	22a0      	movs	r2, #160	@ 0xa0
 800a0fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	695b      	ldr	r3, [r3, #20]
 800a108:	f003 0302 	and.w	r3, r3, #2
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	bf0c      	ite	eq
 800a110:	2301      	moveq	r3, #1
 800a112:	2300      	movne	r3, #0
 800a114:	b2db      	uxtb	r3, r3
 800a116:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	695b      	ldr	r3, [r3, #20]
 800a11e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a126:	bf0c      	ite	eq
 800a128:	2301      	moveq	r3, #1
 800a12a:	2300      	movne	r3, #0
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2ba0      	cmp	r3, #160	@ 0xa0
 800a13a:	d005      	beq.n	800a148 <HAL_I2C_IsDeviceReady+0x188>
 800a13c:	7dfb      	ldrb	r3, [r7, #23]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d102      	bne.n	800a148 <HAL_I2C_IsDeviceReady+0x188>
 800a142:	7dbb      	ldrb	r3, [r7, #22]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d0cd      	beq.n	800a0e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2220      	movs	r2, #32
 800a14c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	695b      	ldr	r3, [r3, #20]
 800a156:	f003 0302 	and.w	r3, r3, #2
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d129      	bne.n	800a1b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a16c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a16e:	2300      	movs	r3, #0
 800a170:	613b      	str	r3, [r7, #16]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	695b      	ldr	r3, [r3, #20]
 800a178:	613b      	str	r3, [r7, #16]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	613b      	str	r3, [r7, #16]
 800a182:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a184:	69fb      	ldr	r3, [r7, #28]
 800a186:	9300      	str	r3, [sp, #0]
 800a188:	2319      	movs	r3, #25
 800a18a:	2201      	movs	r2, #1
 800a18c:	4921      	ldr	r1, [pc, #132]	@ (800a214 <HAL_I2C_IsDeviceReady+0x254>)
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f001 fe16 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d001      	beq.n	800a19e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800a19a:	2301      	movs	r3, #1
 800a19c:	e036      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2220      	movs	r2, #32
 800a1a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	e02c      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a1ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a1cc:	69fb      	ldr	r3, [r7, #28]
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	2319      	movs	r3, #25
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	490f      	ldr	r1, [pc, #60]	@ (800a214 <HAL_I2C_IsDeviceReady+0x254>)
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f001 fdf2 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d001      	beq.n	800a1e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	e012      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	3301      	adds	r3, #1
 800a1ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800a1ec:	69ba      	ldr	r2, [r7, #24]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	f4ff af32 	bcc.w	800a05a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	e000      	b.n	800a20c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800a20a:	2302      	movs	r3, #2
  }
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3720      	adds	r7, #32
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}
 800a214:	00100002 	.word	0x00100002
 800a218:	ffff0000 	.word	0xffff0000

0800a21c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b088      	sub	sp, #32
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a224:	2300      	movs	r3, #0
 800a226:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a234:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a23c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a244:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a246:	7bfb      	ldrb	r3, [r7, #15]
 800a248:	2b10      	cmp	r3, #16
 800a24a:	d003      	beq.n	800a254 <HAL_I2C_EV_IRQHandler+0x38>
 800a24c:	7bfb      	ldrb	r3, [r7, #15]
 800a24e:	2b40      	cmp	r3, #64	@ 0x40
 800a250:	f040 80b1 	bne.w	800a3b6 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	695b      	ldr	r3, [r3, #20]
 800a262:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a264:	69fb      	ldr	r3, [r7, #28]
 800a266:	f003 0301 	and.w	r3, r3, #1
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10d      	bne.n	800a28a <HAL_I2C_EV_IRQHandler+0x6e>
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a274:	d003      	beq.n	800a27e <HAL_I2C_EV_IRQHandler+0x62>
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a27c:	d101      	bne.n	800a282 <HAL_I2C_EV_IRQHandler+0x66>
 800a27e:	2301      	movs	r3, #1
 800a280:	e000      	b.n	800a284 <HAL_I2C_EV_IRQHandler+0x68>
 800a282:	2300      	movs	r3, #0
 800a284:	2b01      	cmp	r3, #1
 800a286:	f000 8114 	beq.w	800a4b2 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00b      	beq.n	800a2ac <HAL_I2C_EV_IRQHandler+0x90>
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d006      	beq.n	800a2ac <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f001 fff6 	bl	800c290 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fd76 	bl	800ad96 <I2C_Master_SB>
 800a2aa:	e083      	b.n	800a3b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	f003 0308 	and.w	r3, r3, #8
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d008      	beq.n	800a2c8 <HAL_I2C_EV_IRQHandler+0xac>
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d003      	beq.n	800a2c8 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f000 fdee 	bl	800aea2 <I2C_Master_ADD10>
 800a2c6:	e075      	b.n	800a3b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	f003 0302 	and.w	r3, r3, #2
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d008      	beq.n	800a2e4 <HAL_I2C_EV_IRQHandler+0xc8>
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d003      	beq.n	800a2e4 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 fe0a 	bl	800aef6 <I2C_Master_ADDR>
 800a2e2:	e067      	b.n	800a3b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	f003 0304 	and.w	r3, r3, #4
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d036      	beq.n	800a35c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2fc:	f000 80db 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00d      	beq.n	800a326 <HAL_I2C_EV_IRQHandler+0x10a>
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a310:	2b00      	cmp	r3, #0
 800a312:	d008      	beq.n	800a326 <HAL_I2C_EV_IRQHandler+0x10a>
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f003 0304 	and.w	r3, r3, #4
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d103      	bne.n	800a326 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f9d6 	bl	800a6d0 <I2C_MasterTransmit_TXE>
 800a324:	e046      	b.n	800a3b4 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	f003 0304 	and.w	r3, r3, #4
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	f000 80c2 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a338:	2b00      	cmp	r3, #0
 800a33a:	f000 80bc 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a33e:	7bbb      	ldrb	r3, [r7, #14]
 800a340:	2b21      	cmp	r3, #33	@ 0x21
 800a342:	d103      	bne.n	800a34c <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 fa5f 	bl	800a808 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a34a:	e0b4      	b.n	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a34c:	7bfb      	ldrb	r3, [r7, #15]
 800a34e:	2b40      	cmp	r3, #64	@ 0x40
 800a350:	f040 80b1 	bne.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 facd 	bl	800a8f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a35a:	e0ac      	b.n	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a36a:	f000 80a4 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a36e:	69fb      	ldr	r3, [r7, #28]
 800a370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00d      	beq.n	800a394 <HAL_I2C_EV_IRQHandler+0x178>
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d008      	beq.n	800a394 <HAL_I2C_EV_IRQHandler+0x178>
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	f003 0304 	and.w	r3, r3, #4
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d103      	bne.n	800a394 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 fb49 	bl	800aa24 <I2C_MasterReceive_RXNE>
 800a392:	e00f      	b.n	800a3b4 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	f003 0304 	and.w	r3, r3, #4
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 808b 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f000 8085 	beq.w	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fc01 	bl	800abb4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a3b2:	e080      	b.n	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
 800a3b4:	e07f      	b.n	800a4b6 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d004      	beq.n	800a3c8 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	695b      	ldr	r3, [r3, #20]
 800a3c4:	61fb      	str	r3, [r7, #28]
 800a3c6:	e007      	b.n	800a3d8 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	699b      	ldr	r3, [r3, #24]
 800a3ce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	695b      	ldr	r3, [r3, #20]
 800a3d6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	f003 0302 	and.w	r3, r3, #2
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d011      	beq.n	800a406 <HAL_I2C_EV_IRQHandler+0x1ea>
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d00c      	beq.n	800a406 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d003      	beq.n	800a3fc <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a3fc:	69b9      	ldr	r1, [r7, #24]
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 ffc8 	bl	800b394 <I2C_Slave_ADDR>
 800a404:	e05a      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a406:	69fb      	ldr	r3, [r7, #28]
 800a408:	f003 0310 	and.w	r3, r3, #16
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d008      	beq.n	800a422 <HAL_I2C_EV_IRQHandler+0x206>
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a416:	2b00      	cmp	r3, #0
 800a418:	d003      	beq.n	800a422 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f001 f802 	bl	800b424 <I2C_Slave_STOPF>
 800a420:	e04c      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a422:	7bbb      	ldrb	r3, [r7, #14]
 800a424:	2b21      	cmp	r3, #33	@ 0x21
 800a426:	d002      	beq.n	800a42e <HAL_I2C_EV_IRQHandler+0x212>
 800a428:	7bbb      	ldrb	r3, [r7, #14]
 800a42a:	2b29      	cmp	r3, #41	@ 0x29
 800a42c:	d120      	bne.n	800a470 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00d      	beq.n	800a454 <HAL_I2C_EV_IRQHandler+0x238>
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d008      	beq.n	800a454 <HAL_I2C_EV_IRQHandler+0x238>
 800a442:	69fb      	ldr	r3, [r7, #28]
 800a444:	f003 0304 	and.w	r3, r3, #4
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d103      	bne.n	800a454 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fee3 	bl	800b218 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a452:	e032      	b.n	800a4ba <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	f003 0304 	and.w	r3, r3, #4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d02d      	beq.n	800a4ba <HAL_I2C_EV_IRQHandler+0x29e>
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a464:	2b00      	cmp	r3, #0
 800a466:	d028      	beq.n	800a4ba <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 ff12 	bl	800b292 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a46e:	e024      	b.n	800a4ba <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a470:	69fb      	ldr	r3, [r7, #28]
 800a472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a476:	2b00      	cmp	r3, #0
 800a478:	d00d      	beq.n	800a496 <HAL_I2C_EV_IRQHandler+0x27a>
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a480:	2b00      	cmp	r3, #0
 800a482:	d008      	beq.n	800a496 <HAL_I2C_EV_IRQHandler+0x27a>
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	f003 0304 	and.w	r3, r3, #4
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d103      	bne.n	800a496 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f000 ff20 	bl	800b2d4 <I2C_SlaveReceive_RXNE>
 800a494:	e012      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	f003 0304 	and.w	r3, r3, #4
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00d      	beq.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d008      	beq.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 ff50 	bl	800b350 <I2C_SlaveReceive_BTF>
 800a4b0:	e004      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800a4b2:	bf00      	nop
 800a4b4:	e002      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a4b6:	bf00      	nop
 800a4b8:	e000      	b.n	800a4bc <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a4ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a4bc:	3720      	adds	r7, #32
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b08a      	sub	sp, #40	@ 0x28
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4e4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a4e6:	6a3b      	ldr	r3, [r7, #32]
 800a4e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00d      	beq.n	800a50c <HAL_I2C_ER_IRQHandler+0x4a>
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d008      	beq.n	800a50c <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 800a4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fc:	f043 0301 	orr.w	r3, r3, #1
 800a500:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a50a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a50c:	6a3b      	ldr	r3, [r7, #32]
 800a50e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00d      	beq.n	800a532 <HAL_I2C_ER_IRQHandler+0x70>
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d008      	beq.n	800a532 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800a520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a522:	f043 0302 	orr.w	r3, r3, #2
 800a526:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800a530:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a532:	6a3b      	ldr	r3, [r7, #32]
 800a534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d03e      	beq.n	800a5ba <HAL_I2C_ER_IRQHandler+0xf8>
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a542:	2b00      	cmp	r3, #0
 800a544:	d039      	beq.n	800a5ba <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 800a546:	7efb      	ldrb	r3, [r7, #27]
 800a548:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a54e:	b29b      	uxth	r3, r3
 800a550:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a558:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a55e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a560:	7ebb      	ldrb	r3, [r7, #26]
 800a562:	2b20      	cmp	r3, #32
 800a564:	d112      	bne.n	800a58c <HAL_I2C_ER_IRQHandler+0xca>
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10f      	bne.n	800a58c <HAL_I2C_ER_IRQHandler+0xca>
 800a56c:	7cfb      	ldrb	r3, [r7, #19]
 800a56e:	2b21      	cmp	r3, #33	@ 0x21
 800a570:	d008      	beq.n	800a584 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800a572:	7cfb      	ldrb	r3, [r7, #19]
 800a574:	2b29      	cmp	r3, #41	@ 0x29
 800a576:	d005      	beq.n	800a584 <HAL_I2C_ER_IRQHandler+0xc2>
 800a578:	7cfb      	ldrb	r3, [r7, #19]
 800a57a:	2b28      	cmp	r3, #40	@ 0x28
 800a57c:	d106      	bne.n	800a58c <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2b21      	cmp	r3, #33	@ 0x21
 800a582:	d103      	bne.n	800a58c <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f001 f87d 	bl	800b684 <I2C_Slave_AF>
 800a58a:	e016      	b.n	800a5ba <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a594:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	f043 0304 	orr.w	r3, r3, #4
 800a59c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a59e:	7efb      	ldrb	r3, [r7, #27]
 800a5a0:	2b10      	cmp	r3, #16
 800a5a2:	d002      	beq.n	800a5aa <HAL_I2C_ER_IRQHandler+0xe8>
 800a5a4:	7efb      	ldrb	r3, [r7, #27]
 800a5a6:	2b40      	cmp	r3, #64	@ 0x40
 800a5a8:	d107      	bne.n	800a5ba <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5b8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a5ba:	6a3b      	ldr	r3, [r7, #32]
 800a5bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d00d      	beq.n	800a5e0 <HAL_I2C_ER_IRQHandler+0x11e>
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d008      	beq.n	800a5e0 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d0:	f043 0308 	orr.w	r3, r3, #8
 800a5d4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800a5de:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d008      	beq.n	800a5f8 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ec:	431a      	orrs	r2, r3
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f001 f8ba 	bl	800b76c <I2C_ITError>
  }
}
 800a5f8:	bf00      	nop
 800a5fa:	3728      	adds	r7, #40	@ 0x28
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a61c:	bf00      	nop
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	460b      	mov	r3, r1
 800a65a:	70fb      	strb	r3, [r7, #3]
 800a65c:	4613      	mov	r3, r2
 800a65e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a660:	bf00      	nop
 800a662:	370c      	adds	r7, #12
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr

0800a680 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a688:	bf00      	nop
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a69c:	bf00      	nop
 800a69e:	370c      	adds	r7, #12
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d150      	bne.n	800a798 <I2C_MasterTransmit_TXE+0xc8>
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
 800a6f8:	2b21      	cmp	r3, #33	@ 0x21
 800a6fa:	d14d      	bne.n	800a798 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	2b08      	cmp	r3, #8
 800a700:	d01d      	beq.n	800a73e <I2C_MasterTransmit_TXE+0x6e>
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	2b20      	cmp	r3, #32
 800a706:	d01a      	beq.n	800a73e <I2C_MasterTransmit_TXE+0x6e>
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a70e:	d016      	beq.n	800a73e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	685a      	ldr	r2, [r3, #4]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a71e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2211      	movs	r2, #17
 800a724:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2220      	movs	r2, #32
 800a732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7ff ff62 	bl	800a600 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a73c:	e060      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	685a      	ldr	r2, [r3, #4]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a74c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a75c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2200      	movs	r2, #0
 800a762:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2220      	movs	r2, #32
 800a768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b40      	cmp	r3, #64	@ 0x40
 800a776:	d107      	bne.n	800a788 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f7ff ff7d 	bl	800a680 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a786:	e03b      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f7ff ff35 	bl	800a600 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a796:	e033      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800a798:	7bfb      	ldrb	r3, [r7, #15]
 800a79a:	2b21      	cmp	r3, #33	@ 0x21
 800a79c:	d005      	beq.n	800a7aa <I2C_MasterTransmit_TXE+0xda>
 800a79e:	7bbb      	ldrb	r3, [r7, #14]
 800a7a0:	2b40      	cmp	r3, #64	@ 0x40
 800a7a2:	d12d      	bne.n	800a800 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800a7a4:	7bfb      	ldrb	r3, [r7, #15]
 800a7a6:	2b22      	cmp	r3, #34	@ 0x22
 800a7a8:	d12a      	bne.n	800a800 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d108      	bne.n	800a7c6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	685a      	ldr	r2, [r3, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a7c2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a7c4:	e01c      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7cc:	b2db      	uxtb	r3, r3
 800a7ce:	2b40      	cmp	r3, #64	@ 0x40
 800a7d0:	d103      	bne.n	800a7da <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f88e 	bl	800a8f4 <I2C_MemoryTransmit_TXE_BTF>
}
 800a7d8:	e012      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7de:	781a      	ldrb	r2, [r3, #0]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ea:	1c5a      	adds	r2, r3, #1
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	b29a      	uxth	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a7fe:	e7ff      	b.n	800a800 <I2C_MasterTransmit_TXE+0x130>
 800a800:	bf00      	nop
 800a802:	3710      	adds	r7, #16
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}

0800a808 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a814:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	2b21      	cmp	r3, #33	@ 0x21
 800a820:	d164      	bne.n	800a8ec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a826:	b29b      	uxth	r3, r3
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d012      	beq.n	800a852 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a830:	781a      	ldrb	r2, [r3, #0]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a83c:	1c5a      	adds	r2, r3, #1
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a846:	b29b      	uxth	r3, r3
 800a848:	3b01      	subs	r3, #1
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800a850:	e04c      	b.n	800a8ec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2b08      	cmp	r3, #8
 800a856:	d01d      	beq.n	800a894 <I2C_MasterTransmit_BTF+0x8c>
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2b20      	cmp	r3, #32
 800a85c:	d01a      	beq.n	800a894 <I2C_MasterTransmit_BTF+0x8c>
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a864:	d016      	beq.n	800a894 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a874:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2211      	movs	r2, #17
 800a87a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2200      	movs	r2, #0
 800a880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2220      	movs	r2, #32
 800a888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f7ff feb7 	bl	800a600 <HAL_I2C_MasterTxCpltCallback>
}
 800a892:	e02b      	b.n	800a8ec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	685a      	ldr	r2, [r3, #4]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a8a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a8b2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2220      	movs	r2, #32
 800a8be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a8c8:	b2db      	uxtb	r3, r3
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d107      	bne.n	800a8de <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7ff fed2 	bl	800a680 <HAL_I2C_MemTxCpltCallback>
}
 800a8dc:	e006      	b.n	800a8ec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f7ff fe8a 	bl	800a600 <HAL_I2C_MasterTxCpltCallback>
}
 800a8ec:	bf00      	nop
 800a8ee:	3710      	adds	r7, #16
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a902:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d11d      	bne.n	800a948 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a910:	2b01      	cmp	r3, #1
 800a912:	d10b      	bne.n	800a92c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a918:	b2da      	uxtb	r2, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a924:	1c9a      	adds	r2, r3, #2
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800a92a:	e077      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a930:	b29b      	uxth	r3, r3
 800a932:	121b      	asrs	r3, r3, #8
 800a934:	b2da      	uxtb	r2, r3
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a946:	e069      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a94c:	2b01      	cmp	r3, #1
 800a94e:	d10b      	bne.n	800a968 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a954:	b2da      	uxtb	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a960:	1c5a      	adds	r2, r3, #1
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a966:	e059      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a96c:	2b02      	cmp	r3, #2
 800a96e:	d152      	bne.n	800aa16 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800a970:	7bfb      	ldrb	r3, [r7, #15]
 800a972:	2b22      	cmp	r3, #34	@ 0x22
 800a974:	d10d      	bne.n	800a992 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a984:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a98a:	1c5a      	adds	r2, r3, #1
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a990:	e044      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a996:	b29b      	uxth	r3, r3
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d015      	beq.n	800a9c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
 800a99e:	2b21      	cmp	r3, #33	@ 0x21
 800a9a0:	d112      	bne.n	800a9c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9a6:	781a      	ldrb	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9bc:	b29b      	uxth	r3, r3
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	b29a      	uxth	r2, r3
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a9c6:	e029      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d124      	bne.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
 800a9d2:	7bfb      	ldrb	r3, [r7, #15]
 800a9d4:	2b21      	cmp	r3, #33	@ 0x21
 800a9d6:	d121      	bne.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a9e6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a9f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2220      	movs	r2, #32
 800aa02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f7ff fe36 	bl	800a680 <HAL_I2C_MemTxCpltCallback>
}
 800aa14:	e002      	b.n	800aa1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f7fe ff8c 	bl	8009934 <I2C_Flush_DR>
}
 800aa1c:	bf00      	nop
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	2b22      	cmp	r3, #34	@ 0x22
 800aa36:	f040 80b9 	bne.w	800abac <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa3e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa44:	b29b      	uxth	r3, r3
 800aa46:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	d921      	bls.n	800aa92 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	691a      	ldr	r2, [r3, #16]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa58:	b2d2      	uxtb	r2, r2
 800aa5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa60:	1c5a      	adds	r2, r3, #1
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	3b01      	subs	r3, #1
 800aa6e:	b29a      	uxth	r2, r3
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	2b03      	cmp	r3, #3
 800aa7c:	f040 8096 	bne.w	800abac <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	685a      	ldr	r2, [r3, #4]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa8e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800aa90:	e08c      	b.n	800abac <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	d07f      	beq.n	800ab9a <I2C_MasterReceive_RXNE+0x176>
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d002      	beq.n	800aaa6 <I2C_MasterReceive_RXNE+0x82>
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d179      	bne.n	800ab9a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f001 fb34 	bl	800c114 <I2C_WaitOnSTOPRequestThroughIT>
 800aaac:	4603      	mov	r3, r0
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d14c      	bne.n	800ab4c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aac0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	685a      	ldr	r2, [r3, #4]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800aad0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	691a      	ldr	r2, [r3, #16]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aadc:	b2d2      	uxtb	r2, r2
 800aade:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae4:	1c5a      	adds	r2, r3, #1
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	b29a      	uxth	r2, r3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2220      	movs	r2, #32
 800aafc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	2b40      	cmp	r3, #64	@ 0x40
 800ab0a:	d10a      	bne.n	800ab22 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f7ff fdba 	bl	800a694 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ab20:	e044      	b.n	800abac <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2b08      	cmp	r3, #8
 800ab2e:	d002      	beq.n	800ab36 <I2C_MasterReceive_RXNE+0x112>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2b20      	cmp	r3, #32
 800ab34:	d103      	bne.n	800ab3e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ab3c:	e002      	b.n	800ab44 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2212      	movs	r2, #18
 800ab42:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f7ff fd65 	bl	800a614 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ab4a:	e02f      	b.n	800abac <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ab5a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	691a      	ldr	r2, [r3, #16]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab66:	b2d2      	uxtb	r2, r2
 800ab68:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	3b01      	subs	r3, #1
 800ab7c:	b29a      	uxth	r2, r3
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2220      	movs	r2, #32
 800ab86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f7ff fd88 	bl	800a6a8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800ab98:	e008      	b.n	800abac <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	685a      	ldr	r2, [r3, #4]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aba8:	605a      	str	r2, [r3, #4]
}
 800abaa:	e7ff      	b.n	800abac <I2C_MasterReceive_RXNE+0x188>
 800abac:	bf00      	nop
 800abae:	3710      	adds	r7, #16
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	2b04      	cmp	r3, #4
 800abca:	d11b      	bne.n	800ac04 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	685a      	ldr	r2, [r3, #4]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abda:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	691a      	ldr	r2, [r3, #16]
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe6:	b2d2      	uxtb	r2, r2
 800abe8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abee:	1c5a      	adds	r2, r3, #1
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	3b01      	subs	r3, #1
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800ac02:	e0c4      	b.n	800ad8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	2b03      	cmp	r3, #3
 800ac0c:	d129      	bne.n	800ac62 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	685a      	ldr	r2, [r3, #4]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac1c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2b04      	cmp	r3, #4
 800ac22:	d00a      	beq.n	800ac3a <I2C_MasterReceive_BTF+0x86>
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d007      	beq.n	800ac3a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac38:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	691a      	ldr	r2, [r3, #16]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac44:	b2d2      	uxtb	r2, r2
 800ac46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	b29a      	uxth	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ac60:	e095      	b.n	800ad8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac66:	b29b      	uxth	r3, r3
 800ac68:	2b02      	cmp	r3, #2
 800ac6a:	d17d      	bne.n	800ad68 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d002      	beq.n	800ac78 <I2C_MasterReceive_BTF+0xc4>
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2b10      	cmp	r3, #16
 800ac76:	d108      	bne.n	800ac8a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac86:	601a      	str	r2, [r3, #0]
 800ac88:	e016      	b.n	800acb8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2b04      	cmp	r3, #4
 800ac8e:	d002      	beq.n	800ac96 <I2C_MasterReceive_BTF+0xe2>
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d108      	bne.n	800aca8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aca4:	601a      	str	r2, [r3, #0]
 800aca6:	e007      	b.n	800acb8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800acb6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	691a      	ldr	r2, [r3, #16]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acc2:	b2d2      	uxtb	r2, r2
 800acc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acca:	1c5a      	adds	r2, r3, #1
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	3b01      	subs	r3, #1
 800acd8:	b29a      	uxth	r2, r3
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	691a      	ldr	r2, [r3, #16]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ace8:	b2d2      	uxtb	r2, r2
 800acea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf0:	1c5a      	adds	r2, r3, #1
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	3b01      	subs	r3, #1
 800acfe:	b29a      	uxth	r2, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	685a      	ldr	r2, [r3, #4]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800ad12:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2220      	movs	r2, #32
 800ad18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	2b40      	cmp	r3, #64	@ 0x40
 800ad26:	d10a      	bne.n	800ad3e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7ff fcac 	bl	800a694 <HAL_I2C_MemRxCpltCallback>
}
 800ad3c:	e027      	b.n	800ad8e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2b08      	cmp	r3, #8
 800ad4a:	d002      	beq.n	800ad52 <I2C_MasterReceive_BTF+0x19e>
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2b20      	cmp	r3, #32
 800ad50:	d103      	bne.n	800ad5a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2200      	movs	r2, #0
 800ad56:	631a      	str	r2, [r3, #48]	@ 0x30
 800ad58:	e002      	b.n	800ad60 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2212      	movs	r2, #18
 800ad5e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f7ff fc57 	bl	800a614 <HAL_I2C_MasterRxCpltCallback>
}
 800ad66:	e012      	b.n	800ad8e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	691a      	ldr	r2, [r3, #16]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad72:	b2d2      	uxtb	r2, r2
 800ad74:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad7a:	1c5a      	adds	r2, r3, #1
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	3b01      	subs	r3, #1
 800ad88:	b29a      	uxth	r2, r3
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ad8e:	bf00      	nop
 800ad90:	3710      	adds	r7, #16
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}

0800ad96 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800ad96:	b480      	push	{r7}
 800ad98:	b083      	sub	sp, #12
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b40      	cmp	r3, #64	@ 0x40
 800ada8:	d117      	bne.n	800adda <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d109      	bne.n	800adc6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	461a      	mov	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800adc2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800adc4:	e067      	b.n	800ae96 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	f043 0301 	orr.w	r3, r3, #1
 800add0:	b2da      	uxtb	r2, r3
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	611a      	str	r2, [r3, #16]
}
 800add8:	e05d      	b.n	800ae96 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	691b      	ldr	r3, [r3, #16]
 800adde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ade2:	d133      	bne.n	800ae4c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adea:	b2db      	uxtb	r3, r3
 800adec:	2b21      	cmp	r3, #33	@ 0x21
 800adee:	d109      	bne.n	800ae04 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adf4:	b2db      	uxtb	r3, r3
 800adf6:	461a      	mov	r2, r3
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ae00:	611a      	str	r2, [r3, #16]
 800ae02:	e008      	b.n	800ae16 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae08:	b2db      	uxtb	r3, r3
 800ae0a:	f043 0301 	orr.w	r3, r3, #1
 800ae0e:	b2da      	uxtb	r2, r3
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d004      	beq.n	800ae28 <I2C_Master_SB+0x92>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d108      	bne.n	800ae3a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d032      	beq.n	800ae96 <I2C_Master_SB+0x100>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d02d      	beq.n	800ae96 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	685a      	ldr	r2, [r3, #4]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae48:	605a      	str	r2, [r3, #4]
}
 800ae4a:	e024      	b.n	800ae96 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10e      	bne.n	800ae72 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	11db      	asrs	r3, r3, #7
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	f003 0306 	and.w	r3, r3, #6
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	f063 030f 	orn	r3, r3, #15
 800ae68:	b2da      	uxtb	r2, r3
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	611a      	str	r2, [r3, #16]
}
 800ae70:	e011      	b.n	800ae96 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d10d      	bne.n	800ae96 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae7e:	b29b      	uxth	r3, r3
 800ae80:	11db      	asrs	r3, r3, #7
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	f003 0306 	and.w	r3, r3, #6
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	f063 030e 	orn	r3, r3, #14
 800ae8e:	b2da      	uxtb	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	611a      	str	r2, [r3, #16]
}
 800ae96:	bf00      	nop
 800ae98:	370c      	adds	r7, #12
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr

0800aea2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800aea2:	b480      	push	{r7}
 800aea4:	b083      	sub	sp, #12
 800aea6:	af00      	add	r7, sp, #0
 800aea8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeae:	b2da      	uxtb	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d004      	beq.n	800aec8 <I2C_Master_ADD10+0x26>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d108      	bne.n	800aeda <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00c      	beq.n	800aeea <I2C_Master_ADD10+0x48>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d007      	beq.n	800aeea <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	685a      	ldr	r2, [r3, #4]
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aee8:	605a      	str	r2, [r3, #4]
  }
}
 800aeea:	bf00      	nop
 800aeec:	370c      	adds	r7, #12
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr

0800aef6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800aef6:	b480      	push	{r7}
 800aef8:	b091      	sub	sp, #68	@ 0x44
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800af04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af12:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	2b22      	cmp	r3, #34	@ 0x22
 800af1e:	f040 8169 	bne.w	800b1f4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af26:	2b00      	cmp	r3, #0
 800af28:	d10f      	bne.n	800af4a <I2C_Master_ADDR+0x54>
 800af2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800af2e:	2b40      	cmp	r3, #64	@ 0x40
 800af30:	d10b      	bne.n	800af4a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af32:	2300      	movs	r3, #0
 800af34:	633b      	str	r3, [r7, #48]	@ 0x30
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	695b      	ldr	r3, [r3, #20]
 800af3c:	633b      	str	r3, [r7, #48]	@ 0x30
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	699b      	ldr	r3, [r3, #24]
 800af44:	633b      	str	r3, [r7, #48]	@ 0x30
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	e160      	b.n	800b20c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d11d      	bne.n	800af8e <I2C_Master_ADDR+0x98>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800af5a:	d118      	bne.n	800af8e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af5c:	2300      	movs	r3, #0
 800af5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	695b      	ldr	r3, [r3, #20]
 800af66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	699b      	ldr	r3, [r3, #24]
 800af6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800af80:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af86:	1c5a      	adds	r2, r3, #1
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	651a      	str	r2, [r3, #80]	@ 0x50
 800af8c:	e13e      	b.n	800b20c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af92:	b29b      	uxth	r3, r3
 800af94:	2b00      	cmp	r3, #0
 800af96:	d113      	bne.n	800afc0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af98:	2300      	movs	r3, #0
 800af9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	695b      	ldr	r3, [r3, #20]
 800afa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	699b      	ldr	r3, [r3, #24]
 800afaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800afbc:	601a      	str	r2, [r3, #0]
 800afbe:	e115      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	f040 808a 	bne.w	800b0e0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800afcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800afd2:	d137      	bne.n	800b044 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afe2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800afee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aff2:	d113      	bne.n	800b01c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b002:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b004:	2300      	movs	r3, #0
 800b006:	627b      	str	r3, [r7, #36]	@ 0x24
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	695b      	ldr	r3, [r3, #20]
 800b00e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	699b      	ldr	r3, [r3, #24]
 800b016:	627b      	str	r3, [r7, #36]	@ 0x24
 800b018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01a:	e0e7      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b01c:	2300      	movs	r3, #0
 800b01e:	623b      	str	r3, [r7, #32]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	695b      	ldr	r3, [r3, #20]
 800b026:	623b      	str	r3, [r7, #32]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	699b      	ldr	r3, [r3, #24]
 800b02e:	623b      	str	r3, [r7, #32]
 800b030:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b040:	601a      	str	r2, [r3, #0]
 800b042:	e0d3      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800b044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b046:	2b08      	cmp	r3, #8
 800b048:	d02e      	beq.n	800b0a8 <I2C_Master_ADDR+0x1b2>
 800b04a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b04c:	2b20      	cmp	r3, #32
 800b04e:	d02b      	beq.n	800b0a8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800b050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b052:	2b12      	cmp	r3, #18
 800b054:	d102      	bne.n	800b05c <I2C_Master_ADDR+0x166>
 800b056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d125      	bne.n	800b0a8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b05e:	2b04      	cmp	r3, #4
 800b060:	d00e      	beq.n	800b080 <I2C_Master_ADDR+0x18a>
 800b062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b064:	2b02      	cmp	r3, #2
 800b066:	d00b      	beq.n	800b080 <I2C_Master_ADDR+0x18a>
 800b068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b06a:	2b10      	cmp	r3, #16
 800b06c:	d008      	beq.n	800b080 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b07c:	601a      	str	r2, [r3, #0]
 800b07e:	e007      	b.n	800b090 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b08e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b090:	2300      	movs	r3, #0
 800b092:	61fb      	str	r3, [r7, #28]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	695b      	ldr	r3, [r3, #20]
 800b09a:	61fb      	str	r3, [r7, #28]
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	699b      	ldr	r3, [r3, #24]
 800b0a2:	61fb      	str	r3, [r7, #28]
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	e0a1      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b0b6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	61bb      	str	r3, [r7, #24]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	695b      	ldr	r3, [r3, #20]
 800b0c2:	61bb      	str	r3, [r7, #24]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	699b      	ldr	r3, [r3, #24]
 800b0ca:	61bb      	str	r3, [r7, #24]
 800b0cc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	681a      	ldr	r2, [r3, #0]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b0dc:	601a      	str	r2, [r3, #0]
 800b0de:	e085      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	d14d      	bne.n	800b186 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800b0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ec:	2b04      	cmp	r3, #4
 800b0ee:	d016      	beq.n	800b11e <I2C_Master_ADDR+0x228>
 800b0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	d013      	beq.n	800b11e <I2C_Master_ADDR+0x228>
 800b0f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f8:	2b10      	cmp	r3, #16
 800b0fa:	d010      	beq.n	800b11e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b10a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b11a:	601a      	str	r2, [r3, #0]
 800b11c:	e007      	b.n	800b12e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b12c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b13c:	d117      	bne.n	800b16e <I2C_Master_ADDR+0x278>
 800b13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b140:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b144:	d00b      	beq.n	800b15e <I2C_Master_ADDR+0x268>
 800b146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d008      	beq.n	800b15e <I2C_Master_ADDR+0x268>
 800b14c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b14e:	2b08      	cmp	r3, #8
 800b150:	d005      	beq.n	800b15e <I2C_Master_ADDR+0x268>
 800b152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b154:	2b10      	cmp	r3, #16
 800b156:	d002      	beq.n	800b15e <I2C_Master_ADDR+0x268>
 800b158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b15a:	2b20      	cmp	r3, #32
 800b15c:	d107      	bne.n	800b16e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	685a      	ldr	r2, [r3, #4]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b16c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b16e:	2300      	movs	r3, #0
 800b170:	617b      	str	r3, [r7, #20]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	695b      	ldr	r3, [r3, #20]
 800b178:	617b      	str	r3, [r7, #20]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	699b      	ldr	r3, [r3, #24]
 800b180:	617b      	str	r3, [r7, #20]
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	e032      	b.n	800b1ec <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b194:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b1a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1a4:	d117      	bne.n	800b1d6 <I2C_Master_ADDR+0x2e0>
 800b1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b1ac:	d00b      	beq.n	800b1c6 <I2C_Master_ADDR+0x2d0>
 800b1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d008      	beq.n	800b1c6 <I2C_Master_ADDR+0x2d0>
 800b1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b6:	2b08      	cmp	r3, #8
 800b1b8:	d005      	beq.n	800b1c6 <I2C_Master_ADDR+0x2d0>
 800b1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1bc:	2b10      	cmp	r3, #16
 800b1be:	d002      	beq.n	800b1c6 <I2C_Master_ADDR+0x2d0>
 800b1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c2:	2b20      	cmp	r3, #32
 800b1c4:	d107      	bne.n	800b1d6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	685a      	ldr	r2, [r3, #4]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b1d4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	613b      	str	r3, [r7, #16]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	695b      	ldr	r3, [r3, #20]
 800b1e0:	613b      	str	r3, [r7, #16]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	699b      	ldr	r3, [r3, #24]
 800b1e8:	613b      	str	r3, [r7, #16]
 800b1ea:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800b1f2:	e00b      	b.n	800b20c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	60fb      	str	r3, [r7, #12]
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	695b      	ldr	r3, [r3, #20]
 800b1fe:	60fb      	str	r3, [r7, #12]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	60fb      	str	r3, [r7, #12]
 800b208:	68fb      	ldr	r3, [r7, #12]
}
 800b20a:	e7ff      	b.n	800b20c <I2C_Master_ADDR+0x316>
 800b20c:	bf00      	nop
 800b20e:	3744      	adds	r7, #68	@ 0x44
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b226:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b22c:	b29b      	uxth	r3, r3
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d02b      	beq.n	800b28a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b236:	781a      	ldrb	r2, [r3, #0]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b242:	1c5a      	adds	r2, r3, #1
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	3b01      	subs	r3, #1
 800b250:	b29a      	uxth	r2, r3
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d114      	bne.n	800b28a <I2C_SlaveTransmit_TXE+0x72>
 800b260:	7bfb      	ldrb	r3, [r7, #15]
 800b262:	2b29      	cmp	r3, #41	@ 0x29
 800b264:	d111      	bne.n	800b28a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b274:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2221      	movs	r2, #33	@ 0x21
 800b27a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2228      	movs	r2, #40	@ 0x28
 800b280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f7ff f9cf 	bl	800a628 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b28a:	bf00      	nop
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b292:	b480      	push	{r7}
 800b294:	b083      	sub	sp, #12
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d011      	beq.n	800b2c8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2a8:	781a      	ldrb	r2, [r3, #0]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2b4:	1c5a      	adds	r2, r3, #1
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2be:	b29b      	uxth	r3, r3
 800b2c0:	3b01      	subs	r3, #1
 800b2c2:	b29a      	uxth	r2, r3
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b2c8:	bf00      	nop
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b084      	sub	sp, #16
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2e2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d02c      	beq.n	800b348 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	691a      	ldr	r2, [r3, #16]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2f8:	b2d2      	uxtb	r2, r2
 800b2fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b300:	1c5a      	adds	r2, r3, #1
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	3b01      	subs	r3, #1
 800b30e:	b29a      	uxth	r2, r3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b318:	b29b      	uxth	r3, r3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d114      	bne.n	800b348 <I2C_SlaveReceive_RXNE+0x74>
 800b31e:	7bfb      	ldrb	r3, [r7, #15]
 800b320:	2b2a      	cmp	r3, #42	@ 0x2a
 800b322:	d111      	bne.n	800b348 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	685a      	ldr	r2, [r3, #4]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b332:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2222      	movs	r2, #34	@ 0x22
 800b338:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2228      	movs	r2, #40	@ 0x28
 800b33e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f7ff f97a 	bl	800a63c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b348:	bf00      	nop
 800b34a:	3710      	adds	r7, #16
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d012      	beq.n	800b388 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	691a      	ldr	r2, [r3, #16]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b36c:	b2d2      	uxtb	r2, r2
 800b36e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b374:	1c5a      	adds	r2, r3, #1
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b37e:	b29b      	uxth	r3, r3
 800b380:	3b01      	subs	r3, #1
 800b382:	b29a      	uxth	r2, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b388:	bf00      	nop
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b3ae:	2b28      	cmp	r3, #40	@ 0x28
 800b3b0:	d125      	bne.n	800b3fe <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	685a      	ldr	r2, [r3, #4]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3c0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	f003 0304 	and.w	r3, r3, #4
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d101      	bne.n	800b3d0 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b3cc:	2301      	movs	r3, #1
 800b3ce:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d103      	bne.n	800b3e2 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	68db      	ldr	r3, [r3, #12]
 800b3de:	81bb      	strh	r3, [r7, #12]
 800b3e0:	e002      	b.n	800b3e8 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	699b      	ldr	r3, [r3, #24]
 800b3e6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b3f0:	89ba      	ldrh	r2, [r7, #12]
 800b3f2:	7bfb      	ldrb	r3, [r7, #15]
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f7ff f92a 	bl	800a650 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b3fc:	e00e      	b.n	800b41c <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b3fe:	2300      	movs	r3, #0
 800b400:	60bb      	str	r3, [r7, #8]
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	695b      	ldr	r3, [r3, #20]
 800b408:	60bb      	str	r3, [r7, #8]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	60bb      	str	r3, [r7, #8]
 800b412:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b41c:	bf00      	nop
 800b41e:	3710      	adds	r7, #16
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b432:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	685a      	ldr	r2, [r3, #4]
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b442:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b444:	2300      	movs	r3, #0
 800b446:	60bb      	str	r3, [r7, #8]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	695b      	ldr	r3, [r3, #20]
 800b44e:	60bb      	str	r3, [r7, #8]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	681a      	ldr	r2, [r3, #0]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f042 0201 	orr.w	r2, r2, #1
 800b45e:	601a      	str	r2, [r3, #0]
 800b460:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	681a      	ldr	r2, [r3, #0]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b470:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b47c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b480:	d172      	bne.n	800b568 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b482:	7bfb      	ldrb	r3, [r7, #15]
 800b484:	2b22      	cmp	r3, #34	@ 0x22
 800b486:	d002      	beq.n	800b48e <I2C_Slave_STOPF+0x6a>
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b48c:	d135      	bne.n	800b4fa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	b29a      	uxth	r2, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4a0:	b29b      	uxth	r3, r3
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d005      	beq.n	800b4b2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4aa:	f043 0204 	orr.w	r2, r3, #4
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	685a      	ldr	r2, [r3, #4]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b4c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fd fa5e 	bl	8008988 <HAL_DMA_GetState>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	d049      	beq.n	800b566 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4d6:	4a69      	ldr	r2, [pc, #420]	@ (800b67c <I2C_Slave_STOPF+0x258>)
 800b4d8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7fd fa30 	bl	8008944 <HAL_DMA_Abort_IT>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d03d      	beq.n	800b566 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4f0:	687a      	ldr	r2, [r7, #4]
 800b4f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b4f8:	e035      	b.n	800b566 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	b29a      	uxth	r2, r3
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d005      	beq.n	800b51e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b516:	f043 0204 	orr.w	r2, r3, #4
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	685a      	ldr	r2, [r3, #4]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b52c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b532:	4618      	mov	r0, r3
 800b534:	f7fd fa28 	bl	8008988 <HAL_DMA_GetState>
 800b538:	4603      	mov	r3, r0
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d014      	beq.n	800b568 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b542:	4a4e      	ldr	r2, [pc, #312]	@ (800b67c <I2C_Slave_STOPF+0x258>)
 800b544:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7fd f9fa 	bl	8008944 <HAL_DMA_Abort_IT>
 800b550:	4603      	mov	r3, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	d008      	beq.n	800b568 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b55a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b560:	4610      	mov	r0, r2
 800b562:	4798      	blx	r3
 800b564:	e000      	b.n	800b568 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b566:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d03e      	beq.n	800b5f0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	695b      	ldr	r3, [r3, #20]
 800b578:	f003 0304 	and.w	r3, r3, #4
 800b57c:	2b04      	cmp	r3, #4
 800b57e:	d112      	bne.n	800b5a6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	691a      	ldr	r2, [r3, #16]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b58a:	b2d2      	uxtb	r2, r2
 800b58c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b592:	1c5a      	adds	r2, r3, #1
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	3b01      	subs	r3, #1
 800b5a0:	b29a      	uxth	r2, r3
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	695b      	ldr	r3, [r3, #20]
 800b5ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5b0:	2b40      	cmp	r3, #64	@ 0x40
 800b5b2:	d112      	bne.n	800b5da <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	691a      	ldr	r2, [r3, #16]
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5be:	b2d2      	uxtb	r2, r2
 800b5c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5c6:	1c5a      	adds	r2, r3, #1
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	3b01      	subs	r3, #1
 800b5d4:	b29a      	uxth	r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5de:	b29b      	uxth	r3, r3
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d005      	beq.n	800b5f0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5e8:	f043 0204 	orr.w	r2, r3, #4
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d003      	beq.n	800b600 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 f8b7 	bl	800b76c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b5fe:	e039      	b.n	800b674 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b600:	7bfb      	ldrb	r3, [r7, #15]
 800b602:	2b2a      	cmp	r3, #42	@ 0x2a
 800b604:	d109      	bne.n	800b61a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2228      	movs	r2, #40	@ 0x28
 800b610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f7ff f811 	bl	800a63c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b620:	b2db      	uxtb	r3, r3
 800b622:	2b28      	cmp	r3, #40	@ 0x28
 800b624:	d111      	bne.n	800b64a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4a15      	ldr	r2, [pc, #84]	@ (800b680 <I2C_Slave_STOPF+0x25c>)
 800b62a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2200      	movs	r2, #0
 800b630:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2220      	movs	r2, #32
 800b636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7ff f812 	bl	800a66c <HAL_I2C_ListenCpltCallback>
}
 800b648:	e014      	b.n	800b674 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b64e:	2b22      	cmp	r3, #34	@ 0x22
 800b650:	d002      	beq.n	800b658 <I2C_Slave_STOPF+0x234>
 800b652:	7bfb      	ldrb	r3, [r7, #15]
 800b654:	2b22      	cmp	r3, #34	@ 0x22
 800b656:	d10d      	bne.n	800b674 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2220      	movs	r2, #32
 800b662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2200      	movs	r2, #0
 800b66a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f7fe ffe4 	bl	800a63c <HAL_I2C_SlaveRxCpltCallback>
}
 800b674:	bf00      	nop
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}
 800b67c:	0800bc71 	.word	0x0800bc71
 800b680:	ffff0000 	.word	0xffff0000

0800b684 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b692:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b698:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	2b08      	cmp	r3, #8
 800b69e:	d002      	beq.n	800b6a6 <I2C_Slave_AF+0x22>
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	2b20      	cmp	r3, #32
 800b6a4:	d129      	bne.n	800b6fa <I2C_Slave_AF+0x76>
 800b6a6:	7bfb      	ldrb	r3, [r7, #15]
 800b6a8:	2b28      	cmp	r3, #40	@ 0x28
 800b6aa:	d126      	bne.n	800b6fa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a2e      	ldr	r2, [pc, #184]	@ (800b768 <I2C_Slave_AF+0xe4>)
 800b6b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	685a      	ldr	r2, [r3, #4]
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b6c0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b6ca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6da:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2220      	movs	r2, #32
 800b6e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f7fe ffba 	bl	800a66c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800b6f8:	e031      	b.n	800b75e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800b6fa:	7bfb      	ldrb	r3, [r7, #15]
 800b6fc:	2b21      	cmp	r3, #33	@ 0x21
 800b6fe:	d129      	bne.n	800b754 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4a19      	ldr	r2, [pc, #100]	@ (800b768 <I2C_Slave_AF+0xe4>)
 800b704:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2221      	movs	r2, #33	@ 0x21
 800b70a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2220      	movs	r2, #32
 800b710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	685a      	ldr	r2, [r3, #4]
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b72a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b734:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	681a      	ldr	r2, [r3, #0]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b744:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f7fe f8f4 	bl	8009934 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f7fe ff6b 	bl	800a628 <HAL_I2C_SlaveTxCpltCallback>
}
 800b752:	e004      	b.n	800b75e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b75c:	615a      	str	r2, [r3, #20]
}
 800b75e:	bf00      	nop
 800b760:	3710      	adds	r7, #16
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	ffff0000 	.word	0xffff0000

0800b76c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b77a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b782:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b784:	7bbb      	ldrb	r3, [r7, #14]
 800b786:	2b10      	cmp	r3, #16
 800b788:	d002      	beq.n	800b790 <I2C_ITError+0x24>
 800b78a:	7bbb      	ldrb	r3, [r7, #14]
 800b78c:	2b40      	cmp	r3, #64	@ 0x40
 800b78e:	d10a      	bne.n	800b7a6 <I2C_ITError+0x3a>
 800b790:	7bfb      	ldrb	r3, [r7, #15]
 800b792:	2b22      	cmp	r3, #34	@ 0x22
 800b794:	d107      	bne.n	800b7a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b7a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b7a6:	7bfb      	ldrb	r3, [r7, #15]
 800b7a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b7ac:	2b28      	cmp	r3, #40	@ 0x28
 800b7ae:	d107      	bne.n	800b7c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2228      	movs	r2, #40	@ 0x28
 800b7ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b7be:	e015      	b.n	800b7ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7ce:	d00a      	beq.n	800b7e6 <I2C_ITError+0x7a>
 800b7d0:	7bfb      	ldrb	r3, [r7, #15]
 800b7d2:	2b60      	cmp	r3, #96	@ 0x60
 800b7d4:	d007      	beq.n	800b7e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2220      	movs	r2, #32
 800b7da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7fa:	d162      	bne.n	800b8c2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685a      	ldr	r2, [r3, #4]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b80a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b810:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b814:	b2db      	uxtb	r3, r3
 800b816:	2b01      	cmp	r3, #1
 800b818:	d020      	beq.n	800b85c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b81e:	4a6a      	ldr	r2, [pc, #424]	@ (800b9c8 <I2C_ITError+0x25c>)
 800b820:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b826:	4618      	mov	r0, r3
 800b828:	f7fd f88c 	bl	8008944 <HAL_DMA_Abort_IT>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b00      	cmp	r3, #0
 800b830:	f000 8089 	beq.w	800b946 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f022 0201 	bic.w	r2, r2, #1
 800b842:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2220      	movs	r2, #32
 800b848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b856:	4610      	mov	r0, r2
 800b858:	4798      	blx	r3
 800b85a:	e074      	b.n	800b946 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b860:	4a59      	ldr	r2, [pc, #356]	@ (800b9c8 <I2C_ITError+0x25c>)
 800b862:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b868:	4618      	mov	r0, r3
 800b86a:	f7fd f86b 	bl	8008944 <HAL_DMA_Abort_IT>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d068      	beq.n	800b946 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	695b      	ldr	r3, [r3, #20]
 800b87a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b87e:	2b40      	cmp	r3, #64	@ 0x40
 800b880:	d10b      	bne.n	800b89a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	691a      	ldr	r2, [r3, #16]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b88c:	b2d2      	uxtb	r2, r2
 800b88e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b894:	1c5a      	adds	r2, r3, #1
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f022 0201 	bic.w	r2, r2, #1
 800b8a8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2220      	movs	r2, #32
 800b8ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b8bc:	4610      	mov	r0, r2
 800b8be:	4798      	blx	r3
 800b8c0:	e041      	b.n	800b946 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b60      	cmp	r3, #96	@ 0x60
 800b8cc:	d125      	bne.n	800b91a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2220      	movs	r2, #32
 800b8d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	695b      	ldr	r3, [r3, #20]
 800b8e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8e6:	2b40      	cmp	r3, #64	@ 0x40
 800b8e8:	d10b      	bne.n	800b902 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	691a      	ldr	r2, [r3, #16]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8f4:	b2d2      	uxtb	r2, r2
 800b8f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8fc:	1c5a      	adds	r2, r3, #1
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	681a      	ldr	r2, [r3, #0]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f022 0201 	bic.w	r2, r2, #1
 800b910:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f7fe fed2 	bl	800a6bc <HAL_I2C_AbortCpltCallback>
 800b918:	e015      	b.n	800b946 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	695b      	ldr	r3, [r3, #20]
 800b920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b924:	2b40      	cmp	r3, #64	@ 0x40
 800b926:	d10b      	bne.n	800b940 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	691a      	ldr	r2, [r3, #16]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b932:	b2d2      	uxtb	r2, r2
 800b934:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b93a:	1c5a      	adds	r2, r3, #1
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f7fe feb1 	bl	800a6a8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b94a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	f003 0301 	and.w	r3, r3, #1
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10e      	bne.n	800b974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d109      	bne.n	800b974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b966:	2b00      	cmp	r3, #0
 800b968:	d104      	bne.n	800b974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b970:	2b00      	cmp	r3, #0
 800b972:	d007      	beq.n	800b984 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	685a      	ldr	r2, [r3, #4]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b982:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b98a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b990:	f003 0304 	and.w	r3, r3, #4
 800b994:	2b04      	cmp	r3, #4
 800b996:	d113      	bne.n	800b9c0 <I2C_ITError+0x254>
 800b998:	7bfb      	ldrb	r3, [r7, #15]
 800b99a:	2b28      	cmp	r3, #40	@ 0x28
 800b99c:	d110      	bne.n	800b9c0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4a0a      	ldr	r2, [pc, #40]	@ (800b9cc <I2C_ITError+0x260>)
 800b9a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2220      	movs	r2, #32
 800b9ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f7fe fe56 	bl	800a66c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b9c0:	bf00      	nop
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	0800bc71 	.word	0x0800bc71
 800b9cc:	ffff0000 	.word	0xffff0000

0800b9d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b088      	sub	sp, #32
 800b9d4:	af02      	add	r7, sp, #8
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	607a      	str	r2, [r7, #4]
 800b9da:	603b      	str	r3, [r7, #0]
 800b9dc:	460b      	mov	r3, r1
 800b9de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	2b08      	cmp	r3, #8
 800b9ea:	d006      	beq.n	800b9fa <I2C_MasterRequestWrite+0x2a>
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d003      	beq.n	800b9fa <I2C_MasterRequestWrite+0x2a>
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b9f8:	d108      	bne.n	800ba0c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	681a      	ldr	r2, [r3, #0]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ba08:	601a      	str	r2, [r3, #0]
 800ba0a:	e00b      	b.n	800ba24 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba10:	2b12      	cmp	r3, #18
 800ba12:	d107      	bne.n	800ba24 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ba22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ba30:	68f8      	ldr	r0, [r7, #12]
 800ba32:	f000 f9c5 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00d      	beq.n	800ba58 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba4a:	d103      	bne.n	800ba54 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba52:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800ba54:	2303      	movs	r3, #3
 800ba56:	e035      	b.n	800bac4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	691b      	ldr	r3, [r3, #16]
 800ba5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba60:	d108      	bne.n	800ba74 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ba62:	897b      	ldrh	r3, [r7, #10]
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	461a      	mov	r2, r3
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800ba70:	611a      	str	r2, [r3, #16]
 800ba72:	e01b      	b.n	800baac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800ba74:	897b      	ldrh	r3, [r7, #10]
 800ba76:	11db      	asrs	r3, r3, #7
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	f003 0306 	and.w	r3, r3, #6
 800ba7e:	b2db      	uxtb	r3, r3
 800ba80:	f063 030f 	orn	r3, r3, #15
 800ba84:	b2da      	uxtb	r2, r3
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	490e      	ldr	r1, [pc, #56]	@ (800bacc <I2C_MasterRequestWrite+0xfc>)
 800ba92:	68f8      	ldr	r0, [r7, #12]
 800ba94:	f000 fa0e 	bl	800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d001      	beq.n	800baa2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e010      	b.n	800bac4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800baa2:	897b      	ldrh	r3, [r7, #10]
 800baa4:	b2da      	uxtb	r2, r3
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	4907      	ldr	r1, [pc, #28]	@ (800bad0 <I2C_MasterRequestWrite+0x100>)
 800bab2:	68f8      	ldr	r0, [r7, #12]
 800bab4:	f000 f9fe 	bl	800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bab8:	4603      	mov	r3, r0
 800baba:	2b00      	cmp	r3, #0
 800babc:	d001      	beq.n	800bac2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800babe:	2301      	movs	r3, #1
 800bac0:	e000      	b.n	800bac4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800bac2:	2300      	movs	r3, #0
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	00010008 	.word	0x00010008
 800bad0:	00010002 	.word	0x00010002

0800bad4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b088      	sub	sp, #32
 800bad8:	af02      	add	r7, sp, #8
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	607a      	str	r2, [r7, #4]
 800bade:	603b      	str	r3, [r7, #0]
 800bae0:	460b      	mov	r3, r1
 800bae2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	681a      	ldr	r2, [r3, #0]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800baf8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	2b08      	cmp	r3, #8
 800bafe:	d006      	beq.n	800bb0e <I2C_MasterRequestRead+0x3a>
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d003      	beq.n	800bb0e <I2C_MasterRequestRead+0x3a>
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bb0c:	d108      	bne.n	800bb20 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bb1c:	601a      	str	r2, [r3, #0]
 800bb1e:	e00b      	b.n	800bb38 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb24:	2b11      	cmp	r3, #17
 800bb26:	d107      	bne.n	800bb38 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bb36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	9300      	str	r3, [sp, #0]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2200      	movs	r2, #0
 800bb40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bb44:	68f8      	ldr	r0, [r7, #12]
 800bb46:	f000 f93b 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d00d      	beq.n	800bb6c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb5e:	d103      	bne.n	800bb68 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	e079      	b.n	800bc60 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	691b      	ldr	r3, [r3, #16]
 800bb70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bb74:	d108      	bne.n	800bb88 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bb76:	897b      	ldrh	r3, [r7, #10]
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	f043 0301 	orr.w	r3, r3, #1
 800bb7e:	b2da      	uxtb	r2, r3
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	611a      	str	r2, [r3, #16]
 800bb86:	e05f      	b.n	800bc48 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bb88:	897b      	ldrh	r3, [r7, #10]
 800bb8a:	11db      	asrs	r3, r3, #7
 800bb8c:	b2db      	uxtb	r3, r3
 800bb8e:	f003 0306 	and.w	r3, r3, #6
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	f063 030f 	orn	r3, r3, #15
 800bb98:	b2da      	uxtb	r2, r3
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	687a      	ldr	r2, [r7, #4]
 800bba4:	4930      	ldr	r1, [pc, #192]	@ (800bc68 <I2C_MasterRequestRead+0x194>)
 800bba6:	68f8      	ldr	r0, [r7, #12]
 800bba8:	f000 f984 	bl	800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bbac:	4603      	mov	r3, r0
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d001      	beq.n	800bbb6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e054      	b.n	800bc60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bbb6:	897b      	ldrh	r3, [r7, #10]
 800bbb8:	b2da      	uxtb	r2, r3
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	4929      	ldr	r1, [pc, #164]	@ (800bc6c <I2C_MasterRequestRead+0x198>)
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f000 f974 	bl	800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d001      	beq.n	800bbd6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	e044      	b.n	800bc60 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	613b      	str	r3, [r7, #16]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	695b      	ldr	r3, [r3, #20]
 800bbe0:	613b      	str	r3, [r7, #16]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	699b      	ldr	r3, [r3, #24]
 800bbe8:	613b      	str	r3, [r7, #16]
 800bbea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	681a      	ldr	r2, [r3, #0]
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bbfa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	9300      	str	r3, [sp, #0]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800bc08:	68f8      	ldr	r0, [r7, #12]
 800bc0a:	f000 f8d9 	bl	800bdc0 <I2C_WaitOnFlagUntilTimeout>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d00d      	beq.n	800bc30 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc22:	d103      	bne.n	800bc2c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc2a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	e017      	b.n	800bc60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bc30:	897b      	ldrh	r3, [r7, #10]
 800bc32:	11db      	asrs	r3, r3, #7
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	f003 0306 	and.w	r3, r3, #6
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	f063 030e 	orn	r3, r3, #14
 800bc40:	b2da      	uxtb	r2, r3
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	687a      	ldr	r2, [r7, #4]
 800bc4c:	4907      	ldr	r1, [pc, #28]	@ (800bc6c <I2C_MasterRequestRead+0x198>)
 800bc4e:	68f8      	ldr	r0, [r7, #12]
 800bc50:	f000 f930 	bl	800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d001      	beq.n	800bc5e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	e000      	b.n	800bc60 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3718      	adds	r7, #24
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}
 800bc68:	00010008 	.word	0x00010008
 800bc6c:	00010002 	.word	0x00010002

0800bc70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b086      	sub	sp, #24
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc80:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc88:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800bc8a:	4b4b      	ldr	r3, [pc, #300]	@ (800bdb8 <I2C_DMAAbort+0x148>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	08db      	lsrs	r3, r3, #3
 800bc90:	4a4a      	ldr	r2, [pc, #296]	@ (800bdbc <I2C_DMAAbort+0x14c>)
 800bc92:	fba2 2303 	umull	r2, r3, r2, r3
 800bc96:	0a1a      	lsrs	r2, r3, #8
 800bc98:	4613      	mov	r3, r2
 800bc9a:	009b      	lsls	r3, r3, #2
 800bc9c:	4413      	add	r3, r2
 800bc9e:	00da      	lsls	r2, r3, #3
 800bca0:	1ad3      	subs	r3, r2, r3
 800bca2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d106      	bne.n	800bcb8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcae:	f043 0220 	orr.w	r2, r3, #32
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800bcb6:	e00a      	b.n	800bcce <I2C_DMAAbort+0x5e>
    }
    count--;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	3b01      	subs	r3, #1
 800bcbc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bccc:	d0ea      	beq.n	800bca4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d003      	beq.n	800bcde <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcda:	2200      	movs	r2, #0
 800bcdc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d003      	beq.n	800bcee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcea:	2200      	movs	r2, #0
 800bcec:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcfc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	2200      	movs	r2, #0
 800bd02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d003      	beq.n	800bd14 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd10:	2200      	movs	r2, #0
 800bd12:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d003      	beq.n	800bd24 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bd1c:	697b      	ldr	r3, [r7, #20]
 800bd1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd20:	2200      	movs	r2, #0
 800bd22:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f022 0201 	bic.w	r2, r2, #1
 800bd32:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	2b60      	cmp	r3, #96	@ 0x60
 800bd3e:	d10e      	bne.n	800bd5e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	2220      	movs	r2, #32
 800bd44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	2200      	movs	r2, #0
 800bd54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bd56:	6978      	ldr	r0, [r7, #20]
 800bd58:	f7fe fcb0 	bl	800a6bc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bd5c:	e027      	b.n	800bdae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bd5e:	7cfb      	ldrb	r3, [r7, #19]
 800bd60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bd64:	2b28      	cmp	r3, #40	@ 0x28
 800bd66:	d117      	bne.n	800bd98 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f042 0201 	orr.w	r2, r2, #1
 800bd76:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bd86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	2228      	movs	r2, #40	@ 0x28
 800bd92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800bd96:	e007      	b.n	800bda8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	2220      	movs	r2, #32
 800bd9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	2200      	movs	r2, #0
 800bda4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800bda8:	6978      	ldr	r0, [r7, #20]
 800bdaa:	f7fe fc7d 	bl	800a6a8 <HAL_I2C_ErrorCallback>
}
 800bdae:	bf00      	nop
 800bdb0:	3718      	adds	r7, #24
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	20000550 	.word	0x20000550
 800bdbc:	14f8b589 	.word	0x14f8b589

0800bdc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	60f8      	str	r0, [r7, #12]
 800bdc8:	60b9      	str	r1, [r7, #8]
 800bdca:	603b      	str	r3, [r7, #0]
 800bdcc:	4613      	mov	r3, r2
 800bdce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bdd0:	e048      	b.n	800be64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bdd8:	d044      	beq.n	800be64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdda:	f7fc fbb3 	bl	8008544 <HAL_GetTick>
 800bdde:	4602      	mov	r2, r0
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	1ad3      	subs	r3, r2, r3
 800bde4:	683a      	ldr	r2, [r7, #0]
 800bde6:	429a      	cmp	r2, r3
 800bde8:	d302      	bcc.n	800bdf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d139      	bne.n	800be64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	0c1b      	lsrs	r3, r3, #16
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d10d      	bne.n	800be16 <I2C_WaitOnFlagUntilTimeout+0x56>
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	695b      	ldr	r3, [r3, #20]
 800be00:	43da      	mvns	r2, r3
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	4013      	ands	r3, r2
 800be06:	b29b      	uxth	r3, r3
 800be08:	2b00      	cmp	r3, #0
 800be0a:	bf0c      	ite	eq
 800be0c:	2301      	moveq	r3, #1
 800be0e:	2300      	movne	r3, #0
 800be10:	b2db      	uxtb	r3, r3
 800be12:	461a      	mov	r2, r3
 800be14:	e00c      	b.n	800be30 <I2C_WaitOnFlagUntilTimeout+0x70>
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	699b      	ldr	r3, [r3, #24]
 800be1c:	43da      	mvns	r2, r3
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	4013      	ands	r3, r2
 800be22:	b29b      	uxth	r3, r3
 800be24:	2b00      	cmp	r3, #0
 800be26:	bf0c      	ite	eq
 800be28:	2301      	moveq	r3, #1
 800be2a:	2300      	movne	r3, #0
 800be2c:	b2db      	uxtb	r3, r3
 800be2e:	461a      	mov	r2, r3
 800be30:	79fb      	ldrb	r3, [r7, #7]
 800be32:	429a      	cmp	r2, r3
 800be34:	d116      	bne.n	800be64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2200      	movs	r2, #0
 800be3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2220      	movs	r2, #32
 800be40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	2200      	movs	r2, #0
 800be48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be50:	f043 0220 	orr.w	r2, r3, #32
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2200      	movs	r2, #0
 800be5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	e023      	b.n	800beac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	0c1b      	lsrs	r3, r3, #16
 800be68:	b2db      	uxtb	r3, r3
 800be6a:	2b01      	cmp	r3, #1
 800be6c:	d10d      	bne.n	800be8a <I2C_WaitOnFlagUntilTimeout+0xca>
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	695b      	ldr	r3, [r3, #20]
 800be74:	43da      	mvns	r2, r3
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	4013      	ands	r3, r2
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	bf0c      	ite	eq
 800be80:	2301      	moveq	r3, #1
 800be82:	2300      	movne	r3, #0
 800be84:	b2db      	uxtb	r3, r3
 800be86:	461a      	mov	r2, r3
 800be88:	e00c      	b.n	800bea4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	699b      	ldr	r3, [r3, #24]
 800be90:	43da      	mvns	r2, r3
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	4013      	ands	r3, r2
 800be96:	b29b      	uxth	r3, r3
 800be98:	2b00      	cmp	r3, #0
 800be9a:	bf0c      	ite	eq
 800be9c:	2301      	moveq	r3, #1
 800be9e:	2300      	movne	r3, #0
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	461a      	mov	r2, r3
 800bea4:	79fb      	ldrb	r3, [r7, #7]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d093      	beq.n	800bdd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800beaa:	2300      	movs	r3, #0
}
 800beac:	4618      	mov	r0, r3
 800beae:	3710      	adds	r7, #16
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b084      	sub	sp, #16
 800beb8:	af00      	add	r7, sp, #0
 800beba:	60f8      	str	r0, [r7, #12]
 800bebc:	60b9      	str	r1, [r7, #8]
 800bebe:	607a      	str	r2, [r7, #4]
 800bec0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bec2:	e071      	b.n	800bfa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	695b      	ldr	r3, [r3, #20]
 800beca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bed2:	d123      	bne.n	800bf1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	681a      	ldr	r2, [r3, #0]
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bee2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800beec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	2200      	movs	r2, #0
 800bef2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	2220      	movs	r2, #32
 800bef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	2200      	movs	r2, #0
 800bf00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf08:	f043 0204 	orr.w	r2, r3, #4
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2200      	movs	r2, #0
 800bf14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e067      	b.n	800bfec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bf22:	d041      	beq.n	800bfa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf24:	f7fc fb0e 	bl	8008544 <HAL_GetTick>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	1ad3      	subs	r3, r2, r3
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d302      	bcc.n	800bf3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d136      	bne.n	800bfa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	0c1b      	lsrs	r3, r3, #16
 800bf3e:	b2db      	uxtb	r3, r3
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	d10c      	bne.n	800bf5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	695b      	ldr	r3, [r3, #20]
 800bf4a:	43da      	mvns	r2, r3
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	4013      	ands	r3, r2
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	bf14      	ite	ne
 800bf56:	2301      	movne	r3, #1
 800bf58:	2300      	moveq	r3, #0
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	e00b      	b.n	800bf76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	699b      	ldr	r3, [r3, #24]
 800bf64:	43da      	mvns	r2, r3
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	4013      	ands	r3, r2
 800bf6a:	b29b      	uxth	r3, r3
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	bf14      	ite	ne
 800bf70:	2301      	movne	r3, #1
 800bf72:	2300      	moveq	r3, #0
 800bf74:	b2db      	uxtb	r3, r3
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d016      	beq.n	800bfa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2220      	movs	r2, #32
 800bf84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf94:	f043 0220 	orr.w	r2, r3, #32
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e021      	b.n	800bfec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	0c1b      	lsrs	r3, r3, #16
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d10c      	bne.n	800bfcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	695b      	ldr	r3, [r3, #20]
 800bfb8:	43da      	mvns	r2, r3
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	4013      	ands	r3, r2
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	bf14      	ite	ne
 800bfc4:	2301      	movne	r3, #1
 800bfc6:	2300      	moveq	r3, #0
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	e00b      	b.n	800bfe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	699b      	ldr	r3, [r3, #24]
 800bfd2:	43da      	mvns	r2, r3
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	4013      	ands	r3, r2
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	bf14      	ite	ne
 800bfde:	2301      	movne	r3, #1
 800bfe0:	2300      	moveq	r3, #0
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	f47f af6d 	bne.w	800bec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3710      	adds	r7, #16
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c000:	e034      	b.n	800c06c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f000 f915 	bl	800c232 <I2C_IsAcknowledgeFailed>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d001      	beq.n	800c012 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	e034      	b.n	800c07c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c018:	d028      	beq.n	800c06c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c01a:	f7fc fa93 	bl	8008544 <HAL_GetTick>
 800c01e:	4602      	mov	r2, r0
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	1ad3      	subs	r3, r2, r3
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	429a      	cmp	r2, r3
 800c028:	d302      	bcc.n	800c030 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d11d      	bne.n	800c06c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	695b      	ldr	r3, [r3, #20]
 800c036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c03a:	2b80      	cmp	r3, #128	@ 0x80
 800c03c:	d016      	beq.n	800c06c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2200      	movs	r2, #0
 800c042:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2220      	movs	r2, #32
 800c048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2200      	movs	r2, #0
 800c050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c058:	f043 0220 	orr.w	r2, r3, #32
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2200      	movs	r2, #0
 800c064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c068:	2301      	movs	r3, #1
 800c06a:	e007      	b.n	800c07c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	695b      	ldr	r3, [r3, #20]
 800c072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c076:	2b80      	cmp	r3, #128	@ 0x80
 800c078:	d1c3      	bne.n	800c002 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c07a:	2300      	movs	r3, #0
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	3710      	adds	r7, #16
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c090:	e034      	b.n	800c0fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c092:	68f8      	ldr	r0, [r7, #12]
 800c094:	f000 f8cd 	bl	800c232 <I2C_IsAcknowledgeFailed>
 800c098:	4603      	mov	r3, r0
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d001      	beq.n	800c0a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c09e:	2301      	movs	r3, #1
 800c0a0:	e034      	b.n	800c10c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c0a8:	d028      	beq.n	800c0fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c0aa:	f7fc fa4b 	bl	8008544 <HAL_GetTick>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	1ad3      	subs	r3, r2, r3
 800c0b4:	68ba      	ldr	r2, [r7, #8]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d302      	bcc.n	800c0c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d11d      	bne.n	800c0fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	695b      	ldr	r3, [r3, #20]
 800c0c6:	f003 0304 	and.w	r3, r3, #4
 800c0ca:	2b04      	cmp	r3, #4
 800c0cc:	d016      	beq.n	800c0fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2220      	movs	r2, #32
 800c0d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0e8:	f043 0220 	orr.w	r2, r3, #32
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e007      	b.n	800c10c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	695b      	ldr	r3, [r3, #20]
 800c102:	f003 0304 	and.w	r3, r3, #4
 800c106:	2b04      	cmp	r3, #4
 800c108:	d1c3      	bne.n	800c092 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c10a:	2300      	movs	r3, #0
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3710      	adds	r7, #16
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800c114:	b480      	push	{r7}
 800c116:	b085      	sub	sp, #20
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c11c:	2300      	movs	r3, #0
 800c11e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800c120:	4b13      	ldr	r3, [pc, #76]	@ (800c170 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	08db      	lsrs	r3, r3, #3
 800c126:	4a13      	ldr	r2, [pc, #76]	@ (800c174 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800c128:	fba2 2303 	umull	r2, r3, r2, r3
 800c12c:	0a1a      	lsrs	r2, r3, #8
 800c12e:	4613      	mov	r3, r2
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	4413      	add	r3, r2
 800c134:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	3b01      	subs	r3, #1
 800c13a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d107      	bne.n	800c152 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c146:	f043 0220 	orr.w	r2, r3, #32
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800c14e:	2301      	movs	r3, #1
 800c150:	e008      	b.n	800c164 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c15c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c160:	d0e9      	beq.n	800c136 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr
 800c170:	20000550 	.word	0x20000550
 800c174:	14f8b589 	.word	0x14f8b589

0800c178 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	60b9      	str	r1, [r7, #8]
 800c182:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c184:	e049      	b.n	800c21a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	695b      	ldr	r3, [r3, #20]
 800c18c:	f003 0310 	and.w	r3, r3, #16
 800c190:	2b10      	cmp	r3, #16
 800c192:	d119      	bne.n	800c1c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f06f 0210 	mvn.w	r2, #16
 800c19c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2220      	movs	r2, #32
 800c1a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	e030      	b.n	800c22a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1c8:	f7fc f9bc 	bl	8008544 <HAL_GetTick>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	1ad3      	subs	r3, r2, r3
 800c1d2:	68ba      	ldr	r2, [r7, #8]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d302      	bcc.n	800c1de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d11d      	bne.n	800c21a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	695b      	ldr	r3, [r3, #20]
 800c1e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1e8:	2b40      	cmp	r3, #64	@ 0x40
 800c1ea:	d016      	beq.n	800c21a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2220      	movs	r2, #32
 800c1f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c206:	f043 0220 	orr.w	r2, r3, #32
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	2200      	movs	r2, #0
 800c212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800c216:	2301      	movs	r3, #1
 800c218:	e007      	b.n	800c22a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	695b      	ldr	r3, [r3, #20]
 800c220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c224:	2b40      	cmp	r3, #64	@ 0x40
 800c226:	d1ae      	bne.n	800c186 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c228:	2300      	movs	r3, #0
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3710      	adds	r7, #16
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}

0800c232 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c232:	b480      	push	{r7}
 800c234:	b083      	sub	sp, #12
 800c236:	af00      	add	r7, sp, #0
 800c238:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	695b      	ldr	r3, [r3, #20]
 800c240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c248:	d11b      	bne.n	800c282 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800c252:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2220      	movs	r2, #32
 800c25e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2200      	movs	r2, #0
 800c266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c26e:	f043 0204 	orr.w	r2, r3, #4
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800c27e:	2301      	movs	r3, #1
 800c280:	e000      	b.n	800c284 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c282:	2300      	movs	r3, #0
}
 800c284:	4618      	mov	r0, r3
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800c290:	b480      	push	{r7}
 800c292:	b083      	sub	sp, #12
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c29c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800c2a0:	d103      	bne.n	800c2aa <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2201      	movs	r2, #1
 800c2a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800c2a8:	e007      	b.n	800c2ba <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2ae:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800c2b2:	d102      	bne.n	800c2ba <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2208      	movs	r2, #8
 800c2b8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800c2ba:	bf00      	nop
 800c2bc:	370c      	adds	r7, #12
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr
	...

0800c2c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b086      	sub	sp, #24
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	e267      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f003 0301 	and.w	r3, r3, #1
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d075      	beq.n	800c3d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c2e6:	4b88      	ldr	r3, [pc, #544]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c2e8:	689b      	ldr	r3, [r3, #8]
 800c2ea:	f003 030c 	and.w	r3, r3, #12
 800c2ee:	2b04      	cmp	r3, #4
 800c2f0:	d00c      	beq.n	800c30c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2f2:	4b85      	ldr	r3, [pc, #532]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c2fa:	2b08      	cmp	r3, #8
 800c2fc:	d112      	bne.n	800c324 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2fe:	4b82      	ldr	r3, [pc, #520]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c30a:	d10b      	bne.n	800c324 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c30c:	4b7e      	ldr	r3, [pc, #504]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c314:	2b00      	cmp	r3, #0
 800c316:	d05b      	beq.n	800c3d0 <HAL_RCC_OscConfig+0x108>
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	685b      	ldr	r3, [r3, #4]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d157      	bne.n	800c3d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c320:	2301      	movs	r3, #1
 800c322:	e242      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c32c:	d106      	bne.n	800c33c <HAL_RCC_OscConfig+0x74>
 800c32e:	4b76      	ldr	r3, [pc, #472]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4a75      	ldr	r2, [pc, #468]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c338:	6013      	str	r3, [r2, #0]
 800c33a:	e01d      	b.n	800c378 <HAL_RCC_OscConfig+0xb0>
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c344:	d10c      	bne.n	800c360 <HAL_RCC_OscConfig+0x98>
 800c346:	4b70      	ldr	r3, [pc, #448]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	4a6f      	ldr	r2, [pc, #444]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c34c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c350:	6013      	str	r3, [r2, #0]
 800c352:	4b6d      	ldr	r3, [pc, #436]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a6c      	ldr	r2, [pc, #432]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c358:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c35c:	6013      	str	r3, [r2, #0]
 800c35e:	e00b      	b.n	800c378 <HAL_RCC_OscConfig+0xb0>
 800c360:	4b69      	ldr	r3, [pc, #420]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	4a68      	ldr	r2, [pc, #416]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c36a:	6013      	str	r3, [r2, #0]
 800c36c:	4b66      	ldr	r3, [pc, #408]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a65      	ldr	r2, [pc, #404]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	685b      	ldr	r3, [r3, #4]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d013      	beq.n	800c3a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c380:	f7fc f8e0 	bl	8008544 <HAL_GetTick>
 800c384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c386:	e008      	b.n	800c39a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c388:	f7fc f8dc 	bl	8008544 <HAL_GetTick>
 800c38c:	4602      	mov	r2, r0
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	2b64      	cmp	r3, #100	@ 0x64
 800c394:	d901      	bls.n	800c39a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c396:	2303      	movs	r3, #3
 800c398:	e207      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c39a:	4b5b      	ldr	r3, [pc, #364]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d0f0      	beq.n	800c388 <HAL_RCC_OscConfig+0xc0>
 800c3a6:	e014      	b.n	800c3d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c3a8:	f7fc f8cc 	bl	8008544 <HAL_GetTick>
 800c3ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c3ae:	e008      	b.n	800c3c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c3b0:	f7fc f8c8 	bl	8008544 <HAL_GetTick>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	1ad3      	subs	r3, r2, r3
 800c3ba:	2b64      	cmp	r3, #100	@ 0x64
 800c3bc:	d901      	bls.n	800c3c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c3be:	2303      	movs	r3, #3
 800c3c0:	e1f3      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c3c2:	4b51      	ldr	r3, [pc, #324]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d1f0      	bne.n	800c3b0 <HAL_RCC_OscConfig+0xe8>
 800c3ce:	e000      	b.n	800c3d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c3d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f003 0302 	and.w	r3, r3, #2
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d063      	beq.n	800c4a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c3de:	4b4a      	ldr	r3, [pc, #296]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c3e0:	689b      	ldr	r3, [r3, #8]
 800c3e2:	f003 030c 	and.w	r3, r3, #12
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d00b      	beq.n	800c402 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3ea:	4b47      	ldr	r3, [pc, #284]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c3f2:	2b08      	cmp	r3, #8
 800c3f4:	d11c      	bne.n	800c430 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3f6:	4b44      	ldr	r3, [pc, #272]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d116      	bne.n	800c430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c402:	4b41      	ldr	r3, [pc, #260]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f003 0302 	and.w	r3, r3, #2
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d005      	beq.n	800c41a <HAL_RCC_OscConfig+0x152>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	68db      	ldr	r3, [r3, #12]
 800c412:	2b01      	cmp	r3, #1
 800c414:	d001      	beq.n	800c41a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800c416:	2301      	movs	r3, #1
 800c418:	e1c7      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c41a:	4b3b      	ldr	r3, [pc, #236]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	691b      	ldr	r3, [r3, #16]
 800c426:	00db      	lsls	r3, r3, #3
 800c428:	4937      	ldr	r1, [pc, #220]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c42a:	4313      	orrs	r3, r2
 800c42c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c42e:	e03a      	b.n	800c4a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d020      	beq.n	800c47a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c438:	4b34      	ldr	r3, [pc, #208]	@ (800c50c <HAL_RCC_OscConfig+0x244>)
 800c43a:	2201      	movs	r2, #1
 800c43c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c43e:	f7fc f881 	bl	8008544 <HAL_GetTick>
 800c442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c444:	e008      	b.n	800c458 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c446:	f7fc f87d 	bl	8008544 <HAL_GetTick>
 800c44a:	4602      	mov	r2, r0
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	1ad3      	subs	r3, r2, r3
 800c450:	2b02      	cmp	r3, #2
 800c452:	d901      	bls.n	800c458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800c454:	2303      	movs	r3, #3
 800c456:	e1a8      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c458:	4b2b      	ldr	r3, [pc, #172]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f003 0302 	and.w	r3, r3, #2
 800c460:	2b00      	cmp	r3, #0
 800c462:	d0f0      	beq.n	800c446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c464:	4b28      	ldr	r3, [pc, #160]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	691b      	ldr	r3, [r3, #16]
 800c470:	00db      	lsls	r3, r3, #3
 800c472:	4925      	ldr	r1, [pc, #148]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c474:	4313      	orrs	r3, r2
 800c476:	600b      	str	r3, [r1, #0]
 800c478:	e015      	b.n	800c4a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c47a:	4b24      	ldr	r3, [pc, #144]	@ (800c50c <HAL_RCC_OscConfig+0x244>)
 800c47c:	2200      	movs	r2, #0
 800c47e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c480:	f7fc f860 	bl	8008544 <HAL_GetTick>
 800c484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c486:	e008      	b.n	800c49a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c488:	f7fc f85c 	bl	8008544 <HAL_GetTick>
 800c48c:	4602      	mov	r2, r0
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	1ad3      	subs	r3, r2, r3
 800c492:	2b02      	cmp	r3, #2
 800c494:	d901      	bls.n	800c49a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800c496:	2303      	movs	r3, #3
 800c498:	e187      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c49a:	4b1b      	ldr	r3, [pc, #108]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f003 0302 	and.w	r3, r3, #2
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d1f0      	bne.n	800c488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f003 0308 	and.w	r3, r3, #8
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d036      	beq.n	800c520 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d016      	beq.n	800c4e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c4ba:	4b15      	ldr	r3, [pc, #84]	@ (800c510 <HAL_RCC_OscConfig+0x248>)
 800c4bc:	2201      	movs	r2, #1
 800c4be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4c0:	f7fc f840 	bl	8008544 <HAL_GetTick>
 800c4c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4c6:	e008      	b.n	800c4da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c4c8:	f7fc f83c 	bl	8008544 <HAL_GetTick>
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	1ad3      	subs	r3, r2, r3
 800c4d2:	2b02      	cmp	r3, #2
 800c4d4:	d901      	bls.n	800c4da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	e167      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4da:	4b0b      	ldr	r3, [pc, #44]	@ (800c508 <HAL_RCC_OscConfig+0x240>)
 800c4dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c4de:	f003 0302 	and.w	r3, r3, #2
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d0f0      	beq.n	800c4c8 <HAL_RCC_OscConfig+0x200>
 800c4e6:	e01b      	b.n	800c520 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c4e8:	4b09      	ldr	r3, [pc, #36]	@ (800c510 <HAL_RCC_OscConfig+0x248>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c4ee:	f7fc f829 	bl	8008544 <HAL_GetTick>
 800c4f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c4f4:	e00e      	b.n	800c514 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c4f6:	f7fc f825 	bl	8008544 <HAL_GetTick>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	1ad3      	subs	r3, r2, r3
 800c500:	2b02      	cmp	r3, #2
 800c502:	d907      	bls.n	800c514 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800c504:	2303      	movs	r3, #3
 800c506:	e150      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
 800c508:	40023800 	.word	0x40023800
 800c50c:	42470000 	.word	0x42470000
 800c510:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c514:	4b88      	ldr	r3, [pc, #544]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c518:	f003 0302 	and.w	r3, r3, #2
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d1ea      	bne.n	800c4f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f003 0304 	and.w	r3, r3, #4
 800c528:	2b00      	cmp	r3, #0
 800c52a:	f000 8097 	beq.w	800c65c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c52e:	2300      	movs	r3, #0
 800c530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c532:	4b81      	ldr	r3, [pc, #516]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d10f      	bne.n	800c55e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c53e:	2300      	movs	r3, #0
 800c540:	60bb      	str	r3, [r7, #8]
 800c542:	4b7d      	ldr	r3, [pc, #500]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c546:	4a7c      	ldr	r2, [pc, #496]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c54c:	6413      	str	r3, [r2, #64]	@ 0x40
 800c54e:	4b7a      	ldr	r3, [pc, #488]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c556:	60bb      	str	r3, [r7, #8]
 800c558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c55a:	2301      	movs	r3, #1
 800c55c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c55e:	4b77      	ldr	r3, [pc, #476]	@ (800c73c <HAL_RCC_OscConfig+0x474>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c566:	2b00      	cmp	r3, #0
 800c568:	d118      	bne.n	800c59c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c56a:	4b74      	ldr	r3, [pc, #464]	@ (800c73c <HAL_RCC_OscConfig+0x474>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	4a73      	ldr	r2, [pc, #460]	@ (800c73c <HAL_RCC_OscConfig+0x474>)
 800c570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c576:	f7fb ffe5 	bl	8008544 <HAL_GetTick>
 800c57a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c57c:	e008      	b.n	800c590 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c57e:	f7fb ffe1 	bl	8008544 <HAL_GetTick>
 800c582:	4602      	mov	r2, r0
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	1ad3      	subs	r3, r2, r3
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d901      	bls.n	800c590 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800c58c:	2303      	movs	r3, #3
 800c58e:	e10c      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c590:	4b6a      	ldr	r3, [pc, #424]	@ (800c73c <HAL_RCC_OscConfig+0x474>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d0f0      	beq.n	800c57e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	689b      	ldr	r3, [r3, #8]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d106      	bne.n	800c5b2 <HAL_RCC_OscConfig+0x2ea>
 800c5a4:	4b64      	ldr	r3, [pc, #400]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5a8:	4a63      	ldr	r2, [pc, #396]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5aa:	f043 0301 	orr.w	r3, r3, #1
 800c5ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5b0:	e01c      	b.n	800c5ec <HAL_RCC_OscConfig+0x324>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	689b      	ldr	r3, [r3, #8]
 800c5b6:	2b05      	cmp	r3, #5
 800c5b8:	d10c      	bne.n	800c5d4 <HAL_RCC_OscConfig+0x30c>
 800c5ba:	4b5f      	ldr	r3, [pc, #380]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5be:	4a5e      	ldr	r2, [pc, #376]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5c0:	f043 0304 	orr.w	r3, r3, #4
 800c5c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5c6:	4b5c      	ldr	r3, [pc, #368]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5ca:	4a5b      	ldr	r2, [pc, #364]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5cc:	f043 0301 	orr.w	r3, r3, #1
 800c5d0:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5d2:	e00b      	b.n	800c5ec <HAL_RCC_OscConfig+0x324>
 800c5d4:	4b58      	ldr	r3, [pc, #352]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5d8:	4a57      	ldr	r2, [pc, #348]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5da:	f023 0301 	bic.w	r3, r3, #1
 800c5de:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5e0:	4b55      	ldr	r3, [pc, #340]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5e4:	4a54      	ldr	r2, [pc, #336]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c5e6:	f023 0304 	bic.w	r3, r3, #4
 800c5ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d015      	beq.n	800c620 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5f4:	f7fb ffa6 	bl	8008544 <HAL_GetTick>
 800c5f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c5fa:	e00a      	b.n	800c612 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c5fc:	f7fb ffa2 	bl	8008544 <HAL_GetTick>
 800c600:	4602      	mov	r2, r0
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	1ad3      	subs	r3, r2, r3
 800c606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d901      	bls.n	800c612 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	e0cb      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c612:	4b49      	ldr	r3, [pc, #292]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c616:	f003 0302 	and.w	r3, r3, #2
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d0ee      	beq.n	800c5fc <HAL_RCC_OscConfig+0x334>
 800c61e:	e014      	b.n	800c64a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c620:	f7fb ff90 	bl	8008544 <HAL_GetTick>
 800c624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c626:	e00a      	b.n	800c63e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c628:	f7fb ff8c 	bl	8008544 <HAL_GetTick>
 800c62c:	4602      	mov	r2, r0
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	1ad3      	subs	r3, r2, r3
 800c632:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c636:	4293      	cmp	r3, r2
 800c638:	d901      	bls.n	800c63e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800c63a:	2303      	movs	r3, #3
 800c63c:	e0b5      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c63e:	4b3e      	ldr	r3, [pc, #248]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c642:	f003 0302 	and.w	r3, r3, #2
 800c646:	2b00      	cmp	r3, #0
 800c648:	d1ee      	bne.n	800c628 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c64a:	7dfb      	ldrb	r3, [r7, #23]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d105      	bne.n	800c65c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c650:	4b39      	ldr	r3, [pc, #228]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c654:	4a38      	ldr	r2, [pc, #224]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c65a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	699b      	ldr	r3, [r3, #24]
 800c660:	2b00      	cmp	r3, #0
 800c662:	f000 80a1 	beq.w	800c7a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c666:	4b34      	ldr	r3, [pc, #208]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c668:	689b      	ldr	r3, [r3, #8]
 800c66a:	f003 030c 	and.w	r3, r3, #12
 800c66e:	2b08      	cmp	r3, #8
 800c670:	d05c      	beq.n	800c72c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	699b      	ldr	r3, [r3, #24]
 800c676:	2b02      	cmp	r3, #2
 800c678:	d141      	bne.n	800c6fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c67a:	4b31      	ldr	r3, [pc, #196]	@ (800c740 <HAL_RCC_OscConfig+0x478>)
 800c67c:	2200      	movs	r2, #0
 800c67e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c680:	f7fb ff60 	bl	8008544 <HAL_GetTick>
 800c684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c686:	e008      	b.n	800c69a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c688:	f7fb ff5c 	bl	8008544 <HAL_GetTick>
 800c68c:	4602      	mov	r2, r0
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	1ad3      	subs	r3, r2, r3
 800c692:	2b02      	cmp	r3, #2
 800c694:	d901      	bls.n	800c69a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800c696:	2303      	movs	r3, #3
 800c698:	e087      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c69a:	4b27      	ldr	r3, [pc, #156]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d1f0      	bne.n	800c688 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	69da      	ldr	r2, [r3, #28]
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6a1b      	ldr	r3, [r3, #32]
 800c6ae:	431a      	orrs	r2, r3
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6b4:	019b      	lsls	r3, r3, #6
 800c6b6:	431a      	orrs	r2, r3
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6bc:	085b      	lsrs	r3, r3, #1
 800c6be:	3b01      	subs	r3, #1
 800c6c0:	041b      	lsls	r3, r3, #16
 800c6c2:	431a      	orrs	r2, r3
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c8:	061b      	lsls	r3, r3, #24
 800c6ca:	491b      	ldr	r1, [pc, #108]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c6d0:	4b1b      	ldr	r3, [pc, #108]	@ (800c740 <HAL_RCC_OscConfig+0x478>)
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c6d6:	f7fb ff35 	bl	8008544 <HAL_GetTick>
 800c6da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6dc:	e008      	b.n	800c6f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c6de:	f7fb ff31 	bl	8008544 <HAL_GetTick>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	1ad3      	subs	r3, r2, r3
 800c6e8:	2b02      	cmp	r3, #2
 800c6ea:	d901      	bls.n	800c6f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800c6ec:	2303      	movs	r3, #3
 800c6ee:	e05c      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6f0:	4b11      	ldr	r3, [pc, #68]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d0f0      	beq.n	800c6de <HAL_RCC_OscConfig+0x416>
 800c6fc:	e054      	b.n	800c7a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c6fe:	4b10      	ldr	r3, [pc, #64]	@ (800c740 <HAL_RCC_OscConfig+0x478>)
 800c700:	2200      	movs	r2, #0
 800c702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c704:	f7fb ff1e 	bl	8008544 <HAL_GetTick>
 800c708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c70a:	e008      	b.n	800c71e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c70c:	f7fb ff1a 	bl	8008544 <HAL_GetTick>
 800c710:	4602      	mov	r2, r0
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	1ad3      	subs	r3, r2, r3
 800c716:	2b02      	cmp	r3, #2
 800c718:	d901      	bls.n	800c71e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800c71a:	2303      	movs	r3, #3
 800c71c:	e045      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c71e:	4b06      	ldr	r3, [pc, #24]	@ (800c738 <HAL_RCC_OscConfig+0x470>)
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c726:	2b00      	cmp	r3, #0
 800c728:	d1f0      	bne.n	800c70c <HAL_RCC_OscConfig+0x444>
 800c72a:	e03d      	b.n	800c7a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	699b      	ldr	r3, [r3, #24]
 800c730:	2b01      	cmp	r3, #1
 800c732:	d107      	bne.n	800c744 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800c734:	2301      	movs	r3, #1
 800c736:	e038      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
 800c738:	40023800 	.word	0x40023800
 800c73c:	40007000 	.word	0x40007000
 800c740:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c744:	4b1b      	ldr	r3, [pc, #108]	@ (800c7b4 <HAL_RCC_OscConfig+0x4ec>)
 800c746:	685b      	ldr	r3, [r3, #4]
 800c748:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	699b      	ldr	r3, [r3, #24]
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d028      	beq.n	800c7a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c75c:	429a      	cmp	r2, r3
 800c75e:	d121      	bne.n	800c7a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d11a      	bne.n	800c7a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c76e:	68fa      	ldr	r2, [r7, #12]
 800c770:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800c774:	4013      	ands	r3, r2
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c77a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d111      	bne.n	800c7a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c78a:	085b      	lsrs	r3, r3, #1
 800c78c:	3b01      	subs	r3, #1
 800c78e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c790:	429a      	cmp	r2, r3
 800c792:	d107      	bne.n	800c7a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c79e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d001      	beq.n	800c7a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e000      	b.n	800c7aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800c7a8:	2300      	movs	r3, #0
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3718      	adds	r7, #24
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
 800c7b2:	bf00      	nop
 800c7b4:	40023800 	.word	0x40023800

0800c7b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d101      	bne.n	800c7cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	e0cc      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c7cc:	4b68      	ldr	r3, [pc, #416]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f003 0307 	and.w	r3, r3, #7
 800c7d4:	683a      	ldr	r2, [r7, #0]
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d90c      	bls.n	800c7f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7da:	4b65      	ldr	r3, [pc, #404]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c7dc:	683a      	ldr	r2, [r7, #0]
 800c7de:	b2d2      	uxtb	r2, r2
 800c7e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c7e2:	4b63      	ldr	r3, [pc, #396]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f003 0307 	and.w	r3, r3, #7
 800c7ea:	683a      	ldr	r2, [r7, #0]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d001      	beq.n	800c7f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	e0b8      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f003 0302 	and.w	r3, r3, #2
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d020      	beq.n	800c842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f003 0304 	and.w	r3, r3, #4
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d005      	beq.n	800c818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c80c:	4b59      	ldr	r3, [pc, #356]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c80e:	689b      	ldr	r3, [r3, #8]
 800c810:	4a58      	ldr	r2, [pc, #352]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c812:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800c816:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 0308 	and.w	r3, r3, #8
 800c820:	2b00      	cmp	r3, #0
 800c822:	d005      	beq.n	800c830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c824:	4b53      	ldr	r3, [pc, #332]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	4a52      	ldr	r2, [pc, #328]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c82a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800c82e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c830:	4b50      	ldr	r3, [pc, #320]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	494d      	ldr	r1, [pc, #308]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c83e:	4313      	orrs	r3, r2
 800c840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	f003 0301 	and.w	r3, r3, #1
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d044      	beq.n	800c8d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d107      	bne.n	800c866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c856:	4b47      	ldr	r3, [pc, #284]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d119      	bne.n	800c896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c862:	2301      	movs	r3, #1
 800c864:	e07f      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	685b      	ldr	r3, [r3, #4]
 800c86a:	2b02      	cmp	r3, #2
 800c86c:	d003      	beq.n	800c876 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c872:	2b03      	cmp	r3, #3
 800c874:	d107      	bne.n	800c886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c876:	4b3f      	ldr	r3, [pc, #252]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d109      	bne.n	800c896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c882:	2301      	movs	r3, #1
 800c884:	e06f      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c886:	4b3b      	ldr	r3, [pc, #236]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f003 0302 	and.w	r3, r3, #2
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d101      	bne.n	800c896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c892:	2301      	movs	r3, #1
 800c894:	e067      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c896:	4b37      	ldr	r3, [pc, #220]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c898:	689b      	ldr	r3, [r3, #8]
 800c89a:	f023 0203 	bic.w	r2, r3, #3
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	685b      	ldr	r3, [r3, #4]
 800c8a2:	4934      	ldr	r1, [pc, #208]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c8a8:	f7fb fe4c 	bl	8008544 <HAL_GetTick>
 800c8ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8ae:	e00a      	b.n	800c8c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c8b0:	f7fb fe48 	bl	8008544 <HAL_GetTick>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	1ad3      	subs	r3, r2, r3
 800c8ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d901      	bls.n	800c8c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c8c2:	2303      	movs	r3, #3
 800c8c4:	e04f      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8c6:	4b2b      	ldr	r3, [pc, #172]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c8c8:	689b      	ldr	r3, [r3, #8]
 800c8ca:	f003 020c 	and.w	r2, r3, #12
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	009b      	lsls	r3, r3, #2
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d1eb      	bne.n	800c8b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c8d8:	4b25      	ldr	r3, [pc, #148]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f003 0307 	and.w	r3, r3, #7
 800c8e0:	683a      	ldr	r2, [r7, #0]
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	d20c      	bcs.n	800c900 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c8e6:	4b22      	ldr	r3, [pc, #136]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c8e8:	683a      	ldr	r2, [r7, #0]
 800c8ea:	b2d2      	uxtb	r2, r2
 800c8ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c8ee:	4b20      	ldr	r3, [pc, #128]	@ (800c970 <HAL_RCC_ClockConfig+0x1b8>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f003 0307 	and.w	r3, r3, #7
 800c8f6:	683a      	ldr	r2, [r7, #0]
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d001      	beq.n	800c900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	e032      	b.n	800c966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f003 0304 	and.w	r3, r3, #4
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d008      	beq.n	800c91e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c90c:	4b19      	ldr	r3, [pc, #100]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c90e:	689b      	ldr	r3, [r3, #8]
 800c910:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	4916      	ldr	r1, [pc, #88]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c91a:	4313      	orrs	r3, r2
 800c91c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f003 0308 	and.w	r3, r3, #8
 800c926:	2b00      	cmp	r3, #0
 800c928:	d009      	beq.n	800c93e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c92a:	4b12      	ldr	r3, [pc, #72]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c92c:	689b      	ldr	r3, [r3, #8]
 800c92e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	691b      	ldr	r3, [r3, #16]
 800c936:	00db      	lsls	r3, r3, #3
 800c938:	490e      	ldr	r1, [pc, #56]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c93a:	4313      	orrs	r3, r2
 800c93c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c93e:	f000 f821 	bl	800c984 <HAL_RCC_GetSysClockFreq>
 800c942:	4602      	mov	r2, r0
 800c944:	4b0b      	ldr	r3, [pc, #44]	@ (800c974 <HAL_RCC_ClockConfig+0x1bc>)
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	091b      	lsrs	r3, r3, #4
 800c94a:	f003 030f 	and.w	r3, r3, #15
 800c94e:	490a      	ldr	r1, [pc, #40]	@ (800c978 <HAL_RCC_ClockConfig+0x1c0>)
 800c950:	5ccb      	ldrb	r3, [r1, r3]
 800c952:	fa22 f303 	lsr.w	r3, r2, r3
 800c956:	4a09      	ldr	r2, [pc, #36]	@ (800c97c <HAL_RCC_ClockConfig+0x1c4>)
 800c958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800c95a:	4b09      	ldr	r3, [pc, #36]	@ (800c980 <HAL_RCC_ClockConfig+0x1c8>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	4618      	mov	r0, r3
 800c960:	f7fb fdac 	bl	80084bc <HAL_InitTick>

  return HAL_OK;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3710      	adds	r7, #16
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	40023c00 	.word	0x40023c00
 800c974:	40023800 	.word	0x40023800
 800c978:	08011034 	.word	0x08011034
 800c97c:	20000550 	.word	0x20000550
 800c980:	20000554 	.word	0x20000554

0800c984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c988:	b094      	sub	sp, #80	@ 0x50
 800c98a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800c98c:	2300      	movs	r3, #0
 800c98e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800c990:	2300      	movs	r3, #0
 800c992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800c994:	2300      	movs	r3, #0
 800c996:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800c998:	2300      	movs	r3, #0
 800c99a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c99c:	4b79      	ldr	r3, [pc, #484]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800c99e:	689b      	ldr	r3, [r3, #8]
 800c9a0:	f003 030c 	and.w	r3, r3, #12
 800c9a4:	2b08      	cmp	r3, #8
 800c9a6:	d00d      	beq.n	800c9c4 <HAL_RCC_GetSysClockFreq+0x40>
 800c9a8:	2b08      	cmp	r3, #8
 800c9aa:	f200 80e1 	bhi.w	800cb70 <HAL_RCC_GetSysClockFreq+0x1ec>
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d002      	beq.n	800c9b8 <HAL_RCC_GetSysClockFreq+0x34>
 800c9b2:	2b04      	cmp	r3, #4
 800c9b4:	d003      	beq.n	800c9be <HAL_RCC_GetSysClockFreq+0x3a>
 800c9b6:	e0db      	b.n	800cb70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c9b8:	4b73      	ldr	r3, [pc, #460]	@ (800cb88 <HAL_RCC_GetSysClockFreq+0x204>)
 800c9ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800c9bc:	e0db      	b.n	800cb76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c9be:	4b73      	ldr	r3, [pc, #460]	@ (800cb8c <HAL_RCC_GetSysClockFreq+0x208>)
 800c9c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800c9c2:	e0d8      	b.n	800cb76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c9c4:	4b6f      	ldr	r3, [pc, #444]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800c9c6:	685b      	ldr	r3, [r3, #4]
 800c9c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c9ce:	4b6d      	ldr	r3, [pc, #436]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800c9d0:	685b      	ldr	r3, [r3, #4]
 800c9d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d063      	beq.n	800caa2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c9da:	4b6a      	ldr	r3, [pc, #424]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	099b      	lsrs	r3, r3, #6
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c9e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800c9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c9f6:	4622      	mov	r2, r4
 800c9f8:	462b      	mov	r3, r5
 800c9fa:	f04f 0000 	mov.w	r0, #0
 800c9fe:	f04f 0100 	mov.w	r1, #0
 800ca02:	0159      	lsls	r1, r3, #5
 800ca04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ca08:	0150      	lsls	r0, r2, #5
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	460b      	mov	r3, r1
 800ca0e:	4621      	mov	r1, r4
 800ca10:	1a51      	subs	r1, r2, r1
 800ca12:	6139      	str	r1, [r7, #16]
 800ca14:	4629      	mov	r1, r5
 800ca16:	eb63 0301 	sbc.w	r3, r3, r1
 800ca1a:	617b      	str	r3, [r7, #20]
 800ca1c:	f04f 0200 	mov.w	r2, #0
 800ca20:	f04f 0300 	mov.w	r3, #0
 800ca24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ca28:	4659      	mov	r1, fp
 800ca2a:	018b      	lsls	r3, r1, #6
 800ca2c:	4651      	mov	r1, sl
 800ca2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800ca32:	4651      	mov	r1, sl
 800ca34:	018a      	lsls	r2, r1, #6
 800ca36:	4651      	mov	r1, sl
 800ca38:	ebb2 0801 	subs.w	r8, r2, r1
 800ca3c:	4659      	mov	r1, fp
 800ca3e:	eb63 0901 	sbc.w	r9, r3, r1
 800ca42:	f04f 0200 	mov.w	r2, #0
 800ca46:	f04f 0300 	mov.w	r3, #0
 800ca4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca56:	4690      	mov	r8, r2
 800ca58:	4699      	mov	r9, r3
 800ca5a:	4623      	mov	r3, r4
 800ca5c:	eb18 0303 	adds.w	r3, r8, r3
 800ca60:	60bb      	str	r3, [r7, #8]
 800ca62:	462b      	mov	r3, r5
 800ca64:	eb49 0303 	adc.w	r3, r9, r3
 800ca68:	60fb      	str	r3, [r7, #12]
 800ca6a:	f04f 0200 	mov.w	r2, #0
 800ca6e:	f04f 0300 	mov.w	r3, #0
 800ca72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ca76:	4629      	mov	r1, r5
 800ca78:	024b      	lsls	r3, r1, #9
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ca80:	4621      	mov	r1, r4
 800ca82:	024a      	lsls	r2, r1, #9
 800ca84:	4610      	mov	r0, r2
 800ca86:	4619      	mov	r1, r3
 800ca88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ca90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ca94:	f7f3 fbfc 	bl	8000290 <__aeabi_uldivmod>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800caa0:	e058      	b.n	800cb54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800caa2:	4b38      	ldr	r3, [pc, #224]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	099b      	lsrs	r3, r3, #6
 800caa8:	2200      	movs	r2, #0
 800caaa:	4618      	mov	r0, r3
 800caac:	4611      	mov	r1, r2
 800caae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800cab2:	623b      	str	r3, [r7, #32]
 800cab4:	2300      	movs	r3, #0
 800cab6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cab8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800cabc:	4642      	mov	r2, r8
 800cabe:	464b      	mov	r3, r9
 800cac0:	f04f 0000 	mov.w	r0, #0
 800cac4:	f04f 0100 	mov.w	r1, #0
 800cac8:	0159      	lsls	r1, r3, #5
 800caca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800cace:	0150      	lsls	r0, r2, #5
 800cad0:	4602      	mov	r2, r0
 800cad2:	460b      	mov	r3, r1
 800cad4:	4641      	mov	r1, r8
 800cad6:	ebb2 0a01 	subs.w	sl, r2, r1
 800cada:	4649      	mov	r1, r9
 800cadc:	eb63 0b01 	sbc.w	fp, r3, r1
 800cae0:	f04f 0200 	mov.w	r2, #0
 800cae4:	f04f 0300 	mov.w	r3, #0
 800cae8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800caec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800caf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800caf4:	ebb2 040a 	subs.w	r4, r2, sl
 800caf8:	eb63 050b 	sbc.w	r5, r3, fp
 800cafc:	f04f 0200 	mov.w	r2, #0
 800cb00:	f04f 0300 	mov.w	r3, #0
 800cb04:	00eb      	lsls	r3, r5, #3
 800cb06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cb0a:	00e2      	lsls	r2, r4, #3
 800cb0c:	4614      	mov	r4, r2
 800cb0e:	461d      	mov	r5, r3
 800cb10:	4643      	mov	r3, r8
 800cb12:	18e3      	adds	r3, r4, r3
 800cb14:	603b      	str	r3, [r7, #0]
 800cb16:	464b      	mov	r3, r9
 800cb18:	eb45 0303 	adc.w	r3, r5, r3
 800cb1c:	607b      	str	r3, [r7, #4]
 800cb1e:	f04f 0200 	mov.w	r2, #0
 800cb22:	f04f 0300 	mov.w	r3, #0
 800cb26:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	028b      	lsls	r3, r1, #10
 800cb2e:	4621      	mov	r1, r4
 800cb30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800cb34:	4621      	mov	r1, r4
 800cb36:	028a      	lsls	r2, r1, #10
 800cb38:	4610      	mov	r0, r2
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb3e:	2200      	movs	r2, #0
 800cb40:	61bb      	str	r3, [r7, #24]
 800cb42:	61fa      	str	r2, [r7, #28]
 800cb44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cb48:	f7f3 fba2 	bl	8000290 <__aeabi_uldivmod>
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	460b      	mov	r3, r1
 800cb50:	4613      	mov	r3, r2
 800cb52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800cb54:	4b0b      	ldr	r3, [pc, #44]	@ (800cb84 <HAL_RCC_GetSysClockFreq+0x200>)
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	0c1b      	lsrs	r3, r3, #16
 800cb5a:	f003 0303 	and.w	r3, r3, #3
 800cb5e:	3301      	adds	r3, #1
 800cb60:	005b      	lsls	r3, r3, #1
 800cb62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800cb64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cb66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb68:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800cb6e:	e002      	b.n	800cb76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800cb70:	4b05      	ldr	r3, [pc, #20]	@ (800cb88 <HAL_RCC_GetSysClockFreq+0x204>)
 800cb72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800cb74:	bf00      	nop
    }
  }
  return sysclockfreq;
 800cb76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	3750      	adds	r7, #80	@ 0x50
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb82:	bf00      	nop
 800cb84:	40023800 	.word	0x40023800
 800cb88:	00f42400 	.word	0x00f42400
 800cb8c:	007a1200 	.word	0x007a1200

0800cb90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cb90:	b480      	push	{r7}
 800cb92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cb94:	4b03      	ldr	r3, [pc, #12]	@ (800cba4 <HAL_RCC_GetHCLKFreq+0x14>)
 800cb96:	681b      	ldr	r3, [r3, #0]
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba0:	4770      	bx	lr
 800cba2:	bf00      	nop
 800cba4:	20000550 	.word	0x20000550

0800cba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800cbac:	f7ff fff0 	bl	800cb90 <HAL_RCC_GetHCLKFreq>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	4b05      	ldr	r3, [pc, #20]	@ (800cbc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	0a9b      	lsrs	r3, r3, #10
 800cbb8:	f003 0307 	and.w	r3, r3, #7
 800cbbc:	4903      	ldr	r1, [pc, #12]	@ (800cbcc <HAL_RCC_GetPCLK1Freq+0x24>)
 800cbbe:	5ccb      	ldrb	r3, [r1, r3]
 800cbc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	bd80      	pop	{r7, pc}
 800cbc8:	40023800 	.word	0x40023800
 800cbcc:	08011044 	.word	0x08011044

0800cbd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800cbd4:	f7ff ffdc 	bl	800cb90 <HAL_RCC_GetHCLKFreq>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	4b05      	ldr	r3, [pc, #20]	@ (800cbf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800cbdc:	689b      	ldr	r3, [r3, #8]
 800cbde:	0b5b      	lsrs	r3, r3, #13
 800cbe0:	f003 0307 	and.w	r3, r3, #7
 800cbe4:	4903      	ldr	r1, [pc, #12]	@ (800cbf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cbe6:	5ccb      	ldrb	r3, [r1, r3]
 800cbe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	bd80      	pop	{r7, pc}
 800cbf0:	40023800 	.word	0x40023800
 800cbf4:	08011044 	.word	0x08011044

0800cbf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d101      	bne.n	800cc0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cc06:	2301      	movs	r3, #1
 800cc08:	e041      	b.n	800cc8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc10:	b2db      	uxtb	r3, r3
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d106      	bne.n	800cc24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2200      	movs	r2, #0
 800cc1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f7fa fd36 	bl	8007690 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2202      	movs	r2, #2
 800cc28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681a      	ldr	r2, [r3, #0]
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	3304      	adds	r3, #4
 800cc34:	4619      	mov	r1, r3
 800cc36:	4610      	mov	r0, r2
 800cc38:	f000 fa70 	bl	800d11c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2201      	movs	r2, #1
 800cc40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2201      	movs	r2, #1
 800cc48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2201      	movs	r2, #1
 800cc58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2201      	movs	r2, #1
 800cc68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2201      	movs	r2, #1
 800cc78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2201      	movs	r2, #1
 800cc88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cc8c:	2300      	movs	r3, #0
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3708      	adds	r7, #8
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
	...

0800cc98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d001      	beq.n	800ccb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ccac:	2301      	movs	r3, #1
 800ccae:	e044      	b.n	800cd3a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2202      	movs	r2, #2
 800ccb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	68da      	ldr	r2, [r3, #12]
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f042 0201 	orr.w	r2, r2, #1
 800ccc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a1e      	ldr	r2, [pc, #120]	@ (800cd48 <HAL_TIM_Base_Start_IT+0xb0>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d018      	beq.n	800cd04 <HAL_TIM_Base_Start_IT+0x6c>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccda:	d013      	beq.n	800cd04 <HAL_TIM_Base_Start_IT+0x6c>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	4a1a      	ldr	r2, [pc, #104]	@ (800cd4c <HAL_TIM_Base_Start_IT+0xb4>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d00e      	beq.n	800cd04 <HAL_TIM_Base_Start_IT+0x6c>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a19      	ldr	r2, [pc, #100]	@ (800cd50 <HAL_TIM_Base_Start_IT+0xb8>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d009      	beq.n	800cd04 <HAL_TIM_Base_Start_IT+0x6c>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	4a17      	ldr	r2, [pc, #92]	@ (800cd54 <HAL_TIM_Base_Start_IT+0xbc>)
 800ccf6:	4293      	cmp	r3, r2
 800ccf8:	d004      	beq.n	800cd04 <HAL_TIM_Base_Start_IT+0x6c>
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a16      	ldr	r2, [pc, #88]	@ (800cd58 <HAL_TIM_Base_Start_IT+0xc0>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d111      	bne.n	800cd28 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	f003 0307 	and.w	r3, r3, #7
 800cd0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2b06      	cmp	r3, #6
 800cd14:	d010      	beq.n	800cd38 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	f042 0201 	orr.w	r2, r2, #1
 800cd24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd26:	e007      	b.n	800cd38 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681a      	ldr	r2, [r3, #0]
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	f042 0201 	orr.w	r2, r2, #1
 800cd36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3714      	adds	r7, #20
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd44:	4770      	bx	lr
 800cd46:	bf00      	nop
 800cd48:	40010000 	.word	0x40010000
 800cd4c:	40000400 	.word	0x40000400
 800cd50:	40000800 	.word	0x40000800
 800cd54:	40000c00 	.word	0x40000c00
 800cd58:	40014000 	.word	0x40014000

0800cd5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b084      	sub	sp, #16
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	68db      	ldr	r3, [r3, #12]
 800cd6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	691b      	ldr	r3, [r3, #16]
 800cd72:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	f003 0302 	and.w	r3, r3, #2
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d020      	beq.n	800cdc0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	f003 0302 	and.w	r3, r3, #2
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d01b      	beq.n	800cdc0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f06f 0202 	mvn.w	r2, #2
 800cd90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2201      	movs	r2, #1
 800cd96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	699b      	ldr	r3, [r3, #24]
 800cd9e:	f003 0303 	and.w	r3, r3, #3
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d003      	beq.n	800cdae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 f999 	bl	800d0de <HAL_TIM_IC_CaptureCallback>
 800cdac:	e005      	b.n	800cdba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 f98b 	bl	800d0ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 f99c 	bl	800d0f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	f003 0304 	and.w	r3, r3, #4
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d020      	beq.n	800ce0c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f003 0304 	and.w	r3, r3, #4
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d01b      	beq.n	800ce0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f06f 0204 	mvn.w	r2, #4
 800cddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	2202      	movs	r2, #2
 800cde2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	699b      	ldr	r3, [r3, #24]
 800cdea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d003      	beq.n	800cdfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 f973 	bl	800d0de <HAL_TIM_IC_CaptureCallback>
 800cdf8:	e005      	b.n	800ce06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f000 f965 	bl	800d0ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f000 f976 	bl	800d0f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	f003 0308 	and.w	r3, r3, #8
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d020      	beq.n	800ce58 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f003 0308 	and.w	r3, r3, #8
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d01b      	beq.n	800ce58 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f06f 0208 	mvn.w	r2, #8
 800ce28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2204      	movs	r2, #4
 800ce2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	69db      	ldr	r3, [r3, #28]
 800ce36:	f003 0303 	and.w	r3, r3, #3
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d003      	beq.n	800ce46 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f000 f94d 	bl	800d0de <HAL_TIM_IC_CaptureCallback>
 800ce44:	e005      	b.n	800ce52 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 f93f 	bl	800d0ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f000 f950 	bl	800d0f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2200      	movs	r2, #0
 800ce56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	f003 0310 	and.w	r3, r3, #16
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d020      	beq.n	800cea4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	f003 0310 	and.w	r3, r3, #16
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d01b      	beq.n	800cea4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f06f 0210 	mvn.w	r2, #16
 800ce74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	2208      	movs	r2, #8
 800ce7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	69db      	ldr	r3, [r3, #28]
 800ce82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d003      	beq.n	800ce92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f000 f927 	bl	800d0de <HAL_TIM_IC_CaptureCallback>
 800ce90:	e005      	b.n	800ce9e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 f919 	bl	800d0ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f000 f92a 	bl	800d0f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	2200      	movs	r2, #0
 800cea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	f003 0301 	and.w	r3, r3, #1
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d00c      	beq.n	800cec8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f003 0301 	and.w	r3, r3, #1
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d007      	beq.n	800cec8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	f06f 0201 	mvn.w	r2, #1
 800cec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f7f7 fbdc 	bl	8004680 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d00c      	beq.n	800ceec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d007      	beq.n	800ceec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800cee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cee6:	6878      	ldr	r0, [r7, #4]
 800cee8:	f000 fab0 	bl	800d44c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d00c      	beq.n	800cf10 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d007      	beq.n	800cf10 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cf08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f000 f8fb 	bl	800d106 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	f003 0320 	and.w	r3, r3, #32
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d00c      	beq.n	800cf34 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	f003 0320 	and.w	r3, r3, #32
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d007      	beq.n	800cf34 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f06f 0220 	mvn.w	r2, #32
 800cf2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f000 fa82 	bl	800d438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cf34:	bf00      	nop
 800cf36:	3710      	adds	r7, #16
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cf46:	2300      	movs	r3, #0
 800cf48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cf50:	2b01      	cmp	r3, #1
 800cf52:	d101      	bne.n	800cf58 <HAL_TIM_ConfigClockSource+0x1c>
 800cf54:	2302      	movs	r3, #2
 800cf56:	e0b4      	b.n	800d0c2 <HAL_TIM_ConfigClockSource+0x186>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2202      	movs	r2, #2
 800cf64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	689b      	ldr	r3, [r3, #8]
 800cf6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cf76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cf7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	68ba      	ldr	r2, [r7, #8]
 800cf86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf90:	d03e      	beq.n	800d010 <HAL_TIM_ConfigClockSource+0xd4>
 800cf92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf96:	f200 8087 	bhi.w	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cf9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf9e:	f000 8086 	beq.w	800d0ae <HAL_TIM_ConfigClockSource+0x172>
 800cfa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cfa6:	d87f      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfa8:	2b70      	cmp	r3, #112	@ 0x70
 800cfaa:	d01a      	beq.n	800cfe2 <HAL_TIM_ConfigClockSource+0xa6>
 800cfac:	2b70      	cmp	r3, #112	@ 0x70
 800cfae:	d87b      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfb0:	2b60      	cmp	r3, #96	@ 0x60
 800cfb2:	d050      	beq.n	800d056 <HAL_TIM_ConfigClockSource+0x11a>
 800cfb4:	2b60      	cmp	r3, #96	@ 0x60
 800cfb6:	d877      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfb8:	2b50      	cmp	r3, #80	@ 0x50
 800cfba:	d03c      	beq.n	800d036 <HAL_TIM_ConfigClockSource+0xfa>
 800cfbc:	2b50      	cmp	r3, #80	@ 0x50
 800cfbe:	d873      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfc0:	2b40      	cmp	r3, #64	@ 0x40
 800cfc2:	d058      	beq.n	800d076 <HAL_TIM_ConfigClockSource+0x13a>
 800cfc4:	2b40      	cmp	r3, #64	@ 0x40
 800cfc6:	d86f      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfc8:	2b30      	cmp	r3, #48	@ 0x30
 800cfca:	d064      	beq.n	800d096 <HAL_TIM_ConfigClockSource+0x15a>
 800cfcc:	2b30      	cmp	r3, #48	@ 0x30
 800cfce:	d86b      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfd0:	2b20      	cmp	r3, #32
 800cfd2:	d060      	beq.n	800d096 <HAL_TIM_ConfigClockSource+0x15a>
 800cfd4:	2b20      	cmp	r3, #32
 800cfd6:	d867      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d05c      	beq.n	800d096 <HAL_TIM_ConfigClockSource+0x15a>
 800cfdc:	2b10      	cmp	r3, #16
 800cfde:	d05a      	beq.n	800d096 <HAL_TIM_ConfigClockSource+0x15a>
 800cfe0:	e062      	b.n	800d0a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cff2:	f000 f993 	bl	800d31c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	689b      	ldr	r3, [r3, #8]
 800cffc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d004:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	68ba      	ldr	r2, [r7, #8]
 800d00c:	609a      	str	r2, [r3, #8]
      break;
 800d00e:	e04f      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d020:	f000 f97c 	bl	800d31c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	689a      	ldr	r2, [r3, #8]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d032:	609a      	str	r2, [r3, #8]
      break;
 800d034:	e03c      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d042:	461a      	mov	r2, r3
 800d044:	f000 f8f0 	bl	800d228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	2150      	movs	r1, #80	@ 0x50
 800d04e:	4618      	mov	r0, r3
 800d050:	f000 f949 	bl	800d2e6 <TIM_ITRx_SetConfig>
      break;
 800d054:	e02c      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d062:	461a      	mov	r2, r3
 800d064:	f000 f90f 	bl	800d286 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	2160      	movs	r1, #96	@ 0x60
 800d06e:	4618      	mov	r0, r3
 800d070:	f000 f939 	bl	800d2e6 <TIM_ITRx_SetConfig>
      break;
 800d074:	e01c      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d082:	461a      	mov	r2, r3
 800d084:	f000 f8d0 	bl	800d228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	2140      	movs	r1, #64	@ 0x40
 800d08e:	4618      	mov	r0, r3
 800d090:	f000 f929 	bl	800d2e6 <TIM_ITRx_SetConfig>
      break;
 800d094:	e00c      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681a      	ldr	r2, [r3, #0]
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4619      	mov	r1, r3
 800d0a0:	4610      	mov	r0, r2
 800d0a2:	f000 f920 	bl	800d2e6 <TIM_ITRx_SetConfig>
      break;
 800d0a6:	e003      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	73fb      	strb	r3, [r7, #15]
      break;
 800d0ac:	e000      	b.n	800d0b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d0ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d0c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3710      	adds	r7, #16
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}

0800d0ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d0ca:	b480      	push	{r7}
 800d0cc:	b083      	sub	sp, #12
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d0d2:	bf00      	nop
 800d0d4:	370c      	adds	r7, #12
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0dc:	4770      	bx	lr

0800d0de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d0de:	b480      	push	{r7}
 800d0e0:	b083      	sub	sp, #12
 800d0e2:	af00      	add	r7, sp, #0
 800d0e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d0e6:	bf00      	nop
 800d0e8:	370c      	adds	r7, #12
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f0:	4770      	bx	lr

0800d0f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d0f2:	b480      	push	{r7}
 800d0f4:	b083      	sub	sp, #12
 800d0f6:	af00      	add	r7, sp, #0
 800d0f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d0fa:	bf00      	nop
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr

0800d106 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d106:	b480      	push	{r7}
 800d108:	b083      	sub	sp, #12
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d10e:	bf00      	nop
 800d110:	370c      	adds	r7, #12
 800d112:	46bd      	mov	sp, r7
 800d114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d118:	4770      	bx	lr
	...

0800d11c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d11c:	b480      	push	{r7}
 800d11e:	b085      	sub	sp, #20
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
 800d124:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	4a37      	ldr	r2, [pc, #220]	@ (800d20c <TIM_Base_SetConfig+0xf0>)
 800d130:	4293      	cmp	r3, r2
 800d132:	d00f      	beq.n	800d154 <TIM_Base_SetConfig+0x38>
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d13a:	d00b      	beq.n	800d154 <TIM_Base_SetConfig+0x38>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	4a34      	ldr	r2, [pc, #208]	@ (800d210 <TIM_Base_SetConfig+0xf4>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d007      	beq.n	800d154 <TIM_Base_SetConfig+0x38>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	4a33      	ldr	r2, [pc, #204]	@ (800d214 <TIM_Base_SetConfig+0xf8>)
 800d148:	4293      	cmp	r3, r2
 800d14a:	d003      	beq.n	800d154 <TIM_Base_SetConfig+0x38>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	4a32      	ldr	r2, [pc, #200]	@ (800d218 <TIM_Base_SetConfig+0xfc>)
 800d150:	4293      	cmp	r3, r2
 800d152:	d108      	bne.n	800d166 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d15a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	68fa      	ldr	r2, [r7, #12]
 800d162:	4313      	orrs	r3, r2
 800d164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4a28      	ldr	r2, [pc, #160]	@ (800d20c <TIM_Base_SetConfig+0xf0>)
 800d16a:	4293      	cmp	r3, r2
 800d16c:	d01b      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d174:	d017      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	4a25      	ldr	r2, [pc, #148]	@ (800d210 <TIM_Base_SetConfig+0xf4>)
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d013      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	4a24      	ldr	r2, [pc, #144]	@ (800d214 <TIM_Base_SetConfig+0xf8>)
 800d182:	4293      	cmp	r3, r2
 800d184:	d00f      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	4a23      	ldr	r2, [pc, #140]	@ (800d218 <TIM_Base_SetConfig+0xfc>)
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d00b      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	4a22      	ldr	r2, [pc, #136]	@ (800d21c <TIM_Base_SetConfig+0x100>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d007      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	4a21      	ldr	r2, [pc, #132]	@ (800d220 <TIM_Base_SetConfig+0x104>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d003      	beq.n	800d1a6 <TIM_Base_SetConfig+0x8a>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	4a20      	ldr	r2, [pc, #128]	@ (800d224 <TIM_Base_SetConfig+0x108>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d108      	bne.n	800d1b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d1ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	68db      	ldr	r3, [r3, #12]
 800d1b2:	68fa      	ldr	r2, [r7, #12]
 800d1b4:	4313      	orrs	r3, r2
 800d1b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	695b      	ldr	r3, [r3, #20]
 800d1c2:	4313      	orrs	r3, r2
 800d1c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	689a      	ldr	r2, [r3, #8]
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	681a      	ldr	r2, [r3, #0]
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	4a0c      	ldr	r2, [pc, #48]	@ (800d20c <TIM_Base_SetConfig+0xf0>)
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	d103      	bne.n	800d1e6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	691a      	ldr	r2, [r3, #16]
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f043 0204 	orr.w	r2, r3, #4
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	68fa      	ldr	r2, [r7, #12]
 800d1fc:	601a      	str	r2, [r3, #0]
}
 800d1fe:	bf00      	nop
 800d200:	3714      	adds	r7, #20
 800d202:	46bd      	mov	sp, r7
 800d204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d208:	4770      	bx	lr
 800d20a:	bf00      	nop
 800d20c:	40010000 	.word	0x40010000
 800d210:	40000400 	.word	0x40000400
 800d214:	40000800 	.word	0x40000800
 800d218:	40000c00 	.word	0x40000c00
 800d21c:	40014000 	.word	0x40014000
 800d220:	40014400 	.word	0x40014400
 800d224:	40014800 	.word	0x40014800

0800d228 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d228:	b480      	push	{r7}
 800d22a:	b087      	sub	sp, #28
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	60f8      	str	r0, [r7, #12]
 800d230:	60b9      	str	r1, [r7, #8]
 800d232:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6a1b      	ldr	r3, [r3, #32]
 800d238:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	6a1b      	ldr	r3, [r3, #32]
 800d23e:	f023 0201 	bic.w	r2, r3, #1
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	699b      	ldr	r3, [r3, #24]
 800d24a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d24c:	693b      	ldr	r3, [r7, #16]
 800d24e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d252:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	011b      	lsls	r3, r3, #4
 800d258:	693a      	ldr	r2, [r7, #16]
 800d25a:	4313      	orrs	r3, r2
 800d25c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	f023 030a 	bic.w	r3, r3, #10
 800d264:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d266:	697a      	ldr	r2, [r7, #20]
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	4313      	orrs	r3, r2
 800d26c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	693a      	ldr	r2, [r7, #16]
 800d272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	697a      	ldr	r2, [r7, #20]
 800d278:	621a      	str	r2, [r3, #32]
}
 800d27a:	bf00      	nop
 800d27c:	371c      	adds	r7, #28
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr

0800d286 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d286:	b480      	push	{r7}
 800d288:	b087      	sub	sp, #28
 800d28a:	af00      	add	r7, sp, #0
 800d28c:	60f8      	str	r0, [r7, #12]
 800d28e:	60b9      	str	r1, [r7, #8]
 800d290:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	6a1b      	ldr	r3, [r3, #32]
 800d296:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6a1b      	ldr	r3, [r3, #32]
 800d29c:	f023 0210 	bic.w	r2, r3, #16
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	699b      	ldr	r3, [r3, #24]
 800d2a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d2b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	031b      	lsls	r3, r3, #12
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	4313      	orrs	r3, r2
 800d2ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d2bc:	697b      	ldr	r3, [r7, #20]
 800d2be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d2c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	011b      	lsls	r3, r3, #4
 800d2c8:	697a      	ldr	r2, [r7, #20]
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	693a      	ldr	r2, [r7, #16]
 800d2d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	697a      	ldr	r2, [r7, #20]
 800d2d8:	621a      	str	r2, [r3, #32]
}
 800d2da:	bf00      	nop
 800d2dc:	371c      	adds	r7, #28
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr

0800d2e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d2e6:	b480      	push	{r7}
 800d2e8:	b085      	sub	sp, #20
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
 800d2ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	689b      	ldr	r3, [r3, #8]
 800d2f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d2fe:	683a      	ldr	r2, [r7, #0]
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	4313      	orrs	r3, r2
 800d304:	f043 0307 	orr.w	r3, r3, #7
 800d308:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	609a      	str	r2, [r3, #8]
}
 800d310:	bf00      	nop
 800d312:	3714      	adds	r7, #20
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr

0800d31c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b087      	sub	sp, #28
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	607a      	str	r2, [r7, #4]
 800d328:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	689b      	ldr	r3, [r3, #8]
 800d32e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d336:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	021a      	lsls	r2, r3, #8
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	431a      	orrs	r2, r3
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	4313      	orrs	r3, r2
 800d344:	697a      	ldr	r2, [r7, #20]
 800d346:	4313      	orrs	r3, r2
 800d348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	697a      	ldr	r2, [r7, #20]
 800d34e:	609a      	str	r2, [r3, #8]
}
 800d350:	bf00      	nop
 800d352:	371c      	adds	r7, #28
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr

0800d35c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d35c:	b480      	push	{r7}
 800d35e:	b085      	sub	sp, #20
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
 800d364:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	d101      	bne.n	800d374 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d370:	2302      	movs	r3, #2
 800d372:	e050      	b.n	800d416 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2201      	movs	r2, #1
 800d378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2202      	movs	r2, #2
 800d380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	685b      	ldr	r3, [r3, #4]
 800d38a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	689b      	ldr	r3, [r3, #8]
 800d392:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d39a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	68fa      	ldr	r2, [r7, #12]
 800d3a2:	4313      	orrs	r3, r2
 800d3a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	68fa      	ldr	r2, [r7, #12]
 800d3ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	4a1c      	ldr	r2, [pc, #112]	@ (800d424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d018      	beq.n	800d3ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3c0:	d013      	beq.n	800d3ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	4a18      	ldr	r2, [pc, #96]	@ (800d428 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d00e      	beq.n	800d3ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a16      	ldr	r2, [pc, #88]	@ (800d42c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d009      	beq.n	800d3ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4a15      	ldr	r2, [pc, #84]	@ (800d430 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	d004      	beq.n	800d3ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	4a13      	ldr	r2, [pc, #76]	@ (800d434 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	d10c      	bne.n	800d404 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	685b      	ldr	r3, [r3, #4]
 800d3f6:	68ba      	ldr	r2, [r7, #8]
 800d3f8:	4313      	orrs	r3, r2
 800d3fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	68ba      	ldr	r2, [r7, #8]
 800d402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2201      	movs	r2, #1
 800d408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2200      	movs	r2, #0
 800d410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d414:	2300      	movs	r3, #0
}
 800d416:	4618      	mov	r0, r3
 800d418:	3714      	adds	r7, #20
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	40010000 	.word	0x40010000
 800d428:	40000400 	.word	0x40000400
 800d42c:	40000800 	.word	0x40000800
 800d430:	40000c00 	.word	0x40000c00
 800d434:	40014000 	.word	0x40014000

0800d438 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d440:	bf00      	nop
 800d442:	370c      	adds	r7, #12
 800d444:	46bd      	mov	sp, r7
 800d446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44a:	4770      	bx	lr

0800d44c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d454:	bf00      	nop
 800d456:	370c      	adds	r7, #12
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr

0800d460 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b082      	sub	sp, #8
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d101      	bne.n	800d472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d46e:	2301      	movs	r3, #1
 800d470:	e042      	b.n	800d4f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d106      	bne.n	800d48c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2200      	movs	r2, #0
 800d482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f7fa f928 	bl	80076dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2224      	movs	r2, #36	@ 0x24
 800d490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	68da      	ldr	r2, [r3, #12]
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d4a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f000 fe15 	bl	800e0d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	691a      	ldr	r2, [r3, #16]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d4b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	695a      	ldr	r2, [r3, #20]
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d4c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	68da      	ldr	r2, [r3, #12]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d4d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2220      	movs	r2, #32
 800d4e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2220      	movs	r2, #32
 800d4ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d4f6:	2300      	movs	r3, #0
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	3708      	adds	r7, #8
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b08a      	sub	sp, #40	@ 0x28
 800d504:	af02      	add	r7, sp, #8
 800d506:	60f8      	str	r0, [r7, #12]
 800d508:	60b9      	str	r1, [r7, #8]
 800d50a:	603b      	str	r3, [r7, #0]
 800d50c:	4613      	mov	r3, r2
 800d50e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d510:	2300      	movs	r3, #0
 800d512:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d51a:	b2db      	uxtb	r3, r3
 800d51c:	2b20      	cmp	r3, #32
 800d51e:	d175      	bne.n	800d60c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d002      	beq.n	800d52c <HAL_UART_Transmit+0x2c>
 800d526:	88fb      	ldrh	r3, [r7, #6]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d101      	bne.n	800d530 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d52c:	2301      	movs	r3, #1
 800d52e:	e06e      	b.n	800d60e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2200      	movs	r2, #0
 800d534:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	2221      	movs	r2, #33	@ 0x21
 800d53a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d53e:	f7fb f801 	bl	8008544 <HAL_GetTick>
 800d542:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	88fa      	ldrh	r2, [r7, #6]
 800d548:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	88fa      	ldrh	r2, [r7, #6]
 800d54e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	689b      	ldr	r3, [r3, #8]
 800d554:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d558:	d108      	bne.n	800d56c <HAL_UART_Transmit+0x6c>
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	691b      	ldr	r3, [r3, #16]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d104      	bne.n	800d56c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d562:	2300      	movs	r3, #0
 800d564:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	61bb      	str	r3, [r7, #24]
 800d56a:	e003      	b.n	800d574 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d56c:	68bb      	ldr	r3, [r7, #8]
 800d56e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d570:	2300      	movs	r3, #0
 800d572:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d574:	e02e      	b.n	800d5d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	9300      	str	r3, [sp, #0]
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	2200      	movs	r2, #0
 800d57e:	2180      	movs	r1, #128	@ 0x80
 800d580:	68f8      	ldr	r0, [r7, #12]
 800d582:	f000 fbb3 	bl	800dcec <UART_WaitOnFlagUntilTimeout>
 800d586:	4603      	mov	r3, r0
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d005      	beq.n	800d598 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	2220      	movs	r2, #32
 800d590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d594:	2303      	movs	r3, #3
 800d596:	e03a      	b.n	800d60e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d598:	69fb      	ldr	r3, [r7, #28]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d10b      	bne.n	800d5b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	881b      	ldrh	r3, [r3, #0]
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d5ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d5ae:	69bb      	ldr	r3, [r7, #24]
 800d5b0:	3302      	adds	r3, #2
 800d5b2:	61bb      	str	r3, [r7, #24]
 800d5b4:	e007      	b.n	800d5c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d5b6:	69fb      	ldr	r3, [r7, #28]
 800d5b8:	781a      	ldrb	r2, [r3, #0]
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d5c0:	69fb      	ldr	r3, [r7, #28]
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	3b01      	subs	r3, #1
 800d5ce:	b29a      	uxth	r2, r3
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d5d8:	b29b      	uxth	r3, r3
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d1cb      	bne.n	800d576 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	2140      	movs	r1, #64	@ 0x40
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f000 fb7f 	bl	800dcec <UART_WaitOnFlagUntilTimeout>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d005      	beq.n	800d600 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	2220      	movs	r2, #32
 800d5f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d5fc:	2303      	movs	r3, #3
 800d5fe:	e006      	b.n	800d60e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2220      	movs	r2, #32
 800d604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d608:	2300      	movs	r3, #0
 800d60a:	e000      	b.n	800d60e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d60c:	2302      	movs	r3, #2
  }
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3720      	adds	r7, #32
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b08a      	sub	sp, #40	@ 0x28
 800d61a:	af02      	add	r7, sp, #8
 800d61c:	60f8      	str	r0, [r7, #12]
 800d61e:	60b9      	str	r1, [r7, #8]
 800d620:	603b      	str	r3, [r7, #0]
 800d622:	4613      	mov	r3, r2
 800d624:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d626:	2300      	movs	r3, #0
 800d628:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d630:	b2db      	uxtb	r3, r3
 800d632:	2b20      	cmp	r3, #32
 800d634:	f040 8081 	bne.w	800d73a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d002      	beq.n	800d644 <HAL_UART_Receive+0x2e>
 800d63e:	88fb      	ldrh	r3, [r7, #6]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d101      	bne.n	800d648 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	e079      	b.n	800d73c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2200      	movs	r2, #0
 800d64c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2222      	movs	r2, #34	@ 0x22
 800d652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2200      	movs	r2, #0
 800d65a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d65c:	f7fa ff72 	bl	8008544 <HAL_GetTick>
 800d660:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	88fa      	ldrh	r2, [r7, #6]
 800d666:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	88fa      	ldrh	r2, [r7, #6]
 800d66c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d676:	d108      	bne.n	800d68a <HAL_UART_Receive+0x74>
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	691b      	ldr	r3, [r3, #16]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d104      	bne.n	800d68a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800d680:	2300      	movs	r3, #0
 800d682:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	61bb      	str	r3, [r7, #24]
 800d688:	e003      	b.n	800d692 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d68e:	2300      	movs	r3, #0
 800d690:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800d692:	e047      	b.n	800d724 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	9300      	str	r3, [sp, #0]
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	2200      	movs	r2, #0
 800d69c:	2120      	movs	r1, #32
 800d69e:	68f8      	ldr	r0, [r7, #12]
 800d6a0:	f000 fb24 	bl	800dcec <UART_WaitOnFlagUntilTimeout>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d005      	beq.n	800d6b6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	2220      	movs	r2, #32
 800d6ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800d6b2:	2303      	movs	r3, #3
 800d6b4:	e042      	b.n	800d73c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800d6b6:	69fb      	ldr	r3, [r7, #28]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d10c      	bne.n	800d6d6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	685b      	ldr	r3, [r3, #4]
 800d6c2:	b29b      	uxth	r3, r3
 800d6c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6c8:	b29a      	uxth	r2, r3
 800d6ca:	69bb      	ldr	r3, [r7, #24]
 800d6cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	3302      	adds	r3, #2
 800d6d2:	61bb      	str	r3, [r7, #24]
 800d6d4:	e01f      	b.n	800d716 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	689b      	ldr	r3, [r3, #8]
 800d6da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6de:	d007      	beq.n	800d6f0 <HAL_UART_Receive+0xda>
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	689b      	ldr	r3, [r3, #8]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d10a      	bne.n	800d6fe <HAL_UART_Receive+0xe8>
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d106      	bne.n	800d6fe <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	685b      	ldr	r3, [r3, #4]
 800d6f6:	b2da      	uxtb	r2, r3
 800d6f8:	69fb      	ldr	r3, [r7, #28]
 800d6fa:	701a      	strb	r2, [r3, #0]
 800d6fc:	e008      	b.n	800d710 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	b2db      	uxtb	r3, r3
 800d706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d70a:	b2da      	uxtb	r2, r3
 800d70c:	69fb      	ldr	r3, [r7, #28]
 800d70e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800d710:	69fb      	ldr	r3, [r7, #28]
 800d712:	3301      	adds	r3, #1
 800d714:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d71a:	b29b      	uxth	r3, r3
 800d71c:	3b01      	subs	r3, #1
 800d71e:	b29a      	uxth	r2, r3
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d728:	b29b      	uxth	r3, r3
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d1b2      	bne.n	800d694 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2220      	movs	r2, #32
 800d732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800d736:	2300      	movs	r3, #0
 800d738:	e000      	b.n	800d73c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800d73a:	2302      	movs	r3, #2
  }
}
 800d73c:	4618      	mov	r0, r3
 800d73e:	3720      	adds	r7, #32
 800d740:	46bd      	mov	sp, r7
 800d742:	bd80      	pop	{r7, pc}

0800d744 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b0ba      	sub	sp, #232	@ 0xe8
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	68db      	ldr	r3, [r3, #12]
 800d75c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	695b      	ldr	r3, [r3, #20]
 800d766:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800d76a:	2300      	movs	r3, #0
 800d76c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800d770:	2300      	movs	r3, #0
 800d772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d77a:	f003 030f 	and.w	r3, r3, #15
 800d77e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800d782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d786:	2b00      	cmp	r3, #0
 800d788:	d10f      	bne.n	800d7aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d78a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d78e:	f003 0320 	and.w	r3, r3, #32
 800d792:	2b00      	cmp	r3, #0
 800d794:	d009      	beq.n	800d7aa <HAL_UART_IRQHandler+0x66>
 800d796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d79a:	f003 0320 	and.w	r3, r3, #32
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d003      	beq.n	800d7aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d7a2:	6878      	ldr	r0, [r7, #4]
 800d7a4:	f000 fbd7 	bl	800df56 <UART_Receive_IT>
      return;
 800d7a8:	e273      	b.n	800dc92 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d7aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f000 80de 	beq.w	800d970 <HAL_UART_IRQHandler+0x22c>
 800d7b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d7b8:	f003 0301 	and.w	r3, r3, #1
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d106      	bne.n	800d7ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d7c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d7c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 80d1 	beq.w	800d970 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d7ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7d2:	f003 0301 	and.w	r3, r3, #1
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d00b      	beq.n	800d7f2 <HAL_UART_IRQHandler+0xae>
 800d7da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d7de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d005      	beq.n	800d7f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ea:	f043 0201 	orr.w	r2, r3, #1
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d7f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7f6:	f003 0304 	and.w	r3, r3, #4
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d00b      	beq.n	800d816 <HAL_UART_IRQHandler+0xd2>
 800d7fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d802:	f003 0301 	and.w	r3, r3, #1
 800d806:	2b00      	cmp	r3, #0
 800d808:	d005      	beq.n	800d816 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d80e:	f043 0202 	orr.w	r2, r3, #2
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d81a:	f003 0302 	and.w	r3, r3, #2
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d00b      	beq.n	800d83a <HAL_UART_IRQHandler+0xf6>
 800d822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d826:	f003 0301 	and.w	r3, r3, #1
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d005      	beq.n	800d83a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d832:	f043 0204 	orr.w	r2, r3, #4
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d83a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d83e:	f003 0308 	and.w	r3, r3, #8
 800d842:	2b00      	cmp	r3, #0
 800d844:	d011      	beq.n	800d86a <HAL_UART_IRQHandler+0x126>
 800d846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d84a:	f003 0320 	and.w	r3, r3, #32
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d105      	bne.n	800d85e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d856:	f003 0301 	and.w	r3, r3, #1
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d005      	beq.n	800d86a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d862:	f043 0208 	orr.w	r2, r3, #8
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d86e:	2b00      	cmp	r3, #0
 800d870:	f000 820a 	beq.w	800dc88 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d878:	f003 0320 	and.w	r3, r3, #32
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d008      	beq.n	800d892 <HAL_UART_IRQHandler+0x14e>
 800d880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d884:	f003 0320 	and.w	r3, r3, #32
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d002      	beq.n	800d892 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d88c:	6878      	ldr	r0, [r7, #4]
 800d88e:	f000 fb62 	bl	800df56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	695b      	ldr	r3, [r3, #20]
 800d898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d89c:	2b40      	cmp	r3, #64	@ 0x40
 800d89e:	bf0c      	ite	eq
 800d8a0:	2301      	moveq	r3, #1
 800d8a2:	2300      	movne	r3, #0
 800d8a4:	b2db      	uxtb	r3, r3
 800d8a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d8ae:	f003 0308 	and.w	r3, r3, #8
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d103      	bne.n	800d8be <HAL_UART_IRQHandler+0x17a>
 800d8b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d04f      	beq.n	800d95e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 fa6d 	bl	800dd9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	695b      	ldr	r3, [r3, #20]
 800d8ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8ce:	2b40      	cmp	r3, #64	@ 0x40
 800d8d0:	d141      	bne.n	800d956 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	3314      	adds	r3, #20
 800d8d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d8e0:	e853 3f00 	ldrex	r3, [r3]
 800d8e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d8e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d8ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	3314      	adds	r3, #20
 800d8fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d8fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d902:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d906:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d90a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d90e:	e841 2300 	strex	r3, r2, [r1]
 800d912:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d1d9      	bne.n	800d8d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d922:	2b00      	cmp	r3, #0
 800d924:	d013      	beq.n	800d94e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d92a:	4a8a      	ldr	r2, [pc, #552]	@ (800db54 <HAL_UART_IRQHandler+0x410>)
 800d92c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d932:	4618      	mov	r0, r3
 800d934:	f7fb f806 	bl	8008944 <HAL_DMA_Abort_IT>
 800d938:	4603      	mov	r3, r0
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d016      	beq.n	800d96c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d944:	687a      	ldr	r2, [r7, #4]
 800d946:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d948:	4610      	mov	r0, r2
 800d94a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d94c:	e00e      	b.n	800d96c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f000 f9b6 	bl	800dcc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d954:	e00a      	b.n	800d96c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d956:	6878      	ldr	r0, [r7, #4]
 800d958:	f000 f9b2 	bl	800dcc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d95c:	e006      	b.n	800d96c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 f9ae 	bl	800dcc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2200      	movs	r2, #0
 800d968:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800d96a:	e18d      	b.n	800dc88 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d96c:	bf00      	nop
    return;
 800d96e:	e18b      	b.n	800dc88 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d974:	2b01      	cmp	r3, #1
 800d976:	f040 8167 	bne.w	800dc48 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d97a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d97e:	f003 0310 	and.w	r3, r3, #16
 800d982:	2b00      	cmp	r3, #0
 800d984:	f000 8160 	beq.w	800dc48 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800d988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d98c:	f003 0310 	and.w	r3, r3, #16
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 8159 	beq.w	800dc48 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d996:	2300      	movs	r3, #0
 800d998:	60bb      	str	r3, [r7, #8]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	60bb      	str	r3, [r7, #8]
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	60bb      	str	r3, [r7, #8]
 800d9aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	695b      	ldr	r3, [r3, #20]
 800d9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9b6:	2b40      	cmp	r3, #64	@ 0x40
 800d9b8:	f040 80ce 	bne.w	800db58 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	685b      	ldr	r3, [r3, #4]
 800d9c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d9c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f000 80a9 	beq.w	800db24 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d9d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	f080 80a2 	bcs.w	800db24 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d9e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9ec:	69db      	ldr	r3, [r3, #28]
 800d9ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d9f2:	f000 8088 	beq.w	800db06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	330c      	adds	r3, #12
 800d9fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da04:	e853 3f00 	ldrex	r3, [r3]
 800da08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800da0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800da10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	330c      	adds	r3, #12
 800da1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800da22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800da26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800da2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800da32:	e841 2300 	strex	r3, r2, [r1]
 800da36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800da3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d1d9      	bne.n	800d9f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	3314      	adds	r3, #20
 800da48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800da4c:	e853 3f00 	ldrex	r3, [r3]
 800da50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800da52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da54:	f023 0301 	bic.w	r3, r3, #1
 800da58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	3314      	adds	r3, #20
 800da62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800da66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800da6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800da6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800da72:	e841 2300 	strex	r3, r2, [r1]
 800da76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800da78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d1e1      	bne.n	800da42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	3314      	adds	r3, #20
 800da84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da88:	e853 3f00 	ldrex	r3, [r3]
 800da8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800da8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	3314      	adds	r3, #20
 800da9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800daa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800daa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800daa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800daaa:	e841 2300 	strex	r3, r2, [r1]
 800daae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800dab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1e3      	bne.n	800da7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2220      	movs	r2, #32
 800daba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2200      	movs	r2, #0
 800dac2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	330c      	adds	r3, #12
 800daca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dacc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dace:	e853 3f00 	ldrex	r3, [r3]
 800dad2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dad6:	f023 0310 	bic.w	r3, r3, #16
 800dada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	330c      	adds	r3, #12
 800dae4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800dae8:	65ba      	str	r2, [r7, #88]	@ 0x58
 800daea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800daee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800daf0:	e841 2300 	strex	r3, r2, [r1]
 800daf4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800daf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d1e3      	bne.n	800dac4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db00:	4618      	mov	r0, r3
 800db02:	f7fa feaf 	bl	8008864 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2202      	movs	r2, #2
 800db0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800db14:	b29b      	uxth	r3, r3
 800db16:	1ad3      	subs	r3, r2, r3
 800db18:	b29b      	uxth	r3, r3
 800db1a:	4619      	mov	r1, r3
 800db1c:	6878      	ldr	r0, [r7, #4]
 800db1e:	f000 f8d9 	bl	800dcd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800db22:	e0b3      	b.n	800dc8c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800db28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800db2c:	429a      	cmp	r2, r3
 800db2e:	f040 80ad 	bne.w	800dc8c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db36:	69db      	ldr	r3, [r3, #28]
 800db38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db3c:	f040 80a6 	bne.w	800dc8c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2202      	movs	r2, #2
 800db44:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800db4a:	4619      	mov	r1, r3
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f000 f8c1 	bl	800dcd4 <HAL_UARTEx_RxEventCallback>
      return;
 800db52:	e09b      	b.n	800dc8c <HAL_UART_IRQHandler+0x548>
 800db54:	0800de65 	.word	0x0800de65
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800db60:	b29b      	uxth	r3, r3
 800db62:	1ad3      	subs	r3, r2, r3
 800db64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800db6c:	b29b      	uxth	r3, r3
 800db6e:	2b00      	cmp	r3, #0
 800db70:	f000 808e 	beq.w	800dc90 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800db74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800db78:	2b00      	cmp	r3, #0
 800db7a:	f000 8089 	beq.w	800dc90 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	330c      	adds	r3, #12
 800db84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db88:	e853 3f00 	ldrex	r3, [r3]
 800db8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	330c      	adds	r3, #12
 800db9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800dba2:	647a      	str	r2, [r7, #68]	@ 0x44
 800dba4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dba6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dba8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dbaa:	e841 2300 	strex	r3, r2, [r1]
 800dbae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dbb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d1e3      	bne.n	800db7e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	3314      	adds	r3, #20
 800dbbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc0:	e853 3f00 	ldrex	r3, [r3]
 800dbc4:	623b      	str	r3, [r7, #32]
   return(result);
 800dbc6:	6a3b      	ldr	r3, [r7, #32]
 800dbc8:	f023 0301 	bic.w	r3, r3, #1
 800dbcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	3314      	adds	r3, #20
 800dbd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dbda:	633a      	str	r2, [r7, #48]	@ 0x30
 800dbdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbe0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbe2:	e841 2300 	strex	r3, r2, [r1]
 800dbe6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d1e3      	bne.n	800dbb6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2220      	movs	r2, #32
 800dbf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	330c      	adds	r3, #12
 800dc02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	e853 3f00 	ldrex	r3, [r3]
 800dc0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f023 0310 	bic.w	r3, r3, #16
 800dc12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	330c      	adds	r3, #12
 800dc1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800dc20:	61fa      	str	r2, [r7, #28]
 800dc22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc24:	69b9      	ldr	r1, [r7, #24]
 800dc26:	69fa      	ldr	r2, [r7, #28]
 800dc28:	e841 2300 	strex	r3, r2, [r1]
 800dc2c:	617b      	str	r3, [r7, #20]
   return(result);
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d1e3      	bne.n	800dbfc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2202      	movs	r2, #2
 800dc38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dc3e:	4619      	mov	r1, r3
 800dc40:	6878      	ldr	r0, [r7, #4]
 800dc42:	f000 f847 	bl	800dcd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800dc46:	e023      	b.n	800dc90 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800dc48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d009      	beq.n	800dc68 <HAL_UART_IRQHandler+0x524>
 800dc54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d003      	beq.n	800dc68 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 f910 	bl	800de86 <UART_Transmit_IT>
    return;
 800dc66:	e014      	b.n	800dc92 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800dc68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d00e      	beq.n	800dc92 <HAL_UART_IRQHandler+0x54e>
 800dc74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d008      	beq.n	800dc92 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800dc80:	6878      	ldr	r0, [r7, #4]
 800dc82:	f000 f950 	bl	800df26 <UART_EndTransmit_IT>
    return;
 800dc86:	e004      	b.n	800dc92 <HAL_UART_IRQHandler+0x54e>
    return;
 800dc88:	bf00      	nop
 800dc8a:	e002      	b.n	800dc92 <HAL_UART_IRQHandler+0x54e>
      return;
 800dc8c:	bf00      	nop
 800dc8e:	e000      	b.n	800dc92 <HAL_UART_IRQHandler+0x54e>
      return;
 800dc90:	bf00      	nop
  }
}
 800dc92:	37e8      	adds	r7, #232	@ 0xe8
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}

0800dc98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800dca0:	bf00      	nop
 800dca2:	370c      	adds	r7, #12
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr

0800dcac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800dcac:	b480      	push	{r7}
 800dcae:	b083      	sub	sp, #12
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800dcb4:	bf00      	nop
 800dcb6:	370c      	adds	r7, #12
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800dcc8:	bf00      	nop
 800dcca:	370c      	adds	r7, #12
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr

0800dcd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	460b      	mov	r3, r1
 800dcde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dce0:	bf00      	nop
 800dce2:	370c      	adds	r7, #12
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr

0800dcec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b086      	sub	sp, #24
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	60f8      	str	r0, [r7, #12]
 800dcf4:	60b9      	str	r1, [r7, #8]
 800dcf6:	603b      	str	r3, [r7, #0]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcfc:	e03b      	b.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dcfe:	6a3b      	ldr	r3, [r7, #32]
 800dd00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dd04:	d037      	beq.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dd06:	f7fa fc1d 	bl	8008544 <HAL_GetTick>
 800dd0a:	4602      	mov	r2, r0
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	1ad3      	subs	r3, r2, r3
 800dd10:	6a3a      	ldr	r2, [r7, #32]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d302      	bcc.n	800dd1c <UART_WaitOnFlagUntilTimeout+0x30>
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d101      	bne.n	800dd20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dd1c:	2303      	movs	r3, #3
 800dd1e:	e03a      	b.n	800dd96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	68db      	ldr	r3, [r3, #12]
 800dd26:	f003 0304 	and.w	r3, r3, #4
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d023      	beq.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	2b80      	cmp	r3, #128	@ 0x80
 800dd32:	d020      	beq.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	2b40      	cmp	r3, #64	@ 0x40
 800dd38:	d01d      	beq.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f003 0308 	and.w	r3, r3, #8
 800dd44:	2b08      	cmp	r3, #8
 800dd46:	d116      	bne.n	800dd76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800dd48:	2300      	movs	r3, #0
 800dd4a:	617b      	str	r3, [r7, #20]
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	617b      	str	r3, [r7, #20]
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	685b      	ldr	r3, [r3, #4]
 800dd5a:	617b      	str	r3, [r7, #20]
 800dd5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dd5e:	68f8      	ldr	r0, [r7, #12]
 800dd60:	f000 f81d 	bl	800dd9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	2208      	movs	r2, #8
 800dd68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800dd72:	2301      	movs	r3, #1
 800dd74:	e00f      	b.n	800dd96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	681a      	ldr	r2, [r3, #0]
 800dd7c:	68bb      	ldr	r3, [r7, #8]
 800dd7e:	4013      	ands	r3, r2
 800dd80:	68ba      	ldr	r2, [r7, #8]
 800dd82:	429a      	cmp	r2, r3
 800dd84:	bf0c      	ite	eq
 800dd86:	2301      	moveq	r3, #1
 800dd88:	2300      	movne	r3, #0
 800dd8a:	b2db      	uxtb	r3, r3
 800dd8c:	461a      	mov	r2, r3
 800dd8e:	79fb      	ldrb	r3, [r7, #7]
 800dd90:	429a      	cmp	r2, r3
 800dd92:	d0b4      	beq.n	800dcfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dd94:	2300      	movs	r3, #0
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3718      	adds	r7, #24
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}

0800dd9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dd9e:	b480      	push	{r7}
 800dda0:	b095      	sub	sp, #84	@ 0x54
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	330c      	adds	r3, #12
 800ddac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddb0:	e853 3f00 	ldrex	r3, [r3]
 800ddb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ddb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ddbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	330c      	adds	r3, #12
 800ddc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ddc6:	643a      	str	r2, [r7, #64]	@ 0x40
 800ddc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ddcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ddce:	e841 2300 	strex	r3, r2, [r1]
 800ddd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d1e5      	bne.n	800dda6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	3314      	adds	r3, #20
 800dde0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde2:	6a3b      	ldr	r3, [r7, #32]
 800dde4:	e853 3f00 	ldrex	r3, [r3]
 800dde8:	61fb      	str	r3, [r7, #28]
   return(result);
 800ddea:	69fb      	ldr	r3, [r7, #28]
 800ddec:	f023 0301 	bic.w	r3, r3, #1
 800ddf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	3314      	adds	r3, #20
 800ddf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ddfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ddfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800de00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de02:	e841 2300 	strex	r3, r2, [r1]
 800de06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800de08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d1e5      	bne.n	800ddda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de12:	2b01      	cmp	r3, #1
 800de14:	d119      	bne.n	800de4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	330c      	adds	r3, #12
 800de1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	e853 3f00 	ldrex	r3, [r3]
 800de24:	60bb      	str	r3, [r7, #8]
   return(result);
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	f023 0310 	bic.w	r3, r3, #16
 800de2c:	647b      	str	r3, [r7, #68]	@ 0x44
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	330c      	adds	r3, #12
 800de34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de36:	61ba      	str	r2, [r7, #24]
 800de38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de3a:	6979      	ldr	r1, [r7, #20]
 800de3c:	69ba      	ldr	r2, [r7, #24]
 800de3e:	e841 2300 	strex	r3, r2, [r1]
 800de42:	613b      	str	r3, [r7, #16]
   return(result);
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d1e5      	bne.n	800de16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2220      	movs	r2, #32
 800de4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2200      	movs	r2, #0
 800de56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800de58:	bf00      	nop
 800de5a:	3754      	adds	r7, #84	@ 0x54
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr

0800de64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b084      	sub	sp, #16
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	2200      	movs	r2, #0
 800de76:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de78:	68f8      	ldr	r0, [r7, #12]
 800de7a:	f7ff ff21 	bl	800dcc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de7e:	bf00      	nop
 800de80:	3710      	adds	r7, #16
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}

0800de86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800de86:	b480      	push	{r7}
 800de88:	b085      	sub	sp, #20
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de94:	b2db      	uxtb	r3, r3
 800de96:	2b21      	cmp	r3, #33	@ 0x21
 800de98:	d13e      	bne.n	800df18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	689b      	ldr	r3, [r3, #8]
 800de9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dea2:	d114      	bne.n	800dece <UART_Transmit_IT+0x48>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	691b      	ldr	r3, [r3, #16]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d110      	bne.n	800dece <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6a1b      	ldr	r3, [r3, #32]
 800deb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	881b      	ldrh	r3, [r3, #0]
 800deb6:	461a      	mov	r2, r3
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dec0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6a1b      	ldr	r3, [r3, #32]
 800dec6:	1c9a      	adds	r2, r3, #2
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	621a      	str	r2, [r3, #32]
 800decc:	e008      	b.n	800dee0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6a1b      	ldr	r3, [r3, #32]
 800ded2:	1c59      	adds	r1, r3, #1
 800ded4:	687a      	ldr	r2, [r7, #4]
 800ded6:	6211      	str	r1, [r2, #32]
 800ded8:	781a      	ldrb	r2, [r3, #0]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800dee4:	b29b      	uxth	r3, r3
 800dee6:	3b01      	subs	r3, #1
 800dee8:	b29b      	uxth	r3, r3
 800deea:	687a      	ldr	r2, [r7, #4]
 800deec:	4619      	mov	r1, r3
 800deee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800def0:	2b00      	cmp	r3, #0
 800def2:	d10f      	bne.n	800df14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	68da      	ldr	r2, [r3, #12]
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800df02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	68da      	ldr	r2, [r3, #12]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800df14:	2300      	movs	r3, #0
 800df16:	e000      	b.n	800df1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800df18:	2302      	movs	r3, #2
  }
}
 800df1a:	4618      	mov	r0, r3
 800df1c:	3714      	adds	r7, #20
 800df1e:	46bd      	mov	sp, r7
 800df20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df24:	4770      	bx	lr

0800df26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800df26:	b580      	push	{r7, lr}
 800df28:	b082      	sub	sp, #8
 800df2a:	af00      	add	r7, sp, #0
 800df2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	68da      	ldr	r2, [r3, #12]
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800df3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2220      	movs	r2, #32
 800df42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f7ff fea6 	bl	800dc98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800df4c:	2300      	movs	r3, #0
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3708      	adds	r7, #8
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800df56:	b580      	push	{r7, lr}
 800df58:	b08c      	sub	sp, #48	@ 0x30
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800df5e:	2300      	movs	r3, #0
 800df60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800df62:	2300      	movs	r3, #0
 800df64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800df6c:	b2db      	uxtb	r3, r3
 800df6e:	2b22      	cmp	r3, #34	@ 0x22
 800df70:	f040 80aa 	bne.w	800e0c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	689b      	ldr	r3, [r3, #8]
 800df78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df7c:	d115      	bne.n	800dfaa <UART_Receive_IT+0x54>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	691b      	ldr	r3, [r3, #16]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d111      	bne.n	800dfaa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	685b      	ldr	r3, [r3, #4]
 800df92:	b29b      	uxth	r3, r3
 800df94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df98:	b29a      	uxth	r2, r3
 800df9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfa2:	1c9a      	adds	r2, r3, #2
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	629a      	str	r2, [r3, #40]	@ 0x28
 800dfa8:	e024      	b.n	800dff4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfb8:	d007      	beq.n	800dfca <UART_Receive_IT+0x74>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	689b      	ldr	r3, [r3, #8]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d10a      	bne.n	800dfd8 <UART_Receive_IT+0x82>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	691b      	ldr	r3, [r3, #16]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d106      	bne.n	800dfd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	685b      	ldr	r3, [r3, #4]
 800dfd0:	b2da      	uxtb	r2, r3
 800dfd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfd4:	701a      	strb	r2, [r3, #0]
 800dfd6:	e008      	b.n	800dfea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	685b      	ldr	r3, [r3, #4]
 800dfde:	b2db      	uxtb	r3, r3
 800dfe0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfe4:	b2da      	uxtb	r2, r3
 800dfe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfee:	1c5a      	adds	r2, r3, #1
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dff8:	b29b      	uxth	r3, r3
 800dffa:	3b01      	subs	r3, #1
 800dffc:	b29b      	uxth	r3, r3
 800dffe:	687a      	ldr	r2, [r7, #4]
 800e000:	4619      	mov	r1, r3
 800e002:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e004:	2b00      	cmp	r3, #0
 800e006:	d15d      	bne.n	800e0c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	68da      	ldr	r2, [r3, #12]
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f022 0220 	bic.w	r2, r2, #32
 800e016:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	68da      	ldr	r2, [r3, #12]
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e026:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	695a      	ldr	r2, [r3, #20]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	f022 0201 	bic.w	r2, r2, #1
 800e036:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2220      	movs	r2, #32
 800e03c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2200      	movs	r2, #0
 800e044:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d135      	bne.n	800e0ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2200      	movs	r2, #0
 800e052:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	330c      	adds	r3, #12
 800e05a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e05c:	697b      	ldr	r3, [r7, #20]
 800e05e:	e853 3f00 	ldrex	r3, [r3]
 800e062:	613b      	str	r3, [r7, #16]
   return(result);
 800e064:	693b      	ldr	r3, [r7, #16]
 800e066:	f023 0310 	bic.w	r3, r3, #16
 800e06a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	330c      	adds	r3, #12
 800e072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e074:	623a      	str	r2, [r7, #32]
 800e076:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e078:	69f9      	ldr	r1, [r7, #28]
 800e07a:	6a3a      	ldr	r2, [r7, #32]
 800e07c:	e841 2300 	strex	r3, r2, [r1]
 800e080:	61bb      	str	r3, [r7, #24]
   return(result);
 800e082:	69bb      	ldr	r3, [r7, #24]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d1e5      	bne.n	800e054 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f003 0310 	and.w	r3, r3, #16
 800e092:	2b10      	cmp	r3, #16
 800e094:	d10a      	bne.n	800e0ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e096:	2300      	movs	r3, #0
 800e098:	60fb      	str	r3, [r7, #12]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	60fb      	str	r3, [r7, #12]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	685b      	ldr	r3, [r3, #4]
 800e0a8:	60fb      	str	r3, [r7, #12]
 800e0aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e0b0:	4619      	mov	r1, r3
 800e0b2:	6878      	ldr	r0, [r7, #4]
 800e0b4:	f7ff fe0e 	bl	800dcd4 <HAL_UARTEx_RxEventCallback>
 800e0b8:	e002      	b.n	800e0c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f7ff fdf6 	bl	800dcac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	e002      	b.n	800e0ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	e000      	b.n	800e0ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e0c8:	2302      	movs	r3, #2
  }
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3730      	adds	r7, #48	@ 0x30
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
	...

0800e0d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e0d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0d8:	b0c0      	sub	sp, #256	@ 0x100
 800e0da:	af00      	add	r7, sp, #0
 800e0dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e0e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	691b      	ldr	r3, [r3, #16]
 800e0e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0f0:	68d9      	ldr	r1, [r3, #12]
 800e0f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0f6:	681a      	ldr	r2, [r3, #0]
 800e0f8:	ea40 0301 	orr.w	r3, r0, r1
 800e0fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e0fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e102:	689a      	ldr	r2, [r3, #8]
 800e104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e108:	691b      	ldr	r3, [r3, #16]
 800e10a:	431a      	orrs	r2, r3
 800e10c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e110:	695b      	ldr	r3, [r3, #20]
 800e112:	431a      	orrs	r2, r3
 800e114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e118:	69db      	ldr	r3, [r3, #28]
 800e11a:	4313      	orrs	r3, r2
 800e11c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e12c:	f021 010c 	bic.w	r1, r1, #12
 800e130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e134:	681a      	ldr	r2, [r3, #0]
 800e136:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e13a:	430b      	orrs	r3, r1
 800e13c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e13e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	695b      	ldr	r3, [r3, #20]
 800e146:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e14a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e14e:	6999      	ldr	r1, [r3, #24]
 800e150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e154:	681a      	ldr	r2, [r3, #0]
 800e156:	ea40 0301 	orr.w	r3, r0, r1
 800e15a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e15c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e160:	681a      	ldr	r2, [r3, #0]
 800e162:	4b8f      	ldr	r3, [pc, #572]	@ (800e3a0 <UART_SetConfig+0x2cc>)
 800e164:	429a      	cmp	r2, r3
 800e166:	d005      	beq.n	800e174 <UART_SetConfig+0xa0>
 800e168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e16c:	681a      	ldr	r2, [r3, #0]
 800e16e:	4b8d      	ldr	r3, [pc, #564]	@ (800e3a4 <UART_SetConfig+0x2d0>)
 800e170:	429a      	cmp	r2, r3
 800e172:	d104      	bne.n	800e17e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e174:	f7fe fd2c 	bl	800cbd0 <HAL_RCC_GetPCLK2Freq>
 800e178:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800e17c:	e003      	b.n	800e186 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e17e:	f7fe fd13 	bl	800cba8 <HAL_RCC_GetPCLK1Freq>
 800e182:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e18a:	69db      	ldr	r3, [r3, #28]
 800e18c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e190:	f040 810c 	bne.w	800e3ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e198:	2200      	movs	r2, #0
 800e19a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e19e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e1a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e1a6:	4622      	mov	r2, r4
 800e1a8:	462b      	mov	r3, r5
 800e1aa:	1891      	adds	r1, r2, r2
 800e1ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e1ae:	415b      	adcs	r3, r3
 800e1b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e1b6:	4621      	mov	r1, r4
 800e1b8:	eb12 0801 	adds.w	r8, r2, r1
 800e1bc:	4629      	mov	r1, r5
 800e1be:	eb43 0901 	adc.w	r9, r3, r1
 800e1c2:	f04f 0200 	mov.w	r2, #0
 800e1c6:	f04f 0300 	mov.w	r3, #0
 800e1ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e1ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e1d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e1d6:	4690      	mov	r8, r2
 800e1d8:	4699      	mov	r9, r3
 800e1da:	4623      	mov	r3, r4
 800e1dc:	eb18 0303 	adds.w	r3, r8, r3
 800e1e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e1e4:	462b      	mov	r3, r5
 800e1e6:	eb49 0303 	adc.w	r3, r9, r3
 800e1ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e1fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800e1fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e202:	460b      	mov	r3, r1
 800e204:	18db      	adds	r3, r3, r3
 800e206:	653b      	str	r3, [r7, #80]	@ 0x50
 800e208:	4613      	mov	r3, r2
 800e20a:	eb42 0303 	adc.w	r3, r2, r3
 800e20e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e210:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e214:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e218:	f7f2 f83a 	bl	8000290 <__aeabi_uldivmod>
 800e21c:	4602      	mov	r2, r0
 800e21e:	460b      	mov	r3, r1
 800e220:	4b61      	ldr	r3, [pc, #388]	@ (800e3a8 <UART_SetConfig+0x2d4>)
 800e222:	fba3 2302 	umull	r2, r3, r3, r2
 800e226:	095b      	lsrs	r3, r3, #5
 800e228:	011c      	lsls	r4, r3, #4
 800e22a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e22e:	2200      	movs	r2, #0
 800e230:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e234:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800e238:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800e23c:	4642      	mov	r2, r8
 800e23e:	464b      	mov	r3, r9
 800e240:	1891      	adds	r1, r2, r2
 800e242:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e244:	415b      	adcs	r3, r3
 800e246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e248:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e24c:	4641      	mov	r1, r8
 800e24e:	eb12 0a01 	adds.w	sl, r2, r1
 800e252:	4649      	mov	r1, r9
 800e254:	eb43 0b01 	adc.w	fp, r3, r1
 800e258:	f04f 0200 	mov.w	r2, #0
 800e25c:	f04f 0300 	mov.w	r3, #0
 800e260:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e264:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e268:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e26c:	4692      	mov	sl, r2
 800e26e:	469b      	mov	fp, r3
 800e270:	4643      	mov	r3, r8
 800e272:	eb1a 0303 	adds.w	r3, sl, r3
 800e276:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e27a:	464b      	mov	r3, r9
 800e27c:	eb4b 0303 	adc.w	r3, fp, r3
 800e280:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e288:	685b      	ldr	r3, [r3, #4]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e290:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e294:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e298:	460b      	mov	r3, r1
 800e29a:	18db      	adds	r3, r3, r3
 800e29c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e29e:	4613      	mov	r3, r2
 800e2a0:	eb42 0303 	adc.w	r3, r2, r3
 800e2a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800e2aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800e2ae:	f7f1 ffef 	bl	8000290 <__aeabi_uldivmod>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	4611      	mov	r1, r2
 800e2b8:	4b3b      	ldr	r3, [pc, #236]	@ (800e3a8 <UART_SetConfig+0x2d4>)
 800e2ba:	fba3 2301 	umull	r2, r3, r3, r1
 800e2be:	095b      	lsrs	r3, r3, #5
 800e2c0:	2264      	movs	r2, #100	@ 0x64
 800e2c2:	fb02 f303 	mul.w	r3, r2, r3
 800e2c6:	1acb      	subs	r3, r1, r3
 800e2c8:	00db      	lsls	r3, r3, #3
 800e2ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800e2ce:	4b36      	ldr	r3, [pc, #216]	@ (800e3a8 <UART_SetConfig+0x2d4>)
 800e2d0:	fba3 2302 	umull	r2, r3, r3, r2
 800e2d4:	095b      	lsrs	r3, r3, #5
 800e2d6:	005b      	lsls	r3, r3, #1
 800e2d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e2dc:	441c      	add	r4, r3
 800e2de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e2e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e2ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e2f0:	4642      	mov	r2, r8
 800e2f2:	464b      	mov	r3, r9
 800e2f4:	1891      	adds	r1, r2, r2
 800e2f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e2f8:	415b      	adcs	r3, r3
 800e2fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e2fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e300:	4641      	mov	r1, r8
 800e302:	1851      	adds	r1, r2, r1
 800e304:	6339      	str	r1, [r7, #48]	@ 0x30
 800e306:	4649      	mov	r1, r9
 800e308:	414b      	adcs	r3, r1
 800e30a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e30c:	f04f 0200 	mov.w	r2, #0
 800e310:	f04f 0300 	mov.w	r3, #0
 800e314:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800e318:	4659      	mov	r1, fp
 800e31a:	00cb      	lsls	r3, r1, #3
 800e31c:	4651      	mov	r1, sl
 800e31e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e322:	4651      	mov	r1, sl
 800e324:	00ca      	lsls	r2, r1, #3
 800e326:	4610      	mov	r0, r2
 800e328:	4619      	mov	r1, r3
 800e32a:	4603      	mov	r3, r0
 800e32c:	4642      	mov	r2, r8
 800e32e:	189b      	adds	r3, r3, r2
 800e330:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e334:	464b      	mov	r3, r9
 800e336:	460a      	mov	r2, r1
 800e338:	eb42 0303 	adc.w	r3, r2, r3
 800e33c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e344:	685b      	ldr	r3, [r3, #4]
 800e346:	2200      	movs	r2, #0
 800e348:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e34c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e350:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e354:	460b      	mov	r3, r1
 800e356:	18db      	adds	r3, r3, r3
 800e358:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e35a:	4613      	mov	r3, r2
 800e35c:	eb42 0303 	adc.w	r3, r2, r3
 800e360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e362:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e366:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800e36a:	f7f1 ff91 	bl	8000290 <__aeabi_uldivmod>
 800e36e:	4602      	mov	r2, r0
 800e370:	460b      	mov	r3, r1
 800e372:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a8 <UART_SetConfig+0x2d4>)
 800e374:	fba3 1302 	umull	r1, r3, r3, r2
 800e378:	095b      	lsrs	r3, r3, #5
 800e37a:	2164      	movs	r1, #100	@ 0x64
 800e37c:	fb01 f303 	mul.w	r3, r1, r3
 800e380:	1ad3      	subs	r3, r2, r3
 800e382:	00db      	lsls	r3, r3, #3
 800e384:	3332      	adds	r3, #50	@ 0x32
 800e386:	4a08      	ldr	r2, [pc, #32]	@ (800e3a8 <UART_SetConfig+0x2d4>)
 800e388:	fba2 2303 	umull	r2, r3, r2, r3
 800e38c:	095b      	lsrs	r3, r3, #5
 800e38e:	f003 0207 	and.w	r2, r3, #7
 800e392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	4422      	add	r2, r4
 800e39a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e39c:	e106      	b.n	800e5ac <UART_SetConfig+0x4d8>
 800e39e:	bf00      	nop
 800e3a0:	40011000 	.word	0x40011000
 800e3a4:	40011400 	.word	0x40011400
 800e3a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e3ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e3ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800e3be:	4642      	mov	r2, r8
 800e3c0:	464b      	mov	r3, r9
 800e3c2:	1891      	adds	r1, r2, r2
 800e3c4:	6239      	str	r1, [r7, #32]
 800e3c6:	415b      	adcs	r3, r3
 800e3c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e3ce:	4641      	mov	r1, r8
 800e3d0:	1854      	adds	r4, r2, r1
 800e3d2:	4649      	mov	r1, r9
 800e3d4:	eb43 0501 	adc.w	r5, r3, r1
 800e3d8:	f04f 0200 	mov.w	r2, #0
 800e3dc:	f04f 0300 	mov.w	r3, #0
 800e3e0:	00eb      	lsls	r3, r5, #3
 800e3e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e3e6:	00e2      	lsls	r2, r4, #3
 800e3e8:	4614      	mov	r4, r2
 800e3ea:	461d      	mov	r5, r3
 800e3ec:	4643      	mov	r3, r8
 800e3ee:	18e3      	adds	r3, r4, r3
 800e3f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e3f4:	464b      	mov	r3, r9
 800e3f6:	eb45 0303 	adc.w	r3, r5, r3
 800e3fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e3fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e402:	685b      	ldr	r3, [r3, #4]
 800e404:	2200      	movs	r2, #0
 800e406:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e40a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e40e:	f04f 0200 	mov.w	r2, #0
 800e412:	f04f 0300 	mov.w	r3, #0
 800e416:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e41a:	4629      	mov	r1, r5
 800e41c:	008b      	lsls	r3, r1, #2
 800e41e:	4621      	mov	r1, r4
 800e420:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e424:	4621      	mov	r1, r4
 800e426:	008a      	lsls	r2, r1, #2
 800e428:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e42c:	f7f1 ff30 	bl	8000290 <__aeabi_uldivmod>
 800e430:	4602      	mov	r2, r0
 800e432:	460b      	mov	r3, r1
 800e434:	4b60      	ldr	r3, [pc, #384]	@ (800e5b8 <UART_SetConfig+0x4e4>)
 800e436:	fba3 2302 	umull	r2, r3, r3, r2
 800e43a:	095b      	lsrs	r3, r3, #5
 800e43c:	011c      	lsls	r4, r3, #4
 800e43e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e442:	2200      	movs	r2, #0
 800e444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e448:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e44c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e450:	4642      	mov	r2, r8
 800e452:	464b      	mov	r3, r9
 800e454:	1891      	adds	r1, r2, r2
 800e456:	61b9      	str	r1, [r7, #24]
 800e458:	415b      	adcs	r3, r3
 800e45a:	61fb      	str	r3, [r7, #28]
 800e45c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e460:	4641      	mov	r1, r8
 800e462:	1851      	adds	r1, r2, r1
 800e464:	6139      	str	r1, [r7, #16]
 800e466:	4649      	mov	r1, r9
 800e468:	414b      	adcs	r3, r1
 800e46a:	617b      	str	r3, [r7, #20]
 800e46c:	f04f 0200 	mov.w	r2, #0
 800e470:	f04f 0300 	mov.w	r3, #0
 800e474:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e478:	4659      	mov	r1, fp
 800e47a:	00cb      	lsls	r3, r1, #3
 800e47c:	4651      	mov	r1, sl
 800e47e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e482:	4651      	mov	r1, sl
 800e484:	00ca      	lsls	r2, r1, #3
 800e486:	4610      	mov	r0, r2
 800e488:	4619      	mov	r1, r3
 800e48a:	4603      	mov	r3, r0
 800e48c:	4642      	mov	r2, r8
 800e48e:	189b      	adds	r3, r3, r2
 800e490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e494:	464b      	mov	r3, r9
 800e496:	460a      	mov	r2, r1
 800e498:	eb42 0303 	adc.w	r3, r2, r3
 800e49c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e4a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e4a4:	685b      	ldr	r3, [r3, #4]
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e4aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e4ac:	f04f 0200 	mov.w	r2, #0
 800e4b0:	f04f 0300 	mov.w	r3, #0
 800e4b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800e4b8:	4649      	mov	r1, r9
 800e4ba:	008b      	lsls	r3, r1, #2
 800e4bc:	4641      	mov	r1, r8
 800e4be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e4c2:	4641      	mov	r1, r8
 800e4c4:	008a      	lsls	r2, r1, #2
 800e4c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800e4ca:	f7f1 fee1 	bl	8000290 <__aeabi_uldivmod>
 800e4ce:	4602      	mov	r2, r0
 800e4d0:	460b      	mov	r3, r1
 800e4d2:	4611      	mov	r1, r2
 800e4d4:	4b38      	ldr	r3, [pc, #224]	@ (800e5b8 <UART_SetConfig+0x4e4>)
 800e4d6:	fba3 2301 	umull	r2, r3, r3, r1
 800e4da:	095b      	lsrs	r3, r3, #5
 800e4dc:	2264      	movs	r2, #100	@ 0x64
 800e4de:	fb02 f303 	mul.w	r3, r2, r3
 800e4e2:	1acb      	subs	r3, r1, r3
 800e4e4:	011b      	lsls	r3, r3, #4
 800e4e6:	3332      	adds	r3, #50	@ 0x32
 800e4e8:	4a33      	ldr	r2, [pc, #204]	@ (800e5b8 <UART_SetConfig+0x4e4>)
 800e4ea:	fba2 2303 	umull	r2, r3, r2, r3
 800e4ee:	095b      	lsrs	r3, r3, #5
 800e4f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e4f4:	441c      	add	r4, r3
 800e4f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	673b      	str	r3, [r7, #112]	@ 0x70
 800e4fe:	677a      	str	r2, [r7, #116]	@ 0x74
 800e500:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800e504:	4642      	mov	r2, r8
 800e506:	464b      	mov	r3, r9
 800e508:	1891      	adds	r1, r2, r2
 800e50a:	60b9      	str	r1, [r7, #8]
 800e50c:	415b      	adcs	r3, r3
 800e50e:	60fb      	str	r3, [r7, #12]
 800e510:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e514:	4641      	mov	r1, r8
 800e516:	1851      	adds	r1, r2, r1
 800e518:	6039      	str	r1, [r7, #0]
 800e51a:	4649      	mov	r1, r9
 800e51c:	414b      	adcs	r3, r1
 800e51e:	607b      	str	r3, [r7, #4]
 800e520:	f04f 0200 	mov.w	r2, #0
 800e524:	f04f 0300 	mov.w	r3, #0
 800e528:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800e52c:	4659      	mov	r1, fp
 800e52e:	00cb      	lsls	r3, r1, #3
 800e530:	4651      	mov	r1, sl
 800e532:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e536:	4651      	mov	r1, sl
 800e538:	00ca      	lsls	r2, r1, #3
 800e53a:	4610      	mov	r0, r2
 800e53c:	4619      	mov	r1, r3
 800e53e:	4603      	mov	r3, r0
 800e540:	4642      	mov	r2, r8
 800e542:	189b      	adds	r3, r3, r2
 800e544:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e546:	464b      	mov	r3, r9
 800e548:	460a      	mov	r2, r1
 800e54a:	eb42 0303 	adc.w	r3, r2, r3
 800e54e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e554:	685b      	ldr	r3, [r3, #4]
 800e556:	2200      	movs	r2, #0
 800e558:	663b      	str	r3, [r7, #96]	@ 0x60
 800e55a:	667a      	str	r2, [r7, #100]	@ 0x64
 800e55c:	f04f 0200 	mov.w	r2, #0
 800e560:	f04f 0300 	mov.w	r3, #0
 800e564:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800e568:	4649      	mov	r1, r9
 800e56a:	008b      	lsls	r3, r1, #2
 800e56c:	4641      	mov	r1, r8
 800e56e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e572:	4641      	mov	r1, r8
 800e574:	008a      	lsls	r2, r1, #2
 800e576:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800e57a:	f7f1 fe89 	bl	8000290 <__aeabi_uldivmod>
 800e57e:	4602      	mov	r2, r0
 800e580:	460b      	mov	r3, r1
 800e582:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b8 <UART_SetConfig+0x4e4>)
 800e584:	fba3 1302 	umull	r1, r3, r3, r2
 800e588:	095b      	lsrs	r3, r3, #5
 800e58a:	2164      	movs	r1, #100	@ 0x64
 800e58c:	fb01 f303 	mul.w	r3, r1, r3
 800e590:	1ad3      	subs	r3, r2, r3
 800e592:	011b      	lsls	r3, r3, #4
 800e594:	3332      	adds	r3, #50	@ 0x32
 800e596:	4a08      	ldr	r2, [pc, #32]	@ (800e5b8 <UART_SetConfig+0x4e4>)
 800e598:	fba2 2303 	umull	r2, r3, r2, r3
 800e59c:	095b      	lsrs	r3, r3, #5
 800e59e:	f003 020f 	and.w	r2, r3, #15
 800e5a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	4422      	add	r2, r4
 800e5aa:	609a      	str	r2, [r3, #8]
}
 800e5ac:	bf00      	nop
 800e5ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e5b8:	51eb851f 	.word	0x51eb851f

0800e5bc <calloc>:
 800e5bc:	4b02      	ldr	r3, [pc, #8]	@ (800e5c8 <calloc+0xc>)
 800e5be:	460a      	mov	r2, r1
 800e5c0:	4601      	mov	r1, r0
 800e5c2:	6818      	ldr	r0, [r3, #0]
 800e5c4:	f000 b802 	b.w	800e5cc <_calloc_r>
 800e5c8:	20000568 	.word	0x20000568

0800e5cc <_calloc_r>:
 800e5cc:	b570      	push	{r4, r5, r6, lr}
 800e5ce:	fba1 5402 	umull	r5, r4, r1, r2
 800e5d2:	b93c      	cbnz	r4, 800e5e4 <_calloc_r+0x18>
 800e5d4:	4629      	mov	r1, r5
 800e5d6:	f000 f837 	bl	800e648 <_malloc_r>
 800e5da:	4606      	mov	r6, r0
 800e5dc:	b928      	cbnz	r0, 800e5ea <_calloc_r+0x1e>
 800e5de:	2600      	movs	r6, #0
 800e5e0:	4630      	mov	r0, r6
 800e5e2:	bd70      	pop	{r4, r5, r6, pc}
 800e5e4:	220c      	movs	r2, #12
 800e5e6:	6002      	str	r2, [r0, #0]
 800e5e8:	e7f9      	b.n	800e5de <_calloc_r+0x12>
 800e5ea:	462a      	mov	r2, r5
 800e5ec:	4621      	mov	r1, r4
 800e5ee:	f000 fa28 	bl	800ea42 <memset>
 800e5f2:	e7f5      	b.n	800e5e0 <_calloc_r+0x14>

0800e5f4 <free>:
 800e5f4:	4b02      	ldr	r3, [pc, #8]	@ (800e600 <free+0xc>)
 800e5f6:	4601      	mov	r1, r0
 800e5f8:	6818      	ldr	r0, [r3, #0]
 800e5fa:	f000 ba77 	b.w	800eaec <_free_r>
 800e5fe:	bf00      	nop
 800e600:	20000568 	.word	0x20000568

0800e604 <sbrk_aligned>:
 800e604:	b570      	push	{r4, r5, r6, lr}
 800e606:	4e0f      	ldr	r6, [pc, #60]	@ (800e644 <sbrk_aligned+0x40>)
 800e608:	460c      	mov	r4, r1
 800e60a:	6831      	ldr	r1, [r6, #0]
 800e60c:	4605      	mov	r5, r0
 800e60e:	b911      	cbnz	r1, 800e616 <sbrk_aligned+0x12>
 800e610:	f000 fa20 	bl	800ea54 <_sbrk_r>
 800e614:	6030      	str	r0, [r6, #0]
 800e616:	4621      	mov	r1, r4
 800e618:	4628      	mov	r0, r5
 800e61a:	f000 fa1b 	bl	800ea54 <_sbrk_r>
 800e61e:	1c43      	adds	r3, r0, #1
 800e620:	d103      	bne.n	800e62a <sbrk_aligned+0x26>
 800e622:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e626:	4620      	mov	r0, r4
 800e628:	bd70      	pop	{r4, r5, r6, pc}
 800e62a:	1cc4      	adds	r4, r0, #3
 800e62c:	f024 0403 	bic.w	r4, r4, #3
 800e630:	42a0      	cmp	r0, r4
 800e632:	d0f8      	beq.n	800e626 <sbrk_aligned+0x22>
 800e634:	1a21      	subs	r1, r4, r0
 800e636:	4628      	mov	r0, r5
 800e638:	f000 fa0c 	bl	800ea54 <_sbrk_r>
 800e63c:	3001      	adds	r0, #1
 800e63e:	d1f2      	bne.n	800e626 <sbrk_aligned+0x22>
 800e640:	e7ef      	b.n	800e622 <sbrk_aligned+0x1e>
 800e642:	bf00      	nop
 800e644:	20004530 	.word	0x20004530

0800e648 <_malloc_r>:
 800e648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e64c:	1ccd      	adds	r5, r1, #3
 800e64e:	f025 0503 	bic.w	r5, r5, #3
 800e652:	3508      	adds	r5, #8
 800e654:	2d0c      	cmp	r5, #12
 800e656:	bf38      	it	cc
 800e658:	250c      	movcc	r5, #12
 800e65a:	2d00      	cmp	r5, #0
 800e65c:	4606      	mov	r6, r0
 800e65e:	db01      	blt.n	800e664 <_malloc_r+0x1c>
 800e660:	42a9      	cmp	r1, r5
 800e662:	d904      	bls.n	800e66e <_malloc_r+0x26>
 800e664:	230c      	movs	r3, #12
 800e666:	6033      	str	r3, [r6, #0]
 800e668:	2000      	movs	r0, #0
 800e66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e66e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e744 <_malloc_r+0xfc>
 800e672:	f000 f869 	bl	800e748 <__malloc_lock>
 800e676:	f8d8 3000 	ldr.w	r3, [r8]
 800e67a:	461c      	mov	r4, r3
 800e67c:	bb44      	cbnz	r4, 800e6d0 <_malloc_r+0x88>
 800e67e:	4629      	mov	r1, r5
 800e680:	4630      	mov	r0, r6
 800e682:	f7ff ffbf 	bl	800e604 <sbrk_aligned>
 800e686:	1c43      	adds	r3, r0, #1
 800e688:	4604      	mov	r4, r0
 800e68a:	d158      	bne.n	800e73e <_malloc_r+0xf6>
 800e68c:	f8d8 4000 	ldr.w	r4, [r8]
 800e690:	4627      	mov	r7, r4
 800e692:	2f00      	cmp	r7, #0
 800e694:	d143      	bne.n	800e71e <_malloc_r+0xd6>
 800e696:	2c00      	cmp	r4, #0
 800e698:	d04b      	beq.n	800e732 <_malloc_r+0xea>
 800e69a:	6823      	ldr	r3, [r4, #0]
 800e69c:	4639      	mov	r1, r7
 800e69e:	4630      	mov	r0, r6
 800e6a0:	eb04 0903 	add.w	r9, r4, r3
 800e6a4:	f000 f9d6 	bl	800ea54 <_sbrk_r>
 800e6a8:	4581      	cmp	r9, r0
 800e6aa:	d142      	bne.n	800e732 <_malloc_r+0xea>
 800e6ac:	6821      	ldr	r1, [r4, #0]
 800e6ae:	1a6d      	subs	r5, r5, r1
 800e6b0:	4629      	mov	r1, r5
 800e6b2:	4630      	mov	r0, r6
 800e6b4:	f7ff ffa6 	bl	800e604 <sbrk_aligned>
 800e6b8:	3001      	adds	r0, #1
 800e6ba:	d03a      	beq.n	800e732 <_malloc_r+0xea>
 800e6bc:	6823      	ldr	r3, [r4, #0]
 800e6be:	442b      	add	r3, r5
 800e6c0:	6023      	str	r3, [r4, #0]
 800e6c2:	f8d8 3000 	ldr.w	r3, [r8]
 800e6c6:	685a      	ldr	r2, [r3, #4]
 800e6c8:	bb62      	cbnz	r2, 800e724 <_malloc_r+0xdc>
 800e6ca:	f8c8 7000 	str.w	r7, [r8]
 800e6ce:	e00f      	b.n	800e6f0 <_malloc_r+0xa8>
 800e6d0:	6822      	ldr	r2, [r4, #0]
 800e6d2:	1b52      	subs	r2, r2, r5
 800e6d4:	d420      	bmi.n	800e718 <_malloc_r+0xd0>
 800e6d6:	2a0b      	cmp	r2, #11
 800e6d8:	d917      	bls.n	800e70a <_malloc_r+0xc2>
 800e6da:	1961      	adds	r1, r4, r5
 800e6dc:	42a3      	cmp	r3, r4
 800e6de:	6025      	str	r5, [r4, #0]
 800e6e0:	bf18      	it	ne
 800e6e2:	6059      	strne	r1, [r3, #4]
 800e6e4:	6863      	ldr	r3, [r4, #4]
 800e6e6:	bf08      	it	eq
 800e6e8:	f8c8 1000 	streq.w	r1, [r8]
 800e6ec:	5162      	str	r2, [r4, r5]
 800e6ee:	604b      	str	r3, [r1, #4]
 800e6f0:	4630      	mov	r0, r6
 800e6f2:	f000 f82f 	bl	800e754 <__malloc_unlock>
 800e6f6:	f104 000b 	add.w	r0, r4, #11
 800e6fa:	1d23      	adds	r3, r4, #4
 800e6fc:	f020 0007 	bic.w	r0, r0, #7
 800e700:	1ac2      	subs	r2, r0, r3
 800e702:	bf1c      	itt	ne
 800e704:	1a1b      	subne	r3, r3, r0
 800e706:	50a3      	strne	r3, [r4, r2]
 800e708:	e7af      	b.n	800e66a <_malloc_r+0x22>
 800e70a:	6862      	ldr	r2, [r4, #4]
 800e70c:	42a3      	cmp	r3, r4
 800e70e:	bf0c      	ite	eq
 800e710:	f8c8 2000 	streq.w	r2, [r8]
 800e714:	605a      	strne	r2, [r3, #4]
 800e716:	e7eb      	b.n	800e6f0 <_malloc_r+0xa8>
 800e718:	4623      	mov	r3, r4
 800e71a:	6864      	ldr	r4, [r4, #4]
 800e71c:	e7ae      	b.n	800e67c <_malloc_r+0x34>
 800e71e:	463c      	mov	r4, r7
 800e720:	687f      	ldr	r7, [r7, #4]
 800e722:	e7b6      	b.n	800e692 <_malloc_r+0x4a>
 800e724:	461a      	mov	r2, r3
 800e726:	685b      	ldr	r3, [r3, #4]
 800e728:	42a3      	cmp	r3, r4
 800e72a:	d1fb      	bne.n	800e724 <_malloc_r+0xdc>
 800e72c:	2300      	movs	r3, #0
 800e72e:	6053      	str	r3, [r2, #4]
 800e730:	e7de      	b.n	800e6f0 <_malloc_r+0xa8>
 800e732:	230c      	movs	r3, #12
 800e734:	6033      	str	r3, [r6, #0]
 800e736:	4630      	mov	r0, r6
 800e738:	f000 f80c 	bl	800e754 <__malloc_unlock>
 800e73c:	e794      	b.n	800e668 <_malloc_r+0x20>
 800e73e:	6005      	str	r5, [r0, #0]
 800e740:	e7d6      	b.n	800e6f0 <_malloc_r+0xa8>
 800e742:	bf00      	nop
 800e744:	20004534 	.word	0x20004534

0800e748 <__malloc_lock>:
 800e748:	4801      	ldr	r0, [pc, #4]	@ (800e750 <__malloc_lock+0x8>)
 800e74a:	f000 b9be 	b.w	800eaca <__retarget_lock_acquire_recursive>
 800e74e:	bf00      	nop
 800e750:	20004674 	.word	0x20004674

0800e754 <__malloc_unlock>:
 800e754:	4801      	ldr	r0, [pc, #4]	@ (800e75c <__malloc_unlock+0x8>)
 800e756:	f000 b9b9 	b.w	800eacc <__retarget_lock_release_recursive>
 800e75a:	bf00      	nop
 800e75c:	20004674 	.word	0x20004674

0800e760 <siprintf>:
 800e760:	b40e      	push	{r1, r2, r3}
 800e762:	b500      	push	{lr}
 800e764:	b09c      	sub	sp, #112	@ 0x70
 800e766:	ab1d      	add	r3, sp, #116	@ 0x74
 800e768:	9002      	str	r0, [sp, #8]
 800e76a:	9006      	str	r0, [sp, #24]
 800e76c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e770:	4809      	ldr	r0, [pc, #36]	@ (800e798 <siprintf+0x38>)
 800e772:	9107      	str	r1, [sp, #28]
 800e774:	9104      	str	r1, [sp, #16]
 800e776:	4909      	ldr	r1, [pc, #36]	@ (800e79c <siprintf+0x3c>)
 800e778:	f853 2b04 	ldr.w	r2, [r3], #4
 800e77c:	9105      	str	r1, [sp, #20]
 800e77e:	6800      	ldr	r0, [r0, #0]
 800e780:	9301      	str	r3, [sp, #4]
 800e782:	a902      	add	r1, sp, #8
 800e784:	f000 fa58 	bl	800ec38 <_svfiprintf_r>
 800e788:	9b02      	ldr	r3, [sp, #8]
 800e78a:	2200      	movs	r2, #0
 800e78c:	701a      	strb	r2, [r3, #0]
 800e78e:	b01c      	add	sp, #112	@ 0x70
 800e790:	f85d eb04 	ldr.w	lr, [sp], #4
 800e794:	b003      	add	sp, #12
 800e796:	4770      	bx	lr
 800e798:	20000568 	.word	0x20000568
 800e79c:	ffff0208 	.word	0xffff0208

0800e7a0 <std>:
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	b510      	push	{r4, lr}
 800e7a4:	4604      	mov	r4, r0
 800e7a6:	e9c0 3300 	strd	r3, r3, [r0]
 800e7aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7ae:	6083      	str	r3, [r0, #8]
 800e7b0:	8181      	strh	r1, [r0, #12]
 800e7b2:	6643      	str	r3, [r0, #100]	@ 0x64
 800e7b4:	81c2      	strh	r2, [r0, #14]
 800e7b6:	6183      	str	r3, [r0, #24]
 800e7b8:	4619      	mov	r1, r3
 800e7ba:	2208      	movs	r2, #8
 800e7bc:	305c      	adds	r0, #92	@ 0x5c
 800e7be:	f000 f940 	bl	800ea42 <memset>
 800e7c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e7f8 <std+0x58>)
 800e7c4:	6263      	str	r3, [r4, #36]	@ 0x24
 800e7c6:	4b0d      	ldr	r3, [pc, #52]	@ (800e7fc <std+0x5c>)
 800e7c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e800 <std+0x60>)
 800e7cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e7ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e804 <std+0x64>)
 800e7d0:	6323      	str	r3, [r4, #48]	@ 0x30
 800e7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e808 <std+0x68>)
 800e7d4:	6224      	str	r4, [r4, #32]
 800e7d6:	429c      	cmp	r4, r3
 800e7d8:	d006      	beq.n	800e7e8 <std+0x48>
 800e7da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e7de:	4294      	cmp	r4, r2
 800e7e0:	d002      	beq.n	800e7e8 <std+0x48>
 800e7e2:	33d0      	adds	r3, #208	@ 0xd0
 800e7e4:	429c      	cmp	r4, r3
 800e7e6:	d105      	bne.n	800e7f4 <std+0x54>
 800e7e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e7ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7f0:	f000 b96a 	b.w	800eac8 <__retarget_lock_init_recursive>
 800e7f4:	bd10      	pop	{r4, pc}
 800e7f6:	bf00      	nop
 800e7f8:	0800f529 	.word	0x0800f529
 800e7fc:	0800f54b 	.word	0x0800f54b
 800e800:	0800f583 	.word	0x0800f583
 800e804:	0800f5a7 	.word	0x0800f5a7
 800e808:	20004538 	.word	0x20004538

0800e80c <stdio_exit_handler>:
 800e80c:	4a02      	ldr	r2, [pc, #8]	@ (800e818 <stdio_exit_handler+0xc>)
 800e80e:	4903      	ldr	r1, [pc, #12]	@ (800e81c <stdio_exit_handler+0x10>)
 800e810:	4803      	ldr	r0, [pc, #12]	@ (800e820 <stdio_exit_handler+0x14>)
 800e812:	f000 b869 	b.w	800e8e8 <_fwalk_sglue>
 800e816:	bf00      	nop
 800e818:	2000055c 	.word	0x2000055c
 800e81c:	0800f4d9 	.word	0x0800f4d9
 800e820:	2000056c 	.word	0x2000056c

0800e824 <cleanup_stdio>:
 800e824:	6841      	ldr	r1, [r0, #4]
 800e826:	4b0c      	ldr	r3, [pc, #48]	@ (800e858 <cleanup_stdio+0x34>)
 800e828:	4299      	cmp	r1, r3
 800e82a:	b510      	push	{r4, lr}
 800e82c:	4604      	mov	r4, r0
 800e82e:	d001      	beq.n	800e834 <cleanup_stdio+0x10>
 800e830:	f000 fe52 	bl	800f4d8 <_fflush_r>
 800e834:	68a1      	ldr	r1, [r4, #8]
 800e836:	4b09      	ldr	r3, [pc, #36]	@ (800e85c <cleanup_stdio+0x38>)
 800e838:	4299      	cmp	r1, r3
 800e83a:	d002      	beq.n	800e842 <cleanup_stdio+0x1e>
 800e83c:	4620      	mov	r0, r4
 800e83e:	f000 fe4b 	bl	800f4d8 <_fflush_r>
 800e842:	68e1      	ldr	r1, [r4, #12]
 800e844:	4b06      	ldr	r3, [pc, #24]	@ (800e860 <cleanup_stdio+0x3c>)
 800e846:	4299      	cmp	r1, r3
 800e848:	d004      	beq.n	800e854 <cleanup_stdio+0x30>
 800e84a:	4620      	mov	r0, r4
 800e84c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e850:	f000 be42 	b.w	800f4d8 <_fflush_r>
 800e854:	bd10      	pop	{r4, pc}
 800e856:	bf00      	nop
 800e858:	20004538 	.word	0x20004538
 800e85c:	200045a0 	.word	0x200045a0
 800e860:	20004608 	.word	0x20004608

0800e864 <global_stdio_init.part.0>:
 800e864:	b510      	push	{r4, lr}
 800e866:	4b0b      	ldr	r3, [pc, #44]	@ (800e894 <global_stdio_init.part.0+0x30>)
 800e868:	4c0b      	ldr	r4, [pc, #44]	@ (800e898 <global_stdio_init.part.0+0x34>)
 800e86a:	4a0c      	ldr	r2, [pc, #48]	@ (800e89c <global_stdio_init.part.0+0x38>)
 800e86c:	601a      	str	r2, [r3, #0]
 800e86e:	4620      	mov	r0, r4
 800e870:	2200      	movs	r2, #0
 800e872:	2104      	movs	r1, #4
 800e874:	f7ff ff94 	bl	800e7a0 <std>
 800e878:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e87c:	2201      	movs	r2, #1
 800e87e:	2109      	movs	r1, #9
 800e880:	f7ff ff8e 	bl	800e7a0 <std>
 800e884:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e888:	2202      	movs	r2, #2
 800e88a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e88e:	2112      	movs	r1, #18
 800e890:	f7ff bf86 	b.w	800e7a0 <std>
 800e894:	20004670 	.word	0x20004670
 800e898:	20004538 	.word	0x20004538
 800e89c:	0800e80d 	.word	0x0800e80d

0800e8a0 <__sfp_lock_acquire>:
 800e8a0:	4801      	ldr	r0, [pc, #4]	@ (800e8a8 <__sfp_lock_acquire+0x8>)
 800e8a2:	f000 b912 	b.w	800eaca <__retarget_lock_acquire_recursive>
 800e8a6:	bf00      	nop
 800e8a8:	20004675 	.word	0x20004675

0800e8ac <__sfp_lock_release>:
 800e8ac:	4801      	ldr	r0, [pc, #4]	@ (800e8b4 <__sfp_lock_release+0x8>)
 800e8ae:	f000 b90d 	b.w	800eacc <__retarget_lock_release_recursive>
 800e8b2:	bf00      	nop
 800e8b4:	20004675 	.word	0x20004675

0800e8b8 <__sinit>:
 800e8b8:	b510      	push	{r4, lr}
 800e8ba:	4604      	mov	r4, r0
 800e8bc:	f7ff fff0 	bl	800e8a0 <__sfp_lock_acquire>
 800e8c0:	6a23      	ldr	r3, [r4, #32]
 800e8c2:	b11b      	cbz	r3, 800e8cc <__sinit+0x14>
 800e8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8c8:	f7ff bff0 	b.w	800e8ac <__sfp_lock_release>
 800e8cc:	4b04      	ldr	r3, [pc, #16]	@ (800e8e0 <__sinit+0x28>)
 800e8ce:	6223      	str	r3, [r4, #32]
 800e8d0:	4b04      	ldr	r3, [pc, #16]	@ (800e8e4 <__sinit+0x2c>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d1f5      	bne.n	800e8c4 <__sinit+0xc>
 800e8d8:	f7ff ffc4 	bl	800e864 <global_stdio_init.part.0>
 800e8dc:	e7f2      	b.n	800e8c4 <__sinit+0xc>
 800e8de:	bf00      	nop
 800e8e0:	0800e825 	.word	0x0800e825
 800e8e4:	20004670 	.word	0x20004670

0800e8e8 <_fwalk_sglue>:
 800e8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8ec:	4607      	mov	r7, r0
 800e8ee:	4688      	mov	r8, r1
 800e8f0:	4614      	mov	r4, r2
 800e8f2:	2600      	movs	r6, #0
 800e8f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e8f8:	f1b9 0901 	subs.w	r9, r9, #1
 800e8fc:	d505      	bpl.n	800e90a <_fwalk_sglue+0x22>
 800e8fe:	6824      	ldr	r4, [r4, #0]
 800e900:	2c00      	cmp	r4, #0
 800e902:	d1f7      	bne.n	800e8f4 <_fwalk_sglue+0xc>
 800e904:	4630      	mov	r0, r6
 800e906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e90a:	89ab      	ldrh	r3, [r5, #12]
 800e90c:	2b01      	cmp	r3, #1
 800e90e:	d907      	bls.n	800e920 <_fwalk_sglue+0x38>
 800e910:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e914:	3301      	adds	r3, #1
 800e916:	d003      	beq.n	800e920 <_fwalk_sglue+0x38>
 800e918:	4629      	mov	r1, r5
 800e91a:	4638      	mov	r0, r7
 800e91c:	47c0      	blx	r8
 800e91e:	4306      	orrs	r6, r0
 800e920:	3568      	adds	r5, #104	@ 0x68
 800e922:	e7e9      	b.n	800e8f8 <_fwalk_sglue+0x10>

0800e924 <iprintf>:
 800e924:	b40f      	push	{r0, r1, r2, r3}
 800e926:	b507      	push	{r0, r1, r2, lr}
 800e928:	4906      	ldr	r1, [pc, #24]	@ (800e944 <iprintf+0x20>)
 800e92a:	ab04      	add	r3, sp, #16
 800e92c:	6808      	ldr	r0, [r1, #0]
 800e92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e932:	6881      	ldr	r1, [r0, #8]
 800e934:	9301      	str	r3, [sp, #4]
 800e936:	f000 faa5 	bl	800ee84 <_vfiprintf_r>
 800e93a:	b003      	add	sp, #12
 800e93c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e940:	b004      	add	sp, #16
 800e942:	4770      	bx	lr
 800e944:	20000568 	.word	0x20000568

0800e948 <_puts_r>:
 800e948:	6a03      	ldr	r3, [r0, #32]
 800e94a:	b570      	push	{r4, r5, r6, lr}
 800e94c:	6884      	ldr	r4, [r0, #8]
 800e94e:	4605      	mov	r5, r0
 800e950:	460e      	mov	r6, r1
 800e952:	b90b      	cbnz	r3, 800e958 <_puts_r+0x10>
 800e954:	f7ff ffb0 	bl	800e8b8 <__sinit>
 800e958:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e95a:	07db      	lsls	r3, r3, #31
 800e95c:	d405      	bmi.n	800e96a <_puts_r+0x22>
 800e95e:	89a3      	ldrh	r3, [r4, #12]
 800e960:	0598      	lsls	r0, r3, #22
 800e962:	d402      	bmi.n	800e96a <_puts_r+0x22>
 800e964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e966:	f000 f8b0 	bl	800eaca <__retarget_lock_acquire_recursive>
 800e96a:	89a3      	ldrh	r3, [r4, #12]
 800e96c:	0719      	lsls	r1, r3, #28
 800e96e:	d502      	bpl.n	800e976 <_puts_r+0x2e>
 800e970:	6923      	ldr	r3, [r4, #16]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d135      	bne.n	800e9e2 <_puts_r+0x9a>
 800e976:	4621      	mov	r1, r4
 800e978:	4628      	mov	r0, r5
 800e97a:	f000 fe85 	bl	800f688 <__swsetup_r>
 800e97e:	b380      	cbz	r0, 800e9e2 <_puts_r+0x9a>
 800e980:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e984:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e986:	07da      	lsls	r2, r3, #31
 800e988:	d405      	bmi.n	800e996 <_puts_r+0x4e>
 800e98a:	89a3      	ldrh	r3, [r4, #12]
 800e98c:	059b      	lsls	r3, r3, #22
 800e98e:	d402      	bmi.n	800e996 <_puts_r+0x4e>
 800e990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e992:	f000 f89b 	bl	800eacc <__retarget_lock_release_recursive>
 800e996:	4628      	mov	r0, r5
 800e998:	bd70      	pop	{r4, r5, r6, pc}
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	da04      	bge.n	800e9a8 <_puts_r+0x60>
 800e99e:	69a2      	ldr	r2, [r4, #24]
 800e9a0:	429a      	cmp	r2, r3
 800e9a2:	dc17      	bgt.n	800e9d4 <_puts_r+0x8c>
 800e9a4:	290a      	cmp	r1, #10
 800e9a6:	d015      	beq.n	800e9d4 <_puts_r+0x8c>
 800e9a8:	6823      	ldr	r3, [r4, #0]
 800e9aa:	1c5a      	adds	r2, r3, #1
 800e9ac:	6022      	str	r2, [r4, #0]
 800e9ae:	7019      	strb	r1, [r3, #0]
 800e9b0:	68a3      	ldr	r3, [r4, #8]
 800e9b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e9b6:	3b01      	subs	r3, #1
 800e9b8:	60a3      	str	r3, [r4, #8]
 800e9ba:	2900      	cmp	r1, #0
 800e9bc:	d1ed      	bne.n	800e99a <_puts_r+0x52>
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	da11      	bge.n	800e9e6 <_puts_r+0x9e>
 800e9c2:	4622      	mov	r2, r4
 800e9c4:	210a      	movs	r1, #10
 800e9c6:	4628      	mov	r0, r5
 800e9c8:	f000 fe1f 	bl	800f60a <__swbuf_r>
 800e9cc:	3001      	adds	r0, #1
 800e9ce:	d0d7      	beq.n	800e980 <_puts_r+0x38>
 800e9d0:	250a      	movs	r5, #10
 800e9d2:	e7d7      	b.n	800e984 <_puts_r+0x3c>
 800e9d4:	4622      	mov	r2, r4
 800e9d6:	4628      	mov	r0, r5
 800e9d8:	f000 fe17 	bl	800f60a <__swbuf_r>
 800e9dc:	3001      	adds	r0, #1
 800e9de:	d1e7      	bne.n	800e9b0 <_puts_r+0x68>
 800e9e0:	e7ce      	b.n	800e980 <_puts_r+0x38>
 800e9e2:	3e01      	subs	r6, #1
 800e9e4:	e7e4      	b.n	800e9b0 <_puts_r+0x68>
 800e9e6:	6823      	ldr	r3, [r4, #0]
 800e9e8:	1c5a      	adds	r2, r3, #1
 800e9ea:	6022      	str	r2, [r4, #0]
 800e9ec:	220a      	movs	r2, #10
 800e9ee:	701a      	strb	r2, [r3, #0]
 800e9f0:	e7ee      	b.n	800e9d0 <_puts_r+0x88>
	...

0800e9f4 <puts>:
 800e9f4:	4b02      	ldr	r3, [pc, #8]	@ (800ea00 <puts+0xc>)
 800e9f6:	4601      	mov	r1, r0
 800e9f8:	6818      	ldr	r0, [r3, #0]
 800e9fa:	f7ff bfa5 	b.w	800e948 <_puts_r>
 800e9fe:	bf00      	nop
 800ea00:	20000568 	.word	0x20000568

0800ea04 <strcat>:
 800ea04:	b510      	push	{r4, lr}
 800ea06:	4602      	mov	r2, r0
 800ea08:	7814      	ldrb	r4, [r2, #0]
 800ea0a:	4613      	mov	r3, r2
 800ea0c:	3201      	adds	r2, #1
 800ea0e:	2c00      	cmp	r4, #0
 800ea10:	d1fa      	bne.n	800ea08 <strcat+0x4>
 800ea12:	3b01      	subs	r3, #1
 800ea14:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea18:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea1c:	2a00      	cmp	r2, #0
 800ea1e:	d1f9      	bne.n	800ea14 <strcat+0x10>
 800ea20:	bd10      	pop	{r4, pc}

0800ea22 <memcmp>:
 800ea22:	b510      	push	{r4, lr}
 800ea24:	3901      	subs	r1, #1
 800ea26:	4402      	add	r2, r0
 800ea28:	4290      	cmp	r0, r2
 800ea2a:	d101      	bne.n	800ea30 <memcmp+0xe>
 800ea2c:	2000      	movs	r0, #0
 800ea2e:	e005      	b.n	800ea3c <memcmp+0x1a>
 800ea30:	7803      	ldrb	r3, [r0, #0]
 800ea32:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ea36:	42a3      	cmp	r3, r4
 800ea38:	d001      	beq.n	800ea3e <memcmp+0x1c>
 800ea3a:	1b18      	subs	r0, r3, r4
 800ea3c:	bd10      	pop	{r4, pc}
 800ea3e:	3001      	adds	r0, #1
 800ea40:	e7f2      	b.n	800ea28 <memcmp+0x6>

0800ea42 <memset>:
 800ea42:	4402      	add	r2, r0
 800ea44:	4603      	mov	r3, r0
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d100      	bne.n	800ea4c <memset+0xa>
 800ea4a:	4770      	bx	lr
 800ea4c:	f803 1b01 	strb.w	r1, [r3], #1
 800ea50:	e7f9      	b.n	800ea46 <memset+0x4>
	...

0800ea54 <_sbrk_r>:
 800ea54:	b538      	push	{r3, r4, r5, lr}
 800ea56:	4d06      	ldr	r5, [pc, #24]	@ (800ea70 <_sbrk_r+0x1c>)
 800ea58:	2300      	movs	r3, #0
 800ea5a:	4604      	mov	r4, r0
 800ea5c:	4608      	mov	r0, r1
 800ea5e:	602b      	str	r3, [r5, #0]
 800ea60:	f7f8 ff5a 	bl	8007918 <_sbrk>
 800ea64:	1c43      	adds	r3, r0, #1
 800ea66:	d102      	bne.n	800ea6e <_sbrk_r+0x1a>
 800ea68:	682b      	ldr	r3, [r5, #0]
 800ea6a:	b103      	cbz	r3, 800ea6e <_sbrk_r+0x1a>
 800ea6c:	6023      	str	r3, [r4, #0]
 800ea6e:	bd38      	pop	{r3, r4, r5, pc}
 800ea70:	20004678 	.word	0x20004678

0800ea74 <__errno>:
 800ea74:	4b01      	ldr	r3, [pc, #4]	@ (800ea7c <__errno+0x8>)
 800ea76:	6818      	ldr	r0, [r3, #0]
 800ea78:	4770      	bx	lr
 800ea7a:	bf00      	nop
 800ea7c:	20000568 	.word	0x20000568

0800ea80 <__libc_init_array>:
 800ea80:	b570      	push	{r4, r5, r6, lr}
 800ea82:	4d0d      	ldr	r5, [pc, #52]	@ (800eab8 <__libc_init_array+0x38>)
 800ea84:	4c0d      	ldr	r4, [pc, #52]	@ (800eabc <__libc_init_array+0x3c>)
 800ea86:	1b64      	subs	r4, r4, r5
 800ea88:	10a4      	asrs	r4, r4, #2
 800ea8a:	2600      	movs	r6, #0
 800ea8c:	42a6      	cmp	r6, r4
 800ea8e:	d109      	bne.n	800eaa4 <__libc_init_array+0x24>
 800ea90:	4d0b      	ldr	r5, [pc, #44]	@ (800eac0 <__libc_init_array+0x40>)
 800ea92:	4c0c      	ldr	r4, [pc, #48]	@ (800eac4 <__libc_init_array+0x44>)
 800ea94:	f000 ff3a 	bl	800f90c <_init>
 800ea98:	1b64      	subs	r4, r4, r5
 800ea9a:	10a4      	asrs	r4, r4, #2
 800ea9c:	2600      	movs	r6, #0
 800ea9e:	42a6      	cmp	r6, r4
 800eaa0:	d105      	bne.n	800eaae <__libc_init_array+0x2e>
 800eaa2:	bd70      	pop	{r4, r5, r6, pc}
 800eaa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800eaa8:	4798      	blx	r3
 800eaaa:	3601      	adds	r6, #1
 800eaac:	e7ee      	b.n	800ea8c <__libc_init_array+0xc>
 800eaae:	f855 3b04 	ldr.w	r3, [r5], #4
 800eab2:	4798      	blx	r3
 800eab4:	3601      	adds	r6, #1
 800eab6:	e7f2      	b.n	800ea9e <__libc_init_array+0x1e>
 800eab8:	08011088 	.word	0x08011088
 800eabc:	08011088 	.word	0x08011088
 800eac0:	08011088 	.word	0x08011088
 800eac4:	0801108c 	.word	0x0801108c

0800eac8 <__retarget_lock_init_recursive>:
 800eac8:	4770      	bx	lr

0800eaca <__retarget_lock_acquire_recursive>:
 800eaca:	4770      	bx	lr

0800eacc <__retarget_lock_release_recursive>:
 800eacc:	4770      	bx	lr

0800eace <memcpy>:
 800eace:	440a      	add	r2, r1
 800ead0:	4291      	cmp	r1, r2
 800ead2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ead6:	d100      	bne.n	800eada <memcpy+0xc>
 800ead8:	4770      	bx	lr
 800eada:	b510      	push	{r4, lr}
 800eadc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eae0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eae4:	4291      	cmp	r1, r2
 800eae6:	d1f9      	bne.n	800eadc <memcpy+0xe>
 800eae8:	bd10      	pop	{r4, pc}
	...

0800eaec <_free_r>:
 800eaec:	b538      	push	{r3, r4, r5, lr}
 800eaee:	4605      	mov	r5, r0
 800eaf0:	2900      	cmp	r1, #0
 800eaf2:	d041      	beq.n	800eb78 <_free_r+0x8c>
 800eaf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eaf8:	1f0c      	subs	r4, r1, #4
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	bfb8      	it	lt
 800eafe:	18e4      	addlt	r4, r4, r3
 800eb00:	f7ff fe22 	bl	800e748 <__malloc_lock>
 800eb04:	4a1d      	ldr	r2, [pc, #116]	@ (800eb7c <_free_r+0x90>)
 800eb06:	6813      	ldr	r3, [r2, #0]
 800eb08:	b933      	cbnz	r3, 800eb18 <_free_r+0x2c>
 800eb0a:	6063      	str	r3, [r4, #4]
 800eb0c:	6014      	str	r4, [r2, #0]
 800eb0e:	4628      	mov	r0, r5
 800eb10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb14:	f7ff be1e 	b.w	800e754 <__malloc_unlock>
 800eb18:	42a3      	cmp	r3, r4
 800eb1a:	d908      	bls.n	800eb2e <_free_r+0x42>
 800eb1c:	6820      	ldr	r0, [r4, #0]
 800eb1e:	1821      	adds	r1, r4, r0
 800eb20:	428b      	cmp	r3, r1
 800eb22:	bf01      	itttt	eq
 800eb24:	6819      	ldreq	r1, [r3, #0]
 800eb26:	685b      	ldreq	r3, [r3, #4]
 800eb28:	1809      	addeq	r1, r1, r0
 800eb2a:	6021      	streq	r1, [r4, #0]
 800eb2c:	e7ed      	b.n	800eb0a <_free_r+0x1e>
 800eb2e:	461a      	mov	r2, r3
 800eb30:	685b      	ldr	r3, [r3, #4]
 800eb32:	b10b      	cbz	r3, 800eb38 <_free_r+0x4c>
 800eb34:	42a3      	cmp	r3, r4
 800eb36:	d9fa      	bls.n	800eb2e <_free_r+0x42>
 800eb38:	6811      	ldr	r1, [r2, #0]
 800eb3a:	1850      	adds	r0, r2, r1
 800eb3c:	42a0      	cmp	r0, r4
 800eb3e:	d10b      	bne.n	800eb58 <_free_r+0x6c>
 800eb40:	6820      	ldr	r0, [r4, #0]
 800eb42:	4401      	add	r1, r0
 800eb44:	1850      	adds	r0, r2, r1
 800eb46:	4283      	cmp	r3, r0
 800eb48:	6011      	str	r1, [r2, #0]
 800eb4a:	d1e0      	bne.n	800eb0e <_free_r+0x22>
 800eb4c:	6818      	ldr	r0, [r3, #0]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	6053      	str	r3, [r2, #4]
 800eb52:	4408      	add	r0, r1
 800eb54:	6010      	str	r0, [r2, #0]
 800eb56:	e7da      	b.n	800eb0e <_free_r+0x22>
 800eb58:	d902      	bls.n	800eb60 <_free_r+0x74>
 800eb5a:	230c      	movs	r3, #12
 800eb5c:	602b      	str	r3, [r5, #0]
 800eb5e:	e7d6      	b.n	800eb0e <_free_r+0x22>
 800eb60:	6820      	ldr	r0, [r4, #0]
 800eb62:	1821      	adds	r1, r4, r0
 800eb64:	428b      	cmp	r3, r1
 800eb66:	bf04      	itt	eq
 800eb68:	6819      	ldreq	r1, [r3, #0]
 800eb6a:	685b      	ldreq	r3, [r3, #4]
 800eb6c:	6063      	str	r3, [r4, #4]
 800eb6e:	bf04      	itt	eq
 800eb70:	1809      	addeq	r1, r1, r0
 800eb72:	6021      	streq	r1, [r4, #0]
 800eb74:	6054      	str	r4, [r2, #4]
 800eb76:	e7ca      	b.n	800eb0e <_free_r+0x22>
 800eb78:	bd38      	pop	{r3, r4, r5, pc}
 800eb7a:	bf00      	nop
 800eb7c:	20004534 	.word	0x20004534

0800eb80 <__ssputs_r>:
 800eb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb84:	688e      	ldr	r6, [r1, #8]
 800eb86:	461f      	mov	r7, r3
 800eb88:	42be      	cmp	r6, r7
 800eb8a:	680b      	ldr	r3, [r1, #0]
 800eb8c:	4682      	mov	sl, r0
 800eb8e:	460c      	mov	r4, r1
 800eb90:	4690      	mov	r8, r2
 800eb92:	d82d      	bhi.n	800ebf0 <__ssputs_r+0x70>
 800eb94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb9c:	d026      	beq.n	800ebec <__ssputs_r+0x6c>
 800eb9e:	6965      	ldr	r5, [r4, #20]
 800eba0:	6909      	ldr	r1, [r1, #16]
 800eba2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eba6:	eba3 0901 	sub.w	r9, r3, r1
 800ebaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ebae:	1c7b      	adds	r3, r7, #1
 800ebb0:	444b      	add	r3, r9
 800ebb2:	106d      	asrs	r5, r5, #1
 800ebb4:	429d      	cmp	r5, r3
 800ebb6:	bf38      	it	cc
 800ebb8:	461d      	movcc	r5, r3
 800ebba:	0553      	lsls	r3, r2, #21
 800ebbc:	d527      	bpl.n	800ec0e <__ssputs_r+0x8e>
 800ebbe:	4629      	mov	r1, r5
 800ebc0:	f7ff fd42 	bl	800e648 <_malloc_r>
 800ebc4:	4606      	mov	r6, r0
 800ebc6:	b360      	cbz	r0, 800ec22 <__ssputs_r+0xa2>
 800ebc8:	6921      	ldr	r1, [r4, #16]
 800ebca:	464a      	mov	r2, r9
 800ebcc:	f7ff ff7f 	bl	800eace <memcpy>
 800ebd0:	89a3      	ldrh	r3, [r4, #12]
 800ebd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ebd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebda:	81a3      	strh	r3, [r4, #12]
 800ebdc:	6126      	str	r6, [r4, #16]
 800ebde:	6165      	str	r5, [r4, #20]
 800ebe0:	444e      	add	r6, r9
 800ebe2:	eba5 0509 	sub.w	r5, r5, r9
 800ebe6:	6026      	str	r6, [r4, #0]
 800ebe8:	60a5      	str	r5, [r4, #8]
 800ebea:	463e      	mov	r6, r7
 800ebec:	42be      	cmp	r6, r7
 800ebee:	d900      	bls.n	800ebf2 <__ssputs_r+0x72>
 800ebf0:	463e      	mov	r6, r7
 800ebf2:	6820      	ldr	r0, [r4, #0]
 800ebf4:	4632      	mov	r2, r6
 800ebf6:	4641      	mov	r1, r8
 800ebf8:	f000 fdfe 	bl	800f7f8 <memmove>
 800ebfc:	68a3      	ldr	r3, [r4, #8]
 800ebfe:	1b9b      	subs	r3, r3, r6
 800ec00:	60a3      	str	r3, [r4, #8]
 800ec02:	6823      	ldr	r3, [r4, #0]
 800ec04:	4433      	add	r3, r6
 800ec06:	6023      	str	r3, [r4, #0]
 800ec08:	2000      	movs	r0, #0
 800ec0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec0e:	462a      	mov	r2, r5
 800ec10:	f000 fccd 	bl	800f5ae <_realloc_r>
 800ec14:	4606      	mov	r6, r0
 800ec16:	2800      	cmp	r0, #0
 800ec18:	d1e0      	bne.n	800ebdc <__ssputs_r+0x5c>
 800ec1a:	6921      	ldr	r1, [r4, #16]
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	f7ff ff65 	bl	800eaec <_free_r>
 800ec22:	230c      	movs	r3, #12
 800ec24:	f8ca 3000 	str.w	r3, [sl]
 800ec28:	89a3      	ldrh	r3, [r4, #12]
 800ec2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec2e:	81a3      	strh	r3, [r4, #12]
 800ec30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec34:	e7e9      	b.n	800ec0a <__ssputs_r+0x8a>
	...

0800ec38 <_svfiprintf_r>:
 800ec38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec3c:	4698      	mov	r8, r3
 800ec3e:	898b      	ldrh	r3, [r1, #12]
 800ec40:	061b      	lsls	r3, r3, #24
 800ec42:	b09d      	sub	sp, #116	@ 0x74
 800ec44:	4607      	mov	r7, r0
 800ec46:	460d      	mov	r5, r1
 800ec48:	4614      	mov	r4, r2
 800ec4a:	d510      	bpl.n	800ec6e <_svfiprintf_r+0x36>
 800ec4c:	690b      	ldr	r3, [r1, #16]
 800ec4e:	b973      	cbnz	r3, 800ec6e <_svfiprintf_r+0x36>
 800ec50:	2140      	movs	r1, #64	@ 0x40
 800ec52:	f7ff fcf9 	bl	800e648 <_malloc_r>
 800ec56:	6028      	str	r0, [r5, #0]
 800ec58:	6128      	str	r0, [r5, #16]
 800ec5a:	b930      	cbnz	r0, 800ec6a <_svfiprintf_r+0x32>
 800ec5c:	230c      	movs	r3, #12
 800ec5e:	603b      	str	r3, [r7, #0]
 800ec60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec64:	b01d      	add	sp, #116	@ 0x74
 800ec66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec6a:	2340      	movs	r3, #64	@ 0x40
 800ec6c:	616b      	str	r3, [r5, #20]
 800ec6e:	2300      	movs	r3, #0
 800ec70:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec72:	2320      	movs	r3, #32
 800ec74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec78:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec7c:	2330      	movs	r3, #48	@ 0x30
 800ec7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ee1c <_svfiprintf_r+0x1e4>
 800ec82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec86:	f04f 0901 	mov.w	r9, #1
 800ec8a:	4623      	mov	r3, r4
 800ec8c:	469a      	mov	sl, r3
 800ec8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec92:	b10a      	cbz	r2, 800ec98 <_svfiprintf_r+0x60>
 800ec94:	2a25      	cmp	r2, #37	@ 0x25
 800ec96:	d1f9      	bne.n	800ec8c <_svfiprintf_r+0x54>
 800ec98:	ebba 0b04 	subs.w	fp, sl, r4
 800ec9c:	d00b      	beq.n	800ecb6 <_svfiprintf_r+0x7e>
 800ec9e:	465b      	mov	r3, fp
 800eca0:	4622      	mov	r2, r4
 800eca2:	4629      	mov	r1, r5
 800eca4:	4638      	mov	r0, r7
 800eca6:	f7ff ff6b 	bl	800eb80 <__ssputs_r>
 800ecaa:	3001      	adds	r0, #1
 800ecac:	f000 80a7 	beq.w	800edfe <_svfiprintf_r+0x1c6>
 800ecb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecb2:	445a      	add	r2, fp
 800ecb4:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecb6:	f89a 3000 	ldrb.w	r3, [sl]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	f000 809f 	beq.w	800edfe <_svfiprintf_r+0x1c6>
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ecc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ecca:	f10a 0a01 	add.w	sl, sl, #1
 800ecce:	9304      	str	r3, [sp, #16]
 800ecd0:	9307      	str	r3, [sp, #28]
 800ecd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecd6:	931a      	str	r3, [sp, #104]	@ 0x68
 800ecd8:	4654      	mov	r4, sl
 800ecda:	2205      	movs	r2, #5
 800ecdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ece0:	484e      	ldr	r0, [pc, #312]	@ (800ee1c <_svfiprintf_r+0x1e4>)
 800ece2:	f7f1 fa85 	bl	80001f0 <memchr>
 800ece6:	9a04      	ldr	r2, [sp, #16]
 800ece8:	b9d8      	cbnz	r0, 800ed22 <_svfiprintf_r+0xea>
 800ecea:	06d0      	lsls	r0, r2, #27
 800ecec:	bf44      	itt	mi
 800ecee:	2320      	movmi	r3, #32
 800ecf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecf4:	0711      	lsls	r1, r2, #28
 800ecf6:	bf44      	itt	mi
 800ecf8:	232b      	movmi	r3, #43	@ 0x2b
 800ecfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecfe:	f89a 3000 	ldrb.w	r3, [sl]
 800ed02:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed04:	d015      	beq.n	800ed32 <_svfiprintf_r+0xfa>
 800ed06:	9a07      	ldr	r2, [sp, #28]
 800ed08:	4654      	mov	r4, sl
 800ed0a:	2000      	movs	r0, #0
 800ed0c:	f04f 0c0a 	mov.w	ip, #10
 800ed10:	4621      	mov	r1, r4
 800ed12:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed16:	3b30      	subs	r3, #48	@ 0x30
 800ed18:	2b09      	cmp	r3, #9
 800ed1a:	d94b      	bls.n	800edb4 <_svfiprintf_r+0x17c>
 800ed1c:	b1b0      	cbz	r0, 800ed4c <_svfiprintf_r+0x114>
 800ed1e:	9207      	str	r2, [sp, #28]
 800ed20:	e014      	b.n	800ed4c <_svfiprintf_r+0x114>
 800ed22:	eba0 0308 	sub.w	r3, r0, r8
 800ed26:	fa09 f303 	lsl.w	r3, r9, r3
 800ed2a:	4313      	orrs	r3, r2
 800ed2c:	9304      	str	r3, [sp, #16]
 800ed2e:	46a2      	mov	sl, r4
 800ed30:	e7d2      	b.n	800ecd8 <_svfiprintf_r+0xa0>
 800ed32:	9b03      	ldr	r3, [sp, #12]
 800ed34:	1d19      	adds	r1, r3, #4
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	9103      	str	r1, [sp, #12]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	bfbb      	ittet	lt
 800ed3e:	425b      	neglt	r3, r3
 800ed40:	f042 0202 	orrlt.w	r2, r2, #2
 800ed44:	9307      	strge	r3, [sp, #28]
 800ed46:	9307      	strlt	r3, [sp, #28]
 800ed48:	bfb8      	it	lt
 800ed4a:	9204      	strlt	r2, [sp, #16]
 800ed4c:	7823      	ldrb	r3, [r4, #0]
 800ed4e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed50:	d10a      	bne.n	800ed68 <_svfiprintf_r+0x130>
 800ed52:	7863      	ldrb	r3, [r4, #1]
 800ed54:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed56:	d132      	bne.n	800edbe <_svfiprintf_r+0x186>
 800ed58:	9b03      	ldr	r3, [sp, #12]
 800ed5a:	1d1a      	adds	r2, r3, #4
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	9203      	str	r2, [sp, #12]
 800ed60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed64:	3402      	adds	r4, #2
 800ed66:	9305      	str	r3, [sp, #20]
 800ed68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ee2c <_svfiprintf_r+0x1f4>
 800ed6c:	7821      	ldrb	r1, [r4, #0]
 800ed6e:	2203      	movs	r2, #3
 800ed70:	4650      	mov	r0, sl
 800ed72:	f7f1 fa3d 	bl	80001f0 <memchr>
 800ed76:	b138      	cbz	r0, 800ed88 <_svfiprintf_r+0x150>
 800ed78:	9b04      	ldr	r3, [sp, #16]
 800ed7a:	eba0 000a 	sub.w	r0, r0, sl
 800ed7e:	2240      	movs	r2, #64	@ 0x40
 800ed80:	4082      	lsls	r2, r0
 800ed82:	4313      	orrs	r3, r2
 800ed84:	3401      	adds	r4, #1
 800ed86:	9304      	str	r3, [sp, #16]
 800ed88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed8c:	4824      	ldr	r0, [pc, #144]	@ (800ee20 <_svfiprintf_r+0x1e8>)
 800ed8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed92:	2206      	movs	r2, #6
 800ed94:	f7f1 fa2c 	bl	80001f0 <memchr>
 800ed98:	2800      	cmp	r0, #0
 800ed9a:	d036      	beq.n	800ee0a <_svfiprintf_r+0x1d2>
 800ed9c:	4b21      	ldr	r3, [pc, #132]	@ (800ee24 <_svfiprintf_r+0x1ec>)
 800ed9e:	bb1b      	cbnz	r3, 800ede8 <_svfiprintf_r+0x1b0>
 800eda0:	9b03      	ldr	r3, [sp, #12]
 800eda2:	3307      	adds	r3, #7
 800eda4:	f023 0307 	bic.w	r3, r3, #7
 800eda8:	3308      	adds	r3, #8
 800edaa:	9303      	str	r3, [sp, #12]
 800edac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edae:	4433      	add	r3, r6
 800edb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800edb2:	e76a      	b.n	800ec8a <_svfiprintf_r+0x52>
 800edb4:	fb0c 3202 	mla	r2, ip, r2, r3
 800edb8:	460c      	mov	r4, r1
 800edba:	2001      	movs	r0, #1
 800edbc:	e7a8      	b.n	800ed10 <_svfiprintf_r+0xd8>
 800edbe:	2300      	movs	r3, #0
 800edc0:	3401      	adds	r4, #1
 800edc2:	9305      	str	r3, [sp, #20]
 800edc4:	4619      	mov	r1, r3
 800edc6:	f04f 0c0a 	mov.w	ip, #10
 800edca:	4620      	mov	r0, r4
 800edcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edd0:	3a30      	subs	r2, #48	@ 0x30
 800edd2:	2a09      	cmp	r2, #9
 800edd4:	d903      	bls.n	800edde <_svfiprintf_r+0x1a6>
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d0c6      	beq.n	800ed68 <_svfiprintf_r+0x130>
 800edda:	9105      	str	r1, [sp, #20]
 800eddc:	e7c4      	b.n	800ed68 <_svfiprintf_r+0x130>
 800edde:	fb0c 2101 	mla	r1, ip, r1, r2
 800ede2:	4604      	mov	r4, r0
 800ede4:	2301      	movs	r3, #1
 800ede6:	e7f0      	b.n	800edca <_svfiprintf_r+0x192>
 800ede8:	ab03      	add	r3, sp, #12
 800edea:	9300      	str	r3, [sp, #0]
 800edec:	462a      	mov	r2, r5
 800edee:	4b0e      	ldr	r3, [pc, #56]	@ (800ee28 <_svfiprintf_r+0x1f0>)
 800edf0:	a904      	add	r1, sp, #16
 800edf2:	4638      	mov	r0, r7
 800edf4:	f3af 8000 	nop.w
 800edf8:	1c42      	adds	r2, r0, #1
 800edfa:	4606      	mov	r6, r0
 800edfc:	d1d6      	bne.n	800edac <_svfiprintf_r+0x174>
 800edfe:	89ab      	ldrh	r3, [r5, #12]
 800ee00:	065b      	lsls	r3, r3, #25
 800ee02:	f53f af2d 	bmi.w	800ec60 <_svfiprintf_r+0x28>
 800ee06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee08:	e72c      	b.n	800ec64 <_svfiprintf_r+0x2c>
 800ee0a:	ab03      	add	r3, sp, #12
 800ee0c:	9300      	str	r3, [sp, #0]
 800ee0e:	462a      	mov	r2, r5
 800ee10:	4b05      	ldr	r3, [pc, #20]	@ (800ee28 <_svfiprintf_r+0x1f0>)
 800ee12:	a904      	add	r1, sp, #16
 800ee14:	4638      	mov	r0, r7
 800ee16:	f000 f9bb 	bl	800f190 <_printf_i>
 800ee1a:	e7ed      	b.n	800edf8 <_svfiprintf_r+0x1c0>
 800ee1c:	0801104c 	.word	0x0801104c
 800ee20:	08011056 	.word	0x08011056
 800ee24:	00000000 	.word	0x00000000
 800ee28:	0800eb81 	.word	0x0800eb81
 800ee2c:	08011052 	.word	0x08011052

0800ee30 <__sfputc_r>:
 800ee30:	6893      	ldr	r3, [r2, #8]
 800ee32:	3b01      	subs	r3, #1
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	b410      	push	{r4}
 800ee38:	6093      	str	r3, [r2, #8]
 800ee3a:	da08      	bge.n	800ee4e <__sfputc_r+0x1e>
 800ee3c:	6994      	ldr	r4, [r2, #24]
 800ee3e:	42a3      	cmp	r3, r4
 800ee40:	db01      	blt.n	800ee46 <__sfputc_r+0x16>
 800ee42:	290a      	cmp	r1, #10
 800ee44:	d103      	bne.n	800ee4e <__sfputc_r+0x1e>
 800ee46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee4a:	f000 bbde 	b.w	800f60a <__swbuf_r>
 800ee4e:	6813      	ldr	r3, [r2, #0]
 800ee50:	1c58      	adds	r0, r3, #1
 800ee52:	6010      	str	r0, [r2, #0]
 800ee54:	7019      	strb	r1, [r3, #0]
 800ee56:	4608      	mov	r0, r1
 800ee58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee5c:	4770      	bx	lr

0800ee5e <__sfputs_r>:
 800ee5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee60:	4606      	mov	r6, r0
 800ee62:	460f      	mov	r7, r1
 800ee64:	4614      	mov	r4, r2
 800ee66:	18d5      	adds	r5, r2, r3
 800ee68:	42ac      	cmp	r4, r5
 800ee6a:	d101      	bne.n	800ee70 <__sfputs_r+0x12>
 800ee6c:	2000      	movs	r0, #0
 800ee6e:	e007      	b.n	800ee80 <__sfputs_r+0x22>
 800ee70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee74:	463a      	mov	r2, r7
 800ee76:	4630      	mov	r0, r6
 800ee78:	f7ff ffda 	bl	800ee30 <__sfputc_r>
 800ee7c:	1c43      	adds	r3, r0, #1
 800ee7e:	d1f3      	bne.n	800ee68 <__sfputs_r+0xa>
 800ee80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee84 <_vfiprintf_r>:
 800ee84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee88:	460d      	mov	r5, r1
 800ee8a:	b09d      	sub	sp, #116	@ 0x74
 800ee8c:	4614      	mov	r4, r2
 800ee8e:	4698      	mov	r8, r3
 800ee90:	4606      	mov	r6, r0
 800ee92:	b118      	cbz	r0, 800ee9c <_vfiprintf_r+0x18>
 800ee94:	6a03      	ldr	r3, [r0, #32]
 800ee96:	b90b      	cbnz	r3, 800ee9c <_vfiprintf_r+0x18>
 800ee98:	f7ff fd0e 	bl	800e8b8 <__sinit>
 800ee9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee9e:	07d9      	lsls	r1, r3, #31
 800eea0:	d405      	bmi.n	800eeae <_vfiprintf_r+0x2a>
 800eea2:	89ab      	ldrh	r3, [r5, #12]
 800eea4:	059a      	lsls	r2, r3, #22
 800eea6:	d402      	bmi.n	800eeae <_vfiprintf_r+0x2a>
 800eea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeaa:	f7ff fe0e 	bl	800eaca <__retarget_lock_acquire_recursive>
 800eeae:	89ab      	ldrh	r3, [r5, #12]
 800eeb0:	071b      	lsls	r3, r3, #28
 800eeb2:	d501      	bpl.n	800eeb8 <_vfiprintf_r+0x34>
 800eeb4:	692b      	ldr	r3, [r5, #16]
 800eeb6:	b99b      	cbnz	r3, 800eee0 <_vfiprintf_r+0x5c>
 800eeb8:	4629      	mov	r1, r5
 800eeba:	4630      	mov	r0, r6
 800eebc:	f000 fbe4 	bl	800f688 <__swsetup_r>
 800eec0:	b170      	cbz	r0, 800eee0 <_vfiprintf_r+0x5c>
 800eec2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eec4:	07dc      	lsls	r4, r3, #31
 800eec6:	d504      	bpl.n	800eed2 <_vfiprintf_r+0x4e>
 800eec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eecc:	b01d      	add	sp, #116	@ 0x74
 800eece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eed2:	89ab      	ldrh	r3, [r5, #12]
 800eed4:	0598      	lsls	r0, r3, #22
 800eed6:	d4f7      	bmi.n	800eec8 <_vfiprintf_r+0x44>
 800eed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeda:	f7ff fdf7 	bl	800eacc <__retarget_lock_release_recursive>
 800eede:	e7f3      	b.n	800eec8 <_vfiprintf_r+0x44>
 800eee0:	2300      	movs	r3, #0
 800eee2:	9309      	str	r3, [sp, #36]	@ 0x24
 800eee4:	2320      	movs	r3, #32
 800eee6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eeea:	f8cd 800c 	str.w	r8, [sp, #12]
 800eeee:	2330      	movs	r3, #48	@ 0x30
 800eef0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f0a0 <_vfiprintf_r+0x21c>
 800eef4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eef8:	f04f 0901 	mov.w	r9, #1
 800eefc:	4623      	mov	r3, r4
 800eefe:	469a      	mov	sl, r3
 800ef00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef04:	b10a      	cbz	r2, 800ef0a <_vfiprintf_r+0x86>
 800ef06:	2a25      	cmp	r2, #37	@ 0x25
 800ef08:	d1f9      	bne.n	800eefe <_vfiprintf_r+0x7a>
 800ef0a:	ebba 0b04 	subs.w	fp, sl, r4
 800ef0e:	d00b      	beq.n	800ef28 <_vfiprintf_r+0xa4>
 800ef10:	465b      	mov	r3, fp
 800ef12:	4622      	mov	r2, r4
 800ef14:	4629      	mov	r1, r5
 800ef16:	4630      	mov	r0, r6
 800ef18:	f7ff ffa1 	bl	800ee5e <__sfputs_r>
 800ef1c:	3001      	adds	r0, #1
 800ef1e:	f000 80a7 	beq.w	800f070 <_vfiprintf_r+0x1ec>
 800ef22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef24:	445a      	add	r2, fp
 800ef26:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef28:	f89a 3000 	ldrb.w	r3, [sl]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f000 809f 	beq.w	800f070 <_vfiprintf_r+0x1ec>
 800ef32:	2300      	movs	r3, #0
 800ef34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ef38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef3c:	f10a 0a01 	add.w	sl, sl, #1
 800ef40:	9304      	str	r3, [sp, #16]
 800ef42:	9307      	str	r3, [sp, #28]
 800ef44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef48:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef4a:	4654      	mov	r4, sl
 800ef4c:	2205      	movs	r2, #5
 800ef4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef52:	4853      	ldr	r0, [pc, #332]	@ (800f0a0 <_vfiprintf_r+0x21c>)
 800ef54:	f7f1 f94c 	bl	80001f0 <memchr>
 800ef58:	9a04      	ldr	r2, [sp, #16]
 800ef5a:	b9d8      	cbnz	r0, 800ef94 <_vfiprintf_r+0x110>
 800ef5c:	06d1      	lsls	r1, r2, #27
 800ef5e:	bf44      	itt	mi
 800ef60:	2320      	movmi	r3, #32
 800ef62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef66:	0713      	lsls	r3, r2, #28
 800ef68:	bf44      	itt	mi
 800ef6a:	232b      	movmi	r3, #43	@ 0x2b
 800ef6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef70:	f89a 3000 	ldrb.w	r3, [sl]
 800ef74:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef76:	d015      	beq.n	800efa4 <_vfiprintf_r+0x120>
 800ef78:	9a07      	ldr	r2, [sp, #28]
 800ef7a:	4654      	mov	r4, sl
 800ef7c:	2000      	movs	r0, #0
 800ef7e:	f04f 0c0a 	mov.w	ip, #10
 800ef82:	4621      	mov	r1, r4
 800ef84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef88:	3b30      	subs	r3, #48	@ 0x30
 800ef8a:	2b09      	cmp	r3, #9
 800ef8c:	d94b      	bls.n	800f026 <_vfiprintf_r+0x1a2>
 800ef8e:	b1b0      	cbz	r0, 800efbe <_vfiprintf_r+0x13a>
 800ef90:	9207      	str	r2, [sp, #28]
 800ef92:	e014      	b.n	800efbe <_vfiprintf_r+0x13a>
 800ef94:	eba0 0308 	sub.w	r3, r0, r8
 800ef98:	fa09 f303 	lsl.w	r3, r9, r3
 800ef9c:	4313      	orrs	r3, r2
 800ef9e:	9304      	str	r3, [sp, #16]
 800efa0:	46a2      	mov	sl, r4
 800efa2:	e7d2      	b.n	800ef4a <_vfiprintf_r+0xc6>
 800efa4:	9b03      	ldr	r3, [sp, #12]
 800efa6:	1d19      	adds	r1, r3, #4
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	9103      	str	r1, [sp, #12]
 800efac:	2b00      	cmp	r3, #0
 800efae:	bfbb      	ittet	lt
 800efb0:	425b      	neglt	r3, r3
 800efb2:	f042 0202 	orrlt.w	r2, r2, #2
 800efb6:	9307      	strge	r3, [sp, #28]
 800efb8:	9307      	strlt	r3, [sp, #28]
 800efba:	bfb8      	it	lt
 800efbc:	9204      	strlt	r2, [sp, #16]
 800efbe:	7823      	ldrb	r3, [r4, #0]
 800efc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800efc2:	d10a      	bne.n	800efda <_vfiprintf_r+0x156>
 800efc4:	7863      	ldrb	r3, [r4, #1]
 800efc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800efc8:	d132      	bne.n	800f030 <_vfiprintf_r+0x1ac>
 800efca:	9b03      	ldr	r3, [sp, #12]
 800efcc:	1d1a      	adds	r2, r3, #4
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	9203      	str	r2, [sp, #12]
 800efd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efd6:	3402      	adds	r4, #2
 800efd8:	9305      	str	r3, [sp, #20]
 800efda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f0b0 <_vfiprintf_r+0x22c>
 800efde:	7821      	ldrb	r1, [r4, #0]
 800efe0:	2203      	movs	r2, #3
 800efe2:	4650      	mov	r0, sl
 800efe4:	f7f1 f904 	bl	80001f0 <memchr>
 800efe8:	b138      	cbz	r0, 800effa <_vfiprintf_r+0x176>
 800efea:	9b04      	ldr	r3, [sp, #16]
 800efec:	eba0 000a 	sub.w	r0, r0, sl
 800eff0:	2240      	movs	r2, #64	@ 0x40
 800eff2:	4082      	lsls	r2, r0
 800eff4:	4313      	orrs	r3, r2
 800eff6:	3401      	adds	r4, #1
 800eff8:	9304      	str	r3, [sp, #16]
 800effa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800effe:	4829      	ldr	r0, [pc, #164]	@ (800f0a4 <_vfiprintf_r+0x220>)
 800f000:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f004:	2206      	movs	r2, #6
 800f006:	f7f1 f8f3 	bl	80001f0 <memchr>
 800f00a:	2800      	cmp	r0, #0
 800f00c:	d03f      	beq.n	800f08e <_vfiprintf_r+0x20a>
 800f00e:	4b26      	ldr	r3, [pc, #152]	@ (800f0a8 <_vfiprintf_r+0x224>)
 800f010:	bb1b      	cbnz	r3, 800f05a <_vfiprintf_r+0x1d6>
 800f012:	9b03      	ldr	r3, [sp, #12]
 800f014:	3307      	adds	r3, #7
 800f016:	f023 0307 	bic.w	r3, r3, #7
 800f01a:	3308      	adds	r3, #8
 800f01c:	9303      	str	r3, [sp, #12]
 800f01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f020:	443b      	add	r3, r7
 800f022:	9309      	str	r3, [sp, #36]	@ 0x24
 800f024:	e76a      	b.n	800eefc <_vfiprintf_r+0x78>
 800f026:	fb0c 3202 	mla	r2, ip, r2, r3
 800f02a:	460c      	mov	r4, r1
 800f02c:	2001      	movs	r0, #1
 800f02e:	e7a8      	b.n	800ef82 <_vfiprintf_r+0xfe>
 800f030:	2300      	movs	r3, #0
 800f032:	3401      	adds	r4, #1
 800f034:	9305      	str	r3, [sp, #20]
 800f036:	4619      	mov	r1, r3
 800f038:	f04f 0c0a 	mov.w	ip, #10
 800f03c:	4620      	mov	r0, r4
 800f03e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f042:	3a30      	subs	r2, #48	@ 0x30
 800f044:	2a09      	cmp	r2, #9
 800f046:	d903      	bls.n	800f050 <_vfiprintf_r+0x1cc>
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d0c6      	beq.n	800efda <_vfiprintf_r+0x156>
 800f04c:	9105      	str	r1, [sp, #20]
 800f04e:	e7c4      	b.n	800efda <_vfiprintf_r+0x156>
 800f050:	fb0c 2101 	mla	r1, ip, r1, r2
 800f054:	4604      	mov	r4, r0
 800f056:	2301      	movs	r3, #1
 800f058:	e7f0      	b.n	800f03c <_vfiprintf_r+0x1b8>
 800f05a:	ab03      	add	r3, sp, #12
 800f05c:	9300      	str	r3, [sp, #0]
 800f05e:	462a      	mov	r2, r5
 800f060:	4b12      	ldr	r3, [pc, #72]	@ (800f0ac <_vfiprintf_r+0x228>)
 800f062:	a904      	add	r1, sp, #16
 800f064:	4630      	mov	r0, r6
 800f066:	f3af 8000 	nop.w
 800f06a:	4607      	mov	r7, r0
 800f06c:	1c78      	adds	r0, r7, #1
 800f06e:	d1d6      	bne.n	800f01e <_vfiprintf_r+0x19a>
 800f070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f072:	07d9      	lsls	r1, r3, #31
 800f074:	d405      	bmi.n	800f082 <_vfiprintf_r+0x1fe>
 800f076:	89ab      	ldrh	r3, [r5, #12]
 800f078:	059a      	lsls	r2, r3, #22
 800f07a:	d402      	bmi.n	800f082 <_vfiprintf_r+0x1fe>
 800f07c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f07e:	f7ff fd25 	bl	800eacc <__retarget_lock_release_recursive>
 800f082:	89ab      	ldrh	r3, [r5, #12]
 800f084:	065b      	lsls	r3, r3, #25
 800f086:	f53f af1f 	bmi.w	800eec8 <_vfiprintf_r+0x44>
 800f08a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f08c:	e71e      	b.n	800eecc <_vfiprintf_r+0x48>
 800f08e:	ab03      	add	r3, sp, #12
 800f090:	9300      	str	r3, [sp, #0]
 800f092:	462a      	mov	r2, r5
 800f094:	4b05      	ldr	r3, [pc, #20]	@ (800f0ac <_vfiprintf_r+0x228>)
 800f096:	a904      	add	r1, sp, #16
 800f098:	4630      	mov	r0, r6
 800f09a:	f000 f879 	bl	800f190 <_printf_i>
 800f09e:	e7e4      	b.n	800f06a <_vfiprintf_r+0x1e6>
 800f0a0:	0801104c 	.word	0x0801104c
 800f0a4:	08011056 	.word	0x08011056
 800f0a8:	00000000 	.word	0x00000000
 800f0ac:	0800ee5f 	.word	0x0800ee5f
 800f0b0:	08011052 	.word	0x08011052

0800f0b4 <_printf_common>:
 800f0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0b8:	4616      	mov	r6, r2
 800f0ba:	4698      	mov	r8, r3
 800f0bc:	688a      	ldr	r2, [r1, #8]
 800f0be:	690b      	ldr	r3, [r1, #16]
 800f0c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0c4:	4293      	cmp	r3, r2
 800f0c6:	bfb8      	it	lt
 800f0c8:	4613      	movlt	r3, r2
 800f0ca:	6033      	str	r3, [r6, #0]
 800f0cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f0d0:	4607      	mov	r7, r0
 800f0d2:	460c      	mov	r4, r1
 800f0d4:	b10a      	cbz	r2, 800f0da <_printf_common+0x26>
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	6033      	str	r3, [r6, #0]
 800f0da:	6823      	ldr	r3, [r4, #0]
 800f0dc:	0699      	lsls	r1, r3, #26
 800f0de:	bf42      	ittt	mi
 800f0e0:	6833      	ldrmi	r3, [r6, #0]
 800f0e2:	3302      	addmi	r3, #2
 800f0e4:	6033      	strmi	r3, [r6, #0]
 800f0e6:	6825      	ldr	r5, [r4, #0]
 800f0e8:	f015 0506 	ands.w	r5, r5, #6
 800f0ec:	d106      	bne.n	800f0fc <_printf_common+0x48>
 800f0ee:	f104 0a19 	add.w	sl, r4, #25
 800f0f2:	68e3      	ldr	r3, [r4, #12]
 800f0f4:	6832      	ldr	r2, [r6, #0]
 800f0f6:	1a9b      	subs	r3, r3, r2
 800f0f8:	42ab      	cmp	r3, r5
 800f0fa:	dc26      	bgt.n	800f14a <_printf_common+0x96>
 800f0fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f100:	6822      	ldr	r2, [r4, #0]
 800f102:	3b00      	subs	r3, #0
 800f104:	bf18      	it	ne
 800f106:	2301      	movne	r3, #1
 800f108:	0692      	lsls	r2, r2, #26
 800f10a:	d42b      	bmi.n	800f164 <_printf_common+0xb0>
 800f10c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f110:	4641      	mov	r1, r8
 800f112:	4638      	mov	r0, r7
 800f114:	47c8      	blx	r9
 800f116:	3001      	adds	r0, #1
 800f118:	d01e      	beq.n	800f158 <_printf_common+0xa4>
 800f11a:	6823      	ldr	r3, [r4, #0]
 800f11c:	6922      	ldr	r2, [r4, #16]
 800f11e:	f003 0306 	and.w	r3, r3, #6
 800f122:	2b04      	cmp	r3, #4
 800f124:	bf02      	ittt	eq
 800f126:	68e5      	ldreq	r5, [r4, #12]
 800f128:	6833      	ldreq	r3, [r6, #0]
 800f12a:	1aed      	subeq	r5, r5, r3
 800f12c:	68a3      	ldr	r3, [r4, #8]
 800f12e:	bf0c      	ite	eq
 800f130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f134:	2500      	movne	r5, #0
 800f136:	4293      	cmp	r3, r2
 800f138:	bfc4      	itt	gt
 800f13a:	1a9b      	subgt	r3, r3, r2
 800f13c:	18ed      	addgt	r5, r5, r3
 800f13e:	2600      	movs	r6, #0
 800f140:	341a      	adds	r4, #26
 800f142:	42b5      	cmp	r5, r6
 800f144:	d11a      	bne.n	800f17c <_printf_common+0xc8>
 800f146:	2000      	movs	r0, #0
 800f148:	e008      	b.n	800f15c <_printf_common+0xa8>
 800f14a:	2301      	movs	r3, #1
 800f14c:	4652      	mov	r2, sl
 800f14e:	4641      	mov	r1, r8
 800f150:	4638      	mov	r0, r7
 800f152:	47c8      	blx	r9
 800f154:	3001      	adds	r0, #1
 800f156:	d103      	bne.n	800f160 <_printf_common+0xac>
 800f158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f160:	3501      	adds	r5, #1
 800f162:	e7c6      	b.n	800f0f2 <_printf_common+0x3e>
 800f164:	18e1      	adds	r1, r4, r3
 800f166:	1c5a      	adds	r2, r3, #1
 800f168:	2030      	movs	r0, #48	@ 0x30
 800f16a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f16e:	4422      	add	r2, r4
 800f170:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f174:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f178:	3302      	adds	r3, #2
 800f17a:	e7c7      	b.n	800f10c <_printf_common+0x58>
 800f17c:	2301      	movs	r3, #1
 800f17e:	4622      	mov	r2, r4
 800f180:	4641      	mov	r1, r8
 800f182:	4638      	mov	r0, r7
 800f184:	47c8      	blx	r9
 800f186:	3001      	adds	r0, #1
 800f188:	d0e6      	beq.n	800f158 <_printf_common+0xa4>
 800f18a:	3601      	adds	r6, #1
 800f18c:	e7d9      	b.n	800f142 <_printf_common+0x8e>
	...

0800f190 <_printf_i>:
 800f190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f194:	7e0f      	ldrb	r7, [r1, #24]
 800f196:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f198:	2f78      	cmp	r7, #120	@ 0x78
 800f19a:	4691      	mov	r9, r2
 800f19c:	4680      	mov	r8, r0
 800f19e:	460c      	mov	r4, r1
 800f1a0:	469a      	mov	sl, r3
 800f1a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1a6:	d807      	bhi.n	800f1b8 <_printf_i+0x28>
 800f1a8:	2f62      	cmp	r7, #98	@ 0x62
 800f1aa:	d80a      	bhi.n	800f1c2 <_printf_i+0x32>
 800f1ac:	2f00      	cmp	r7, #0
 800f1ae:	f000 80d2 	beq.w	800f356 <_printf_i+0x1c6>
 800f1b2:	2f58      	cmp	r7, #88	@ 0x58
 800f1b4:	f000 80b9 	beq.w	800f32a <_printf_i+0x19a>
 800f1b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1c0:	e03a      	b.n	800f238 <_printf_i+0xa8>
 800f1c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1c6:	2b15      	cmp	r3, #21
 800f1c8:	d8f6      	bhi.n	800f1b8 <_printf_i+0x28>
 800f1ca:	a101      	add	r1, pc, #4	@ (adr r1, 800f1d0 <_printf_i+0x40>)
 800f1cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f1d0:	0800f229 	.word	0x0800f229
 800f1d4:	0800f23d 	.word	0x0800f23d
 800f1d8:	0800f1b9 	.word	0x0800f1b9
 800f1dc:	0800f1b9 	.word	0x0800f1b9
 800f1e0:	0800f1b9 	.word	0x0800f1b9
 800f1e4:	0800f1b9 	.word	0x0800f1b9
 800f1e8:	0800f23d 	.word	0x0800f23d
 800f1ec:	0800f1b9 	.word	0x0800f1b9
 800f1f0:	0800f1b9 	.word	0x0800f1b9
 800f1f4:	0800f1b9 	.word	0x0800f1b9
 800f1f8:	0800f1b9 	.word	0x0800f1b9
 800f1fc:	0800f33d 	.word	0x0800f33d
 800f200:	0800f267 	.word	0x0800f267
 800f204:	0800f2f7 	.word	0x0800f2f7
 800f208:	0800f1b9 	.word	0x0800f1b9
 800f20c:	0800f1b9 	.word	0x0800f1b9
 800f210:	0800f35f 	.word	0x0800f35f
 800f214:	0800f1b9 	.word	0x0800f1b9
 800f218:	0800f267 	.word	0x0800f267
 800f21c:	0800f1b9 	.word	0x0800f1b9
 800f220:	0800f1b9 	.word	0x0800f1b9
 800f224:	0800f2ff 	.word	0x0800f2ff
 800f228:	6833      	ldr	r3, [r6, #0]
 800f22a:	1d1a      	adds	r2, r3, #4
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	6032      	str	r2, [r6, #0]
 800f230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f234:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f238:	2301      	movs	r3, #1
 800f23a:	e09d      	b.n	800f378 <_printf_i+0x1e8>
 800f23c:	6833      	ldr	r3, [r6, #0]
 800f23e:	6820      	ldr	r0, [r4, #0]
 800f240:	1d19      	adds	r1, r3, #4
 800f242:	6031      	str	r1, [r6, #0]
 800f244:	0606      	lsls	r6, r0, #24
 800f246:	d501      	bpl.n	800f24c <_printf_i+0xbc>
 800f248:	681d      	ldr	r5, [r3, #0]
 800f24a:	e003      	b.n	800f254 <_printf_i+0xc4>
 800f24c:	0645      	lsls	r5, r0, #25
 800f24e:	d5fb      	bpl.n	800f248 <_printf_i+0xb8>
 800f250:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f254:	2d00      	cmp	r5, #0
 800f256:	da03      	bge.n	800f260 <_printf_i+0xd0>
 800f258:	232d      	movs	r3, #45	@ 0x2d
 800f25a:	426d      	negs	r5, r5
 800f25c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f260:	4859      	ldr	r0, [pc, #356]	@ (800f3c8 <_printf_i+0x238>)
 800f262:	230a      	movs	r3, #10
 800f264:	e011      	b.n	800f28a <_printf_i+0xfa>
 800f266:	6821      	ldr	r1, [r4, #0]
 800f268:	6833      	ldr	r3, [r6, #0]
 800f26a:	0608      	lsls	r0, r1, #24
 800f26c:	f853 5b04 	ldr.w	r5, [r3], #4
 800f270:	d402      	bmi.n	800f278 <_printf_i+0xe8>
 800f272:	0649      	lsls	r1, r1, #25
 800f274:	bf48      	it	mi
 800f276:	b2ad      	uxthmi	r5, r5
 800f278:	2f6f      	cmp	r7, #111	@ 0x6f
 800f27a:	4853      	ldr	r0, [pc, #332]	@ (800f3c8 <_printf_i+0x238>)
 800f27c:	6033      	str	r3, [r6, #0]
 800f27e:	bf14      	ite	ne
 800f280:	230a      	movne	r3, #10
 800f282:	2308      	moveq	r3, #8
 800f284:	2100      	movs	r1, #0
 800f286:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f28a:	6866      	ldr	r6, [r4, #4]
 800f28c:	60a6      	str	r6, [r4, #8]
 800f28e:	2e00      	cmp	r6, #0
 800f290:	bfa2      	ittt	ge
 800f292:	6821      	ldrge	r1, [r4, #0]
 800f294:	f021 0104 	bicge.w	r1, r1, #4
 800f298:	6021      	strge	r1, [r4, #0]
 800f29a:	b90d      	cbnz	r5, 800f2a0 <_printf_i+0x110>
 800f29c:	2e00      	cmp	r6, #0
 800f29e:	d04b      	beq.n	800f338 <_printf_i+0x1a8>
 800f2a0:	4616      	mov	r6, r2
 800f2a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2a6:	fb03 5711 	mls	r7, r3, r1, r5
 800f2aa:	5dc7      	ldrb	r7, [r0, r7]
 800f2ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2b0:	462f      	mov	r7, r5
 800f2b2:	42bb      	cmp	r3, r7
 800f2b4:	460d      	mov	r5, r1
 800f2b6:	d9f4      	bls.n	800f2a2 <_printf_i+0x112>
 800f2b8:	2b08      	cmp	r3, #8
 800f2ba:	d10b      	bne.n	800f2d4 <_printf_i+0x144>
 800f2bc:	6823      	ldr	r3, [r4, #0]
 800f2be:	07df      	lsls	r7, r3, #31
 800f2c0:	d508      	bpl.n	800f2d4 <_printf_i+0x144>
 800f2c2:	6923      	ldr	r3, [r4, #16]
 800f2c4:	6861      	ldr	r1, [r4, #4]
 800f2c6:	4299      	cmp	r1, r3
 800f2c8:	bfde      	ittt	le
 800f2ca:	2330      	movle	r3, #48	@ 0x30
 800f2cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2d0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f2d4:	1b92      	subs	r2, r2, r6
 800f2d6:	6122      	str	r2, [r4, #16]
 800f2d8:	f8cd a000 	str.w	sl, [sp]
 800f2dc:	464b      	mov	r3, r9
 800f2de:	aa03      	add	r2, sp, #12
 800f2e0:	4621      	mov	r1, r4
 800f2e2:	4640      	mov	r0, r8
 800f2e4:	f7ff fee6 	bl	800f0b4 <_printf_common>
 800f2e8:	3001      	adds	r0, #1
 800f2ea:	d14a      	bne.n	800f382 <_printf_i+0x1f2>
 800f2ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2f0:	b004      	add	sp, #16
 800f2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2f6:	6823      	ldr	r3, [r4, #0]
 800f2f8:	f043 0320 	orr.w	r3, r3, #32
 800f2fc:	6023      	str	r3, [r4, #0]
 800f2fe:	4833      	ldr	r0, [pc, #204]	@ (800f3cc <_printf_i+0x23c>)
 800f300:	2778      	movs	r7, #120	@ 0x78
 800f302:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f306:	6823      	ldr	r3, [r4, #0]
 800f308:	6831      	ldr	r1, [r6, #0]
 800f30a:	061f      	lsls	r7, r3, #24
 800f30c:	f851 5b04 	ldr.w	r5, [r1], #4
 800f310:	d402      	bmi.n	800f318 <_printf_i+0x188>
 800f312:	065f      	lsls	r7, r3, #25
 800f314:	bf48      	it	mi
 800f316:	b2ad      	uxthmi	r5, r5
 800f318:	6031      	str	r1, [r6, #0]
 800f31a:	07d9      	lsls	r1, r3, #31
 800f31c:	bf44      	itt	mi
 800f31e:	f043 0320 	orrmi.w	r3, r3, #32
 800f322:	6023      	strmi	r3, [r4, #0]
 800f324:	b11d      	cbz	r5, 800f32e <_printf_i+0x19e>
 800f326:	2310      	movs	r3, #16
 800f328:	e7ac      	b.n	800f284 <_printf_i+0xf4>
 800f32a:	4827      	ldr	r0, [pc, #156]	@ (800f3c8 <_printf_i+0x238>)
 800f32c:	e7e9      	b.n	800f302 <_printf_i+0x172>
 800f32e:	6823      	ldr	r3, [r4, #0]
 800f330:	f023 0320 	bic.w	r3, r3, #32
 800f334:	6023      	str	r3, [r4, #0]
 800f336:	e7f6      	b.n	800f326 <_printf_i+0x196>
 800f338:	4616      	mov	r6, r2
 800f33a:	e7bd      	b.n	800f2b8 <_printf_i+0x128>
 800f33c:	6833      	ldr	r3, [r6, #0]
 800f33e:	6825      	ldr	r5, [r4, #0]
 800f340:	6961      	ldr	r1, [r4, #20]
 800f342:	1d18      	adds	r0, r3, #4
 800f344:	6030      	str	r0, [r6, #0]
 800f346:	062e      	lsls	r6, r5, #24
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	d501      	bpl.n	800f350 <_printf_i+0x1c0>
 800f34c:	6019      	str	r1, [r3, #0]
 800f34e:	e002      	b.n	800f356 <_printf_i+0x1c6>
 800f350:	0668      	lsls	r0, r5, #25
 800f352:	d5fb      	bpl.n	800f34c <_printf_i+0x1bc>
 800f354:	8019      	strh	r1, [r3, #0]
 800f356:	2300      	movs	r3, #0
 800f358:	6123      	str	r3, [r4, #16]
 800f35a:	4616      	mov	r6, r2
 800f35c:	e7bc      	b.n	800f2d8 <_printf_i+0x148>
 800f35e:	6833      	ldr	r3, [r6, #0]
 800f360:	1d1a      	adds	r2, r3, #4
 800f362:	6032      	str	r2, [r6, #0]
 800f364:	681e      	ldr	r6, [r3, #0]
 800f366:	6862      	ldr	r2, [r4, #4]
 800f368:	2100      	movs	r1, #0
 800f36a:	4630      	mov	r0, r6
 800f36c:	f7f0 ff40 	bl	80001f0 <memchr>
 800f370:	b108      	cbz	r0, 800f376 <_printf_i+0x1e6>
 800f372:	1b80      	subs	r0, r0, r6
 800f374:	6060      	str	r0, [r4, #4]
 800f376:	6863      	ldr	r3, [r4, #4]
 800f378:	6123      	str	r3, [r4, #16]
 800f37a:	2300      	movs	r3, #0
 800f37c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f380:	e7aa      	b.n	800f2d8 <_printf_i+0x148>
 800f382:	6923      	ldr	r3, [r4, #16]
 800f384:	4632      	mov	r2, r6
 800f386:	4649      	mov	r1, r9
 800f388:	4640      	mov	r0, r8
 800f38a:	47d0      	blx	sl
 800f38c:	3001      	adds	r0, #1
 800f38e:	d0ad      	beq.n	800f2ec <_printf_i+0x15c>
 800f390:	6823      	ldr	r3, [r4, #0]
 800f392:	079b      	lsls	r3, r3, #30
 800f394:	d413      	bmi.n	800f3be <_printf_i+0x22e>
 800f396:	68e0      	ldr	r0, [r4, #12]
 800f398:	9b03      	ldr	r3, [sp, #12]
 800f39a:	4298      	cmp	r0, r3
 800f39c:	bfb8      	it	lt
 800f39e:	4618      	movlt	r0, r3
 800f3a0:	e7a6      	b.n	800f2f0 <_printf_i+0x160>
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	4632      	mov	r2, r6
 800f3a6:	4649      	mov	r1, r9
 800f3a8:	4640      	mov	r0, r8
 800f3aa:	47d0      	blx	sl
 800f3ac:	3001      	adds	r0, #1
 800f3ae:	d09d      	beq.n	800f2ec <_printf_i+0x15c>
 800f3b0:	3501      	adds	r5, #1
 800f3b2:	68e3      	ldr	r3, [r4, #12]
 800f3b4:	9903      	ldr	r1, [sp, #12]
 800f3b6:	1a5b      	subs	r3, r3, r1
 800f3b8:	42ab      	cmp	r3, r5
 800f3ba:	dcf2      	bgt.n	800f3a2 <_printf_i+0x212>
 800f3bc:	e7eb      	b.n	800f396 <_printf_i+0x206>
 800f3be:	2500      	movs	r5, #0
 800f3c0:	f104 0619 	add.w	r6, r4, #25
 800f3c4:	e7f5      	b.n	800f3b2 <_printf_i+0x222>
 800f3c6:	bf00      	nop
 800f3c8:	0801105d 	.word	0x0801105d
 800f3cc:	0801106e 	.word	0x0801106e

0800f3d0 <__sflush_r>:
 800f3d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d8:	0716      	lsls	r6, r2, #28
 800f3da:	4605      	mov	r5, r0
 800f3dc:	460c      	mov	r4, r1
 800f3de:	d454      	bmi.n	800f48a <__sflush_r+0xba>
 800f3e0:	684b      	ldr	r3, [r1, #4]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	dc02      	bgt.n	800f3ec <__sflush_r+0x1c>
 800f3e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	dd48      	ble.n	800f47e <__sflush_r+0xae>
 800f3ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f3ee:	2e00      	cmp	r6, #0
 800f3f0:	d045      	beq.n	800f47e <__sflush_r+0xae>
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f3f8:	682f      	ldr	r7, [r5, #0]
 800f3fa:	6a21      	ldr	r1, [r4, #32]
 800f3fc:	602b      	str	r3, [r5, #0]
 800f3fe:	d030      	beq.n	800f462 <__sflush_r+0x92>
 800f400:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f402:	89a3      	ldrh	r3, [r4, #12]
 800f404:	0759      	lsls	r1, r3, #29
 800f406:	d505      	bpl.n	800f414 <__sflush_r+0x44>
 800f408:	6863      	ldr	r3, [r4, #4]
 800f40a:	1ad2      	subs	r2, r2, r3
 800f40c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f40e:	b10b      	cbz	r3, 800f414 <__sflush_r+0x44>
 800f410:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f412:	1ad2      	subs	r2, r2, r3
 800f414:	2300      	movs	r3, #0
 800f416:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f418:	6a21      	ldr	r1, [r4, #32]
 800f41a:	4628      	mov	r0, r5
 800f41c:	47b0      	blx	r6
 800f41e:	1c43      	adds	r3, r0, #1
 800f420:	89a3      	ldrh	r3, [r4, #12]
 800f422:	d106      	bne.n	800f432 <__sflush_r+0x62>
 800f424:	6829      	ldr	r1, [r5, #0]
 800f426:	291d      	cmp	r1, #29
 800f428:	d82b      	bhi.n	800f482 <__sflush_r+0xb2>
 800f42a:	4a2a      	ldr	r2, [pc, #168]	@ (800f4d4 <__sflush_r+0x104>)
 800f42c:	410a      	asrs	r2, r1
 800f42e:	07d6      	lsls	r6, r2, #31
 800f430:	d427      	bmi.n	800f482 <__sflush_r+0xb2>
 800f432:	2200      	movs	r2, #0
 800f434:	6062      	str	r2, [r4, #4]
 800f436:	04d9      	lsls	r1, r3, #19
 800f438:	6922      	ldr	r2, [r4, #16]
 800f43a:	6022      	str	r2, [r4, #0]
 800f43c:	d504      	bpl.n	800f448 <__sflush_r+0x78>
 800f43e:	1c42      	adds	r2, r0, #1
 800f440:	d101      	bne.n	800f446 <__sflush_r+0x76>
 800f442:	682b      	ldr	r3, [r5, #0]
 800f444:	b903      	cbnz	r3, 800f448 <__sflush_r+0x78>
 800f446:	6560      	str	r0, [r4, #84]	@ 0x54
 800f448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f44a:	602f      	str	r7, [r5, #0]
 800f44c:	b1b9      	cbz	r1, 800f47e <__sflush_r+0xae>
 800f44e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f452:	4299      	cmp	r1, r3
 800f454:	d002      	beq.n	800f45c <__sflush_r+0x8c>
 800f456:	4628      	mov	r0, r5
 800f458:	f7ff fb48 	bl	800eaec <_free_r>
 800f45c:	2300      	movs	r3, #0
 800f45e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f460:	e00d      	b.n	800f47e <__sflush_r+0xae>
 800f462:	2301      	movs	r3, #1
 800f464:	4628      	mov	r0, r5
 800f466:	47b0      	blx	r6
 800f468:	4602      	mov	r2, r0
 800f46a:	1c50      	adds	r0, r2, #1
 800f46c:	d1c9      	bne.n	800f402 <__sflush_r+0x32>
 800f46e:	682b      	ldr	r3, [r5, #0]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d0c6      	beq.n	800f402 <__sflush_r+0x32>
 800f474:	2b1d      	cmp	r3, #29
 800f476:	d001      	beq.n	800f47c <__sflush_r+0xac>
 800f478:	2b16      	cmp	r3, #22
 800f47a:	d11e      	bne.n	800f4ba <__sflush_r+0xea>
 800f47c:	602f      	str	r7, [r5, #0]
 800f47e:	2000      	movs	r0, #0
 800f480:	e022      	b.n	800f4c8 <__sflush_r+0xf8>
 800f482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f486:	b21b      	sxth	r3, r3
 800f488:	e01b      	b.n	800f4c2 <__sflush_r+0xf2>
 800f48a:	690f      	ldr	r7, [r1, #16]
 800f48c:	2f00      	cmp	r7, #0
 800f48e:	d0f6      	beq.n	800f47e <__sflush_r+0xae>
 800f490:	0793      	lsls	r3, r2, #30
 800f492:	680e      	ldr	r6, [r1, #0]
 800f494:	bf08      	it	eq
 800f496:	694b      	ldreq	r3, [r1, #20]
 800f498:	600f      	str	r7, [r1, #0]
 800f49a:	bf18      	it	ne
 800f49c:	2300      	movne	r3, #0
 800f49e:	eba6 0807 	sub.w	r8, r6, r7
 800f4a2:	608b      	str	r3, [r1, #8]
 800f4a4:	f1b8 0f00 	cmp.w	r8, #0
 800f4a8:	dde9      	ble.n	800f47e <__sflush_r+0xae>
 800f4aa:	6a21      	ldr	r1, [r4, #32]
 800f4ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4ae:	4643      	mov	r3, r8
 800f4b0:	463a      	mov	r2, r7
 800f4b2:	4628      	mov	r0, r5
 800f4b4:	47b0      	blx	r6
 800f4b6:	2800      	cmp	r0, #0
 800f4b8:	dc08      	bgt.n	800f4cc <__sflush_r+0xfc>
 800f4ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4c2:	81a3      	strh	r3, [r4, #12]
 800f4c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4cc:	4407      	add	r7, r0
 800f4ce:	eba8 0800 	sub.w	r8, r8, r0
 800f4d2:	e7e7      	b.n	800f4a4 <__sflush_r+0xd4>
 800f4d4:	dfbffffe 	.word	0xdfbffffe

0800f4d8 <_fflush_r>:
 800f4d8:	b538      	push	{r3, r4, r5, lr}
 800f4da:	690b      	ldr	r3, [r1, #16]
 800f4dc:	4605      	mov	r5, r0
 800f4de:	460c      	mov	r4, r1
 800f4e0:	b913      	cbnz	r3, 800f4e8 <_fflush_r+0x10>
 800f4e2:	2500      	movs	r5, #0
 800f4e4:	4628      	mov	r0, r5
 800f4e6:	bd38      	pop	{r3, r4, r5, pc}
 800f4e8:	b118      	cbz	r0, 800f4f2 <_fflush_r+0x1a>
 800f4ea:	6a03      	ldr	r3, [r0, #32]
 800f4ec:	b90b      	cbnz	r3, 800f4f2 <_fflush_r+0x1a>
 800f4ee:	f7ff f9e3 	bl	800e8b8 <__sinit>
 800f4f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d0f3      	beq.n	800f4e2 <_fflush_r+0xa>
 800f4fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f4fc:	07d0      	lsls	r0, r2, #31
 800f4fe:	d404      	bmi.n	800f50a <_fflush_r+0x32>
 800f500:	0599      	lsls	r1, r3, #22
 800f502:	d402      	bmi.n	800f50a <_fflush_r+0x32>
 800f504:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f506:	f7ff fae0 	bl	800eaca <__retarget_lock_acquire_recursive>
 800f50a:	4628      	mov	r0, r5
 800f50c:	4621      	mov	r1, r4
 800f50e:	f7ff ff5f 	bl	800f3d0 <__sflush_r>
 800f512:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f514:	07da      	lsls	r2, r3, #31
 800f516:	4605      	mov	r5, r0
 800f518:	d4e4      	bmi.n	800f4e4 <_fflush_r+0xc>
 800f51a:	89a3      	ldrh	r3, [r4, #12]
 800f51c:	059b      	lsls	r3, r3, #22
 800f51e:	d4e1      	bmi.n	800f4e4 <_fflush_r+0xc>
 800f520:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f522:	f7ff fad3 	bl	800eacc <__retarget_lock_release_recursive>
 800f526:	e7dd      	b.n	800f4e4 <_fflush_r+0xc>

0800f528 <__sread>:
 800f528:	b510      	push	{r4, lr}
 800f52a:	460c      	mov	r4, r1
 800f52c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f530:	f000 f9c0 	bl	800f8b4 <_read_r>
 800f534:	2800      	cmp	r0, #0
 800f536:	bfab      	itete	ge
 800f538:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f53a:	89a3      	ldrhlt	r3, [r4, #12]
 800f53c:	181b      	addge	r3, r3, r0
 800f53e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f542:	bfac      	ite	ge
 800f544:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f546:	81a3      	strhlt	r3, [r4, #12]
 800f548:	bd10      	pop	{r4, pc}

0800f54a <__swrite>:
 800f54a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f54e:	461f      	mov	r7, r3
 800f550:	898b      	ldrh	r3, [r1, #12]
 800f552:	05db      	lsls	r3, r3, #23
 800f554:	4605      	mov	r5, r0
 800f556:	460c      	mov	r4, r1
 800f558:	4616      	mov	r6, r2
 800f55a:	d505      	bpl.n	800f568 <__swrite+0x1e>
 800f55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f560:	2302      	movs	r3, #2
 800f562:	2200      	movs	r2, #0
 800f564:	f000 f994 	bl	800f890 <_lseek_r>
 800f568:	89a3      	ldrh	r3, [r4, #12]
 800f56a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f56e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f572:	81a3      	strh	r3, [r4, #12]
 800f574:	4632      	mov	r2, r6
 800f576:	463b      	mov	r3, r7
 800f578:	4628      	mov	r0, r5
 800f57a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f57e:	f000 b9ab 	b.w	800f8d8 <_write_r>

0800f582 <__sseek>:
 800f582:	b510      	push	{r4, lr}
 800f584:	460c      	mov	r4, r1
 800f586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f58a:	f000 f981 	bl	800f890 <_lseek_r>
 800f58e:	1c43      	adds	r3, r0, #1
 800f590:	89a3      	ldrh	r3, [r4, #12]
 800f592:	bf15      	itete	ne
 800f594:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f596:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f59a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f59e:	81a3      	strheq	r3, [r4, #12]
 800f5a0:	bf18      	it	ne
 800f5a2:	81a3      	strhne	r3, [r4, #12]
 800f5a4:	bd10      	pop	{r4, pc}

0800f5a6 <__sclose>:
 800f5a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5aa:	f000 b93f 	b.w	800f82c <_close_r>

0800f5ae <_realloc_r>:
 800f5ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b2:	4680      	mov	r8, r0
 800f5b4:	4615      	mov	r5, r2
 800f5b6:	460c      	mov	r4, r1
 800f5b8:	b921      	cbnz	r1, 800f5c4 <_realloc_r+0x16>
 800f5ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5be:	4611      	mov	r1, r2
 800f5c0:	f7ff b842 	b.w	800e648 <_malloc_r>
 800f5c4:	b92a      	cbnz	r2, 800f5d2 <_realloc_r+0x24>
 800f5c6:	f7ff fa91 	bl	800eaec <_free_r>
 800f5ca:	2400      	movs	r4, #0
 800f5cc:	4620      	mov	r0, r4
 800f5ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5d2:	f000 f993 	bl	800f8fc <_malloc_usable_size_r>
 800f5d6:	4285      	cmp	r5, r0
 800f5d8:	4606      	mov	r6, r0
 800f5da:	d802      	bhi.n	800f5e2 <_realloc_r+0x34>
 800f5dc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f5e0:	d8f4      	bhi.n	800f5cc <_realloc_r+0x1e>
 800f5e2:	4629      	mov	r1, r5
 800f5e4:	4640      	mov	r0, r8
 800f5e6:	f7ff f82f 	bl	800e648 <_malloc_r>
 800f5ea:	4607      	mov	r7, r0
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	d0ec      	beq.n	800f5ca <_realloc_r+0x1c>
 800f5f0:	42b5      	cmp	r5, r6
 800f5f2:	462a      	mov	r2, r5
 800f5f4:	4621      	mov	r1, r4
 800f5f6:	bf28      	it	cs
 800f5f8:	4632      	movcs	r2, r6
 800f5fa:	f7ff fa68 	bl	800eace <memcpy>
 800f5fe:	4621      	mov	r1, r4
 800f600:	4640      	mov	r0, r8
 800f602:	f7ff fa73 	bl	800eaec <_free_r>
 800f606:	463c      	mov	r4, r7
 800f608:	e7e0      	b.n	800f5cc <_realloc_r+0x1e>

0800f60a <__swbuf_r>:
 800f60a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f60c:	460e      	mov	r6, r1
 800f60e:	4614      	mov	r4, r2
 800f610:	4605      	mov	r5, r0
 800f612:	b118      	cbz	r0, 800f61c <__swbuf_r+0x12>
 800f614:	6a03      	ldr	r3, [r0, #32]
 800f616:	b90b      	cbnz	r3, 800f61c <__swbuf_r+0x12>
 800f618:	f7ff f94e 	bl	800e8b8 <__sinit>
 800f61c:	69a3      	ldr	r3, [r4, #24]
 800f61e:	60a3      	str	r3, [r4, #8]
 800f620:	89a3      	ldrh	r3, [r4, #12]
 800f622:	071a      	lsls	r2, r3, #28
 800f624:	d501      	bpl.n	800f62a <__swbuf_r+0x20>
 800f626:	6923      	ldr	r3, [r4, #16]
 800f628:	b943      	cbnz	r3, 800f63c <__swbuf_r+0x32>
 800f62a:	4621      	mov	r1, r4
 800f62c:	4628      	mov	r0, r5
 800f62e:	f000 f82b 	bl	800f688 <__swsetup_r>
 800f632:	b118      	cbz	r0, 800f63c <__swbuf_r+0x32>
 800f634:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f638:	4638      	mov	r0, r7
 800f63a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f63c:	6823      	ldr	r3, [r4, #0]
 800f63e:	6922      	ldr	r2, [r4, #16]
 800f640:	1a98      	subs	r0, r3, r2
 800f642:	6963      	ldr	r3, [r4, #20]
 800f644:	b2f6      	uxtb	r6, r6
 800f646:	4283      	cmp	r3, r0
 800f648:	4637      	mov	r7, r6
 800f64a:	dc05      	bgt.n	800f658 <__swbuf_r+0x4e>
 800f64c:	4621      	mov	r1, r4
 800f64e:	4628      	mov	r0, r5
 800f650:	f7ff ff42 	bl	800f4d8 <_fflush_r>
 800f654:	2800      	cmp	r0, #0
 800f656:	d1ed      	bne.n	800f634 <__swbuf_r+0x2a>
 800f658:	68a3      	ldr	r3, [r4, #8]
 800f65a:	3b01      	subs	r3, #1
 800f65c:	60a3      	str	r3, [r4, #8]
 800f65e:	6823      	ldr	r3, [r4, #0]
 800f660:	1c5a      	adds	r2, r3, #1
 800f662:	6022      	str	r2, [r4, #0]
 800f664:	701e      	strb	r6, [r3, #0]
 800f666:	6962      	ldr	r2, [r4, #20]
 800f668:	1c43      	adds	r3, r0, #1
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d004      	beq.n	800f678 <__swbuf_r+0x6e>
 800f66e:	89a3      	ldrh	r3, [r4, #12]
 800f670:	07db      	lsls	r3, r3, #31
 800f672:	d5e1      	bpl.n	800f638 <__swbuf_r+0x2e>
 800f674:	2e0a      	cmp	r6, #10
 800f676:	d1df      	bne.n	800f638 <__swbuf_r+0x2e>
 800f678:	4621      	mov	r1, r4
 800f67a:	4628      	mov	r0, r5
 800f67c:	f7ff ff2c 	bl	800f4d8 <_fflush_r>
 800f680:	2800      	cmp	r0, #0
 800f682:	d0d9      	beq.n	800f638 <__swbuf_r+0x2e>
 800f684:	e7d6      	b.n	800f634 <__swbuf_r+0x2a>
	...

0800f688 <__swsetup_r>:
 800f688:	b538      	push	{r3, r4, r5, lr}
 800f68a:	4b29      	ldr	r3, [pc, #164]	@ (800f730 <__swsetup_r+0xa8>)
 800f68c:	4605      	mov	r5, r0
 800f68e:	6818      	ldr	r0, [r3, #0]
 800f690:	460c      	mov	r4, r1
 800f692:	b118      	cbz	r0, 800f69c <__swsetup_r+0x14>
 800f694:	6a03      	ldr	r3, [r0, #32]
 800f696:	b90b      	cbnz	r3, 800f69c <__swsetup_r+0x14>
 800f698:	f7ff f90e 	bl	800e8b8 <__sinit>
 800f69c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6a0:	0719      	lsls	r1, r3, #28
 800f6a2:	d422      	bmi.n	800f6ea <__swsetup_r+0x62>
 800f6a4:	06da      	lsls	r2, r3, #27
 800f6a6:	d407      	bmi.n	800f6b8 <__swsetup_r+0x30>
 800f6a8:	2209      	movs	r2, #9
 800f6aa:	602a      	str	r2, [r5, #0]
 800f6ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6b0:	81a3      	strh	r3, [r4, #12]
 800f6b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6b6:	e033      	b.n	800f720 <__swsetup_r+0x98>
 800f6b8:	0758      	lsls	r0, r3, #29
 800f6ba:	d512      	bpl.n	800f6e2 <__swsetup_r+0x5a>
 800f6bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f6be:	b141      	cbz	r1, 800f6d2 <__swsetup_r+0x4a>
 800f6c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f6c4:	4299      	cmp	r1, r3
 800f6c6:	d002      	beq.n	800f6ce <__swsetup_r+0x46>
 800f6c8:	4628      	mov	r0, r5
 800f6ca:	f7ff fa0f 	bl	800eaec <_free_r>
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800f6d2:	89a3      	ldrh	r3, [r4, #12]
 800f6d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f6d8:	81a3      	strh	r3, [r4, #12]
 800f6da:	2300      	movs	r3, #0
 800f6dc:	6063      	str	r3, [r4, #4]
 800f6de:	6923      	ldr	r3, [r4, #16]
 800f6e0:	6023      	str	r3, [r4, #0]
 800f6e2:	89a3      	ldrh	r3, [r4, #12]
 800f6e4:	f043 0308 	orr.w	r3, r3, #8
 800f6e8:	81a3      	strh	r3, [r4, #12]
 800f6ea:	6923      	ldr	r3, [r4, #16]
 800f6ec:	b94b      	cbnz	r3, 800f702 <__swsetup_r+0x7a>
 800f6ee:	89a3      	ldrh	r3, [r4, #12]
 800f6f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f6f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6f8:	d003      	beq.n	800f702 <__swsetup_r+0x7a>
 800f6fa:	4621      	mov	r1, r4
 800f6fc:	4628      	mov	r0, r5
 800f6fe:	f000 f83f 	bl	800f780 <__smakebuf_r>
 800f702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f706:	f013 0201 	ands.w	r2, r3, #1
 800f70a:	d00a      	beq.n	800f722 <__swsetup_r+0x9a>
 800f70c:	2200      	movs	r2, #0
 800f70e:	60a2      	str	r2, [r4, #8]
 800f710:	6962      	ldr	r2, [r4, #20]
 800f712:	4252      	negs	r2, r2
 800f714:	61a2      	str	r2, [r4, #24]
 800f716:	6922      	ldr	r2, [r4, #16]
 800f718:	b942      	cbnz	r2, 800f72c <__swsetup_r+0xa4>
 800f71a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f71e:	d1c5      	bne.n	800f6ac <__swsetup_r+0x24>
 800f720:	bd38      	pop	{r3, r4, r5, pc}
 800f722:	0799      	lsls	r1, r3, #30
 800f724:	bf58      	it	pl
 800f726:	6962      	ldrpl	r2, [r4, #20]
 800f728:	60a2      	str	r2, [r4, #8]
 800f72a:	e7f4      	b.n	800f716 <__swsetup_r+0x8e>
 800f72c:	2000      	movs	r0, #0
 800f72e:	e7f7      	b.n	800f720 <__swsetup_r+0x98>
 800f730:	20000568 	.word	0x20000568

0800f734 <__swhatbuf_r>:
 800f734:	b570      	push	{r4, r5, r6, lr}
 800f736:	460c      	mov	r4, r1
 800f738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f73c:	2900      	cmp	r1, #0
 800f73e:	b096      	sub	sp, #88	@ 0x58
 800f740:	4615      	mov	r5, r2
 800f742:	461e      	mov	r6, r3
 800f744:	da0d      	bge.n	800f762 <__swhatbuf_r+0x2e>
 800f746:	89a3      	ldrh	r3, [r4, #12]
 800f748:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f74c:	f04f 0100 	mov.w	r1, #0
 800f750:	bf14      	ite	ne
 800f752:	2340      	movne	r3, #64	@ 0x40
 800f754:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f758:	2000      	movs	r0, #0
 800f75a:	6031      	str	r1, [r6, #0]
 800f75c:	602b      	str	r3, [r5, #0]
 800f75e:	b016      	add	sp, #88	@ 0x58
 800f760:	bd70      	pop	{r4, r5, r6, pc}
 800f762:	466a      	mov	r2, sp
 800f764:	f000 f872 	bl	800f84c <_fstat_r>
 800f768:	2800      	cmp	r0, #0
 800f76a:	dbec      	blt.n	800f746 <__swhatbuf_r+0x12>
 800f76c:	9901      	ldr	r1, [sp, #4]
 800f76e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f772:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f776:	4259      	negs	r1, r3
 800f778:	4159      	adcs	r1, r3
 800f77a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f77e:	e7eb      	b.n	800f758 <__swhatbuf_r+0x24>

0800f780 <__smakebuf_r>:
 800f780:	898b      	ldrh	r3, [r1, #12]
 800f782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f784:	079d      	lsls	r5, r3, #30
 800f786:	4606      	mov	r6, r0
 800f788:	460c      	mov	r4, r1
 800f78a:	d507      	bpl.n	800f79c <__smakebuf_r+0x1c>
 800f78c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f790:	6023      	str	r3, [r4, #0]
 800f792:	6123      	str	r3, [r4, #16]
 800f794:	2301      	movs	r3, #1
 800f796:	6163      	str	r3, [r4, #20]
 800f798:	b003      	add	sp, #12
 800f79a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f79c:	ab01      	add	r3, sp, #4
 800f79e:	466a      	mov	r2, sp
 800f7a0:	f7ff ffc8 	bl	800f734 <__swhatbuf_r>
 800f7a4:	9f00      	ldr	r7, [sp, #0]
 800f7a6:	4605      	mov	r5, r0
 800f7a8:	4639      	mov	r1, r7
 800f7aa:	4630      	mov	r0, r6
 800f7ac:	f7fe ff4c 	bl	800e648 <_malloc_r>
 800f7b0:	b948      	cbnz	r0, 800f7c6 <__smakebuf_r+0x46>
 800f7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7b6:	059a      	lsls	r2, r3, #22
 800f7b8:	d4ee      	bmi.n	800f798 <__smakebuf_r+0x18>
 800f7ba:	f023 0303 	bic.w	r3, r3, #3
 800f7be:	f043 0302 	orr.w	r3, r3, #2
 800f7c2:	81a3      	strh	r3, [r4, #12]
 800f7c4:	e7e2      	b.n	800f78c <__smakebuf_r+0xc>
 800f7c6:	89a3      	ldrh	r3, [r4, #12]
 800f7c8:	6020      	str	r0, [r4, #0]
 800f7ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7ce:	81a3      	strh	r3, [r4, #12]
 800f7d0:	9b01      	ldr	r3, [sp, #4]
 800f7d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f7d6:	b15b      	cbz	r3, 800f7f0 <__smakebuf_r+0x70>
 800f7d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7dc:	4630      	mov	r0, r6
 800f7de:	f000 f847 	bl	800f870 <_isatty_r>
 800f7e2:	b128      	cbz	r0, 800f7f0 <__smakebuf_r+0x70>
 800f7e4:	89a3      	ldrh	r3, [r4, #12]
 800f7e6:	f023 0303 	bic.w	r3, r3, #3
 800f7ea:	f043 0301 	orr.w	r3, r3, #1
 800f7ee:	81a3      	strh	r3, [r4, #12]
 800f7f0:	89a3      	ldrh	r3, [r4, #12]
 800f7f2:	431d      	orrs	r5, r3
 800f7f4:	81a5      	strh	r5, [r4, #12]
 800f7f6:	e7cf      	b.n	800f798 <__smakebuf_r+0x18>

0800f7f8 <memmove>:
 800f7f8:	4288      	cmp	r0, r1
 800f7fa:	b510      	push	{r4, lr}
 800f7fc:	eb01 0402 	add.w	r4, r1, r2
 800f800:	d902      	bls.n	800f808 <memmove+0x10>
 800f802:	4284      	cmp	r4, r0
 800f804:	4623      	mov	r3, r4
 800f806:	d807      	bhi.n	800f818 <memmove+0x20>
 800f808:	1e43      	subs	r3, r0, #1
 800f80a:	42a1      	cmp	r1, r4
 800f80c:	d008      	beq.n	800f820 <memmove+0x28>
 800f80e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f812:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f816:	e7f8      	b.n	800f80a <memmove+0x12>
 800f818:	4402      	add	r2, r0
 800f81a:	4601      	mov	r1, r0
 800f81c:	428a      	cmp	r2, r1
 800f81e:	d100      	bne.n	800f822 <memmove+0x2a>
 800f820:	bd10      	pop	{r4, pc}
 800f822:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f826:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f82a:	e7f7      	b.n	800f81c <memmove+0x24>

0800f82c <_close_r>:
 800f82c:	b538      	push	{r3, r4, r5, lr}
 800f82e:	4d06      	ldr	r5, [pc, #24]	@ (800f848 <_close_r+0x1c>)
 800f830:	2300      	movs	r3, #0
 800f832:	4604      	mov	r4, r0
 800f834:	4608      	mov	r0, r1
 800f836:	602b      	str	r3, [r5, #0]
 800f838:	f7f8 f839 	bl	80078ae <_close>
 800f83c:	1c43      	adds	r3, r0, #1
 800f83e:	d102      	bne.n	800f846 <_close_r+0x1a>
 800f840:	682b      	ldr	r3, [r5, #0]
 800f842:	b103      	cbz	r3, 800f846 <_close_r+0x1a>
 800f844:	6023      	str	r3, [r4, #0]
 800f846:	bd38      	pop	{r3, r4, r5, pc}
 800f848:	20004678 	.word	0x20004678

0800f84c <_fstat_r>:
 800f84c:	b538      	push	{r3, r4, r5, lr}
 800f84e:	4d07      	ldr	r5, [pc, #28]	@ (800f86c <_fstat_r+0x20>)
 800f850:	2300      	movs	r3, #0
 800f852:	4604      	mov	r4, r0
 800f854:	4608      	mov	r0, r1
 800f856:	4611      	mov	r1, r2
 800f858:	602b      	str	r3, [r5, #0]
 800f85a:	f7f8 f834 	bl	80078c6 <_fstat>
 800f85e:	1c43      	adds	r3, r0, #1
 800f860:	d102      	bne.n	800f868 <_fstat_r+0x1c>
 800f862:	682b      	ldr	r3, [r5, #0]
 800f864:	b103      	cbz	r3, 800f868 <_fstat_r+0x1c>
 800f866:	6023      	str	r3, [r4, #0]
 800f868:	bd38      	pop	{r3, r4, r5, pc}
 800f86a:	bf00      	nop
 800f86c:	20004678 	.word	0x20004678

0800f870 <_isatty_r>:
 800f870:	b538      	push	{r3, r4, r5, lr}
 800f872:	4d06      	ldr	r5, [pc, #24]	@ (800f88c <_isatty_r+0x1c>)
 800f874:	2300      	movs	r3, #0
 800f876:	4604      	mov	r4, r0
 800f878:	4608      	mov	r0, r1
 800f87a:	602b      	str	r3, [r5, #0]
 800f87c:	f7f8 f833 	bl	80078e6 <_isatty>
 800f880:	1c43      	adds	r3, r0, #1
 800f882:	d102      	bne.n	800f88a <_isatty_r+0x1a>
 800f884:	682b      	ldr	r3, [r5, #0]
 800f886:	b103      	cbz	r3, 800f88a <_isatty_r+0x1a>
 800f888:	6023      	str	r3, [r4, #0]
 800f88a:	bd38      	pop	{r3, r4, r5, pc}
 800f88c:	20004678 	.word	0x20004678

0800f890 <_lseek_r>:
 800f890:	b538      	push	{r3, r4, r5, lr}
 800f892:	4d07      	ldr	r5, [pc, #28]	@ (800f8b0 <_lseek_r+0x20>)
 800f894:	4604      	mov	r4, r0
 800f896:	4608      	mov	r0, r1
 800f898:	4611      	mov	r1, r2
 800f89a:	2200      	movs	r2, #0
 800f89c:	602a      	str	r2, [r5, #0]
 800f89e:	461a      	mov	r2, r3
 800f8a0:	f7f8 f82c 	bl	80078fc <_lseek>
 800f8a4:	1c43      	adds	r3, r0, #1
 800f8a6:	d102      	bne.n	800f8ae <_lseek_r+0x1e>
 800f8a8:	682b      	ldr	r3, [r5, #0]
 800f8aa:	b103      	cbz	r3, 800f8ae <_lseek_r+0x1e>
 800f8ac:	6023      	str	r3, [r4, #0]
 800f8ae:	bd38      	pop	{r3, r4, r5, pc}
 800f8b0:	20004678 	.word	0x20004678

0800f8b4 <_read_r>:
 800f8b4:	b538      	push	{r3, r4, r5, lr}
 800f8b6:	4d07      	ldr	r5, [pc, #28]	@ (800f8d4 <_read_r+0x20>)
 800f8b8:	4604      	mov	r4, r0
 800f8ba:	4608      	mov	r0, r1
 800f8bc:	4611      	mov	r1, r2
 800f8be:	2200      	movs	r2, #0
 800f8c0:	602a      	str	r2, [r5, #0]
 800f8c2:	461a      	mov	r2, r3
 800f8c4:	f7f7 ffba 	bl	800783c <_read>
 800f8c8:	1c43      	adds	r3, r0, #1
 800f8ca:	d102      	bne.n	800f8d2 <_read_r+0x1e>
 800f8cc:	682b      	ldr	r3, [r5, #0]
 800f8ce:	b103      	cbz	r3, 800f8d2 <_read_r+0x1e>
 800f8d0:	6023      	str	r3, [r4, #0]
 800f8d2:	bd38      	pop	{r3, r4, r5, pc}
 800f8d4:	20004678 	.word	0x20004678

0800f8d8 <_write_r>:
 800f8d8:	b538      	push	{r3, r4, r5, lr}
 800f8da:	4d07      	ldr	r5, [pc, #28]	@ (800f8f8 <_write_r+0x20>)
 800f8dc:	4604      	mov	r4, r0
 800f8de:	4608      	mov	r0, r1
 800f8e0:	4611      	mov	r1, r2
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	602a      	str	r2, [r5, #0]
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	f7f7 ffc5 	bl	8007876 <_write>
 800f8ec:	1c43      	adds	r3, r0, #1
 800f8ee:	d102      	bne.n	800f8f6 <_write_r+0x1e>
 800f8f0:	682b      	ldr	r3, [r5, #0]
 800f8f2:	b103      	cbz	r3, 800f8f6 <_write_r+0x1e>
 800f8f4:	6023      	str	r3, [r4, #0]
 800f8f6:	bd38      	pop	{r3, r4, r5, pc}
 800f8f8:	20004678 	.word	0x20004678

0800f8fc <_malloc_usable_size_r>:
 800f8fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f900:	1f18      	subs	r0, r3, #4
 800f902:	2b00      	cmp	r3, #0
 800f904:	bfbc      	itt	lt
 800f906:	580b      	ldrlt	r3, [r1, r0]
 800f908:	18c0      	addlt	r0, r0, r3
 800f90a:	4770      	bx	lr

0800f90c <_init>:
 800f90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f90e:	bf00      	nop
 800f910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f912:	bc08      	pop	{r3}
 800f914:	469e      	mov	lr, r3
 800f916:	4770      	bx	lr

0800f918 <_fini>:
 800f918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f91a:	bf00      	nop
 800f91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f91e:	bc08      	pop	{r3}
 800f920:	469e      	mov	lr, r3
 800f922:	4770      	bx	lr
