// Seed: 2628953962
module module_0 (
    input tri0  id_0,
    input uwire id_1
    , id_4,
    input uwire id_2
);
  logic id_5;
  ;
  wire  [1 : 1] id_6;
  logic [  7:0] id_7;
  assign module_1.id_9 = 0;
  assign id_7[-1'b0]   = id_4;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_4 = 32'd40
) (
    output uwire id_0,
    input wire _id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 _id_4
);
  assign id_0 = -1;
  assign id_0 = id_4;
  logic [7:0][id_4 : id_1  /  1  -  (  1  )] id_6, id_7;
  wire id_8;
  wor  id_9 = id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  parameter id_10 = "";
  logic [-1 : 1] id_11 = id_3 || 1;
  bit id_12;
  assign id_7[-1'b0] = 1;
  id_13 :
  assert property (@(posedge id_8) 1)
  else id_11 = 1;
  assign id_9 = 1;
  always_latch @(posedge id_9) id_12 = 1;
endmodule
