

================================================================
== Vivado HLS Report for 'galois_multiplicatio'
================================================================
* Date:           Wed Dec  4 15:55:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.769 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     56|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    116|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |counter_fu_92_p2        |     +    |      0|  0|  13|           4|           1|
    |icmp_ln233_fu_86_p2     |   icmp   |      0|  0|  11|           4|           5|
    |select_ln235_fu_102_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln239_fu_136_p3  |  select  |      0|  0|   8|           1|           8|
    |xor_ln235_fu_110_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln240_fu_130_p2     |    xor   |      0|  0|   8|           8|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  56|          26|          35|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_return          |   9|          2|    8|         16|
    |b_assign_1_reg_68  |   9|          2|    5|         10|
    |counter_0_reg_46   |   9|          2|    4|          8|
    |p_0_23_reg_77      |   9|          2|    8|         16|
    |p_0_reg_57         |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         13|   34|         69|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_return_preg     |  8|   0|    8|          0|
    |b_assign_1_reg_68  |  5|   0|    5|          0|
    |counter_0_reg_46   |  4|   0|    4|          0|
    |p_0_23_reg_77      |  8|   0|    8|          0|
    |p_0_reg_57         |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 35|   0|   35|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_start   |  in |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_done    | out |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_idle    | out |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_ready   | out |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_return  | out |    8| ap_ctrl_hs | galois_multiplicatio | return value |
|a          |  in |    8|   ap_none  |           a          |    scalar    |
|b          |  in |    5|   ap_none  |           b          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %b) nounwind" [../../refactored/helper.cpp:228]   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [../../refactored/helper.cpp:228]   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [../../refactored/helper.cpp:233]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%counter_0 = phi i4 [ 0, %0 ], [ %counter, %2 ]"   --->   Operation 6 'phi' 'counter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%p_0 = phi i8 [ 0, %0 ], [ %xor_ln235, %2 ]" [../../refactored/helper.cpp:235]   --->   Operation 7 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%b_assign_1 = phi i5 [ %b_read, %0 ], [ %zext_ln241, %2 ]" [../../refactored/helper.cpp:228]   --->   Operation 8 'phi' 'b_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_23 = phi i8 [ %a_read, %0 ], [ %select_ln239, %2 ]" [../../refactored/helper.cpp:228]   --->   Operation 9 'phi' 'p_0_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln233 = icmp eq i4 %counter_0, -8" [../../refactored/helper.cpp:233]   --->   Operation 10 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%counter = add i4 %counter_0, 1" [../../refactored/helper.cpp:233]   --->   Operation 12 'add' 'counter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %3, label %2" [../../refactored/helper.cpp:233]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235)   --->   "%trunc_ln233 = trunc i5 %b_assign_1 to i1" [../../refactored/helper.cpp:233]   --->   Operation 14 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235)   --->   "%select_ln235 = select i1 %trunc_ln233, i8 %p_0_23, i8 0" [../../refactored/helper.cpp:235]   --->   Operation 15 'select' 'select_ln235' <Predicate = (!icmp_ln233)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln235 = xor i8 %select_ln235, %p_0" [../../refactored/helper.cpp:235]   --->   Operation 16 'xor' 'xor_ln235' <Predicate = (!icmp_ln233)> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln238 = shl i8 %p_0_23, 1" [../../refactored/helper.cpp:238]   --->   Operation 17 'shl' 'shl_ln238' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0_23, i32 7)" [../../refactored/helper.cpp:239]   --->   Operation 18 'bitselect' 'tmp' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%xor_ln240 = xor i8 %shl_ln238, 27" [../../refactored/helper.cpp:240]   --->   Operation 19 'xor' 'xor_ln240' <Predicate = (!icmp_ln233)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln239 = select i1 %tmp, i8 %xor_ln240, i8 %shl_ln238" [../../refactored/helper.cpp:239]   --->   Operation 20 'select' 'select_ln239' <Predicate = (!icmp_ln233)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%b_assign = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %b_assign_1, i32 1, i32 4)" [../../refactored/helper.cpp:241]   --->   Operation 21 'partselect' 'b_assign' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i4 %b_assign to i5" [../../refactored/helper.cpp:241]   --->   Operation 22 'zext' 'zext_ln241' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [../../refactored/helper.cpp:233]   --->   Operation 23 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret i8 %p_0" [../../refactored/helper.cpp:243]   --->   Operation 24 'ret' <Predicate = (icmp_ln233)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read       (read             ) [ 011]
a_read       (read             ) [ 011]
br_ln233     (br               ) [ 011]
counter_0    (phi              ) [ 001]
p_0          (phi              ) [ 001]
b_assign_1   (phi              ) [ 001]
p_0_23       (phi              ) [ 001]
icmp_ln233   (icmp             ) [ 001]
empty        (speclooptripcount) [ 000]
counter      (add              ) [ 011]
br_ln233     (br               ) [ 000]
trunc_ln233  (trunc            ) [ 000]
select_ln235 (select           ) [ 000]
xor_ln235    (xor              ) [ 011]
shl_ln238    (shl              ) [ 000]
tmp          (bitselect        ) [ 000]
xor_ln240    (xor              ) [ 000]
select_ln239 (select           ) [ 011]
b_assign     (partselect       ) [ 000]
zext_ln241   (zext             ) [ 011]
br_ln233     (br               ) [ 011]
ret_ln243    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="5" slack="0"/>
<pin id="36" dir="0" index="1" bw="5" slack="0"/>
<pin id="37" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="a_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="counter_0_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="1"/>
<pin id="48" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="counter_0 (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="counter_0_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_0/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="p_0_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="1"/>
<pin id="59" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_0_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="b_assign_1_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="70" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="b_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="b_assign_1_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_assign_1/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_0_23_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="79" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_23 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_23_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_23/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln233_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="counter_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln233_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln235_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="xor_ln235_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln235/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shl_ln238_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln238/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln240_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln239_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_assign_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="4" slack="0"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_assign/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln241_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="b_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="a_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="counter_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="176" class="1005" name="xor_ln235_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln235 "/>
</bind>
</comp>

<comp id="181" class="1005" name="select_ln239_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln239 "/>
</bind>
</comp>

<comp id="186" class="1005" name="zext_ln241_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln241 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="90"><net_src comp="50" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="50" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="71" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="80" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="61" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="80" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="80" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="116" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="116" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="71" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="166"><net_src comp="40" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="174"><net_src comp="92" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="184"><net_src comp="136" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="189"><net_src comp="154" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: galois_multiplicatio : a | {1 }
	Port: galois_multiplicatio : b | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln233 : 1
		counter : 1
		br_ln233 : 2
		trunc_ln233 : 1
		select_ln235 : 2
		xor_ln235 : 3
		shl_ln238 : 1
		tmp : 1
		xor_ln240 : 1
		select_ln239 : 1
		b_assign : 1
		zext_ln241 : 2
		ret_ln243 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  | select_ln235_fu_102 |    0    |    8    |
|          | select_ln239_fu_136 |    0    |    8    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln235_fu_110  |    0    |    8    |
|          |   xor_ln240_fu_130  |    0    |    8    |
|----------|---------------------|---------|---------|
|    add   |    counter_fu_92    |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln233_fu_86  |    0    |    9    |
|----------|---------------------|---------|---------|
|   read   |  b_read_read_fu_34  |    0    |    0    |
|          |  a_read_read_fu_40  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln233_fu_98  |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln238_fu_116  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_122     |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|   b_assign_fu_144   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln241_fu_154  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    54   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_read_reg_163   |    8   |
|  b_assign_1_reg_68 |    5   |
|   b_read_reg_158   |    5   |
|  counter_0_reg_46  |    4   |
|   counter_reg_171  |    4   |
|    p_0_23_reg_77   |    8   |
|     p_0_reg_57     |    8   |
|select_ln239_reg_181|    8   |
|  xor_ln235_reg_176 |    8   |
| zext_ln241_reg_186 |    5   |
+--------------------+--------+
|        Total       |   63   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   63   |    -   |
+-----------+--------+--------+
|   Total   |   63   |   54   |
+-----------+--------+--------+
