
---------- Begin Simulation Statistics ----------
sim_seconds                                 24.272926                       # Number of seconds simulated
sim_ticks                                24272925848000                       # Number of ticks simulated
final_tick                               28818666023000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23063                       # Simulator instruction rate (inst/s)
host_op_rate                                    50303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5598058823                       # Simulator tick rate (ticks/s)
host_mem_usage                                2323704                       # Number of bytes of host memory used
host_seconds                                  4335.95                       # Real time elapsed on the host
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     218110313                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst      1689536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      3665408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5355200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst      1689536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1689664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1686336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1686336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst        26399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        57272                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 83675                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26349                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26349                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        69606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       151008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  220624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        69606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst               5                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              69611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             69474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  69474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             69474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        69606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       151008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 290098                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles              24272925839                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         66478067                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     66478067                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      8490693                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      34698328                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         26615009                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    543138382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              304909700                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66478067                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     26615009                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              92436985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        42584044                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     2323497224                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles     38029901                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       595606                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      9837080                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          48079321                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5362999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   3041363749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.186542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.123881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2950429622     97.01%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3600279      0.12%     97.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2859384      0.09%     97.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5581151      0.18%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          5332742      0.18%     97.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17768369      0.58%     98.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5188603      0.17%     98.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4854487      0.16%     98.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         45749112      1.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3041363749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002739                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.012562                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        593179534                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2330114696                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          77394379                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6846568                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       33828571                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      528963275                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts             2                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       33828571                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        603046110                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      2286453384                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      6215283                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          74066324                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      37754076                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      480817794                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        522813                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       19300095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       6824994                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents     11219406                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    511711079                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1153158171                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1152787086                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       371085                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     235289356                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        276421658                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          681                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          725                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          55324168                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     50736988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     29816036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3027019                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2118453                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          438310936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        46337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         273370517                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     57529902                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    218334195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    418509149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        27096                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   3041363749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.089884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.411245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2900775350     95.38%     95.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7806281      0.26%     95.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    132782118      4.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3041363749                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass     11369007      4.16%      4.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     208331164     76.21%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        68691      0.03%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31710841     11.60%     91.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21890814      8.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      273370517                       # Type of FU issued
system.switch_cpus.iq.rate                   0.011262                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3645453703                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    656526308                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    268570060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       180980                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       180355                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        84546                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      261915550                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           85960                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2345425                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25034840                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5609                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        15607                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9919789                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2550                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       193374                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       33828571                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      2108076126                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        361370                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    438357273                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       568656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      50736988                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     29816056                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1683                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         166561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          9567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        15607                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2206313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6609790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8816103                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     270863041                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      30790303                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2507474                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             52280113                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         31128367                       # Number of branches executed
system.switch_cpus.iew.exec_stores           21489810                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.011159                       # Inst execution rate
system.switch_cpus.iew.wb_sent              269583348                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             268654606                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         179249661                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         297923544                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.011068                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.601663                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    220255064                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8582738                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3007535178                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.072521                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.501605                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2919182833     97.06%     97.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     28237313      0.94%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     26937604      0.90%     98.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     16255351      0.54%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9480966      0.32%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2113312      0.07%     99.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1479963      0.05%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       921159      0.03%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2926677      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3007535178                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      218110305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45598398                       # Number of memory references committed
system.switch_cpus.commit.loads              25702138                       # Number of loads committed
system.switch_cpus.commit.membars               19240                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28839648                       # Number of branches committed
system.switch_cpus.commit.fp_insts              81085                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         217606510                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2926677                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3442973870                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           910604070                       # The number of ROB writes
system.switch_cpus.timesIdled                  985511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles             21231562090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             218110305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                     242.729256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               242.729256                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.004120                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.004120                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        531440736                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       292962099                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            141155                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            69559                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       107564849                       # number of misc regfile reads
system.l2.replacements                          50906                       # number of replacements
system.l2.tagsinuse                      29032.141698                       # Cycle average of tags in use
system.l2.total_refs                          1920519                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83567                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.981787                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12892.195419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst   11115.607376                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5022.322301                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.016603                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.393439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.339221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.153269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.885991                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      1009004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       462976                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1471980                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           492376                       # number of Writeback hits
system.l2.Writeback_hits::total                492376                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          370                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  370                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        77207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77207                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1009004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        540183                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1549187                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1009004                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       540183                       # number of overall hits
system.l2.overall_hits::total                 1549187                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26406                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        15837                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42246                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                196                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        41465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41466                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        57302                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83712                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26406                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        57302                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                 83712                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 591504986500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 354791348000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    946296334500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data   1411326500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1411326500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 928899560000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  928899560000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 591504986500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1283690908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1875195894500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 591504986500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1283690908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1875195894500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1035410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       478813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1514226                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       492376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            492376                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              566                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       118672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            118673                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1035410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       597485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1632899                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1035410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       597485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1632899                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.025503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.033076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.027899                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.346290                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.346290                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.349408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349414                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.025503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.095905                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051266                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.025503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.095905                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051266                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22400400.912671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402686.619941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22399667.057236                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 7200645.408163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 7200645.408163                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402015.193537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22401474.943327                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22400400.912671                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402200.760881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22400562.577647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22400400.912671                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402200.760881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22400562.577647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26349                       # number of writebacks
system.l2.writebacks::total                     26349                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  7                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        15837                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42236                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           196                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        41465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41465                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        57302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        57302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83701                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 591075984500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 354601281500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 945677266000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   4388449498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4388449498                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 928401960500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 928401960500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 591075984500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1283003242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1874079226500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 591075984500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1283003242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1874079226500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.025496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.033076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027893                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.346290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.346290                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.349408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349406                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.025496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.095905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.025496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.095905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051259                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390089.946589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390685.199217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390313.145184                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 22390048.459184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22390048.459184                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390014.723261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390014.723261                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390089.946589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390200.027922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390165.308658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390089.946589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390200.027922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390165.308658                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             8                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                1035849                       # number of replacements
system.cpu.icache.tagsinuse                509.515541                       # Cycle average of tags in use
system.cpu.icache.total_refs                 46818698                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1036361                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  45.176052                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           4736871776000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   509.476384                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.039158                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.995071                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000076                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995148                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     46818694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46818698                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     46818694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46818698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     46818694                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        46818698                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1258551                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1258553                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1258551                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1258553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1258551                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total       1258553                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 27914601180987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 27914601180987                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 27914601180987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 27914601180987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 27914601180987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 27914601180987                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     48077245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     48077251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     48077245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     48077251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     48077245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     48077251                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.026178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026178                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.026178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.333333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.026178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.333333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026178                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22179952.326912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22179917.080160                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22179952.326912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22179917.080160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22179952.326912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22179917.080160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    377599658                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets     44580557                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             21672                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets            2035                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 17423.387689                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 21906.907617                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       221698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       221698                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       221698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       221698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       221698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       221698                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1036853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1036853                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1036853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1036853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1036853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1036853                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 23158199013794                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 23158199013794                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 23158199013794                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 23158199013794                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 23158199013794                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 23158199013794                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.021566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.021566                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021566                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.021566                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021566                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22335084.157343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22335084.157343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22335084.157343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22335084.157343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22335084.157343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22335084.157343                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 596463                       # number of replacements
system.cpu.dcache.tagsinuse               1022.869723                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 46720922                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 597487                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  78.195713                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           4774546939000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1022.860507                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.009216                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.998887                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998896                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     26943676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26943676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     19776388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19776388                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     46720064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46720064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     46720064                       # number of overall hits
system.cpu.dcache.overall_hits::total        46720064                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1041931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1041932                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       119896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       119897                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1161827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1161829                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1161827                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total       1161829                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 22926553973000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 22926553973000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 2678523853493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2678523853493                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 25605077826493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 25605077826493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 25605077826493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 25605077826493                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27985607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27985608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     19896284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19896285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     47881891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47881893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     47881891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47881893                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.037231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037231                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006026                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.024264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024264                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.024264                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024264                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22003908.102360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22003886.983987                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22340393.787057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22340207.457176                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22038632.108303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22038594.170479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22038632.108303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22038594.170479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     91506872                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15779.767546                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       492376                       # number of writebacks
system.cpu.dcache.writebacks::total            492376                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       563052                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       563052                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          725                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       563777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       563777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       563777                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       563777                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       478879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       478879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       119171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119171                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       598050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       598050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       598050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       598050                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 10709377188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 10709377188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 2666697461498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2666697461498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 13376074649998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 13376074649998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 13376074649998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 13376074649998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012490                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22363430.404131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22363430.404131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22377067.084257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22377067.084257                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22366147.730120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22366147.730120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22366147.730120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22366147.730120                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
