{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 16:43:20 2024 " "Info: Processing started: Thu Nov 07 16:43:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder16_AmarnathPatel -c Adder16_AmarnathPatel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Adder16_AmarnathPatel -c Adder16_AmarnathPatel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/fulladder_amarnathpatel/adderpackage.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/fulladder_amarnathpatel/adderpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderPackage " "Info: Found design unit 1: AdderPackage" {  } { { "../FullAdder_AmarnathPatel/AdderPackage.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/AdderPackage.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/fulladder_amarnathpatel/fulladder_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/fulladder_amarnathpatel/fulladder_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_AmarnathPatelVHDL-nand_only " "Info: Found design unit 1: FullAdder_AmarnathPatelVHDL-nand_only" {  } { { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_AmarnathPatelVHDL " "Info: Found entity 1: FullAdder_AmarnathPatelVHDL" {  } { { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/adder16_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/amarnath/projects/homeworks/cda3203/lab2_amarnathpatel/adder16_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder16_AmarnathPatelVHDL-Structure " "Info: Found design unit 1: Adder16_AmarnathPatelVHDL-Structure" {  } { { "../Adder16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder16_AmarnathPatelVHDL.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder16_AmarnathPatelVHDL " "Info: Found entity 1: Adder16_AmarnathPatelVHDL" {  } { { "../Adder16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder16_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder16_AmarnathPatelVHDL " "Info: Elaborating entity \"Adder16_AmarnathPatelVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_AmarnathPatelVHDL FullAdder_AmarnathPatelVHDL:F0 " "Info: Elaborating entity \"FullAdder_AmarnathPatelVHDL\" for hierarchy \"FullAdder_AmarnathPatelVHDL:F0\"" {  } { { "../Adder16_AmarnathPatelVHDL.vhd" "F0" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder16_AmarnathPatelVHDL.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Adder16_AmarnathPatel " "Warning: Ignored assignments for entity \"Adder16_AmarnathPatel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Adder16_AmarnathPatel -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Adder16_AmarnathPatel -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Adder16_AmarnathPatel -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Adder16_AmarnathPatel -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Info: Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 16:43:21 2024 " "Info: Processing ended: Thu Nov 07 16:43:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
