// Seed: 3054623637
module module_0 ();
  bit id_2;
  initial id_1 <= repeat (id_2) @(id_2[1 : 1'h0]) -1;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 <= id_2;
      begin : LABEL_0
        id_1 = 1'b0;
      end
    end
  end
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3
);
  always_comb id_0 <= 1 < 1 == -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
module module_2;
  assign module_0.id_2 = 0;
endmodule
