Analysis & Elaboration report for DUT
Tue Nov 28 19:50:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "multiplier:m1|add_sub_16:AS3"
  6. Port Connectivity Checks: "multiplier:m1|add_sub_16:AS2"
  7. Port Connectivity Checks: "multiplier:m1|add_sub_16:AS1"
  8. Port Connectivity Checks: "add_sub_16:sub_ins"
  9. Port Connectivity Checks: "add_sub_16:add_ins"
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Nov 28 19:50:03 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; ALU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M40DAF484C7G     ;                    ;
; Top-level entity name                                            ; alu                ; DUT                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:m1|add_sub_16:AS3"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:m1|add_sub_16:AS2"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; m        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:m1|add_sub_16:AS1"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; m        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "add_sub_16:sub_ins" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; m    ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub_16:add_ins"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 28 19:49:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 113
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 124
    Info (12023): Found entity 1: INVERTER File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 109
    Info (12023): Found entity 8: HALF_ADDER File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd Line: 10
    Info (12023): Found entity 1: fulladder File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file state_transition.vhd
    Info (12022): Found design unit 1: state_transition-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/state_transition.vhd Line: 12
    Info (12023): Found entity 1: state_transition File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/state_transition.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add_sub_16.vhd
    Info (12022): Found design unit 1: add_sub_16-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd Line: 10
    Info (12023): Found entity 1: add_sub_16 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 13
    Info (12023): Found entity 1: ALU File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add_sub_4.vhd
    Info (12022): Found design unit 1: add_sub_4-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_4.vhd Line: 10
    Info (12023): Found entity 1: add_sub_4 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_4.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: multiplier-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd Line: 8
    Info (12023): Found entity 1: multiplier File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE6.vhd Line: 8
    Info (12023): Found entity 1: SE6 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: SE9-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE9.vhd Line: 8
    Info (12023): Found entity 1: SE9 File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ls.vhd
    Info (12022): Found design unit 1: LS-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LS.vhd Line: 9
    Info (12023): Found entity 1: LS File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lze.vhd
    Info (12022): Found design unit 1: LZE-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LZE.vhd Line: 8
    Info (12023): Found entity 1: LZE File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LZE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mze.vhd
    Info (12022): Found design unit 1: MZE-Struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/MZE.vhd Line: 8
    Info (12023): Found entity 1: MZE File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/MZE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: Testbench-struct File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Testbench.vhd Line: 7
    Info (12023): Found entity 1: Testbench File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Testbench.vhd Line: 4
Info (12127): Elaborating entity "alu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(24): object "couta" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at alu.vhd(26): used explicit default value for signal "uns_2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 26
Info (12128): Elaborating entity "add_sub_16" for hierarchy "add_sub_16:add_ins" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 52
Info (12128): Elaborating entity "XOR_2" for hierarchy "add_sub_16:add_ins|XOR_2:xor1" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd Line: 21
Info (12128): Elaborating entity "fulladder" for hierarchy "add_sub_16:add_ins|fulladder:fa1" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd Line: 22
Info (12128): Elaborating entity "NAND_2" for hierarchy "add_sub_16:add_ins|fulladder:fa1|NAND_2:a1" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd Line: 15
Info (12128): Elaborating entity "OR_2" for hierarchy "add_sub_16:add_ins|fulladder:fa1|OR_2:or1" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd Line: 20
Info (12128): Elaborating entity "multiplier" for hierarchy "multiplier:m1" File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(15): object "temp" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(15): object "temp1" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at multiplier.vhd(15): object "temp2" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd Line: 15
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Tue Nov 28 19:50:03 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:34


