# power-efficient-clock-gating
A simple enable-based Verilog clock gating module for power-efficient design.
# Power-Efficient Clock Gating Module (Verilog)

This project implements a simple enable-based clock gating module in Verilog, simulating latch-based gating for power optimization.

## Files
- `clock_gating_latch.v`: The main Verilog module
- `tb_clock_gating.v`: Testbench
- `waveform.png`: simulation output

## Simulator Used
- [EDA Playground](https://www.edaplayground.com)

## Run Live
ðŸ‘‰ [EDA Playground Live Link](https://www.edaplayground.com/home)
![image](https://github.com/user-attachments/assets/cc61d2d8-5bb3-46e3-af2a-edef2e1e8403)
![image](https://github.com/user-attachments/assets/fece83be-f419-4a79-96f4-87f4703c9a26)


