// Seed: 413986477
module module_0 (
    output wand id_0
);
  pmos (1, -1, -1);
  assign id_0 = 1;
  assign module_1.id_0 = 0;
  logic id_2 = -1;
  generate
    assign id_0 = -1;
    assign id_2 = -1;
    assign id_0 = id_2;
  endgenerate
  assign id_0 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wand id_2,
    output tri1 id_3,
    output wire id_4,
    input tri id_5,
    output wire id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    input supply0 id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri0 id_15,
    output wor id_16,
    input supply0 id_17,
    output tri id_18,
    output tri1 id_19,
    input wand id_20,
    input wor id_21,
    output tri id_22,
    input tri0 id_23,
    output tri id_24
);
  module_0 modCall_1 (id_19);
endmodule
