INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sim_1/new/tb_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_control
