<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LUTk: Kernel/Sources/arch/board/stm32/f401re/includes/bsp_usart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LUTk
   &#160;<span id="projectnumber">ver. 0.1</span>
   </div>
   <div id="projectbrief">Light Utility Kernel forhighly constrained MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="dir_39367a37897e12d23cdc0a46bdea3cb1.html">Sources</a></li><li class="navelem"><a class="el" href="dir_68942970b2bc587aea60f7af04a7cb58.html">arch</a></li><li class="navelem"><a class="el" href="dir_8e4a5a464e0eedff7b0fb13665e6312b.html">board</a></li><li class="navelem"><a class="el" href="dir_eb40a386194a9cd645302c15f57c3853.html">stm32</a></li><li class="navelem"><a class="el" href="dir_caf19acd8df6a79362593177515f0d5b.html">f401re</a></li><li class="navelem"><a class="el" href="dir_b93c745bb1129377339cc9384c72052d.html">includes</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">bsp_usart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="error__types_8h_source.html">error_types.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for bsp_usart.h:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__usart_8h__incl.png" border="0" usemap="#_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8h" alt=""/></div>
<map name="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8h" id="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8h">
<area shape="rect" id="node2" href="error__types_8h.html" title="error_types.h" alt="" coords="31,109,139,136"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="bsp__usart_8h__dep__incl.png" border="0" usemap="#_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8hdep" alt=""/></div>
<map name="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8hdep" id="_kernel_2_sources_2arch_2board_2stm32_2f401re_2includes_2bsp__usart_8hdep">
<area shape="rect" id="node2" href="bsp__clocks_8h.html" title="Kernel/Sources/arch\l/board/stm32/f401re\l/includes/bsp_clocks.h" alt="" coords="57,109,223,165"/>
<area shape="rect" id="node4" href="bsp__usart_8c.html" title="Kernel/Sources/arch\l/board/stm32/f401re\l/src/bsp_usart.c" alt="" coords="184,213,339,269"/>
<area shape="rect" id="node3" href="bsp__clocks_8c.html" title="Kernel/Sources/arch\l/board/stm32/f401re\l/src/bsp_clocks.c" alt="" coords="5,213,160,269"/>
</map>
</div>
</div>
<p><a href="bsp__usart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad38e1f3a398c5dca4a14ca3c08b277f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ad38e1f3a398c5dca4a14ca3c08b277f1">USART1_SR_ADDRESS</a>&#160;&#160;&#160;0x40011000</td></tr>
<tr class="memdesc:ad38e1f3a398c5dca4a14ca3c08b277f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Status register address.  <a href="#ad38e1f3a398c5dca4a14ca3c08b277f1">More...</a><br /></td></tr>
<tr class="separator:ad38e1f3a398c5dca4a14ca3c08b277f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b215072b6db4ffa8a1dcb4d42d9cebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a4b215072b6db4ffa8a1dcb4d42d9cebd">USART1_DR_ADDRESS</a>&#160;&#160;&#160;0x40011004</td></tr>
<tr class="memdesc:a4b215072b6db4ffa8a1dcb4d42d9cebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Data register address.  <a href="#a4b215072b6db4ffa8a1dcb4d42d9cebd">More...</a><br /></td></tr>
<tr class="separator:a4b215072b6db4ffa8a1dcb4d42d9cebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcaf3524a9622c5cec6d5d70027c5d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#abcaf3524a9622c5cec6d5d70027c5d15">USART1_BRR_ADDRESS</a>&#160;&#160;&#160;0x40011008</td></tr>
<tr class="memdesc:abcaf3524a9622c5cec6d5d70027c5d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Baudrate register address.  <a href="#abcaf3524a9622c5cec6d5d70027c5d15">More...</a><br /></td></tr>
<tr class="separator:abcaf3524a9622c5cec6d5d70027c5d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3cbb9c3b7b3967719512ff9df7d632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a7e3cbb9c3b7b3967719512ff9df7d632">USART1_CR1_ADDRESS</a>&#160;&#160;&#160;0x4001100C</td></tr>
<tr class="memdesc:a7e3cbb9c3b7b3967719512ff9df7d632"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Control register 1 address.  <a href="#a7e3cbb9c3b7b3967719512ff9df7d632">More...</a><br /></td></tr>
<tr class="separator:a7e3cbb9c3b7b3967719512ff9df7d632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88337dffb1ca6564662b6965a5b4c3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a88337dffb1ca6564662b6965a5b4c3f6">USART1_CR1_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a7e3cbb9c3b7b3967719512ff9df7d632">USART1_CR1_ADDRESS</a>)</td></tr>
<tr class="separator:a88337dffb1ca6564662b6965a5b4c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5130cce25ab86fc32b7846b2dcbc9abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a5130cce25ab86fc32b7846b2dcbc9abf">USART1_CR2_ADDRESS</a>&#160;&#160;&#160;0x40011010</td></tr>
<tr class="memdesc:a5130cce25ab86fc32b7846b2dcbc9abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Control register 2 address.  <a href="#a5130cce25ab86fc32b7846b2dcbc9abf">More...</a><br /></td></tr>
<tr class="separator:a5130cce25ab86fc32b7846b2dcbc9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b5bd4552470522cddb75322bb9e4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a04b5bd4552470522cddb75322bb9e4a1">USART1_CR3_ADDRESS</a>&#160;&#160;&#160;0x40011014</td></tr>
<tr class="memdesc:a04b5bd4552470522cddb75322bb9e4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 Control register 3 address.  <a href="#a04b5bd4552470522cddb75322bb9e4a1">More...</a><br /></td></tr>
<tr class="separator:a04b5bd4552470522cddb75322bb9e4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2117f1f16db6b5616b02589c4b5f7206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a2117f1f16db6b5616b02589c4b5f7206">USART2_SR_ADDRESS</a>&#160;&#160;&#160;0x40004400</td></tr>
<tr class="memdesc:a2117f1f16db6b5616b02589c4b5f7206"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Status register address.  <a href="#a2117f1f16db6b5616b02589c4b5f7206">More...</a><br /></td></tr>
<tr class="separator:a2117f1f16db6b5616b02589c4b5f7206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa902cd686824df937532dbdb8a9c9dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa902cd686824df937532dbdb8a9c9dac">USART2_SR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a2117f1f16db6b5616b02589c4b5f7206">USART2_SR_ADDRESS</a>)</td></tr>
<tr class="separator:aa902cd686824df937532dbdb8a9c9dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f05f3739b08e7d34238220b544b081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a85f05f3739b08e7d34238220b544b081">USART2_DR_ADDRESS</a>&#160;&#160;&#160;0x40004404</td></tr>
<tr class="memdesc:a85f05f3739b08e7d34238220b544b081"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Data register address.  <a href="#a85f05f3739b08e7d34238220b544b081">More...</a><br /></td></tr>
<tr class="separator:a85f05f3739b08e7d34238220b544b081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e09469004e7199b63ac9df19afd41a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a8e09469004e7199b63ac9df19afd41a5">USART2_DR_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a85f05f3739b08e7d34238220b544b081">USART2_DR_ADDRESS</a>)</td></tr>
<tr class="separator:a8e09469004e7199b63ac9df19afd41a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ff054c09f139a38369680f85c1b9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a02ff054c09f139a38369680f85c1b9e4">USART2_BRR_ADDRESS</a>&#160;&#160;&#160;0x40004408</td></tr>
<tr class="memdesc:a02ff054c09f139a38369680f85c1b9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Baudrate register address.  <a href="#a02ff054c09f139a38369680f85c1b9e4">More...</a><br /></td></tr>
<tr class="separator:a02ff054c09f139a38369680f85c1b9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551a35cf294b360d96b14bac0aa81c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a551a35cf294b360d96b14bac0aa81c28">USART2_CR1_ADDRESS</a>&#160;&#160;&#160;0x4000440C</td></tr>
<tr class="memdesc:a551a35cf294b360d96b14bac0aa81c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Control register 1 address.  <a href="#a551a35cf294b360d96b14bac0aa81c28">More...</a><br /></td></tr>
<tr class="separator:a551a35cf294b360d96b14bac0aa81c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ab178d47851e6114531471bc8831bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa2ab178d47851e6114531471bc8831bd">USART2_CR1_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a551a35cf294b360d96b14bac0aa81c28">USART2_CR1_ADDRESS</a>)</td></tr>
<tr class="separator:aa2ab178d47851e6114531471bc8831bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa130d46de6c5714614654179f9b690ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa130d46de6c5714614654179f9b690ca">USART2_CR2_ADDRESS</a>&#160;&#160;&#160;0x40004410</td></tr>
<tr class="memdesc:aa130d46de6c5714614654179f9b690ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Control register 2 address.  <a href="#aa130d46de6c5714614654179f9b690ca">More...</a><br /></td></tr>
<tr class="separator:aa130d46de6c5714614654179f9b690ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aceb0927ac1c8ec7adad8e44a0d626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a4aceb0927ac1c8ec7adad8e44a0d626a">USART2_CR3_ADDRESS</a>&#160;&#160;&#160;0x40004414</td></tr>
<tr class="memdesc:a4aceb0927ac1c8ec7adad8e44a0d626a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 Control register 3 address.  <a href="#a4aceb0927ac1c8ec7adad8e44a0d626a">More...</a><br /></td></tr>
<tr class="separator:a4aceb0927ac1c8ec7adad8e44a0d626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50aeabf02cb4c9e8afe57edb769b1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#af50aeabf02cb4c9e8afe57edb769b1d9">USART6_SR_ADDRESS</a>&#160;&#160;&#160;0x40011400</td></tr>
<tr class="memdesc:af50aeabf02cb4c9e8afe57edb769b1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Status register address.  <a href="#af50aeabf02cb4c9e8afe57edb769b1d9">More...</a><br /></td></tr>
<tr class="separator:af50aeabf02cb4c9e8afe57edb769b1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ef7c7d267cdeaa05f642e1e7b2f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a76ef7c7d267cdeaa05f642e1e7b2f657">USART6_DR_ADDRESS</a>&#160;&#160;&#160;0x40011404</td></tr>
<tr class="memdesc:a76ef7c7d267cdeaa05f642e1e7b2f657"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Data register address.  <a href="#a76ef7c7d267cdeaa05f642e1e7b2f657">More...</a><br /></td></tr>
<tr class="separator:a76ef7c7d267cdeaa05f642e1e7b2f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8089788317790f6633511039cb7d50b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a8089788317790f6633511039cb7d50b8">USART6_BRR_ADDRESS</a>&#160;&#160;&#160;0x40011408</td></tr>
<tr class="memdesc:a8089788317790f6633511039cb7d50b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Baudrate register address.  <a href="#a8089788317790f6633511039cb7d50b8">More...</a><br /></td></tr>
<tr class="separator:a8089788317790f6633511039cb7d50b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e23572285d44dea63aff07039d248e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a52e23572285d44dea63aff07039d248e">USART6_CR1_ADDRESS</a>&#160;&#160;&#160;0x4001140C</td></tr>
<tr class="memdesc:a52e23572285d44dea63aff07039d248e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Control register 1 address.  <a href="#a52e23572285d44dea63aff07039d248e">More...</a><br /></td></tr>
<tr class="separator:a52e23572285d44dea63aff07039d248e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef2bb343a29f32b70ff7cb3a04f4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a8ef2bb343a29f32b70ff7cb3a04f4199">USART6_CR1_REGISTER</a>&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a52e23572285d44dea63aff07039d248e">USART6_CR1_ADDRESS</a>)</td></tr>
<tr class="separator:a8ef2bb343a29f32b70ff7cb3a04f4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94170d0ce631976cd1daefcb320a1815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a94170d0ce631976cd1daefcb320a1815">USART6_CR2_ADDRESS</a>&#160;&#160;&#160;0x40011410</td></tr>
<tr class="memdesc:a94170d0ce631976cd1daefcb320a1815"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Control register 2 address.  <a href="#a94170d0ce631976cd1daefcb320a1815">More...</a><br /></td></tr>
<tr class="separator:a94170d0ce631976cd1daefcb320a1815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5de805e5b75dd00bb77531e7273ad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa5de805e5b75dd00bb77531e7273ad14">USART6_CR3_ADDRESS</a>&#160;&#160;&#160;0x40011414</td></tr>
<tr class="memdesc:aa5de805e5b75dd00bb77531e7273ad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 Control register 3 address.  <a href="#aa5de805e5b75dd00bb77531e7273ad14">More...</a><br /></td></tr>
<tr class="separator:aa5de805e5b75dd00bb77531e7273ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a65e9cddf0890113d405342f1d8b5b980"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART status register transmission ready flag.  <a href="#a65e9cddf0890113d405342f1d8b5b980">More...</a><br /></td></tr>
<tr class="separator:a65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:aed6caeb0cb48f1a7b34090f31a92a8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 oversampling by 8 flag.  <a href="#aed6caeb0cb48f1a7b34090f31a92a8e2">More...</a><br /></td></tr>
<tr class="separator:aed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:a2bb650676aaae4a5203f372d497d5947"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 usart enable flag.  <a href="#a2bb650676aaae4a5203f372d497d5947">More...</a><br /></td></tr>
<tr class="separator:a2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:a95f0288b9c6aaeca7cb6550a2e6833e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 word length flag.  <a href="#a95f0288b9c6aaeca7cb6550a2e6833e2">More...</a><br /></td></tr>
<tr class="separator:a95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ad831dfc169fcf14b7284984dbecf322d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 wakeup flag.  <a href="#ad831dfc169fcf14b7284984dbecf322d">More...</a><br /></td></tr>
<tr class="separator:ad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:a60f8fcf084f9a8514efafb617c70b074"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 parity control flag.  <a href="#a60f8fcf084f9a8514efafb617c70b074">More...</a><br /></td></tr>
<tr class="separator:a60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:a2e159d36ab2c93a2c1942df60e9eebbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 parity type flag.  <a href="#a2e159d36ab2c93a2c1942df60e9eebbe">More...</a><br /></td></tr>
<tr class="separator:a2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:a27405d413b6d355ccdb076d52fef6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 PE interrupt enable flag.  <a href="#a27405d413b6d355ccdb076d52fef6875">More...</a><br /></td></tr>
<tr class="separator:a27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a70422871d15f974b464365e7fe1877e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 TXE interrupt enable flag.  <a href="#a70422871d15f974b464365e7fe1877e9">More...</a><br /></td></tr>
<tr class="separator:a70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:aa17130690a1ca95b972429eb64d4254e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 TX complete interrupt enable flag.  <a href="#aa17130690a1ca95b972429eb64d4254e">More...</a><br /></td></tr>
<tr class="separator:aa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a91118f867adfdb2e805beea86666de04"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 RXNE interrupt enable flag.  <a href="#a91118f867adfdb2e805beea86666de04">More...</a><br /></td></tr>
<tr class="separator:a91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:a5221d09eebd12445a20f221bf98066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 IDLE interrupt enable flag.  <a href="#a5221d09eebd12445a20f221bf98066f8">More...</a><br /></td></tr>
<tr class="separator:a5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ade7f090b04fd78b755b43357ecaa9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 transmiter enable flag.  <a href="#ade7f090b04fd78b755b43357ecaa9622">More...</a><br /></td></tr>
<tr class="separator:ade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ada0d5d407a22264de847bc1b40a17aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 receiver enable flag.  <a href="#ada0d5d407a22264de847bc1b40a17aeb">More...</a><br /></td></tr>
<tr class="separator:ada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:aa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 receiver wakeup flag.  <a href="#aa7d61ab5a4e2beaa3f591c56bd15a27b">More...</a><br /></td></tr>
<tr class="separator:aa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ac457c519baa28359ab7959fbe0c5cda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 1 send break flag.  <a href="#ac457c519baa28359ab7959fbe0c5cda1">More...</a><br /></td></tr>
<tr class="separator:ac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ac8931efa62c29d92f5c0ec5a05f907ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 LIN mode enable flag.  <a href="#ac8931efa62c29d92f5c0ec5a05f907ef">More...</a><br /></td></tr>
<tr class="separator:ac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e7bdb66e99fb64359cd105d624d41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a41e7bdb66e99fb64359cd105d624d41c">USART_CR2_STOP_05</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:a41e7bdb66e99fb64359cd105d624d41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 0.5 stop bit field.  <a href="#a41e7bdb66e99fb64359cd105d624d41c">More...</a><br /></td></tr>
<tr class="separator:a41e7bdb66e99fb64359cd105d624d41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:a2b24d14f0e5d1c76c878b08aad44d02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 1 stop bit field.  <a href="#a2b24d14f0e5d1c76c878b08aad44d02b">More...</a><br /></td></tr>
<tr class="separator:a2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f01ae62391c4e1f82e899d8f765858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a57f01ae62391c4e1f82e899d8f765858">USART_CR2_STOP_15</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr class="memdesc:a57f01ae62391c4e1f82e899d8f765858"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 1.5 stop bits field.  <a href="#a57f01ae62391c4e1f82e899d8f765858">More...</a><br /></td></tr>
<tr class="separator:a57f01ae62391c4e1f82e899d8f765858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1792b89d6790744140059546bad805e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a1792b89d6790744140059546bad805e9">USART_CR2_STOP_2</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:a1792b89d6790744140059546bad805e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 2 stop bits field.  <a href="#a1792b89d6790744140059546bad805e9">More...</a><br /></td></tr>
<tr class="separator:a1792b89d6790744140059546bad805e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:a42a396cde02ffa0c4d3fd9817b6af853"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 clock enable flag.  <a href="#a42a396cde02ffa0c4d3fd9817b6af853">More...</a><br /></td></tr>
<tr class="separator:a42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#afbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:afbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 clock polarity flag.  <a href="#afbb4336ac93d94d4e78f9fb7b3a0dc68">More...</a><br /></td></tr>
<tr class="separator:afbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:a362976ce813e58310399d113d2cf09cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 clock phase flag.  <a href="#a362976ce813e58310399d113d2cf09cb">More...</a><br /></td></tr>
<tr class="separator:a362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:a4a62e93ae7864e89622bdd92508b615e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 last bit clock pulse flag.  <a href="#a4a62e93ae7864e89622bdd92508b615e">More...</a><br /></td></tr>
<tr class="separator:a4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98769bed28dfd2b222e6884e464f9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#af98769bed28dfd2b222e6884e464f9d2">USART_CR2_LBIE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:af98769bed28dfd2b222e6884e464f9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 LIN break detect interrupt enable flag.  <a href="#af98769bed28dfd2b222e6884e464f9d2">More...</a><br /></td></tr>
<tr class="separator:af98769bed28dfd2b222e6884e464f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539ea2e20b534b2c742e3194f2ad5a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a539ea2e20b534b2c742e3194f2ad5a5c">USART_CR2_LBL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a539ea2e20b534b2c742e3194f2ad5a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 LIN break detect length flag.  <a href="#a539ea2e20b534b2c742e3194f2ad5a5c">More...</a><br /></td></tr>
<tr class="separator:a539ea2e20b534b2c742e3194f2ad5a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20ff98868e1e2fec55f2141b5a353bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ae20ff98868e1e2fec55f2141b5a353bd">USART_CR2_STOP_MASK</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr class="memdesc:ae20ff98868e1e2fec55f2141b5a353bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 stop bits field mask.  <a href="#ae20ff98868e1e2fec55f2141b5a353bd">More...</a><br /></td></tr>
<tr class="separator:ae20ff98868e1e2fec55f2141b5a353bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8abd4cdca00f61296bc3a84a59992dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a8abd4cdca00f61296bc3a84a59992dd3">USART_CR2_ADDR_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:a8abd4cdca00f61296bc3a84a59992dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 2 address field mask.  <a href="#a8abd4cdca00f61296bc3a84a59992dd3">More...</a><br /></td></tr>
<tr class="separator:a8abd4cdca00f61296bc3a84a59992dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:a9a96fb1a7beab602cbc8cb0393593826"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 one sample bit method enable flag.  <a href="#a9a96fb1a7beab602cbc8cb0393593826">More...</a><br /></td></tr>
<tr class="separator:a9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:a636d5ec2e9556949fc68d13ad45a1e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 CTS interrupt enable flag.  <a href="#a636d5ec2e9556949fc68d13ad45a1e90">More...</a><br /></td></tr>
<tr class="separator:a636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:aa125f026b1ca2d76eab48b191baed265"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 CTS enable flag.  <a href="#aa125f026b1ca2d76eab48b191baed265">More...</a><br /></td></tr>
<tr class="separator:aa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:a7c5d6fcd84a4728cda578a0339b4cac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 RTS enable flag.  <a href="#a7c5d6fcd84a4728cda578a0339b4cac2">More...</a><br /></td></tr>
<tr class="separator:a7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a5bb515d3814d448f84e2c98bf44f3993"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 DMA transmitter enable flag.  <a href="#a5bb515d3814d448f84e2c98bf44f3993">More...</a><br /></td></tr>
<tr class="separator:a5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:aff130f15493c765353ec2fd605667c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 DMA receiver enable flag.  <a href="#aff130f15493c765353ec2fd605667c5a">More...</a><br /></td></tr>
<tr class="separator:aff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a9180b9249a26988f71d4bb2b0c3eec27"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 smartcard mode enable flag.  <a href="#a9180b9249a26988f71d4bb2b0c3eec27">More...</a><br /></td></tr>
<tr class="separator:a9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:a3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 smartcard NACK enable flag.  <a href="#a3f3b70b2ee9ff0b59e952fd7ab04373c">More...</a><br /></td></tr>
<tr class="separator:a3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#ac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ac71129810fab0b46d91161a39e3f8d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 half duplex selection flag.  <a href="#ac71129810fab0b46d91161a39e3f8d01">More...</a><br /></td></tr>
<tr class="separator:ac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:a22af8d399f1adda62e31186f0309af80"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 IrDA low power flag.  <a href="#a22af8d399f1adda62e31186f0309af80">More...</a><br /></td></tr>
<tr class="separator:a22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:a31c66373bfbae7724c836ac63b8411dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 IrDA enable flag.  <a href="#a31c66373bfbae7724c836ac63b8411dd">More...</a><br /></td></tr>
<tr class="separator:a31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#aaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:aaed1a39c551b1641128f81893ff558d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART control register 3 error interrupt enable flag.  <a href="#aaed1a39c551b1641128f81893ff558d0">More...</a><br /></td></tr>
<tr class="separator:aaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c527a46a70f29b45da0d016dd07a3e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a9c527a46a70f29b45da0d016dd07a3e8">USART_BRR_DIV_MANT_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a9c527a46a70f29b45da0d016dd07a3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">BRR divider mantissa field offset.  <a href="#a9c527a46a70f29b45da0d016dd07a3e8">More...</a><br /></td></tr>
<tr class="separator:a9c527a46a70f29b45da0d016dd07a3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a594f9d90a9a3875660da4512fb208cf9"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768">USART_IDENTIFIER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a594f9d90a9a3875660da4512fb208cf9">USART_IDENTIFIER_E</a></td></tr>
<tr class="memdesc:a594f9d90a9a3875660da4512fb208cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short hand for enum USART_IDENTIFIER.  <a href="#a594f9d90a9a3875660da4512fb208cf9">More...</a><br /></td></tr>
<tr class="separator:a594f9d90a9a3875660da4512fb208cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a58f9be3820e29e0fbf00e2466c3ee768"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768">USART_IDENTIFIER</a> { <a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d">USART_ID_1</a> = 0, 
<a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a> = 1, 
<a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479">USART_ID_6</a> = 3
 }<tr class="memdesc:a58f9be3820e29e0fbf00e2466c3ee768"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART identifier used to differenciated the USARTs present on the STM32F401RE board.  <a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a58f9be3820e29e0fbf00e2466c3ee768"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abcaf3524a9622c5cec6d5d70027c5d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcaf3524a9622c5cec6d5d70027c5d15">&#9670;&nbsp;</a></span>USART1_BRR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BRR_ADDRESS&#160;&#160;&#160;0x40011008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Baudrate register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00032">32</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a7e3cbb9c3b7b3967719512ff9df7d632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3cbb9c3b7b3967719512ff9df7d632">&#9670;&nbsp;</a></span>USART1_CR1_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR1_ADDRESS&#160;&#160;&#160;0x4001100C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Control register 1 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00034">34</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a88337dffb1ca6564662b6965a5b4c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88337dffb1ca6564662b6965a5b4c3f6">&#9670;&nbsp;</a></span>USART1_CR1_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR1_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a7e3cbb9c3b7b3967719512ff9df7d632">USART1_CR1_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00035">35</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a5130cce25ab86fc32b7846b2dcbc9abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5130cce25ab86fc32b7846b2dcbc9abf">&#9670;&nbsp;</a></span>USART1_CR2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR2_ADDRESS&#160;&#160;&#160;0x40011010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Control register 2 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00037">37</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a04b5bd4552470522cddb75322bb9e4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b5bd4552470522cddb75322bb9e4a1">&#9670;&nbsp;</a></span>USART1_CR3_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR3_ADDRESS&#160;&#160;&#160;0x40011014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Control register 3 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00039">39</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a4b215072b6db4ffa8a1dcb4d42d9cebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b215072b6db4ffa8a1dcb4d42d9cebd">&#9670;&nbsp;</a></span>USART1_DR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_DR_ADDRESS&#160;&#160;&#160;0x40011004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Data register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00030">30</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ad38e1f3a398c5dca4a14ca3c08b277f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38e1f3a398c5dca4a14ca3c08b277f1">&#9670;&nbsp;</a></span>USART1_SR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_SR_ADDRESS&#160;&#160;&#160;0x40011000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 Status register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00028">28</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a02ff054c09f139a38369680f85c1b9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ff054c09f139a38369680f85c1b9e4">&#9670;&nbsp;</a></span>USART2_BRR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BRR_ADDRESS&#160;&#160;&#160;0x40004408</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Baudrate register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00048">48</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a551a35cf294b360d96b14bac0aa81c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551a35cf294b360d96b14bac0aa81c28">&#9670;&nbsp;</a></span>USART2_CR1_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR1_ADDRESS&#160;&#160;&#160;0x4000440C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Control register 1 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00050">50</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa2ab178d47851e6114531471bc8831bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ab178d47851e6114531471bc8831bd">&#9670;&nbsp;</a></span>USART2_CR1_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR1_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a551a35cf294b360d96b14bac0aa81c28">USART2_CR1_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00051">51</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa130d46de6c5714614654179f9b690ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa130d46de6c5714614654179f9b690ca">&#9670;&nbsp;</a></span>USART2_CR2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR2_ADDRESS&#160;&#160;&#160;0x40004410</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Control register 2 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00053">53</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a4aceb0927ac1c8ec7adad8e44a0d626a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aceb0927ac1c8ec7adad8e44a0d626a">&#9670;&nbsp;</a></span>USART2_CR3_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR3_ADDRESS&#160;&#160;&#160;0x40004414</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Control register 3 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00055">55</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a85f05f3739b08e7d34238220b544b081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f05f3739b08e7d34238220b544b081">&#9670;&nbsp;</a></span>USART2_DR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_DR_ADDRESS&#160;&#160;&#160;0x40004404</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Data register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00045">45</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a8e09469004e7199b63ac9df19afd41a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e09469004e7199b63ac9df19afd41a5">&#9670;&nbsp;</a></span>USART2_DR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_DR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a85f05f3739b08e7d34238220b544b081">USART2_DR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00046">46</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a2117f1f16db6b5616b02589c4b5f7206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2117f1f16db6b5616b02589c4b5f7206">&#9670;&nbsp;</a></span>USART2_SR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_SR_ADDRESS&#160;&#160;&#160;0x40004400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 Status register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00042">42</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa902cd686824df937532dbdb8a9c9dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa902cd686824df937532dbdb8a9c9dac">&#9670;&nbsp;</a></span>USART2_SR_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_SR_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a2117f1f16db6b5616b02589c4b5f7206">USART2_SR_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00043">43</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a8089788317790f6633511039cb7d50b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8089788317790f6633511039cb7d50b8">&#9670;&nbsp;</a></span>USART6_BRR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_BRR_ADDRESS&#160;&#160;&#160;0x40011408</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Baudrate register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00062">62</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a52e23572285d44dea63aff07039d248e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e23572285d44dea63aff07039d248e">&#9670;&nbsp;</a></span>USART6_CR1_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_CR1_ADDRESS&#160;&#160;&#160;0x4001140C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Control register 1 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00064">64</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a8ef2bb343a29f32b70ff7cb3a04f4199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef2bb343a29f32b70ff7cb3a04f4199">&#9670;&nbsp;</a></span>USART6_CR1_REGISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_CR1_REGISTER&#160;&#160;&#160;((volatile <a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>*)<a class="el" href="bsp__usart_8h.html#a52e23572285d44dea63aff07039d248e">USART6_CR1_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00065">65</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a94170d0ce631976cd1daefcb320a1815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94170d0ce631976cd1daefcb320a1815">&#9670;&nbsp;</a></span>USART6_CR2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_CR2_ADDRESS&#160;&#160;&#160;0x40011410</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Control register 2 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00067">67</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa5de805e5b75dd00bb77531e7273ad14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5de805e5b75dd00bb77531e7273ad14">&#9670;&nbsp;</a></span>USART6_CR3_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_CR3_ADDRESS&#160;&#160;&#160;0x40011414</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Control register 3 address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00069">69</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a76ef7c7d267cdeaa05f642e1e7b2f657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ef7c7d267cdeaa05f642e1e7b2f657">&#9670;&nbsp;</a></span>USART6_DR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_DR_ADDRESS&#160;&#160;&#160;0x40011404</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Data register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00060">60</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="af50aeabf02cb4c9e8afe57edb769b1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af50aeabf02cb4c9e8afe57edb769b1d9">&#9670;&nbsp;</a></span>USART6_SR_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_SR_ADDRESS&#160;&#160;&#160;0x40011400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART6 Status register address. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00058">58</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a9c527a46a70f29b45da0d016dd07a3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c527a46a70f29b45da0d016dd07a3e8">&#9670;&nbsp;</a></span>USART_BRR_DIV_MANT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR_DIV_MANT_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BRR divider mantissa field offset. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00159">159</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a5221d09eebd12445a20f221bf98066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5221d09eebd12445a20f221bf98066f8">&#9670;&nbsp;</a></span>USART_CR1_IDLEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 IDLE interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00095">95</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a95f0288b9c6aaeca7cb6550a2e6833e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f0288b9c6aaeca7cb6550a2e6833e2">&#9670;&nbsp;</a></span>USART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 word length flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00079">79</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aed6caeb0cb48f1a7b34090f31a92a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6caeb0cb48f1a7b34090f31a92a8e2">&#9670;&nbsp;</a></span>USART_CR1_OVER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 oversampling by 8 flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00075">75</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a60f8fcf084f9a8514efafb617c70b074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f8fcf084f9a8514efafb617c70b074">&#9670;&nbsp;</a></span>USART_CR1_PCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 parity control flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00083">83</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a27405d413b6d355ccdb076d52fef6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27405d413b6d355ccdb076d52fef6875">&#9670;&nbsp;</a></span>USART_CR1_PEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 PE interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00087">87</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a2e159d36ab2c93a2c1942df60e9eebbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e159d36ab2c93a2c1942df60e9eebbe">&#9670;&nbsp;</a></span>USART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 parity type flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00085">85</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ada0d5d407a22264de847bc1b40a17aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0d5d407a22264de847bc1b40a17aeb">&#9670;&nbsp;</a></span>USART_CR1_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 receiver enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00099">99</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa7d61ab5a4e2beaa3f591c56bd15a27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d61ab5a4e2beaa3f591c56bd15a27b">&#9670;&nbsp;</a></span>USART_CR1_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RWU&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 receiver wakeup flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00101">101</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a91118f867adfdb2e805beea86666de04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91118f867adfdb2e805beea86666de04">&#9670;&nbsp;</a></span>USART_CR1_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 RXNE interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00093">93</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ac457c519baa28359ab7959fbe0c5cda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac457c519baa28359ab7959fbe0c5cda1">&#9670;&nbsp;</a></span>USART_CR1_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_SBK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 send break flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00103">103</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa17130690a1ca95b972429eb64d4254e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17130690a1ca95b972429eb64d4254e">&#9670;&nbsp;</a></span>USART_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 TX complete interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00091">91</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ade7f090b04fd78b755b43357ecaa9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7f090b04fd78b755b43357ecaa9622">&#9670;&nbsp;</a></span>USART_CR1_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 transmiter enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00097">97</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a70422871d15f974b464365e7fe1877e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70422871d15f974b464365e7fe1877e9">&#9670;&nbsp;</a></span>USART_CR1_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 TXE interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00089">89</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a2bb650676aaae4a5203f372d497d5947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb650676aaae4a5203f372d497d5947">&#9670;&nbsp;</a></span>USART_CR1_UE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 usart enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00077">77</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ad831dfc169fcf14b7284984dbecf322d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad831dfc169fcf14b7284984dbecf322d">&#9670;&nbsp;</a></span>USART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 1 wakeup flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00081">81</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a8abd4cdca00f61296bc3a84a59992dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8abd4cdca00f61296bc3a84a59992dd3">&#9670;&nbsp;</a></span>USART_CR2_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADDR_MASK&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 address field mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00131">131</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a42a396cde02ffa0c4d3fd9817b6af853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a396cde02ffa0c4d3fd9817b6af853">&#9670;&nbsp;</a></span>USART_CR2_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 clock enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00116">116</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a362976ce813e58310399d113d2cf09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362976ce813e58310399d113d2cf09cb">&#9670;&nbsp;</a></span>USART_CR2_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 clock phase flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00120">120</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="afbb4336ac93d94d4e78f9fb7b3a0dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb4336ac93d94d4e78f9fb7b3a0dc68">&#9670;&nbsp;</a></span>USART_CR2_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 clock polarity flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00118">118</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a4a62e93ae7864e89622bdd92508b615e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a62e93ae7864e89622bdd92508b615e">&#9670;&nbsp;</a></span>USART_CR2_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 last bit clock pulse flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00122">122</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="af98769bed28dfd2b222e6884e464f9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98769bed28dfd2b222e6884e464f9d2">&#9670;&nbsp;</a></span>USART_CR2_LBIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBIE&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 LIN break detect interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00124">124</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a539ea2e20b534b2c742e3194f2ad5a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539ea2e20b534b2c742e3194f2ad5a5c">&#9670;&nbsp;</a></span>USART_CR2_LBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBL&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 LIN break detect length flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00126">126</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ac8931efa62c29d92f5c0ec5a05f907ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8931efa62c29d92f5c0ec5a05f907ef">&#9670;&nbsp;</a></span>USART_CR2_LINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LINEN&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 LIN mode enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00106">106</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a41e7bdb66e99fb64359cd105d624d41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e7bdb66e99fb64359cd105d624d41c">&#9670;&nbsp;</a></span>USART_CR2_STOP_05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_05&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 0.5 stop bit field. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00108">108</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a2b24d14f0e5d1c76c878b08aad44d02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b24d14f0e5d1c76c878b08aad44d02b">&#9670;&nbsp;</a></span>USART_CR2_STOP_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_1&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 1 stop bit field. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00110">110</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a57f01ae62391c4e1f82e899d8f765858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f01ae62391c4e1f82e899d8f765858">&#9670;&nbsp;</a></span>USART_CR2_STOP_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_15&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 1.5 stop bits field. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00112">112</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a1792b89d6790744140059546bad805e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1792b89d6790744140059546bad805e9">&#9670;&nbsp;</a></span>USART_CR2_STOP_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_2&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 2 stop bits field. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00114">114</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ae20ff98868e1e2fec55f2141b5a353bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20ff98868e1e2fec55f2141b5a353bd">&#9670;&nbsp;</a></span>USART_CR2_STOP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP_MASK&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 2 stop bits field mask. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00129">129</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aa125f026b1ca2d76eab48b191baed265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa125f026b1ca2d76eab48b191baed265">&#9670;&nbsp;</a></span>USART_CR3_CTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSE&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 CTS enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00138">138</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a636d5ec2e9556949fc68d13ad45a1e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636d5ec2e9556949fc68d13ad45a1e90">&#9670;&nbsp;</a></span>USART_CR3_CTSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_CTSIE&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 CTS interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00136">136</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aff130f15493c765353ec2fd605667c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff130f15493c765353ec2fd605667c5a">&#9670;&nbsp;</a></span>USART_CR3_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAR&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 DMA receiver enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00144">144</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a5bb515d3814d448f84e2c98bf44f3993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb515d3814d448f84e2c98bf44f3993">&#9670;&nbsp;</a></span>USART_CR3_DMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_DMAT&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 DMA transmitter enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00142">142</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="aaed1a39c551b1641128f81893ff558d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed1a39c551b1641128f81893ff558d0">&#9670;&nbsp;</a></span>USART_CR3_EIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_EIE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 error interrupt enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00156">156</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="ac71129810fab0b46d91161a39e3f8d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71129810fab0b46d91161a39e3f8d01">&#9670;&nbsp;</a></span>USART_CR3_HDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_HDSEL&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 half duplex selection flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00150">150</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a31c66373bfbae7724c836ac63b8411dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c66373bfbae7724c836ac63b8411dd">&#9670;&nbsp;</a></span>USART_CR3_IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IREN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 IrDA enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00154">154</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a22af8d399f1adda62e31186f0309af80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22af8d399f1adda62e31186f0309af80">&#9670;&nbsp;</a></span>USART_CR3_IRLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_IRLP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 IrDA low power flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00152">152</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a3f3b70b2ee9ff0b59e952fd7ab04373c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3b70b2ee9ff0b59e952fd7ab04373c">&#9670;&nbsp;</a></span>USART_CR3_NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_NACK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 smartcard NACK enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00148">148</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a9a96fb1a7beab602cbc8cb0393593826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a96fb1a7beab602cbc8cb0393593826">&#9670;&nbsp;</a></span>USART_CR3_ONEBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_ONEBIT&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 one sample bit method enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00134">134</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a7c5d6fcd84a4728cda578a0339b4cac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5d6fcd84a4728cda578a0339b4cac2">&#9670;&nbsp;</a></span>USART_CR3_RTSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_RTSE&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 RTS enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00140">140</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a9180b9249a26988f71d4bb2b0c3eec27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9180b9249a26988f71d4bb2b0c3eec27">&#9670;&nbsp;</a></span>USART_CR3_SCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3_SCEN&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART control register 3 smartcard mode enable flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00146">146</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<a id="a65e9cddf0890113d405342f1d8b5b980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e9cddf0890113d405342f1d8b5b980">&#9670;&nbsp;</a></span>USART_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TXE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART status register transmission ready flag. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00072">72</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a594f9d90a9a3875660da4512fb208cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594f9d90a9a3875660da4512fb208cf9">&#9670;&nbsp;</a></span>USART_IDENTIFIER_E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768">USART_IDENTIFIER</a> <a class="el" href="bsp__usart_8h.html#a594f9d90a9a3875660da4512fb208cf9">USART_IDENTIFIER_E</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short hand for enum USART_IDENTIFIER. </p>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00178">178</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a58f9be3820e29e0fbf00e2466c3ee768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f9be3820e29e0fbf00e2466c3ee768">&#9670;&nbsp;</a></span>USART_IDENTIFIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768">USART_IDENTIFIER</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART identifier used to differenciated the USARTs present on the STM32F401RE board. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d"></a>USART_ID_1&#160;</td><td class="fielddoc"><p>USART 1 identifier. </p>
</td></tr>
<tr><td class="fieldname"><a id="a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff"></a>USART_ID_2&#160;</td><td class="fielddoc"><p>USART 2 identifier. </p>
</td></tr>
<tr><td class="fieldname"><a id="a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479"></a>USART_ID_6&#160;</td><td class="fielddoc"><p>USART 6 identifier. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="bsp__usart_8h_source.html#l00167">167</a> of file <a class="el" href="bsp__usart_8h_source.html">bsp_usart.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d">USART_ID_1</a> = 0,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a> = 1,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479">USART_ID_6</a> = 3,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;};</div><div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768afd45e5de3678cbcada70f46bde327479">USART_ID_6</a></div><div class="ttdoc">USART 6 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00174">bsp_usart.h:174</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768a512d550c862eac9ad45d923508bb0f7d">USART_ID_1</a></div><div class="ttdoc">USART 1 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00170">bsp_usart.h:170</a></div></div>
<div class="ttc" id="bsp__usart_8h_html_a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff"><div class="ttname"><a href="bsp__usart_8h.html#a58f9be3820e29e0fbf00e2466c3ee768abb138542d801249fd01ec62c34f52cff">USART_ID_2</a></div><div class="ttdoc">USART 2 identifier. </div><div class="ttdef"><b>Definition:</b> <a href="bsp__usart_8h_source.html#l00172">bsp_usart.h:172</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
