d1aeb5f399d9 ("drm/i915/icl: Configure DSI transcoder timings")
70f4f502c47e ("drm/i915/icl: Program TRANS_DDI_FUNC_CTL registers")
d364dc66e2d5 ("drm/i915/icl: Configure DSI transcoders")
ca8fc99f2ac1 ("drm/i915/icl: Get DSI transcoder for a given port")
67551a703544 ("drm/i915/dsi: abstract dphy parameter init")
2bf3f59daeee ("drm/i915/dsi: refactor bitrate calculations in intel_dsi_vbt_init()")
70a7b83628fa ("drm/i915/icl: Program T_INIT_MASTER registers")
ba3df888be90 ("drm/i915/icl: Enable DDI Buffer")
3f4b9d9d02c6 ("drm/i915/icl: DSI vswing programming sequence")
fc41001d9708 ("drm/i915/icl: Configure lane sequencing of combo phy transmitter")
45f09f7adc8a ("drm/i915/icl: Power down unused DSI lanes")
b1cb21a5f1c6 ("drm/i915/icl: Enable DSI IO power")
fcfe0bdcb191 ("drm/i915/icl: Program DSI Escape clock Divider")
ca3589c11815 ("drm/i915/dsi: rename the current DSI files based on first platform")
27efd2566cb8 ("drm/i915/icl: Define register for DSI PLL")
09a28bd9e802 ("drm/i915: Move display related definitions to dedicated header")
b74eeeb6b1ab ("drm/i915: Move some utility functions to i915_util.h")
b68763741aa2 ("drm/i915: Restore GT performance in headless mode with DMC loaded")
dd57602efbce ("drm/i915: Switch fbc over to for_each_new_intel_plane_in_state()")
ed15030d7ab0 ("drm/i915: s/enum plane/enum i9xx_plane_id/")
b1e01595a66d ("drm/i915: Redo plane sanitation during readout")
51f5a0963984 ("drm/i915: Add .get_hw_state() method for planes")
31d1d3c8862e ("drm/i915: adjust get_crtc_fence_y_offset() to use base.y instead of crtc.y")
779d4d8f083e ("drm/i915: Unify skylake plane disable")
9a8cc576002a ("drm/i915: Unify skylake plane update")
e288881b08dc ("drm/i915: dspaddr_offset doesn't need to be more than local variable")
bf0a5d4b223d ("drm/i915: move adjusted_x/y from crtc to cache.")
7c26240e8a19 ("drm/i915: Try harder to finish the idle-worker")
aec0246f3e38 ("drm/i915: Enable scanline read based on frame timestamps")
7b510451c896 ("drm/i915: Eliminate obj->state usage in g4x/vlv/chv wm computation")
d3a8fb3223a7 ("drm/i915: Pass the crtc state explicitly to intel_pipe_update_start/end()")
d305e0614601 ("drm/i915: Track minimum acceptable cdclk instead of "minimum dotclock"")
