INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vetle/Desktop/Lab02_Vivado/Lab02_Part2_Full_adder/Lab02_Part2_Full_adder.srcs/sim_1/new/Lab02_Part2_Full_Adder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab02_Part2_Full_Adder_TB'
